Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Aug 12 15:47:32 2023
| Host         : PCPHESE71 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file m_top_control_sets_placed.rpt
| Design       : m_top
| Device       : xczu9eg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   978 |
|    Minimum number of control sets                        |   978 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1073 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   978 |
| >= 0 to < 4        |   242 |
| >= 4 to < 6        |   115 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |   135 |
| >= 10 to < 12      |    91 |
| >= 12 to < 14      |    53 |
| >= 14 to < 16      |    13 |
| >= 16              |   292 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8686 |         1511 |
| No           | No                    | Yes                    |            1309 |          311 |
| No           | Yes                   | No                     |            1814 |          577 |
| Yes          | No                    | No                     |            3893 |          814 |
| Yes          | No                    | Yes                    |            1425 |          239 |
| Yes          | Yes                   | No                     |            2356 |          520 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                Clock Signal                                                                                                                                                                                |                                                                                                                                                                                                 Enable Signal                                                                                                                                                                                                |                                                                                                                                                                                                           Set/Reset Signal                                                                                                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                                    | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/sync_tx_axi_rstn_tx_clk/async_rst4                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | vio_rx_inst/inst/DECODER_INST/Hold_probe_in_reg_0                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                                                                                                  | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                            | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                            | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                             | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                                         |                1 |              1 |         1.00 |
|  gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                                                                                                                       | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/drdy_A_reg_i_1_n_0                                                                                                                                                                                                                                                                                         | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/sync_axi_rx_rstn_rx_clk/async_rst4                                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                                    | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                                   | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/sync_glbl_rstn_rx_clk/async_rst4                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/sync_glbl_rstn_tx_clk/async_rst4                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                                   | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                     | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                                   | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                                   | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/rd_probe_out[4]                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/addr_count[1]_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[5]                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[6]                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_i_2_n_0                                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS0                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CONFIG_DATA[3]                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/pfc_tx/FSM_sequential_pause_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/RX_SM/FIELD_CONTROL[1]_i_2_n_0                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/RX_SM/FIELD_CONTROL[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/IFG_COUNT[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/CRC_COUNT[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                2 |              2 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/we[2]                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/rd                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/DEN_O_i_1_n_0                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[0]                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | vio_rx_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                                                                                                                | vio_rx_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[40][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                2 |              2 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/CEB2                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              2 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                         | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxpmaresetdone_out[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | DDMTD_inst/ddmtd/DMTD_A/U_sync_tag_strobe/sync_posedge.ppulse_o_reg_1[0]                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/bit_synch_sys/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | fsm_aligner_inst_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[40][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].cmp_rx_buffbypass_reset_synchronizer/xpm_cdc_async_rst_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[24][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/rxactive                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | vio_rx_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[32][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                        | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/temperature_update_inst/busy_o_reg_1[0]                                                                                                                                                                                                                                                                                     | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                                                                                | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_4_to_1_TX/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_4_to_1_TX/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n                                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_4_to_1_TX/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txpmaresetdone_out[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[2]                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/rd_probe_out[3]                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/addr_count[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/rd_probe_out[1]                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/addr_count[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/rd_probe_out[0]                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/addr_count[1]_i_1__2_n_0                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                                                                                                     | gt_inst/ch[0].cmp_rx_buffbypass_reset_synchronizer/xpm_cdc_async_rst_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/int_cnt_rst_reg_0[0]                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                                     |                1 |              2 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                                                                                                        | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/E[0]                                                                                                 | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                            |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[1]                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[3]                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[7]                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[4]                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[8]                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/areset_r                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_4_to_1_TX/inst/areset_r                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/E[0]                                                                                                 | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                            |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                  |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                             | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                 |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                 |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                                                |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                            |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_A/FSM_onehot_state[2]_i_2__0_n_0                                                                                                                                                                                                                                                                                                                                                       | DDMTD_inst/bit_synch_dmtd/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/tx/data_count                                                                                                                                                                                                                                                                                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/tx/data_count[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                                                                                                                                    | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | vio_sys_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_2_n_0                                                                                                                                                                                                                                                                             | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_B/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          | DDMTD_inst/bit_synch_dmtd/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/tx/data_count[5]_i_1_n_0                                                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/addr_filter_top/address_filter_inst/load_count[2]_i_1_n_0                                                                                                                                                                                                                                                                         | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/addr_filter_top/address_filter_inst/address_match                                                                                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/tx/state_count[2]_i_1_n_0                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                                                                                                                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                                                                                                                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | fsm_aligner_inst_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/p_33_in                                                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/FSM_sequential_status[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_RX_i/FSM_sequential_status[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]                                                                                                                                                                                        | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | rxusrclk40/dv                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                2 |              3 |         1.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/SR[0]                                                                                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_sys_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                                                                                                               | vio_sys_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/PRE_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                                                                                                        | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                                                                                                     | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                               |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[1]                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/axis_to_axi_i/FSM_sequential_status[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/synchronizer_reset_axi/synch_shift_register[2]                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                            |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                  |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                         | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                 | ila_rx_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/vio_clk_sys_refEth/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[4]                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/locked                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                        | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | vio_sys_inst/inst/DECODER_INST/wr_en[4]_i_3                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | vio_rx_inst/inst/DECODER_INST/Read_int_i_5                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/UDP_header_byte_counter[3]_i_1_n_0                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/wait_ctr[9]_i_2_n_0                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/wait_ctr[9]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  gt_inst/gtclk_inst/bufg_inst_0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                                                                                                             | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                          | ila_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                               | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_RX_i/eth2_byte_counter[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                        | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/eth2_byte_counter[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/vio_clk_free_PCS/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[3]                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_sys_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[8]                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                               | ila_tx_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_rx_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[7]                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_2[0]                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                 |                1 |              5 |         5.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | fsm_aligner_inst/byteAligned                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/gtwiz_reset_tx_datapath_in                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/RESET_IN                                                                                                                                                      |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | vio_sys_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg_n_0                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/IP_byte_counter[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                                                 |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                                                                   |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_0                                                                                                     |                1 |              5 |         5.00 |
|  gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                                                                                                                       | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                                                                                                    | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/qpll_inst/gthe4_common_wrapper_inst/common_inst/gtwiz_reset_qpll1lock_in[0]                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[12]                                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                5 |              5 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_RX_i/IP_byte_counter[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg_0                                                |                1 |              5 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out[1]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                                                                                                               |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                                                               |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                                         |                1 |              5 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                4 |              6 |         1.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_B/new_edge_sreg[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | DDMTD_inst/bit_synch_dmtd/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_valid_i_reg_inv                                                                                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | bit_synch_sys_to_tx/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_valid_i_reg_inv                                                                                                                                                                                             | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aresetn_d_reg                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/count[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | fsm_aligner_inst_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/rx/data_count                                                                                                                                                                                                                                                                                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/SR[0]                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_A/new_edge_sreg[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                          | DDMTD_inst/bit_synch_dmtd/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | ila_tx_inst/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                                                                                                                                                                                                | ila_tx_inst/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/sel_4                                                                                                                                                                                                                                                                                                                                                         | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[10]                                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                                        | ila_rx_inst/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                                        | ila_rx_inst/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/sel_10                                                                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/daddr[7]_i_1__0_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/DADDR_O[7]_i_1_n_0                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |              7 |         2.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                            |                1 |              7 |         7.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/D[0]                                                                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                                                                                                                       | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                                                                                                    | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in4_in                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/lolstop3_out                                                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/lol_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                                                                                                                                             | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/SR[0]                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/p_32_in                                                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/freq_meas_pcsrxusr2/divided_clk_edge                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/freq_meas_pcsrxusr/divided_clk_edge                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/freq_meas_pcsrxusr2/divided_clk_edge                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/n_samples                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | freq_meas_ref/divided_clk_edge                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | freq_meas_ref/divided_clk_edge                                                                                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | DDMTD_inst/bit_synch_sys/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/freq_meas_pcsrxusr/divided_clk_edge                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/freq_meas_tx/divided_clk_edge                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/freq_meas_rx/divided_clk_edge                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in6_in                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_axi_shim/rx_mac_tdata[7]_i_1_n_0                                                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_RX_i/UDP_packet_length[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_RX_i/UDP_packet_length[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/tx_UDP_payload_tdata_reg0                                                                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/PAD                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/freq_meas_rx/divided_clk_edge                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/rxuserclk2_out                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/freq_meas_tx/divided_clk_edge                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                1 |              8 |         8.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/timeout_cntr[7]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              9 |         9.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                1 |              9 |         9.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                  | ila_rx_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_1_to_4_RX/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                  | ila_tx_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                      |                1 |              9 |         9.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                           | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_4_to_1_TX/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[7]_i_1_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |              9 |         1.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/drp_done                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                1 |              9 |         9.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                       |                1 |              9 |         9.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              9 |         9.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_0[0]                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_1[0]                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_3[0]                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                1 |              9 |         9.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                        |                2 |              9 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                     | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                       | ila_tx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_tx_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                                                                                          | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                1 |             10 |        10.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                   | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                             |                3 |             10 |         3.33 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                       | ila_tx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                         | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                                                                                          | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg_0[0]                                                                                                                                                                                                                                                                                        | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                       | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                7 |             10 |         1.43 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                                                       |                1 |             10 |        10.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             10 |        10.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                                             |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[9]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/alignCount[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | fsm_aligner_inst_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                        | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/count_s0                                                                                                                                                                                                                                                                                                                                                                                    | fsm_aligner_inst/count_s[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/errorCount[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       | fsm_aligner_inst_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |             10 |        10.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                       | ila_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                       | ila_rx_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | ila_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                            |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                             |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                                                                                                  | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/DATA_COUNTER                                                                                                                                                                                                                                                                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             11 |         1.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/rx_reset_reg                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                                                                                                                                        | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             12 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                        | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                                                 |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                                                 |                1 |             12 |        12.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                        | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | DDMTD_inst/ddmtd/acc[31]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                             | DDMTD_inst/ddmtd/acc[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                                                       |                1 |             12 |        12.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[2]                                                                                                                                                                                                                                                                                                                                      |                8 |             13 |         1.63 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[0]                                                                                                                                                                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[5]                                                                                                                                                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[6]                                                                                                                                                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                                                                                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | vio_rx_inst/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/n_slide[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         | fsm_aligner_inst_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/progdiv_cfg_store                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/progclk_sel_store                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/n_odds[14]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                          | fsm_aligner_inst/bit_synch_sys_to_rx/SR[0]                                                                                                                                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                                                                                                                                                                                                                                                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                3 |             15 |         5.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/TX_RST_SM0                                                                                                                                                                                                                                                                                                        |                1 |             15 |        15.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/RX_RST_SM0                                                                                                                                                                                                                                                                                                        |                1 |             15 |        15.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_rx_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               14 |             16 |         1.14 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_sys_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                                                                                                         | vio_sys_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_sys_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_sys_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/vio_clk_free_PCS/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_RX_i/UDP_byte_counter[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             16 |         1.23 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/IP_checksum0                                                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/IP_packet_ID0                                                                                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/UDP_payload_byte_counter[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/vio_clk_sys_refEth/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/vio_clk_sys_refEth/inst/DECODER_INST/clear_int                                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/vio_clk_sys_refEth/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                                                                                                                                                   | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/vio_clk_sys_refEth/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].wr_probe_out_reg                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |             16 |         1.23 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/vio_clk_free_PCS/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/vio_clk_free_PCS/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/vio_clk_free_PCS/inst/DECODER_INST/clear_int                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/vio_clk_sys_refEth/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_B/stab_cntr[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                             | DDMTD_inst/bit_synch_dmtd/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_A/stab_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                | DDMTD_inst/bit_synch_dmtd/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                 | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                 | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/vio_clk_free_PCS/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/DO_USR_O[47]_i_1_n_0                                | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/drp_state[6]                                        | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | vio_rx_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                                                                                                          | vio_rx_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/rx_statistics_vector[23]                                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_TX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                                                                                               | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_bridge_CDC_FIFO_RX/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/txoutclkmon | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0       | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                                                 |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             20 |        10.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_logic_resetn                                                                                                                                                                                                                                                                                                                                                          |                4 |             20 |         5.00 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | enc_inst/bypass_en                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | temp_sense/sys_manager_temp/system_management_i/sys_man_wiz/U0/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                                                                                                                                                              |                7 |             20 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             20 |        10.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | DDMTD_inst/ddmtd/acc[31]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                             | DDMTD_inst/bit_synch_sys/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | DDMTD_inst/ddmtd/DMTD_A/U_sync_tag_strobe/E[0]                                                                                                                                                                                                                                                                                                                                                               | DDMTD_inst/bit_synch_sys/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_B/tag_o[19]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_B/tag_int[19]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_A/tag_int_1                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     | DDMTD_inst/ddmtd/DMTD_A/tag_o_0                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                            |                4 |             21 |         5.25 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/wait_ctr[9]_i_2_n_0                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                5 |             21 |         4.20 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                      |                6 |             22 |         3.67 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                | fsm_aligner_inst/count_r[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          | fsm_aligner_inst_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i/di                                                  | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             23 |         4.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | temp_sense/count[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |             23 |         7.67 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                            | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/toggle                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             25 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                                                                                             | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                     | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                                        |                4 |             26 |         6.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |                2 |             28 |        14.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                6 |             29 |         4.83 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                        | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |                8 |             30 |         3.75 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | nolock_cnt0                                                                                                                                                                                                                                                                                                                                                                                                  | nolock_cnt                                                                                                                                                                                                                                                                                                                                                                                                                           |                4 |             30 |         7.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             30 |        10.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             30 |         7.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                            |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_tx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/axis_to_axi_i/write_address_reg                                                                                                                                                                                                                                                                                                                                 | AXI_inst/system_ctrl_inst/udp_bridge_control/synchronizer_reset_axi/synch_shift_register[2]                                                                                                                                                                                                                                                                                                                                          |                2 |             32 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             32 |        10.67 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/ENABLE_REG_reg_n_0                                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rxgen/FCS_CHECK_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                       | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             32 |        10.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                  | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | DDMTD_inst/ddmtd/phase_meas_o[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    | DDMTD_inst/bit_synch_sys/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             32 |        10.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             33 |         4.13 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                      |               13 |             33 |         2.54 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               15 |             33 |         2.20 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             33 |         2.75 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             33 |         4.71 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               17 |             33 |         1.94 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               16 |             33 |         2.06 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/gearbox_4_to_1_TX/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             33 |         4.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                  |                6 |             34 |         5.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_3[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             35 |        11.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_2[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                              |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             35 |        11.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/PCS_PMA_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                      |               14 |             35 |         2.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             35 |         2.92 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             35 |        11.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             35 |        11.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             35 |         2.92 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             35 |        11.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             35 |         3.89 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             35 |        11.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             35 |         3.89 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               12 |             35 |         2.92 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             35 |         3.89 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_4[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             35 |         3.89 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             37 |         4.63 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             37 |        12.33 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             37 |         9.25 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                8 |             38 |         4.75 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             40 |        13.33 |
|  DDMTD_inst/ddmtdclk_buf_inst/clk_dmtd                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                              | DDMTD_inst/bit_synch_dmtd/xpm_cdc_single_inst/syncstages_ff[3]                                                                                                                                                                                                                                                                                                                                                                       |                6 |             40 |         6.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                                                                                                                                                    |               11 |             41 |         3.73 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/AXI_I2C_i/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                                                                                                                              |               17 |             41 |         2.41 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                   |               12 |             42 |         3.50 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/gpio_axi_ddmtd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                           |               12 |             44 |         3.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                                 |               12 |             44 |         3.67 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                7 |             48 |         6.86 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                                                                                                                    | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               11 |             49 |         4.45 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                8 |             49 |         6.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/system_interconnect_wrapper_i/system_interconnect_i/axi_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             56 |        14.00 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                      |                9 |             57 |         6.33 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              | ila_rx_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             58 |         4.14 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/gpio_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                                        |               16 |             61 |         3.81 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               30 |             79 |         2.63 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |               22 |             83 |         3.77 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/bus_synchronizer_local_IP_address/rx_eth_addr_sel                                                                                                                                                                                                                                                                                                                                       |               89 |             89 |         1.00 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |               23 |             95 |         4.13 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_rx_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               21 |            103 |         4.90 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | ila_tx_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               27 |            103 |         3.81 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/system_ctrl_inst/udp_bridge_control/MAC_AXIS_ILA_i/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               21 |            103 |         4.90 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | AXI_inst/ila_sys_i/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               21 |            103 |         4.90 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      | temp_sense/shift_value                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               13 |            108 |         8.31 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5_BUFGCE                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               29 |            126 |         4.34 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/synchronizer_reset_axi/synch_shift_register[2]                                                                                                                                                                                                                                                                                                                                          |               61 |            148 |         2.43 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/Ethernet_Setup_VIO_i/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                                                            |               36 |            192 |         5.33 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_RX_i/source_mac_address_reg[47]_i_1_n_0                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/rx_reset_out                                                                                                                                                                                                                                                                                                                                              |               44 |            192 |         4.36 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/UDP_Packet_TX_i/UDP_payload_length_reg                                                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/MAC/U0/MAC_core/tx_reset_out                                                                                                                                                                                                                                                                                                                                              |               48 |            193 |         4.02 |
|  gt_inst/gt_o[0][tx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |               56 |            459 |         8.20 |
|  gt_inst/gt_o[0][rx_usrclk]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |              101 |            764 |         7.56 |
|  AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |              291 |           1243 |         4.27 |
|  sys_clk_inst/clk_sys                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                      |             1057 |           6246 |         5.91 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


