/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [13:0] _05_;
  wire [5:0] _06_;
  reg [12:0] _07_;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [15:0] celloutsig_0_16z;
  reg [12:0] celloutsig_0_17z;
  wire [28:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  reg [17:0] celloutsig_1_9z;
  input [255:0] clkin_data;
  wire [255:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_15z = ~(_00_ & celloutsig_1_5z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_7z);
  assign celloutsig_0_14z = ~(celloutsig_0_8z & in_data[49]);
  assign celloutsig_0_30z = ~(celloutsig_0_23z[2] & celloutsig_0_6z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z | _01_);
  assign celloutsig_0_59z = ~(celloutsig_0_29z | celloutsig_0_30z);
  assign celloutsig_0_40z = ~celloutsig_0_26z;
  assign celloutsig_0_66z = ~celloutsig_0_63z;
  assign celloutsig_0_29z = ~celloutsig_0_27z;
  assign celloutsig_0_33z = ~((celloutsig_0_19z | celloutsig_0_28z) & celloutsig_0_32z[1]);
  assign celloutsig_0_7z = ~((_02_ | celloutsig_0_5z[5]) & celloutsig_0_5z[1]);
  assign celloutsig_0_47z = ~((celloutsig_0_14z | celloutsig_0_39z) & (_03_ | celloutsig_0_7z));
  assign celloutsig_0_50z = ~((celloutsig_0_44z[6] | celloutsig_0_7z) & (celloutsig_0_10z | celloutsig_0_2z));
  assign celloutsig_0_95z = ~((celloutsig_0_7z | celloutsig_0_50z) & (celloutsig_0_16z[6] | celloutsig_0_32z[0]));
  assign celloutsig_1_0z = ~((in_data[124] | in_data[157]) & (in_data[163] | in_data[115]));
  assign celloutsig_1_16z = ~((celloutsig_1_15z | celloutsig_1_15z) & (celloutsig_1_5z | celloutsig_1_15z));
  assign celloutsig_1_18z = ~((celloutsig_1_3z | celloutsig_1_9z[6]) & (celloutsig_1_8z[2] | celloutsig_1_8z[0]));
  assign celloutsig_0_27z = ~((celloutsig_0_9z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_9z));
  assign celloutsig_0_1z = _04_ | ~(in_data[89]);
  assign celloutsig_0_19z = celloutsig_0_16z[14] | ~(celloutsig_0_15z);
  assign celloutsig_0_6z = celloutsig_0_1z | in_data[20];
  assign celloutsig_0_24z = celloutsig_0_23z[2] | celloutsig_0_22z[17];
  reg [2:0] _31_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 3'h0;
    else _31_ <= in_data[32:30];
  assign { _01_, _04_, _02_ } = _31_;
  reg [13:0] _32_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _32_ <= 14'h0000;
    else _32_ <= { celloutsig_0_32z[1], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_35z };
  assign { _05_[13:6], _03_, _05_[4:0] } = _32_;
  reg [5:0] _33_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _33_ <= 6'h00;
    else _33_ <= { celloutsig_1_2z[9:5], celloutsig_1_0z };
  assign { _06_[5], _00_, _06_[3:0] } = _33_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _07_ <= 13'h0000;
    else _07_ <= { in_data[185:174], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[157:154] & { _00_, _06_[3:1] };
  assign celloutsig_0_12z = { celloutsig_0_11z[3:2], celloutsig_0_1z } & celloutsig_0_4z[6:4];
  assign celloutsig_0_22z = { in_data[75:56], _01_, _04_, _02_ } & { in_data[66:63], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_2z, _01_, _04_, _02_, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, _01_, _04_, _02_ };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_8z, _01_, _04_, _02_, _01_, _04_, _02_, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, _01_, _04_, _02_, celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, celloutsig_0_4z[4:1], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_11z, _01_, _04_, _02_, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_35z = { celloutsig_0_12z[2:1], celloutsig_0_33z } == { _01_, _04_, celloutsig_0_2z };
  assign celloutsig_0_39z = celloutsig_0_22z[18:10] == { celloutsig_0_17z[3:0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_29z };
  assign celloutsig_0_94z = { celloutsig_0_4z[6], celloutsig_0_66z, celloutsig_0_59z } == celloutsig_0_18z[18:16];
  assign celloutsig_1_6z = { celloutsig_1_4z[1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } == in_data[187:179];
  assign celloutsig_0_28z = { celloutsig_0_17z[5:0], celloutsig_0_2z } == { celloutsig_0_22z[18], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z } >= { celloutsig_0_1z, _01_, _04_, _02_, celloutsig_0_4z };
  assign celloutsig_0_63z = celloutsig_0_11z[4:1] <= { celloutsig_0_21z[3], celloutsig_0_47z, celloutsig_0_6z, celloutsig_0_40z };
  assign celloutsig_0_8z = { _04_, _02_, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } <= { celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_5z = celloutsig_1_4z[3:1] < { celloutsig_1_4z[3:2], celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_4z[6:4], celloutsig_0_13z } < { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, _01_, _04_, _02_, celloutsig_0_1z, _01_, _04_, _02_, celloutsig_0_1z } < { in_data[74:66], celloutsig_0_1z };
  assign celloutsig_0_32z = celloutsig_0_18z[23:21] % { 1'h1, celloutsig_0_17z[5:4] };
  assign celloutsig_1_2z = { in_data[177:169], celloutsig_1_0z } % { 1'h1, in_data[149:141] };
  assign celloutsig_1_4z = { celloutsig_1_2z[9:6], celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[7:4] };
  assign celloutsig_0_11z = { celloutsig_0_5z[5:1], celloutsig_0_1z } % { 1'h1, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_5z = { celloutsig_0_2z, _01_, _04_, _02_, celloutsig_0_1z, celloutsig_0_1z } * { celloutsig_0_4z[4:0], celloutsig_0_1z };
  assign celloutsig_1_12z = celloutsig_1_9z[15:0] !== { celloutsig_1_9z[4:3], _07_, celloutsig_1_3z };
  assign celloutsig_0_26z = { celloutsig_0_5z[4:2], celloutsig_0_2z, celloutsig_0_15z } !== { in_data[36:33], celloutsig_0_3z };
  assign celloutsig_0_4z = { _01_, _04_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } | { in_data[33:28], celloutsig_0_2z };
  assign celloutsig_0_9z = | { celloutsig_0_2z, in_data[25:17] };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[119:118] };
  assign celloutsig_1_19z = { celloutsig_1_4z[2:1], celloutsig_1_15z, celloutsig_1_16z } >> { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_15z } >> { celloutsig_0_12z[2:1], celloutsig_0_14z };
  assign celloutsig_0_44z = { celloutsig_0_16z[3], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_23z } >> celloutsig_0_22z[22:14];
  assign celloutsig_0_21z = { celloutsig_0_4z[2:0], celloutsig_0_3z } <<< celloutsig_0_18z[12:9];
  always_latch
    if (clkin_data[128]) celloutsig_1_9z = 18'h00000;
    else if (!clkin_data[224]) celloutsig_1_9z = { in_data[115:103], celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 16'h0000;
    else if (!clkin_data[192]) celloutsig_0_16z = { in_data[25:11], celloutsig_0_10z };
  always_latch
    if (clkin_data[96]) celloutsig_0_17z = 13'h0000;
    else if (clkin_data[192]) celloutsig_0_17z = { celloutsig_0_16z[10], celloutsig_0_6z, celloutsig_0_14z, _01_, _04_, _02_, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z };
  assign _05_[5] = _03_;
  assign _06_[4] = _00_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
