

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling8d0916fefd6ccd41475d1566102a27b3  /home/pars/Documents/sim_2/bc_topo_base
Extracting PTX file and ptxas options    1: bc_topo_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_2/bc_topo_base
self exe links to: /home/pars/Documents/sim_2/bc_topo_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_2/bc_topo_base
Running md5sum using "md5sum /home/pars/Documents/sim_2/bc_topo_base "
self exe links to: /home/pars/Documents/sim_2/bc_topo_base
Extracting specific PTX file named bc_topo_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x56530df70ffc, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bc_topo_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiiPfPiS0_S_PbS1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9bc_updateiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bc_topo_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bc_topo_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z9bc_updateiPiPb' : regs=8, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' : regs=27, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' : regs=21, lmem=0, smem=0, cmem=444
GPGPU-Sim PTX: Kernel '_Z10initializeiiPfPiS0_S_PbS1_' : regs=18, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x56530df714e5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x56530df714a9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x56530df7147c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x56530df7144e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x56530df71428, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x56530df713d4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x56530df71392, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x56530df71364, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x56530df7133f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x56530df712ec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x56530df712ab, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x56530df6d5f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9bc_updateiPiPb : hostFun 0x0x56530df6d46f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ : hostFun 0x0x56530df6d2ca, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i : hostFun 0x0x56530df6cff5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiiPfPiS0_S_PbS1_ : hostFun 0x0x56530df6ccc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86735; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df8673d; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df868c4; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df8673e; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df8673f; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86740; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86741; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86742; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86743; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86744; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86745; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86746; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86747; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df8673c; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56530df86952; deviceAddress = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE; deviceName = _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN43_INTERNAL_00221b7d_12_topo_base_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/soc-LiveJournal1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 4847571 |E| 68475391
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ced8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ced0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6ccc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiiPfPiS0_S_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (bc_topo_base.1.sm_75.ptx:63) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_base.1.sm_75.ptx:104) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (bc_topo_base.1.sm_75.ptx:81) @%p2 bra $L__BB0_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_base.1.sm_75.ptx:104) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108 (bc_topo_base.1.sm_75.ptx:82) bra.uni $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (bc_topo_base.1.sm_75.ptx:96) st.global.u8 [%rd3], %rs1;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x150 (bc_topo_base.1.sm_75.ptx:93) bra.uni $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_base.1.sm_75.ptx:104) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiiPfPiS0_S_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiiPfPiS0_S_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiiPfPiS0_S_PbS1_' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiiPfPiS0_S_PbS1_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 354091
gpu_sim_insn = 189056037
gpu_ipc =     533.9193
gpu_tot_sim_cycle = 354091
gpu_tot_sim_insn = 189056037
gpu_tot_ipc =     533.9193
gpu_tot_issued_cta = 18936
gpu_occupancy = 95.8397% 
gpu_tot_occupancy = 95.8397% 
max_total_param_size = 0
gpu_stall_dramfull = 5497103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.7007
partiton_level_parallism_total  =       7.7007
partiton_level_parallism_util =       7.8658
partiton_level_parallism_util_total  =       7.8658
L2_BW  =     336.3686 GB/Sec
L2_BW_total  =     336.3686 GB/Sec
gpu_total_sim_rate=58314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 90291, Miss = 90288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114565
	L1D_cache_core[1]: Access = 91440, Miss = 91440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114392
	L1D_cache_core[2]: Access = 91562, Miss = 91562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115595
	L1D_cache_core[3]: Access = 91296, Miss = 91296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115229
	L1D_cache_core[4]: Access = 87408, Miss = 87408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112298
	L1D_cache_core[5]: Access = 93456, Miss = 93456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117530
	L1D_cache_core[6]: Access = 91728, Miss = 91728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115166
	L1D_cache_core[7]: Access = 91152, Miss = 91152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114259
	L1D_cache_core[8]: Access = 90288, Miss = 90288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113187
	L1D_cache_core[9]: Access = 92592, Miss = 92592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116393
	L1D_cache_core[10]: Access = 91296, Miss = 91296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114811
	L1D_cache_core[11]: Access = 90864, Miss = 90864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116596
	L1D_cache_core[12]: Access = 88416, Miss = 88416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112640
	L1D_cache_core[13]: Access = 91872, Miss = 91872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115748
	L1D_cache_core[14]: Access = 88128, Miss = 88128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111800
	L1D_cache_core[15]: Access = 92592, Miss = 92592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115076
	L1D_cache_core[16]: Access = 92016, Miss = 92016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117050
	L1D_cache_core[17]: Access = 87984, Miss = 87984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112522
	L1D_cache_core[18]: Access = 90000, Miss = 90000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113404
	L1D_cache_core[19]: Access = 90864, Miss = 90864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115383
	L1D_cache_core[20]: Access = 91728, Miss = 91728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116738
	L1D_cache_core[21]: Access = 92016, Miss = 92016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115222
	L1D_cache_core[22]: Access = 92880, Miss = 92880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116970
	L1D_cache_core[23]: Access = 89280, Miss = 89280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112880
	L1D_cache_core[24]: Access = 91008, Miss = 91008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114258
	L1D_cache_core[25]: Access = 89712, Miss = 89712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112819
	L1D_cache_core[26]: Access = 92304, Miss = 92304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115404
	L1D_cache_core[27]: Access = 91440, Miss = 91440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114040
	L1D_cache_core[28]: Access = 87840, Miss = 87840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111235
	L1D_cache_core[29]: Access = 93312, Miss = 93312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115893
	L1D_total_cache_accesses = 2726765
	L1D_total_cache_misses = 2726762
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3439103
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2726765

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439103
ctas_completed 18936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6446, 6437, 6437, 6437, 6437, 6437, 6437, 6437, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6396, 6478, 6478, 6478, 6478, 6478, 6478, 6478, 6478, 
gpgpu_n_tot_thrd_icount = 198751776
gpgpu_n_tot_w_icount = 6210993
gpgpu_n_stall_shd_mem = 720094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 2726765
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 29085426
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38780928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720094
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6205617	W0_Idle:27176232	W0_Scoreboard:2219998	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:24	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:6210953
single_issue_nums: WS0:1552761	WS1:1552752	WS2:1552752	WS3:1552728	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 109070600 {40:2726765,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21814120 {8:2726765,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 1632 
avg_icnt2mem_latency = 1131 
avg_mrq_latency = 397 
avg_icnt2sh_latency = 22 
mrq_lat_table:95504 	1393 	1733 	11651 	16986 	38395 	68817 	92377 	119798 	145421 	61648 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2958 	73808 	76434 	2572488 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12537 	26642 	50387 	57237 	641801 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	868714 	507275 	421890 	364923 	302231 	193501 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	6 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     13736     13848     13743     13701     13446     13463     13290     13288     13190     13075     14180     14211     14042     14063     15286     15238 
dram[1]:     13736     13731     13741     13743     13474     13476     13319     13090     13214     13851     14276     14310     14037     14086     15304     15295 
dram[2]:     13784     13972     13751     13702     13466     13469     13202     13088     13856     13860     14251     14180     14071     13984     15279     15291 
dram[3]:     13806     13788     13730     13877     13455     13458     13187     13290     13874     13198     14222     14114     13953     13839     15341     15335 
dram[4]:     13794     13791     13873     13907     13462     13480     13294     13298     13191     13183     14075     14245     13917     13912     15328     15259 
dram[5]:     13826     13818     13874     13729     13484     13476     13374     13192     13210     14000     14215     14201     13914     13900     15341     15350 
dram[6]:     13810     13897     13870     13903     13472     13493     13197     13297     13975     13952     14221     14131     13866     13961     15311     15335 
dram[7]:     13844     13852     13928     13913     13506     13491     13077     13295     13913     13083     14275     14288     14090     14061     15158     15157 
dram[8]:     13853     13839     13922     13952     13511     13510     13287     13281     13084     13179     14274     14288     14029     14059     15120     15128 
dram[9]:     13859     13896     13969     13950     13510     13511     13349     13192     13080     13994     14279     14195     14107     14063     15234     15262 
dram[10]:     13851     13849     13920     13968     13523     13522     13178     13185     13967     13962     14283     14270     14076     14069     15127     15210 
dram[11]:     13874     13855     13862     13877     13453     13456     13181     13309     13955     13193     14112     14238     14040     14059     15302     15309 
average row accesses per activate:
dram[0]:  6.648438  6.833333  6.909274  7.260593  7.487965  7.427332  7.375810  7.299145  6.802000  6.831326  7.289700  7.423581  6.932927  7.045455  7.467105  7.434498 
dram[1]:  6.512428  6.652344  6.478261  6.953347  7.197895  7.418655  7.172269  7.256900  6.455408  6.593023  7.229787  7.311828  7.270789  6.906883  7.464912  7.649438 
dram[2]:  6.535509  6.849094  6.813121  7.008180  7.393088  7.372845  7.176471  7.221987  6.618677  6.631579  7.153684  7.199152  6.623301  6.851406  7.416122  7.562222 
dram[3]:  6.742574  6.880808  6.991837  7.180294  7.425163  7.587583  7.118998  7.095634  6.792415  6.989733  7.175106  7.186047  6.961225  6.932927  7.467105  7.530973 
dram[4]:  6.759921  6.839357  7.006135  7.273885  7.554084  7.359140  7.330472  6.967347  6.712031  6.802000  7.108787  7.079167  7.355603  7.417391  7.434498  7.370130 
dram[5]:  6.514340  6.648438  6.921212  7.182390  7.368535  7.450980  7.211417  7.215645  6.657534  6.657534  7.041408  6.806000  7.135983  7.133891  7.535398  7.198731 
dram[6]:  6.575290  6.689588  7.018443  7.349785  7.361290  7.465065  7.049587  7.230932  6.685658  6.790419  7.112971  7.260684  7.150943  7.181053  7.457330  7.248936 
dram[7]:  6.667319  7.039256  6.708415  7.039014  7.343348  7.146138  7.051547  6.997951  6.792415  7.147059  7.089770  7.243070  6.756436  7.106250  7.430131  7.334052 
dram[8]:  6.816000  6.868952  6.788119  6.897384  7.390929  7.436956  7.224576  7.196203  6.858871  6.872727  7.151579  7.043478  6.798805  6.993853  7.649438  7.632287 
dram[9]:  6.857143  6.938900  6.911290  7.171548  7.311966  7.343348  7.265393  7.171908  6.884615  7.175106  7.316810  7.056133  7.049587  7.106250  7.591518  7.557778 
dram[10]:  6.628405  6.969325  6.981670  7.112033  7.457516  7.186975  7.059917  7.274468  6.938776  7.192389  7.147368  7.197034  6.849398  7.155136  7.179325  7.209746 
dram[11]:  6.622568  6.594961  7.041068  7.070103  7.345494  7.388769  7.172269  7.497807  6.804000  6.969262  6.715415  6.912601  7.153040  7.215645  7.562222  7.662162 
average row locality = 654856/92417 = 7.085883
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:     13616     13612     13708     13708     13688     13696     13696     13696     13648     13644     13632     13628     13648     13648     13632     13632 
dram[1]:     13624     13624     13708     13712     13696     13704     13696     13696     13632     13648     13628     13628     13648     13648     13624     13620 
dram[2]:     13624     13620     13708     13708     13692     13700     13696     13696     13648     13644     13628     13632     13648     13648     13620     13620 
dram[3]:     13624     13628     13704     13700     13692     13688     13696     13696     13648     13648     13632     13632     13648     13648     13620     13624 
dram[4]:     13628     13628     13704     13704     13688     13688     13696     13696     13652     13648     13632     13632     13652     13652     13628     13624 
dram[5]:     13628     13628     13704     13704     13692     13692     13696     13696     13640     13632     13632     13632     13648     13648     13624     13624 
dram[6]:     13628     13628     13700     13700     13692     13692     13696     13696     13640     13636     13632     13632     13648     13648     13632     13628 
dram[7]:     13628     13632     13712     13712     13688     13692     13696     13696     13652     13652     13628     13628     13648     13644     13628     13628 
dram[8]:     13632     13636     13712     13712     13688     13684     13700     13696     13640     13644     13628     13628     13652     13656     13620     13616 
dram[9]:     13636     13628     13712     13712     13688     13688     13700     13700     13656     13648     13628     13624     13648     13652     13616     13616 
dram[10]:     13628     13636     13712     13712     13692     13684     13700     13700     13652     13652     13628     13628     13648     13652     13616     13616 
dram[11]:     13620     13616     13716     13716     13692     13700     13692     13692     13648     13644     13632     13632     13656     13656     13620     13620 
total dram writes = 2622496
bank skew: 13716/13612 = 1.01
chip skew: 218564/218520 = 1.00
average mf latency per bank:
dram[0]:       1734      1737      1709      1711      1722      1724      1713      1716      1710      1714      1720      1725      1719      1722      1727      1730
dram[1]:       1667      1592      1645      1572      1656      1582      1649      1575      1648      1573      1657      1582      1653      1580      1664      1591
dram[2]:       1696      1687      1675      1665      1686      1676      1679      1669      1675      1667      1687      1677      1683      1674      1693      1685
dram[3]:       1596      1602      1581      1587      1589      1596      1578      1585      1581      1588      1585      1592      1586      1593      1596      1605
dram[4]:       1733      1769      1716      1752      1727      1759      1717      1752      1715      1751      1726      1759      1724      1759      1735      1769
dram[5]:       1742      1762      1725      1744      1733      1752      1725      1744      1727      1747      1733      1752      1732      1752      1743      1762
dram[6]:       1792      1807      1771      1788      1781      1798      1772      1787      1773      1792      1780      1797      1779      1797      1791      1808
dram[7]:       1759      1748      1741      1730      1753      1742      1739      1728      1743      1733      1752      1742      1749      1739      1760      1749
dram[8]:       1849      1843      1829      1825      1841      1835      1829      1825      1833      1827      1843      1836      1840      1834      1849      1842
dram[9]:       1657      1703      1643      1685      1651      1694      1638      1683      1643      1686      1651      1695      1650      1694      1659      1703
dram[10]:       1798      1793      1781      1775      1790      1785      1779      1774      1781      1775      1791      1784      1789      1782      1799      1792
dram[11]:       1462      1457      1443      1437      1456      1451      1443      1439      1445      1440      1453      1448      1449      1444      1462      1457
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 36): 
Ready @ 353950 -   mf: uid=7435265, sid4294967295:w4294967295, part=0, addr=0xd7379080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353854), 
Ready @ 353950 -   mf: uid=7435282, sid4294967295:w4294967295, part=0, addr=0xd60ea800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353854), 
Ready @ 353962 -   mf: uid=7435306, sid4294967295:w4294967295, part=0, addr=0xd737a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353866), 
Ready @ 353970 -   mf: uid=7435327, sid4294967295:w4294967295, part=0, addr=0xd737a800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353874), 
Ready @ 353971 -   mf: uid=7435331, sid4294967295:w4294967295, part=0, addr=0xd60ea880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353875), 
Ready @ 353971 -   mf: uid=7435348, sid4294967295:w4294967295, part=0, addr=0xd6101c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353875), 
Ready @ 353981 -   mf: uid=7435349, sid4294967295:w4294967295, part=0, addr=0xd6101c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353885), 
Ready @ 353992 -   mf: uid=7435368, sid4294967295:w4294967295, part=0, addr=0xd8b18400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353896), 
Ready @ 354003 -   mf: uid=7435375, sid4294967295:w4294967295, part=0, addr=0xd3bf3080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353907), 
Ready @ 354014 -   mf: uid=7435386, sid4294967295:w4294967295, part=0, addr=0xd3bf3000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353918), 
Ready @ 354025 -   mf: uid=7435415, sid4294967295:w4294967295, part=0, addr=0xd60e7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353929), 
Ready @ 354036 -   mf: uid=7435417, sid4294967295:w4294967295, part=0, addr=0xd7361000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353940), 
Ready @ 354042 -   mf: uid=7435427, sid4294967295:w4294967295, part=0, addr=0xd3bf0080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353946), 
Ready @ 354042 -   mf: uid=7435431, sid4294967295:w4294967295, part=0, addr=0xd3bf0000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353946), 
Ready @ 354043 -   mf: uid=7435440, sid4294967295:w4294967295, part=0, addr=0xd60e6080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353947), 
Ready @ 354054 -   mf: uid=7435448, sid4294967295:w4294967295, part=0, addr=0xd7362800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353958), 
Ready @ 354062 -   mf: uid=7435450, sid4294967295:w4294967295, part=0, addr=0xd8b18480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353966), 
Ready @ 354067 -   mf: uid=7435464, sid4294967295:w4294967295, part=0, addr=0xd60e6c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353971), 
Ready @ 354067 -   mf: uid=7435466, sid4294967295:w4294967295, part=0, addr=0xd60e6c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353971), 
Ready @ 354078 -   mf: uid=7435471, sid4294967295:w4294967295, part=0, addr=0xd3bf1800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353982), 
Ready @ 354092 -   mf: uid=7435480, sid4294967295:w4294967295, part=0, addr=0xd3bf2480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353996), 
Ready @ 354097 -   mf: uid=7435483, sid4294967295:w4294967295, part=0, addr=0xd3bf2400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354001), 
Ready @ 354104 -   mf: uid=7435493, sid4294967295:w4294967295, part=0, addr=0xd3bf1880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354008), 
Ready @ 354109 -   mf: uid=7435528, sid4294967295:w4294967295, part=0, addr=0xd6108800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354013), 
Ready @ 354117 -   mf: uid=7435546, sid4294967295:w4294967295, part=0, addr=0xd60eb480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354021), 
Ready @ 354118 -   mf: uid=7435545, sid4294967295:w4294967295, part=0, addr=0xd4e8b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354022), 
Ready @ 354120 -   mf: uid=7435565, sid4294967295:w4294967295, part=0, addr=0xd6108880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354024), 
Ready @ 354121 -   mf: uid=7435554, sid4294967295:w4294967295, part=0, addr=0xd60e9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354025), 
Ready @ 354123 -   mf: uid=7435573, sid4294967295:w4294967295, part=0, addr=0xd4e8b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354027), 
Ready @ 354125 -   mf: uid=7435583, sid4294967295:w4294967295, part=0, addr=0xd737b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354029), 
Ready @ 354136 -   mf: uid=7435602, sid4294967295:w4294967295, part=0, addr=0xd3bf3c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354040), 
Ready @ 354143 -   mf: uid=7435628, sid4294967295:w4294967295, part=0, addr=0xd4e6ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354047), 
Ready @ 354151 -   mf: uid=7435633, sid4294967295:w4294967295, part=0, addr=0xd737b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354055), 
Ready @ 354162 -   mf: uid=7435641, sid4294967295:w4294967295, part=0, addr=0xd60eb400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354066), 
Ready @ 354164 -   mf: uid=7435673, sid4294967295:w4294967295, part=0, addr=0xd8fb8880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354068), 
Ready @ 354176 -   mf: uid=7435686, sid4294967295:w4294967295, part=0, addr=0xd3bf3c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354080), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676378 n_act=7639 n_pre=7623 n_ref_event=0 n_req=54633 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218250 bw_util=0.9614
n_activity=873831 dram_eff=0.999
bk0: 0a 296351i bk1: 0a 286532i bk2: 0a 278045i bk3: 0a 273366i bk4: 0a 305203i bk5: 0a 294026i bk6: 0a 276490i bk7: 0a 262633i bk8: 0a 302322i bk9: 0a 295705i bk10: 0a 289084i bk11: 0a 282603i bk12: 0a 307786i bk13: 0a 290313i bk14: 0a 282369i bk15: 0a 266750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860012
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.860012
Bank_Level_Parallism = 11.440524
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.985836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.961398 
total_CMD = 908053 
util_bw = 873000 
Wasted_Col = 439 
Wasted_Row = 74 
Idle = 34540 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 202 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218250 
n_act = 7639 
n_pre = 7623 
n_ref = 0 
n_req = 54633 
total_req = 218250 

Dual Bus Interface Util: 
issued_total_row = 15262 
issued_total_col = 218250 
Row_Bus_Util =  0.016807 
CoL_Bus_Util = 0.240349 
Either_Row_CoL_Bus_Util = 0.255134 
Issued_on_Two_Bus_Simul_Util = 0.002023 
issued_two_Eff = 0.007929 
queue_avg = 61.214565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 54): 
Ready @ 353855 -   mf: uid=7435070, sid4294967295:w4294967295, part=1, addr=0xd3bf3100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353759), 
Ready @ 353866 -   mf: uid=7435081, sid4294967295:w4294967295, part=1, addr=0xd8fb9580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353770), 
Ready @ 353880 -   mf: uid=7435080, sid4294967295:w4294967295, part=1, addr=0xd3bf0100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353784), 
Ready @ 353882 -   mf: uid=7435094, sid4294967295:w4294967295, part=1, addr=0xd60e6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353786), 
Ready @ 353893 -   mf: uid=7435096, sid4294967295:w4294967295, part=1, addr=0xd7379100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353797), 
Ready @ 353894 -   mf: uid=7435114, sid4294967295:w4294967295, part=1, addr=0xd6100580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353798), 
Ready @ 353905 -   mf: uid=7435126, sid4294967295:w4294967295, part=1, addr=0xd8b18500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353809), 
Ready @ 353907 -   mf: uid=7435158, sid4294967295:w4294967295, part=1, addr=0xd3bf1980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353811), 
Ready @ 353907 -   mf: uid=7435166, sid4294967295:w4294967295, part=1, addr=0xd7362900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353811), 
Ready @ 353911 -   mf: uid=7435190, sid4294967295:w4294967295, part=1, addr=0xd3bf2580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353815), 
Ready @ 353919 -   mf: uid=7435208, sid4294967295:w4294967295, part=1, addr=0xd6100500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353823), 
Ready @ 353924 -   mf: uid=7435212, sid4294967295:w4294967295, part=1, addr=0xd8fba180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353828), 
Ready @ 353924 -   mf: uid=7435242, sid4294967295:w4294967295, part=1, addr=0xd60e6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353828), 
Ready @ 353932 -   mf: uid=7435292, sid4294967295:w4294967295, part=1, addr=0xd7375580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353836), 
Ready @ 353936 -   mf: uid=7435273, sid4294967295:w4294967295, part=1, addr=0xd8fb9500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353840), 
Ready @ 353939 -   mf: uid=7435311, sid4294967295:w4294967295, part=1, addr=0xd7374980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353843), 
Ready @ 353952 -   mf: uid=7435290, sid4294967295:w4294967295, part=1, addr=0xd6101d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353856), 
Ready @ 353957 -   mf: uid=7435336, sid4294967295:w4294967295, part=1, addr=0xd60e9d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353861), 
Ready @ 353971 -   mf: uid=7435313, sid4294967295:w4294967295, part=1, addr=0xd3bf1900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353875), 
Ready @ 353971 -   mf: uid=7435343, sid4294967295:w4294967295, part=1, addr=0xd6108980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353875), 
Ready @ 353978 -   mf: uid=7435350, sid4294967295:w4294967295, part=1, addr=0xd8fba100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353882), 
Ready @ 353981 -   mf: uid=7435358, sid4294967295:w4294967295, part=1, addr=0xd4e8b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353885), 
Ready @ 353989 -   mf: uid=7435378, sid4294967295:w4294967295, part=1, addr=0xd3bf2500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353893), 
Ready @ 353990 -   mf: uid=7435390, sid4294967295:w4294967295, part=1, addr=0xd3bf5580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353894), 
Ready @ 354002 -   mf: uid=7435411, sid4294967295:w4294967295, part=1, addr=0xd7375500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353906), 
Ready @ 354006 -   mf: uid=7435399, sid4294967295:w4294967295, part=1, addr=0xd60eb580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353910), 
Ready @ 354007 -   mf: uid=7435436, sid4294967295:w4294967295, part=1, addr=0xd7374900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353911), 
Ready @ 354014 -   mf: uid=7435412, sid4294967295:w4294967295, part=1, addr=0xd3bf3d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353918), 
Ready @ 354019 -   mf: uid=7435468, sid4294967295:w4294967295, part=1, addr=0xd4e8b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353923), 
Ready @ 354027 -   mf: uid=7435441, sid4294967295:w4294967295, part=1, addr=0xd7370d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353931), 
Ready @ 354031 -   mf: uid=7435475, sid4294967295:w4294967295, part=1, addr=0xd6108900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353935), 
Ready @ 354039 -   mf: uid=7435465, sid4294967295:w4294967295, part=1, addr=0xd737b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353943), 
Ready @ 354041 -   mf: uid=7435485, sid4294967295:w4294967295, part=1, addr=0xd60eb500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353945), 
Ready @ 354047 -   mf: uid=7435472, sid4294967295:w4294967295, part=1, addr=0xd7370180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353951), 
Ready @ 354058 -   mf: uid=7435495, sid4294967295:w4294967295, part=1, addr=0xd3bf3d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353962), 
Ready @ 354069 -   mf: uid=7435509, sid4294967295:w4294967295, part=1, addr=0xd4e70580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353973), 
Ready @ 354074 -   mf: uid=7435500, sid4294967295:w4294967295, part=1, addr=0xd7370d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353978), 
Ready @ 354084 -   mf: uid=7435519, sid4294967295:w4294967295, part=1, addr=0xd4e6ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353988), 
Ready @ 354085 -   mf: uid=7435508, sid4294967295:w4294967295, part=1, addr=0xd737b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353989), 
Ready @ 354095 -   mf: uid=7435533, sid4294967295:w4294967295, part=1, addr=0xd4e77d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353999), 
Ready @ 354097 -   mf: uid=7435520, sid4294967295:w4294967295, part=1, addr=0xd7370100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354001), 
Ready @ 354108 -   mf: uid=7435542, sid4294967295:w4294967295, part=1, addr=0xd8b19d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354012), 
Ready @ 354109 -   mf: uid=7435560, sid4294967295:w4294967295, part=1, addr=0xd4e70500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354013), 
Ready @ 354120 -   mf: uid=7435559, sid4294967295:w4294967295, part=1, addr=0xd7373180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354024), 
Ready @ 354122 -   mf: uid=7435584, sid4294967295:w4294967295, part=1, addr=0xd60e9d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354026), 
Ready @ 354133 -   mf: uid=7435603, sid4294967295:w4294967295, part=1, addr=0xd60f6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354037), 
Ready @ 354134 -   mf: uid=7435607, sid4294967295:w4294967295, part=1, addr=0xd4e6ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354038), 
Ready @ 354137 -   mf: uid=7435621, sid4294967295:w4294967295, part=1, addr=0xd4e74180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354041), 
Ready @ 354139 -   mf: uid=7435625, sid4294967295:w4294967295, part=1, addr=0xd3bf5500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354043), 
Ready @ 354147 -   mf: uid=7435666, sid4294967295:w4294967295, part=1, addr=0xd3bf7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354051), 
Ready @ 354148 -   mf: uid=7435659, sid4294967295:w4294967295, part=1, addr=0xd8b19d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354052), 
Ready @ 354159 -   mf: uid=7435678, sid4294967295:w4294967295, part=1, addr=0xd4e7b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354063), 
Ready @ 354170 -   mf: uid=7435689, sid4294967295:w4294967295, part=1, addr=0xd7373100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354074), 
Ready @ 354183 -   mf: uid=7435702, sid4294967295:w4294967295, part=1, addr=0xd60f8180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354087), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=675986 n_act=7781 n_pre=7765 n_ref_event=0 n_req=54634 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218241 bw_util=0.9614
n_activity=873741 dram_eff=0.9991
bk0: 0a 304859i bk1: 0a 293963i bk2: 0a 289966i bk3: 0a 274235i bk4: 0a 319392i bk5: 0a 301726i bk6: 0a 285093i bk7: 0a 262591i bk8: 0a 300544i bk9: 0a 286006i bk10: 0a 298808i bk11: 0a 280522i bk12: 0a 297580i bk13: 0a 283064i bk14: 0a 288049i bk15: 0a 269425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857394
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.857394
Bank_Level_Parallism = 11.390688
Bank_Level_Parallism_Col = 10.940619
Bank_Level_Parallism_Ready = 7.944095
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986939 

BW Util details:
bwutil = 0.961358 
total_CMD = 908053 
util_bw = 872963 
Wasted_Col = 356 
Wasted_Row = 50 
Idle = 34684 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 131 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 675986 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218241 
n_act = 7781 
n_pre = 7765 
n_ref = 0 
n_req = 54634 
total_req = 218241 

Dual Bus Interface Util: 
issued_total_row = 15546 
issued_total_col = 218241 
Row_Bus_Util =  0.017120 
CoL_Bus_Util = 0.240340 
Either_Row_CoL_Bus_Util = 0.255565 
Issued_on_Two_Bus_Simul_Util = 0.001894 
issued_two_Eff = 0.007412 
queue_avg = 61.218018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.218
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 41): 
Ready @ 353918 -   mf: uid=7435127, sid4294967295:w4294967295, part=2, addr=0xd3bf3200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353822), 
Ready @ 353923 -   mf: uid=7435140, sid4294967295:w4294967295, part=2, addr=0xd3bf3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353827), 
Ready @ 353931 -   mf: uid=7435146, sid4294967295:w4294967295, part=2, addr=0xd7361200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353835), 
Ready @ 353935 -   mf: uid=7435152, sid4294967295:w4294967295, part=2, addr=0xd3bf0280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353839), 
Ready @ 353943 -   mf: uid=7435175, sid4294967295:w4294967295, part=2, addr=0xd3bf0200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353847), 
Ready @ 353944 -   mf: uid=7435172, sid4294967295:w4294967295, part=2, addr=0xd8b18680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353848), 
Ready @ 353944 -   mf: uid=7435196, sid4294967295:w4294967295, part=2, addr=0xd8b18600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353848), 
Ready @ 353954 -   mf: uid=7435199, sid4294967295:w4294967295, part=2, addr=0xd7374a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353858), 
Ready @ 353965 -   mf: uid=7435229, sid4294967295:w4294967295, part=2, addr=0xd7362a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353869), 
Ready @ 353965 -   mf: uid=7435221, sid4294967295:w4294967295, part=2, addr=0xd7362a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353869), 
Ready @ 353966 -   mf: uid=7435244, sid4294967295:w4294967295, part=2, addr=0xd8fb9600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353870), 
Ready @ 353976 -   mf: uid=7435255, sid4294967295:w4294967295, part=2, addr=0xd8fb9680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353880), 
Ready @ 353978 -   mf: uid=7435266, sid4294967295:w4294967295, part=2, addr=0xd3bf1a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353882), 
Ready @ 353990 -   mf: uid=7435268, sid4294967295:w4294967295, part=2, addr=0xd60e6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353894), 
Ready @ 353992 -   mf: uid=7435297, sid4294967295:w4294967295, part=2, addr=0xd7374a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353896), 
Ready @ 354001 -   mf: uid=7435301, sid4294967295:w4294967295, part=2, addr=0xd3bf1a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353905), 
Ready @ 354001 -   mf: uid=7435339, sid4294967295:w4294967295, part=2, addr=0xd8fbc600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353905), 
Ready @ 354004 -   mf: uid=7435342, sid4294967295:w4294967295, part=2, addr=0xd3bf2680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353908), 
Ready @ 354006 -   mf: uid=7435367, sid4294967295:w4294967295, part=2, addr=0xd6101e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353910), 
Ready @ 354009 -   mf: uid=7435385, sid4294967295:w4294967295, part=2, addr=0xd8fbc680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353913), 
Ready @ 354012 -   mf: uid=7435403, sid4294967295:w4294967295, part=2, addr=0xd60e6e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353916), 
Ready @ 354020 -   mf: uid=7435425, sid4294967295:w4294967295, part=2, addr=0xd6101e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353924), 
Ready @ 354027 -   mf: uid=7435437, sid4294967295:w4294967295, part=2, addr=0xd3bf2600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353931), 
Ready @ 354037 -   mf: uid=7435492, sid4294967295:w4294967295, part=2, addr=0xd6108a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353941), 
Ready @ 354043 -   mf: uid=7435476, sid4294967295:w4294967295, part=2, addr=0xd4e8b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353947), 
Ready @ 354043 -   mf: uid=7435496, sid4294967295:w4294967295, part=2, addr=0xd4e8b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353947), 
Ready @ 354054 -   mf: uid=7435490, sid4294967295:w4294967295, part=2, addr=0xd60e9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353958), 
Ready @ 354056 -   mf: uid=7435505, sid4294967295:w4294967295, part=2, addr=0xd60e9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353960), 
Ready @ 354066 -   mf: uid=7435514, sid4294967295:w4294967295, part=2, addr=0xd6108a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353970), 
Ready @ 354077 -   mf: uid=7435529, sid4294967295:w4294967295, part=2, addr=0xd60eb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353981), 
Ready @ 354079 -   mf: uid=7435555, sid4294967295:w4294967295, part=2, addr=0xd60eb600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353983), 
Ready @ 354090 -   mf: uid=7435568, sid4294967295:w4294967295, part=2, addr=0xd3bf3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353994), 
Ready @ 354091 -   mf: uid=7435579, sid4294967295:w4294967295, part=2, addr=0xd3bf3e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353995), 
Ready @ 354101 -   mf: uid=7435596, sid4294967295:w4294967295, part=2, addr=0xd8fb8a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354005), 
Ready @ 354112 -   mf: uid=7435599, sid4294967295:w4294967295, part=2, addr=0xd737b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354016), 
Ready @ 354123 -   mf: uid=7435612, sid4294967295:w4294967295, part=2, addr=0xd737b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354027), 
Ready @ 354134 -   mf: uid=7435635, sid4294967295:w4294967295, part=2, addr=0xd8fb8a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354038), 
Ready @ 354144 -   mf: uid=7435645, sid4294967295:w4294967295, part=2, addr=0xd7370280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354048), 
Ready @ 354155 -   mf: uid=7435653, sid4294967295:w4294967295, part=2, addr=0xd8b19e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354059), 
Ready @ 354166 -   mf: uid=7435681, sid4294967295:w4294967295, part=2, addr=0xd3bf5680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354070), 
Ready @ 354177 -   mf: uid=7435663, sid4294967295:w4294967295, part=2, addr=0xd4e77e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354081), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676121 n_act=7782 n_pre=7766 n_ref_event=0 n_req=54633 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218254 bw_util=0.9614
n_activity=873711 dram_eff=0.9992
bk0: 0a 299552i bk1: 0a 290472i bk2: 0a 281325i bk3: 0a 266292i bk4: 0a 303191i bk5: 0a 292845i bk6: 0a 274440i bk7: 0a 263597i bk8: 0a 293807i bk9: 0a 289288i bk10: 0a 280078i bk11: 0a 277614i bk12: 0a 301368i bk13: 0a 286460i bk14: 0a 277376i bk15: 0a 266050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857392
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.857392
Bank_Level_Parallism = 11.495708
Bank_Level_Parallism_Col = 11.039059
Bank_Level_Parallism_Ready = 8.018223
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989125 

BW Util details:
bwutil = 0.961415 
total_CMD = 908053 
util_bw = 873013 
Wasted_Col = 334 
Wasted_Row = 19 
Idle = 34687 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 132 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676121 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218254 
n_act = 7782 
n_pre = 7766 
n_ref = 0 
n_req = 54633 
total_req = 218254 

Dual Bus Interface Util: 
issued_total_row = 15548 
issued_total_col = 218254 
Row_Bus_Util =  0.017122 
CoL_Bus_Util = 0.240354 
Either_Row_CoL_Bus_Util = 0.255417 
Issued_on_Two_Bus_Simul_Util = 0.002059 
issued_two_Eff = 0.008063 
queue_avg = 61.214844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2148
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 54): 
Ready @ 353824 -   mf: uid=7435030, sid4294967295:w4294967295, part=3, addr=0xd8fb9700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353728), 
Ready @ 353828 -   mf: uid=7435051, sid4294967295:w4294967295, part=3, addr=0xd8fb9780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353732), 
Ready @ 353836 -   mf: uid=7435049, sid4294967295:w4294967295, part=3, addr=0xd6100700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353740), 
Ready @ 353836 -   mf: uid=7435058, sid4294967295:w4294967295, part=3, addr=0xd8fb4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353740), 
Ready @ 353837 -   mf: uid=7435071, sid4294967295:w4294967295, part=3, addr=0xd60e7b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353741), 
Ready @ 353847 -   mf: uid=7435076, sid4294967295:w4294967295, part=3, addr=0xd60e7b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353751), 
Ready @ 353859 -   mf: uid=7435115, sid4294967295:w4294967295, part=3, addr=0xd3bf0300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353763), 
Ready @ 353861 -   mf: uid=7435120, sid4294967295:w4294967295, part=3, addr=0xd3bf0380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353765), 
Ready @ 353866 -   mf: uid=7435134, sid4294967295:w4294967295, part=3, addr=0xd8fba300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353770), 
Ready @ 353867 -   mf: uid=7435165, sid4294967295:w4294967295, part=3, addr=0xd8fba380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353771), 
Ready @ 353872 -   mf: uid=7435204, sid4294967295:w4294967295, part=3, addr=0xd8b1ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353776), 
Ready @ 353872 -   mf: uid=7435182, sid4294967295:w4294967295, part=3, addr=0xd6100780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353776), 
Ready @ 353886 -   mf: uid=7435213, sid4294967295:w4294967295, part=3, addr=0xd60eab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353790), 
Ready @ 353887 -   mf: uid=7435205, sid4294967295:w4294967295, part=3, addr=0xd60eab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353791), 
Ready @ 353888 -   mf: uid=7435225, sid4294967295:w4294967295, part=3, addr=0xd8fb4f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353792), 
Ready @ 353895 -   mf: uid=7435222, sid4294967295:w4294967295, part=3, addr=0xd7370f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353799), 
Ready @ 353906 -   mf: uid=7435233, sid4294967295:w4294967295, part=3, addr=0xd7370f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353810), 
Ready @ 353907 -   mf: uid=7435236, sid4294967295:w4294967295, part=3, addr=0xd8b1ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353811), 
Ready @ 353917 -   mf: uid=7435245, sid4294967295:w4294967295, part=3, addr=0xd7374b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353821), 
Ready @ 353928 -   mf: uid=7435246, sid4294967295:w4294967295, part=3, addr=0xd737b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353832), 
Ready @ 353939 -   mf: uid=7435256, sid4294967295:w4294967295, part=3, addr=0xd737b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353843), 
Ready @ 353951 -   mf: uid=7435269, sid4294967295:w4294967295, part=3, addr=0xd4e6d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353855), 
Ready @ 353953 -   mf: uid=7435279, sid4294967295:w4294967295, part=3, addr=0xd60f7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353857), 
Ready @ 353965 -   mf: uid=7435283, sid4294967295:w4294967295, part=3, addr=0xd60f7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353869), 
Ready @ 353976 -   mf: uid=7435307, sid4294967295:w4294967295, part=3, addr=0xd8b19f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353880), 
Ready @ 353978 -   mf: uid=7435312, sid4294967295:w4294967295, part=3, addr=0xd7374b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353882), 
Ready @ 353989 -   mf: uid=7435351, sid4294967295:w4294967295, part=3, addr=0xd4e89300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353893), 
Ready @ 353990 -   mf: uid=7435359, sid4294967295:w4294967295, part=3, addr=0xd8b19f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353894), 
Ready @ 354001 -   mf: uid=7435364, sid4294967295:w4294967295, part=3, addr=0xd3bfb700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353905), 
Ready @ 354003 -   mf: uid=7435379, sid4294967295:w4294967295, part=3, addr=0xd4e89380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353907), 
Ready @ 354014 -   mf: uid=7435387, sid4294967295:w4294967295, part=3, addr=0xd3bf3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353918), 
Ready @ 354015 -   mf: uid=7435395, sid4294967295:w4294967295, part=3, addr=0xd3bfb780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353919), 
Ready @ 354026 -   mf: uid=7435394, sid4294967295:w4294967295, part=3, addr=0xd4e7f700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353930), 
Ready @ 354028 -   mf: uid=7435402, sid4294967295:w4294967295, part=3, addr=0xd3bf3380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353932), 
Ready @ 354039 -   mf: uid=7435409, sid4294967295:w4294967295, part=3, addr=0xd7370300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353943), 
Ready @ 354040 -   mf: uid=7435413, sid4294967295:w4294967295, part=3, addr=0xd7370380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353944), 
Ready @ 354051 -   mf: uid=7435418, sid4294967295:w4294967295, part=3, addr=0xd60eb700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353955), 
Ready @ 354053 -   mf: uid=7435426, sid4294967295:w4294967295, part=3, addr=0xd4e7f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353957), 
Ready @ 354056 -   mf: uid=7435442, sid4294967295:w4294967295, part=3, addr=0xd60f6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353960), 
Ready @ 354058 -   mf: uid=7435488, sid4294967295:w4294967295, part=3, addr=0xd60eb780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353962), 
Ready @ 354059 -   mf: uid=7435486, sid4294967295:w4294967295, part=3, addr=0xd4e6d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353963), 
Ready @ 354070 -   mf: uid=7435501, sid4294967295:w4294967295, part=3, addr=0xd7363780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353974), 
Ready @ 354081 -   mf: uid=7435530, sid4294967295:w4294967295, part=3, addr=0xd3bf5700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353985), 
Ready @ 354082 -   mf: uid=7435538, sid4294967295:w4294967295, part=3, addr=0xd60f6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353986), 
Ready @ 354093 -   mf: uid=7435547, sid4294967295:w4294967295, part=3, addr=0xd60e6f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353997), 
Ready @ 354095 -   mf: uid=7435548, sid4294967295:w4294967295, part=3, addr=0xd3bf5780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353999), 
Ready @ 354106 -   mf: uid=7435561, sid4294967295:w4294967295, part=3, addr=0xd3bf3f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354010), 
Ready @ 354117 -   mf: uid=7435571, sid4294967295:w4294967295, part=3, addr=0xd3bf3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354021), 
Ready @ 354128 -   mf: uid=7435569, sid4294967295:w4294967295, part=3, addr=0xd7361f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354032), 
Ready @ 354139 -   mf: uid=7435585, sid4294967295:w4294967295, part=3, addr=0xd7361f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354043), 
Ready @ 354150 -   mf: uid=7435604, sid4294967295:w4294967295, part=3, addr=0xd4e6e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354054), 
Ready @ 354160 -   mf: uid=7435615, sid4294967295:w4294967295, part=3, addr=0xd4e6e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354064), 
Ready @ 354171 -   mf: uid=7435642, sid4294967295:w4294967295, part=3, addr=0xd3bf2700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354075), 
Ready @ 354179 -   mf: uid=7435664, sid4294967295:w4294967295, part=3, addr=0xd3bf2780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354083), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676299 n_act=7664 n_pre=7648 n_ref_event=0 n_req=54632 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218254 bw_util=0.9614
n_activity=873788 dram_eff=0.9991
bk0: 0a 299694i bk1: 0a 293379i bk2: 0a 288845i bk3: 0a 279362i bk4: 0a 312348i bk5: 0a 296253i bk6: 0a 275959i bk7: 0a 269997i bk8: 0a 301989i bk9: 0a 289575i bk10: 0a 286803i bk11: 0a 280251i bk12: 0a 308346i bk13: 0a 288104i bk14: 0a 287015i bk15: 0a 278467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859551
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.859551
Bank_Level_Parallism = 11.386380
Bank_Level_Parallism_Col = 10.937657
Bank_Level_Parallism_Ready = 7.939859
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986765 

BW Util details:
bwutil = 0.961415 
total_CMD = 908053 
util_bw = 873016 
Wasted_Col = 440 
Wasted_Row = 87 
Idle = 34510 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 202 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676299 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218254 
n_act = 7664 
n_pre = 7648 
n_ref = 0 
n_req = 54632 
total_req = 218254 

Dual Bus Interface Util: 
issued_total_row = 15312 
issued_total_col = 218254 
Row_Bus_Util =  0.016862 
CoL_Bus_Util = 0.240354 
Either_Row_CoL_Bus_Util = 0.255221 
Issued_on_Two_Bus_Simul_Util = 0.001995 
issued_two_Eff = 0.007819 
queue_avg = 61.208344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2083
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 353999 -   mf: uid=7435372, sid4294967295:w4294967295, part=4, addr=0xd60e7c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353903), 
Ready @ 354010 -   mf: uid=7435391, sid4294967295:w4294967295, part=4, addr=0xd8fb9880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353914), 
Ready @ 354021 -   mf: uid=7435388, sid4294967295:w4294967295, part=4, addr=0xd3bf0400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353925), 
Ready @ 354032 -   mf: uid=7435401, sid4294967295:w4294967295, part=4, addr=0xd7374c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353936), 
Ready @ 354034 -   mf: uid=7435443, sid4294967295:w4294967295, part=4, addr=0xd7371000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353938), 
Ready @ 354045 -   mf: uid=7435433, sid4294967295:w4294967295, part=4, addr=0xd60e7c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353949), 
Ready @ 354056 -   mf: uid=7435458, sid4294967295:w4294967295, part=4, addr=0xd4e89400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353960), 
Ready @ 354068 -   mf: uid=7435478, sid4294967295:w4294967295, part=4, addr=0xd3bf0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353972), 
Ready @ 354070 -   mf: uid=7435506, sid4294967295:w4294967295, part=4, addr=0xd8fba400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353974), 
Ready @ 354081 -   mf: uid=7435541, sid4294967295:w4294967295, part=4, addr=0xd4e89480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353985), 
Ready @ 354082 -   mf: uid=7435539, sid4294967295:w4294967295, part=4, addr=0xd737b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353986), 
Ready @ 354093 -   mf: uid=7435574, sid4294967295:w4294967295, part=4, addr=0xd8fba480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353997), 
Ready @ 354095 -   mf: uid=7435570, sid4294967295:w4294967295, part=4, addr=0xd60f7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353999), 
Ready @ 354095 -   mf: uid=7435586, sid4294967295:w4294967295, part=4, addr=0xd7371080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353999), 
Ready @ 354107 -   mf: uid=7435597, sid4294967295:w4294967295, part=4, addr=0xd8b1a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354011), 
Ready @ 354118 -   mf: uid=7435616, sid4294967295:w4294967295, part=4, addr=0xd8b1a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354022), 
Ready @ 354129 -   mf: uid=7435614, sid4294967295:w4294967295, part=4, addr=0xd7360800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354033), 
Ready @ 354137 -   mf: uid=7435626, sid4294967295:w4294967295, part=4, addr=0xd737b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354041), 
Ready @ 354148 -   mf: uid=7435643, sid4294967295:w4294967295, part=4, addr=0xd8fbc800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354052), 
Ready @ 354149 -   mf: uid=7435646, sid4294967295:w4294967295, part=4, addr=0xd60f7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354053), 
Ready @ 354151 -   mf: uid=7435655, sid4294967295:w4294967295, part=4, addr=0xd4e6e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354055), 
Ready @ 354152 -   mf: uid=7435669, sid4294967295:w4294967295, part=4, addr=0xd8fbc880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354056), 
Ready @ 354153 -   mf: uid=7435676, sid4294967295:w4294967295, part=4, addr=0xd8b1ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354057), 
Ready @ 354154 -   mf: uid=7435682, sid4294967295:w4294967295, part=4, addr=0xd4e6e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354058), 
Ready @ 354155 -   mf: uid=7435685, sid4294967295:w4294967295, part=4, addr=0xd60eac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354059), 
Ready @ 354159 -   mf: uid=7435695, sid4294967295:w4294967295, part=4, addr=0xd6102080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354063), 
Ready @ 354180 -   mf: uid=7435703, sid4294967295:w4294967295, part=4, addr=0xd3bfb800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354084), 
Ready @ 354182 -   mf: uid=7435711, sid4294967295:w4294967295, part=4, addr=0xd60eac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354086), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676360 n_act=7645 n_pre=7629 n_ref_event=0 n_req=54638 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218256 bw_util=0.9614
n_activity=873791 dram_eff=0.9991
bk0: 0a 295903i bk1: 0a 291154i bk2: 0a 279775i bk3: 0a 272734i bk4: 0a 309161i bk5: 0a 300594i bk6: 0a 280864i bk7: 0a 270764i bk8: 0a 304078i bk9: 0a 297868i bk10: 0a 294499i bk11: 0a 285156i bk12: 0a 309731i bk13: 0a 298925i bk14: 0a 284706i bk15: 0a 271578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859915
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.859915
Bank_Level_Parallism = 11.373358
Bank_Level_Parallism_Col = 10.935983
Bank_Level_Parallism_Ready = 7.938437
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.987969 

BW Util details:
bwutil = 0.961424 
total_CMD = 908053 
util_bw = 873021 
Wasted_Col = 377 
Wasted_Row = 92 
Idle = 34563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 175 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 306 
rwq = 0 
CCDLc_limit_alone = 306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676360 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218256 
n_act = 7645 
n_pre = 7629 
n_ref = 0 
n_req = 54638 
total_req = 218256 

Dual Bus Interface Util: 
issued_total_row = 15274 
issued_total_col = 218256 
Row_Bus_Util =  0.016821 
CoL_Bus_Util = 0.240356 
Either_Row_CoL_Bus_Util = 0.255154 
Issued_on_Two_Bus_Simul_Util = 0.002023 
issued_two_Eff = 0.007929 
queue_avg = 61.204170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 48): 
Ready @ 353883 -   mf: uid=7435137, sid4294967295:w4294967295, part=5, addr=0xd8b13580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353787), 
Ready @ 353894 -   mf: uid=7435145, sid4294967295:w4294967295, part=5, addr=0xd8b19500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353798), 
Ready @ 353905 -   mf: uid=7435150, sid4294967295:w4294967295, part=5, addr=0xd8b18980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353809), 
Ready @ 353916 -   mf: uid=7435185, sid4294967295:w4294967295, part=5, addr=0xd7378900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353820), 
Ready @ 353920 -   mf: uid=7435173, sid4294967295:w4294967295, part=5, addr=0xd8b19580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353824), 
Ready @ 353928 -   mf: uid=7435194, sid4294967295:w4294967295, part=5, addr=0xd737a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353832), 
Ready @ 353934 -   mf: uid=7435230, sid4294967295:w4294967295, part=5, addr=0xd7378980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353838), 
Ready @ 353942 -   mf: uid=7435215, sid4294967295:w4294967295, part=5, addr=0xd8fb8d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353846), 
Ready @ 353947 -   mf: uid=7435247, sid4294967295:w4294967295, part=5, addr=0xd737a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353851), 
Ready @ 353958 -   mf: uid=7435241, sid4294967295:w4294967295, part=5, addr=0xd8fb9900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353862), 
Ready @ 353973 -   mf: uid=7435257, sid4294967295:w4294967295, part=5, addr=0xd8fb8d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353877), 
Ready @ 353981 -   mf: uid=7435254, sid4294967295:w4294967295, part=5, addr=0xd60e7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353885), 
Ready @ 353981 -   mf: uid=7435275, sid4294967295:w4294967295, part=5, addr=0xd60e7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353885), 
Ready @ 353982 -   mf: uid=7435267, sid4294967295:w4294967295, part=5, addr=0xd3bf0500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353886), 
Ready @ 353983 -   mf: uid=7435287, sid4294967295:w4294967295, part=5, addr=0xd3bf0580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353887), 
Ready @ 353984 -   mf: uid=7435309, sid4294967295:w4294967295, part=5, addr=0xd7371100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353888), 
Ready @ 353995 -   mf: uid=7435317, sid4294967295:w4294967295, part=5, addr=0xd737b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353899), 
Ready @ 353997 -   mf: uid=7435324, sid4294967295:w4294967295, part=5, addr=0xd737b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353901), 
Ready @ 353998 -   mf: uid=7435360, sid4294967295:w4294967295, part=5, addr=0xd7371180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353902), 
Ready @ 354000 -   mf: uid=7435377, sid4294967295:w4294967295, part=5, addr=0xd8b1a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353904), 
Ready @ 354001 -   mf: uid=7435389, sid4294967295:w4294967295, part=5, addr=0xd8fb9980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353905), 
Ready @ 354011 -   mf: uid=7435382, sid4294967295:w4294967295, part=5, addr=0xd60f7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353915), 
Ready @ 354012 -   mf: uid=7435405, sid4294967295:w4294967295, part=5, addr=0xd8b1a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353916), 
Ready @ 354025 -   mf: uid=7435404, sid4294967295:w4294967295, part=5, addr=0xd7374d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353929), 
Ready @ 354026 -   mf: uid=7435428, sid4294967295:w4294967295, part=5, addr=0xd7374d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353930), 
Ready @ 354037 -   mf: uid=7435460, sid4294967295:w4294967295, part=5, addr=0xd6109900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353941), 
Ready @ 354045 -   mf: uid=7435456, sid4294967295:w4294967295, part=5, addr=0xd60f7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353949), 
Ready @ 354056 -   mf: uid=7435477, sid4294967295:w4294967295, part=5, addr=0xd3bfb900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353960), 
Ready @ 354056 -   mf: uid=7435515, sid4294967295:w4294967295, part=5, addr=0xd6109980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353960), 
Ready @ 354067 -   mf: uid=7435498, sid4294967295:w4294967295, part=5, addr=0xd60ead00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353971), 
Ready @ 354078 -   mf: uid=7435521, sid4294967295:w4294967295, part=5, addr=0xd3bfb980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353982), 
Ready @ 354082 -   mf: uid=7435510, sid4294967295:w4294967295, part=5, addr=0xd4e7f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353986), 
Ready @ 354084 -   mf: uid=7435531, sid4294967295:w4294967295, part=5, addr=0xd4e7f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353988), 
Ready @ 354095 -   mf: uid=7435527, sid4294967295:w4294967295, part=5, addr=0xd3bf3500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353999), 
Ready @ 354097 -   mf: uid=7435543, sid4294967295:w4294967295, part=5, addr=0xd60ead80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354001), 
Ready @ 354107 -   mf: uid=7435556, sid4294967295:w4294967295, part=5, addr=0xd60eb900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354011), 
Ready @ 354118 -   mf: uid=7435567, sid4294967295:w4294967295, part=5, addr=0xd7370580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354022), 
Ready @ 354129 -   mf: uid=7435580, sid4294967295:w4294967295, part=5, addr=0xd7370500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354033), 
Ready @ 354140 -   mf: uid=7435592, sid4294967295:w4294967295, part=5, addr=0xd60eb980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354044), 
Ready @ 354151 -   mf: uid=7435606, sid4294967295:w4294967295, part=5, addr=0xd4e6d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354055), 
Ready @ 354153 -   mf: uid=7435608, sid4294967295:w4294967295, part=5, addr=0xd3bf3580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354057), 
Ready @ 354157 -   mf: uid=7435623, sid4294967295:w4294967295, part=5, addr=0xd60f6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354061), 
Ready @ 354168 -   mf: uid=7435638, sid4294967295:w4294967295, part=5, addr=0xd60f6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354072), 
Ready @ 354170 -   mf: uid=7435644, sid4294967295:w4294967295, part=5, addr=0xd7362100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354074), 
Ready @ 354171 -   mf: uid=7435650, sid4294967295:w4294967295, part=5, addr=0xd4e6d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354075), 
Ready @ 354173 -   mf: uid=7435680, sid4294967295:w4294967295, part=5, addr=0xd3bf5900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354077), 
Ready @ 354181 -   mf: uid=7435679, sid4294967295:w4294967295, part=5, addr=0xd7362180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354085), 
Ready @ 354184 -   mf: uid=7435691, sid4294967295:w4294967295, part=5, addr=0xd8fbc900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354088), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676131 n_act=7761 n_pre=7745 n_ref_event=0 n_req=54630 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218228 bw_util=0.9613
n_activity=873676 dram_eff=0.9991
bk0: 0a 290294i bk1: 0a 282784i bk2: 0a 283590i bk3: 0a 274582i bk4: 0a 306567i bk5: 0a 292754i bk6: 0a 268953i bk7: 0a 256196i bk8: 0a 296558i bk9: 0a 289652i bk10: 0a 288343i bk11: 0a 285433i bk12: 0a 314069i bk13: 0a 293815i bk14: 0a 286446i bk15: 0a 269243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857750
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.857750
Bank_Level_Parallism = 11.453259
Bank_Level_Parallism_Col = 11.005659
Bank_Level_Parallism_Ready = 7.985775
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.987718 

BW Util details:
bwutil = 0.961301 
total_CMD = 908053 
util_bw = 872912 
Wasted_Col = 392 
Wasted_Row = 75 
Idle = 34674 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 181 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 307 
rwq = 0 
CCDLc_limit_alone = 307 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676131 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218228 
n_act = 7761 
n_pre = 7745 
n_ref = 0 
n_req = 54630 
total_req = 218228 

Dual Bus Interface Util: 
issued_total_row = 15506 
issued_total_col = 218228 
Row_Bus_Util =  0.017076 
CoL_Bus_Util = 0.240325 
Either_Row_CoL_Bus_Util = 0.255406 
Issued_on_Two_Bus_Simul_Util = 0.001995 
issued_two_Eff = 0.007813 
queue_avg = 61.207241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2072
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 354035 -   mf: uid=7435491, sid4294967295:w4294967295, part=6, addr=0xd8b18a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353939), 
Ready @ 354046 -   mf: uid=7435511, sid4294967295:w4294967295, part=6, addr=0xd8b19600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353950), 
Ready @ 354057 -   mf: uid=7435516, sid4294967295:w4294967295, part=6, addr=0xd8b19680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353961), 
Ready @ 354068 -   mf: uid=7435550, sid4294967295:w4294967295, part=6, addr=0xd7378a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353972), 
Ready @ 354070 -   mf: uid=7435557, sid4294967295:w4294967295, part=6, addr=0xd7378a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353974), 
Ready @ 354081 -   mf: uid=7435563, sid4294967295:w4294967295, part=6, addr=0xd737a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353985), 
Ready @ 354093 -   mf: uid=7435566, sid4294967295:w4294967295, part=6, addr=0xd737a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353997), 
Ready @ 354109 -   mf: uid=7435582, sid4294967295:w4294967295, part=6, addr=0xd60e7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354013), 
Ready @ 354120 -   mf: uid=7435576, sid4294967295:w4294967295, part=6, addr=0xd8fb8e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354024), 
Ready @ 354120 -   mf: uid=7435598, sid4294967295:w4294967295, part=6, addr=0xd3bf0600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354024), 
Ready @ 354121 -   mf: uid=7435593, sid4294967295:w4294967295, part=6, addr=0xd60e7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354025), 
Ready @ 354124 -   mf: uid=7435618, sid4294967295:w4294967295, part=6, addr=0xd737ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354028), 
Ready @ 354125 -   mf: uid=7435605, sid4294967295:w4294967295, part=6, addr=0xd3bf0680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354029), 
Ready @ 354135 -   mf: uid=7435637, sid4294967295:w4294967295, part=6, addr=0xd60eae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354039), 
Ready @ 354136 -   mf: uid=7435634, sid4294967295:w4294967295, part=6, addr=0xd737ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354040), 
Ready @ 354137 -   mf: uid=7435648, sid4294967295:w4294967295, part=6, addr=0xd7371200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354041), 
Ready @ 354137 -   mf: uid=7435656, sid4294967295:w4294967295, part=6, addr=0xd8fb9a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354041), 
Ready @ 354137 -   mf: uid=7435660, sid4294967295:w4294967295, part=6, addr=0xd8b1a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354041), 
Ready @ 354138 -   mf: uid=7435665, sid4294967295:w4294967295, part=6, addr=0xd7371280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354042), 
Ready @ 354140 -   mf: uid=7435670, sid4294967295:w4294967295, part=6, addr=0xd8fb9a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354044), 
Ready @ 354141 -   mf: uid=7435674, sid4294967295:w4294967295, part=6, addr=0xd8b1a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354045), 
Ready @ 354157 -   mf: uid=7435683, sid4294967295:w4294967295, part=6, addr=0xd7374e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354061), 
Ready @ 354159 -   mf: uid=7435688, sid4294967295:w4294967295, part=6, addr=0xd60f7a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354063), 
Ready @ 354169 -   mf: uid=7435687, sid4294967295:w4294967295, part=6, addr=0xd4e89600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354073), 
Ready @ 354171 -   mf: uid=7435693, sid4294967295:w4294967295, part=6, addr=0xd7374e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354075), 
Ready @ 354177 -   mf: uid=7435701, sid4294967295:w4294967295, part=6, addr=0xd3c00200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354081), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676313 n_act=7695 n_pre=7679 n_ref_event=0 n_req=54632 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218226 bw_util=0.9613
n_activity=873714 dram_eff=0.9991
bk0: 0a 298225i bk1: 0a 289470i bk2: 0a 290205i bk3: 0a 278388i bk4: 0a 312650i bk5: 0a 301239i bk6: 0a 273783i bk7: 0a 264024i bk8: 0a 298353i bk9: 0a 290294i bk10: 0a 293450i bk11: 0a 278811i bk12: 0a 301850i bk13: 0a 285598i bk14: 0a 282804i bk15: 0a 272525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858983
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.858983
Bank_Level_Parallism = 11.416819
Bank_Level_Parallism_Col = 10.967792
Bank_Level_Parallism_Ready = 7.958529
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989314 

BW Util details:
bwutil = 0.961292 
total_CMD = 908053 
util_bw = 872901 
Wasted_Col = 401 
Wasted_Row = 46 
Idle = 34705 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 177 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218226 
n_act = 7695 
n_pre = 7679 
n_ref = 0 
n_req = 54632 
total_req = 218226 

Dual Bus Interface Util: 
issued_total_row = 15374 
issued_total_col = 218226 
Row_Bus_Util =  0.016931 
CoL_Bus_Util = 0.240323 
Either_Row_CoL_Bus_Util = 0.255205 
Issued_on_Two_Bus_Simul_Util = 0.002048 
issued_two_Eff = 0.008026 
queue_avg = 61.209732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2097
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 353996 -   mf: uid=7435371, sid4294967295:w4294967295, part=7, addr=0xd3bf2b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353900), 
Ready @ 354008 -   mf: uid=7435383, sid4294967295:w4294967295, part=7, addr=0xd3bf2b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353912), 
Ready @ 354016 -   mf: uid=7435406, sid4294967295:w4294967295, part=7, addr=0xd60eaf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353920), 
Ready @ 354020 -   mf: uid=7435414, sid4294967295:w4294967295, part=7, addr=0xd7379780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353924), 
Ready @ 354028 -   mf: uid=7435421, sid4294967295:w4294967295, part=7, addr=0xd7379700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353932), 
Ready @ 354033 -   mf: uid=7435444, sid4294967295:w4294967295, part=7, addr=0xd6100b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353937), 
Ready @ 354033 -   mf: uid=7435461, sid4294967295:w4294967295, part=7, addr=0xd6100b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353937), 
Ready @ 354045 -   mf: uid=7435462, sid4294967295:w4294967295, part=7, addr=0xd8b1af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353949), 
Ready @ 354053 -   mf: uid=7435479, sid4294967295:w4294967295, part=7, addr=0xd8b1af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353957), 
Ready @ 354054 -   mf: uid=7435484, sid4294967295:w4294967295, part=7, addr=0xd6107780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353958), 
Ready @ 354064 -   mf: uid=7435502, sid4294967295:w4294967295, part=7, addr=0xd8b19700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353968), 
Ready @ 354066 -   mf: uid=7435503, sid4294967295:w4294967295, part=7, addr=0xd8b19780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353970), 
Ready @ 354070 -   mf: uid=7435525, sid4294967295:w4294967295, part=7, addr=0xd60e9700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353974), 
Ready @ 354078 -   mf: uid=7435535, sid4294967295:w4294967295, part=7, addr=0xd60e9780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353982), 
Ready @ 354091 -   mf: uid=7435551, sid4294967295:w4294967295, part=7, addr=0xd60e7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353995), 
Ready @ 354095 -   mf: uid=7435581, sid4294967295:w4294967295, part=7, addr=0xd60e7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353999), 
Ready @ 354103 -   mf: uid=7435589, sid4294967295:w4294967295, part=7, addr=0xd4e89700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354007), 
Ready @ 354108 -   mf: uid=7435594, sid4294967295:w4294967295, part=7, addr=0xd8fb9b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354012), 
Ready @ 354116 -   mf: uid=7435619, sid4294967295:w4294967295, part=7, addr=0xd3bf4f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354020), 
Ready @ 354120 -   mf: uid=7435622, sid4294967295:w4294967295, part=7, addr=0xd3bf4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354024), 
Ready @ 354128 -   mf: uid=7435636, sid4294967295:w4294967295, part=7, addr=0xd3bf0700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354032), 
Ready @ 354133 -   mf: uid=7435649, sid4294967295:w4294967295, part=7, addr=0xd3bf0780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354037), 
Ready @ 354141 -   mf: uid=7435654, sid4294967295:w4294967295, part=7, addr=0xd8fb9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354045), 
Ready @ 354145 -   mf: uid=7435677, sid4294967295:w4294967295, part=7, addr=0xd4e70b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354049), 
Ready @ 354153 -   mf: uid=7435696, sid4294967295:w4294967295, part=7, addr=0xd6107700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354057), 
Ready @ 354158 -   mf: uid=7435697, sid4294967295:w4294967295, part=7, addr=0xd4e77780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354062), 
Ready @ 354158 -   mf: uid=7435713, sid4294967295:w4294967295, part=7, addr=0xd4e77700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354062), 
Ready @ 354159 -   mf: uid=7435714, sid4294967295:w4294967295, part=7, addr=0xd4e89780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354063), 
Ready @ 354173 -   mf: uid=7435736, sid4294967295:w4294967295, part=7, addr=0xd4e6e700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354077), 
Ready @ 354180 -   mf: uid=7435740, sid4294967295:w4294967295, part=7, addr=0xd4e6e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354084), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676197 n_act=7743 n_pre=7727 n_ref_event=0 n_req=54641 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218263 bw_util=0.9615
n_activity=873648 dram_eff=0.9993
bk0: 0a 306949i bk1: 0a 299028i bk2: 0a 282397i bk3: 0a 280531i bk4: 0a 313341i bk5: 0a 298944i bk6: 0a 273695i bk7: 0a 273463i bk8: 0a 304129i bk9: 0a 294437i bk10: 0a 294661i bk11: 0a 282077i bk12: 0a 295030i bk13: 0a 282913i bk14: 0a 290869i bk15: 0a 277499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858127
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.858127
Bank_Level_Parallism = 11.373795
Bank_Level_Parallism_Col = 10.919093
Bank_Level_Parallism_Ready = 7.928281
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.988247 

BW Util details:
bwutil = 0.961455 
total_CMD = 908053 
util_bw = 873051 
Wasted_Col = 301 
Wasted_Row = 28 
Idle = 34673 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 116 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676197 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218263 
n_act = 7743 
n_pre = 7727 
n_ref = 0 
n_req = 54641 
total_req = 218263 

Dual Bus Interface Util: 
issued_total_row = 15470 
issued_total_col = 218263 
Row_Bus_Util =  0.017036 
CoL_Bus_Util = 0.240364 
Either_Row_CoL_Bus_Util = 0.255333 
Issued_on_Two_Bus_Simul_Util = 0.002067 
issued_two_Eff = 0.008096 
queue_avg = 61.201988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.202
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 354049 -   mf: uid=7435452, sid4294967295:w4294967295, part=8, addr=0xd8b18c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353953), 
Ready @ 354049 -   mf: uid=7435455, sid4294967295:w4294967295, part=8, addr=0xd3bf3800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353953), 
Ready @ 354049 -   mf: uid=7435457, sid4294967295:w4294967295, part=8, addr=0xd3bf2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353953), 
Ready @ 354050 -   mf: uid=7435481, sid4294967295:w4294967295, part=8, addr=0xd3bf2c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353954), 
Ready @ 354059 -   mf: uid=7435497, sid4294967295:w4294967295, part=8, addr=0xd7379880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353963), 
Ready @ 354061 -   mf: uid=7435517, sid4294967295:w4294967295, part=8, addr=0xd7379800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353965), 
Ready @ 354072 -   mf: uid=7435518, sid4294967295:w4294967295, part=8, addr=0xd8fbb480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353976), 
Ready @ 354080 -   mf: uid=7435536, sid4294967295:w4294967295, part=8, addr=0xd8b18c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353984), 
Ready @ 354092 -   mf: uid=7435572, sid4294967295:w4294967295, part=8, addr=0xd6100c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353996), 
Ready @ 354097 -   mf: uid=7435577, sid4294967295:w4294967295, part=8, addr=0xd6100c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354001), 
Ready @ 354109 -   mf: uid=7435595, sid4294967295:w4294967295, part=8, addr=0xd8b19880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354013), 
Ready @ 354111 -   mf: uid=7435601, sid4294967295:w4294967295, part=8, addr=0xd8b19800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354015), 
Ready @ 354122 -   mf: uid=7435610, sid4294967295:w4294967295, part=8, addr=0xd7375080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354026), 
Ready @ 354133 -   mf: uid=7435609, sid4294967295:w4294967295, part=8, addr=0xd7375000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354037), 
Ready @ 354144 -   mf: uid=7435624, sid4294967295:w4294967295, part=8, addr=0xd60e9880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354048), 
Ready @ 354145 -   mf: uid=7435631, sid4294967295:w4294967295, part=8, addr=0xd60e9800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354049), 
Ready @ 354158 -   mf: uid=7435639, sid4294967295:w4294967295, part=8, addr=0xd3bf5080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354062), 
Ready @ 354169 -   mf: uid=7435647, sid4294967295:w4294967295, part=8, addr=0xd6107800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354073), 
Ready @ 354170 -   mf: uid=7435651, sid4294967295:w4294967295, part=8, addr=0xd7361880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354074), 
Ready @ 354171 -   mf: uid=7435661, sid4294967295:w4294967295, part=8, addr=0xd4e89800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354075), 
Ready @ 354181 -   mf: uid=7435671, sid4294967295:w4294967295, part=8, addr=0xd3bf0880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354085), 
Ready @ 354183 -   mf: uid=7435675, sid4294967295:w4294967295, part=8, addr=0xd60e8000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354087), 
Ready @ 354183 -   mf: uid=7435692, sid4294967295:w4294967295, part=8, addr=0xd8fb9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354087), 
Ready @ 354183 -   mf: uid=7435698, sid4294967295:w4294967295, part=8, addr=0xd8fb9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354087), 
Ready @ 354186 -   mf: uid=7435718, sid4294967295:w4294967295, part=8, addr=0xd4e8bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354090), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676224 n_act=7695 n_pre=7681 n_ref_event=0 n_req=54636 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218241 bw_util=0.9614
n_activity=873680 dram_eff=0.9992
bk0: 0a 307235i bk1: 0a 299106i bk2: 0a 286404i bk3: 0a 272960i bk4: 0a 310130i bk5: 0a 297336i bk6: 0a 272487i bk7: 0a 269859i bk8: 0a 303304i bk9: 0a 299104i bk10: 0a 296114i bk11: 0a 287449i bk12: 0a 305946i bk13: 0a 291660i bk14: 0a 286738i bk15: 0a 274163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858957
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.858957
Bank_Level_Parallism = 11.363193
Bank_Level_Parallism_Col = 10.914466
Bank_Level_Parallism_Ready = 7.923020
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986779 

BW Util details:
bwutil = 0.961358 
total_CMD = 908053 
util_bw = 872963 
Wasted_Col = 342 
Wasted_Row = 21 
Idle = 34727 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 157 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676224 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218241 
n_act = 7695 
n_pre = 7681 
n_ref = 0 
n_req = 54636 
total_req = 218241 

Dual Bus Interface Util: 
issued_total_row = 15376 
issued_total_col = 218241 
Row_Bus_Util =  0.016933 
CoL_Bus_Util = 0.240340 
Either_Row_CoL_Bus_Util = 0.255303 
Issued_on_Two_Bus_Simul_Util = 0.001969 
issued_two_Eff = 0.007713 
queue_avg = 61.220623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2206
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 59): 
Ready @ 353832 -   mf: uid=7435001, sid4294967295:w4294967295, part=9, addr=0xd3bf2d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353736), 
Ready @ 353832 -   mf: uid=7435021, sid4294967295:w4294967295, part=9, addr=0xd8fb4900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353736), 
Ready @ 353844 -   mf: uid=7435041, sid4294967295:w4294967295, part=9, addr=0xd60eb180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353748), 
Ready @ 353855 -   mf: uid=7435050, sid4294967295:w4294967295, part=9, addr=0xd8fbb500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353759), 
Ready @ 353855 -   mf: uid=7435064, sid4294967295:w4294967295, part=9, addr=0xd8fbb580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353759), 
Ready @ 353856 -   mf: uid=7435083, sid4294967295:w4294967295, part=9, addr=0xd6100d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353760), 
Ready @ 353863 -   mf: uid=7435095, sid4294967295:w4294967295, part=9, addr=0xd8fb4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353767), 
Ready @ 353873 -   mf: uid=7435113, sid4294967295:w4294967295, part=9, addr=0xd8fb6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353777), 
Ready @ 353884 -   mf: uid=7435132, sid4294967295:w4294967295, part=9, addr=0xd737d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353788), 
Ready @ 353885 -   mf: uid=7435154, sid4294967295:w4294967295, part=9, addr=0xd4e6d100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353789), 
Ready @ 353895 -   mf: uid=7435147, sid4294967295:w4294967295, part=9, addr=0xd7379980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353799), 
Ready @ 353897 -   mf: uid=7435164, sid4294967295:w4294967295, part=9, addr=0xd7361900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353801), 
Ready @ 353897 -   mf: uid=7435159, sid4294967295:w4294967295, part=9, addr=0xd6100d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353801), 
Ready @ 353908 -   mf: uid=7435177, sid4294967295:w4294967295, part=9, addr=0xd4e89900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353812), 
Ready @ 353909 -   mf: uid=7435193, sid4294967295:w4294967295, part=9, addr=0xd8fb6180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353813), 
Ready @ 353920 -   mf: uid=7435201, sid4294967295:w4294967295, part=9, addr=0xd3bf0900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353824), 
Ready @ 353928 -   mf: uid=7435238, sid4294967295:w4294967295, part=9, addr=0xd60e9980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353832), 
Ready @ 353941 -   mf: uid=7435243, sid4294967295:w4294967295, part=9, addr=0xd3bf5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353845), 
Ready @ 353945 -   mf: uid=7435263, sid4294967295:w4294967295, part=9, addr=0xd7361980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353849), 
Ready @ 353953 -   mf: uid=7435264, sid4294967295:w4294967295, part=9, addr=0xd4e6e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353857), 
Ready @ 353958 -   mf: uid=7435291, sid4294967295:w4294967295, part=9, addr=0xd3bf0980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353862), 
Ready @ 353965 -   mf: uid=7435281, sid4294967295:w4294967295, part=9, addr=0xd8b19900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353869), 
Ready @ 353967 -   mf: uid=7435299, sid4294967295:w4294967295, part=9, addr=0xd8fb9d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353871), 
Ready @ 353967 -   mf: uid=7435296, sid4294967295:w4294967295, part=9, addr=0xd8fb9d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353871), 
Ready @ 353969 -   mf: uid=7435305, sid4294967295:w4294967295, part=9, addr=0xd7375180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353873), 
Ready @ 353980 -   mf: uid=7435326, sid4294967295:w4294967295, part=9, addr=0xd60fa100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353884), 
Ready @ 353981 -   mf: uid=7435330, sid4294967295:w4294967295, part=9, addr=0xd3bf5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353885), 
Ready @ 353981 -   mf: uid=7435346, sid4294967295:w4294967295, part=9, addr=0xd7375100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353885), 
Ready @ 353982 -   mf: uid=7435362, sid4294967295:w4294967295, part=9, addr=0xd60fa180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353886), 
Ready @ 353998 -   mf: uid=7435363, sid4294967295:w4294967295, part=9, addr=0xd6107900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353902), 
Ready @ 354006 -   mf: uid=7435376, sid4294967295:w4294967295, part=9, addr=0xd6107980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353910), 
Ready @ 354011 -   mf: uid=7435384, sid4294967295:w4294967295, part=9, addr=0xd4e77900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353915), 
Ready @ 354019 -   mf: uid=7435393, sid4294967295:w4294967295, part=9, addr=0xd8b19980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353923), 
Ready @ 354023 -   mf: uid=7435435, sid4294967295:w4294967295, part=9, addr=0xd737bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353927), 
Ready @ 354024 -   mf: uid=7435423, sid4294967295:w4294967295, part=9, addr=0xd4e89980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353928), 
Ready @ 354031 -   mf: uid=7435454, sid4294967295:w4294967295, part=9, addr=0xd4e70d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353935), 
Ready @ 354036 -   mf: uid=7435445, sid4294967295:w4294967295, part=9, addr=0xd4e77980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353940), 
Ready @ 354043 -   mf: uid=7435467, sid4294967295:w4294967295, part=9, addr=0xd60f9500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353947), 
Ready @ 354048 -   mf: uid=7435474, sid4294967295:w4294967295, part=9, addr=0xd4e70d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353952), 
Ready @ 354056 -   mf: uid=7435473, sid4294967295:w4294967295, part=9, addr=0xd60ea500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353960), 
Ready @ 354061 -   mf: uid=7435507, sid4294967295:w4294967295, part=9, addr=0xd737bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353965), 
Ready @ 354068 -   mf: uid=7435494, sid4294967295:w4294967295, part=9, addr=0xd7371500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353972), 
Ready @ 354073 -   mf: uid=7435523, sid4294967295:w4294967295, part=9, addr=0xd4e6a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353977), 
Ready @ 354081 -   mf: uid=7435522, sid4294967295:w4294967295, part=9, addr=0xd3bf5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353985), 
Ready @ 354086 -   mf: uid=7435611, sid4294967295:w4294967295, part=9, addr=0xd4e6e980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353990), 
Ready @ 354093 -   mf: uid=7435575, sid4294967295:w4294967295, part=9, addr=0xd3bfb100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353997), 
Ready @ 354098 -   mf: uid=7435617, sid4294967295:w4294967295, part=9, addr=0xd7371580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354002), 
Ready @ 354098 -   mf: uid=7435590, sid4294967295:w4294967295, part=9, addr=0xd4e6a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354002), 
Ready @ 354109 -   mf: uid=7435629, sid4294967295:w4294967295, part=9, addr=0xd60f9580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354013), 
Ready @ 354111 -   mf: uid=7435620, sid4294967295:w4294967295, part=9, addr=0xd4e7f100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354015), 
Ready @ 354121 -   mf: uid=7435640, sid4294967295:w4294967295, part=9, addr=0xd60ea580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354025), 
Ready @ 354132 -   mf: uid=7435672, sid4294967295:w4294967295, part=9, addr=0xd3bf2100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354036), 
Ready @ 354143 -   mf: uid=7435668, sid4294967295:w4294967295, part=9, addr=0xd3bfb180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354047), 
Ready @ 354154 -   mf: uid=7435715, sid4294967295:w4294967295, part=9, addr=0xd3c00500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354058), 
Ready @ 354155 -   mf: uid=7435699, sid4294967295:w4294967295, part=9, addr=0xd4e7f180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354059), 
Ready @ 354157 -   mf: uid=7435726, sid4294967295:w4294967295, part=9, addr=0xd8fbcd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354061), 
Ready @ 354159 -   mf: uid=7435727, sid4294967295:w4294967295, part=9, addr=0xd3bf2180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354063), 
Ready @ 354179 -   mf: uid=7435741, sid4294967295:w4294967295, part=9, addr=0xd8b18d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354083), 
Ready @ 354181 -   mf: uid=7435747, sid4294967295:w4294967295, part=9, addr=0xd3bf5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354085), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676321 n_act=7619 n_pre=7603 n_ref_event=0 n_req=54638 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218257 bw_util=0.9614
n_activity=873767 dram_eff=0.9992
bk0: 0a 298035i bk1: 0a 290214i bk2: 0a 284742i bk3: 0a 272454i bk4: 0a 313497i bk5: 0a 304317i bk6: 0a 277142i bk7: 0a 271049i bk8: 0a 308008i bk9: 0a 302149i bk10: 0a 299422i bk11: 0a 285197i bk12: 0a 307278i bk13: 0a 293935i bk14: 0a 284261i bk15: 0a 273936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860391
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.860391
Bank_Level_Parallism = 11.353441
Bank_Level_Parallism_Col = 10.918643
Bank_Level_Parallism_Ready = 7.920836
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.987801 

BW Util details:
bwutil = 0.961428 
total_CMD = 908053 
util_bw = 873028 
Wasted_Col = 372 
Wasted_Row = 14 
Idle = 34639 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 125 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 355 
rwq = 0 
CCDLc_limit_alone = 355 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676321 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218257 
n_act = 7619 
n_pre = 7603 
n_ref = 0 
n_req = 54638 
total_req = 218257 

Dual Bus Interface Util: 
issued_total_row = 15222 
issued_total_col = 218257 
Row_Bus_Util =  0.016763 
CoL_Bus_Util = 0.240357 
Either_Row_CoL_Bus_Util = 0.255197 
Issued_on_Two_Bus_Simul_Util = 0.001924 
issued_two_Eff = 0.007539 
queue_avg = 61.205166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2052
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 354030 -   mf: uid=7435410, sid4294967295:w4294967295, part=10, addr=0xd8fbb600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353934), 
Ready @ 354041 -   mf: uid=7435439, sid4294967295:w4294967295, part=10, addr=0xd7379a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353945), 
Ready @ 354041 -   mf: uid=7435430, sid4294967295:w4294967295, part=10, addr=0xd7379a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353945), 
Ready @ 354042 -   mf: uid=7435453, sid4294967295:w4294967295, part=10, addr=0xd8fbb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353946), 
Ready @ 354055 -   mf: uid=7435469, sid4294967295:w4294967295, part=10, addr=0xd6100e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353959), 
Ready @ 354063 -   mf: uid=7435482, sid4294967295:w4294967295, part=10, addr=0xd6100e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353967), 
Ready @ 354067 -   mf: uid=7435487, sid4294967295:w4294967295, part=10, addr=0xd8b19a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353971), 
Ready @ 354075 -   mf: uid=7435499, sid4294967295:w4294967295, part=10, addr=0xd8b19a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353979), 
Ready @ 354080 -   mf: uid=7435512, sid4294967295:w4294967295, part=10, addr=0xd4e6d200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353984), 
Ready @ 354088 -   mf: uid=7435526, sid4294967295:w4294967295, part=10, addr=0xd4e6d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353992), 
Ready @ 354089 -   mf: uid=7435524, sid4294967295:w4294967295, part=10, addr=0xd6107a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353993), 
Ready @ 354091 -   mf: uid=7435537, sid4294967295:w4294967295, part=10, addr=0xd7361a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353995), 
Ready @ 354102 -   mf: uid=7435540, sid4294967295:w4294967295, part=10, addr=0xd60eb200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354006), 
Ready @ 354102 -   mf: uid=7435549, sid4294967295:w4294967295, part=10, addr=0xd3bf0a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354006), 
Ready @ 354112 -   mf: uid=7435552, sid4294967295:w4294967295, part=10, addr=0xd60e8200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354016), 
Ready @ 354114 -   mf: uid=7435562, sid4294967295:w4294967295, part=10, addr=0xd8fb9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354018), 
Ready @ 354127 -   mf: uid=7435587, sid4294967295:w4294967295, part=10, addr=0xd4e89a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354031), 
Ready @ 354127 -   mf: uid=7435591, sid4294967295:w4294967295, part=10, addr=0xd6107a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354031), 
Ready @ 354137 -   mf: uid=7435613, sid4294967295:w4294967295, part=10, addr=0xd3bf0a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354041), 
Ready @ 354138 -   mf: uid=7435632, sid4294967295:w4294967295, part=10, addr=0xd8fb4a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354042), 
Ready @ 354138 -   mf: uid=7435657, sid4294967295:w4294967295, part=10, addr=0xd7375200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354042), 
Ready @ 354142 -   mf: uid=7435662, sid4294967295:w4294967295, part=10, addr=0xd4e89a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354046), 
Ready @ 354150 -   mf: uid=7435684, sid4294967295:w4294967295, part=10, addr=0xd8fb9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354054), 
Ready @ 354156 -   mf: uid=7435709, sid4294967295:w4294967295, part=10, addr=0xd4e77a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354060), 
Ready @ 354167 -   mf: uid=7435732, sid4294967295:w4294967295, part=10, addr=0xd3bf5200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354071), 
Ready @ 354175 -   mf: uid=7435730, sid4294967295:w4294967295, part=10, addr=0xd7375280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354079), 
Ready @ 354176 -   mf: uid=7435737, sid4294967295:w4294967295, part=10, addr=0xd8fb4a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354080), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676251 n_act=7696 n_pre=7680 n_ref_event=0 n_req=54639 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218260 bw_util=0.9614
n_activity=873640 dram_eff=0.9993
bk0: 0a 305938i bk1: 0a 295321i bk2: 0a 273660i bk3: 0a 266386i bk4: 0a 307864i bk5: 0a 297239i bk6: 0a 284801i bk7: 0a 272661i bk8: 0a 306073i bk9: 0a 296032i bk10: 0a 289824i bk11: 0a 282072i bk12: 0a 300991i bk13: 0a 285406i bk14: 0a 285081i bk15: 0a 274136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858983
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.858983
Bank_Level_Parallism = 11.404500
Bank_Level_Parallism_Col = 10.953381
Bank_Level_Parallism_Ready = 7.953209
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.988057 

BW Util details:
bwutil = 0.961442 
total_CMD = 908053 
util_bw = 873039 
Wasted_Col = 284 
Wasted_Row = 28 
Idle = 34702 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 124 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 285 
rwq = 0 
CCDLc_limit_alone = 285 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676251 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218260 
n_act = 7696 
n_pre = 7680 
n_ref = 0 
n_req = 54639 
total_req = 218260 

Dual Bus Interface Util: 
issued_total_row = 15376 
issued_total_col = 218260 
Row_Bus_Util =  0.016933 
CoL_Bus_Util = 0.240360 
Either_Row_CoL_Bus_Util = 0.255274 
Issued_on_Two_Bus_Simul_Util = 0.002020 
issued_two_Eff = 0.007912 
queue_avg = 61.208126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2081
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 77): 
Ready @ 353713 -   mf: uid=7434776, sid4294967295:w4294967295, part=11, addr=0xd3bf5f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353617), 
Ready @ 353718 -   mf: uid=7434825, sid4294967295:w4294967295, part=11, addr=0xd7363f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353622), 
Ready @ 353726 -   mf: uid=7434798, sid4294967295:w4294967295, part=11, addr=0xd3bf2f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353630), 
Ready @ 353730 -   mf: uid=7434839, sid4294967295:w4294967295, part=11, addr=0xd3bf2f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353634), 
Ready @ 353738 -   mf: uid=7434833, sid4294967295:w4294967295, part=11, addr=0xd60ebf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353642), 
Ready @ 353741 -   mf: uid=7434855, sid4294967295:w4294967295, part=11, addr=0xd60ebf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353645), 
Ready @ 353743 -   mf: uid=7434883, sid4294967295:w4294967295, part=11, addr=0xd60e6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353647), 
Ready @ 353755 -   mf: uid=7434887, sid4294967295:w4294967295, part=11, addr=0xd8fb6300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353659), 
Ready @ 353757 -   mf: uid=7434907, sid4294967295:w4294967295, part=11, addr=0xd8fbb780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353661), 
Ready @ 353769 -   mf: uid=7434927, sid4294967295:w4294967295, part=11, addr=0xd60e6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353673), 
Ready @ 353770 -   mf: uid=7434946, sid4294967295:w4294967295, part=11, addr=0xd3bf4780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353674), 
Ready @ 353770 -   mf: uid=7434952, sid4294967295:w4294967295, part=11, addr=0xd8fbb700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353674), 
Ready @ 353774 -   mf: uid=7434962, sid4294967295:w4294967295, part=11, addr=0xd3bf2380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353678), 
Ready @ 353782 -   mf: uid=7434961, sid4294967295:w4294967295, part=11, addr=0xd3bf4700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353686), 
Ready @ 353787 -   mf: uid=7434970, sid4294967295:w4294967295, part=11, addr=0xd8fb6380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353691), 
Ready @ 353787 -   mf: uid=7434984, sid4294967295:w4294967295, part=11, addr=0xd3bf2300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353691), 
Ready @ 353787 -   mf: uid=7435048, sid4294967295:w4294967295, part=11, addr=0xd7375380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353691), 
Ready @ 353791 -   mf: uid=7435068, sid4294967295:w4294967295, part=11, addr=0xd7375300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353695), 
Ready @ 353792 -   mf: uid=7435057, sid4294967295:w4294967295, part=11, addr=0xd4e8b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353696), 
Ready @ 353829 -   mf: uid=7435075, sid4294967295:w4294967295, part=11, addr=0xd4e8b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353733), 
Ready @ 353840 -   mf: uid=7435069, sid4294967295:w4294967295, part=11, addr=0xd737b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353744), 
Ready @ 353840 -   mf: uid=7435084, sid4294967295:w4294967295, part=11, addr=0xd60e9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353744), 
Ready @ 353840 -   mf: uid=7435109, sid4294967295:w4294967295, part=11, addr=0xd60e9b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353744), 
Ready @ 353849 -   mf: uid=7435110, sid4294967295:w4294967295, part=11, addr=0xd4e89b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353753), 
Ready @ 353849 -   mf: uid=7435131, sid4294967295:w4294967295, part=11, addr=0xd4e89b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353753), 
Ready @ 353857 -   mf: uid=7435136, sid4294967295:w4294967295, part=11, addr=0xd737b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353761), 
Ready @ 353868 -   mf: uid=7435139, sid4294967295:w4294967295, part=11, addr=0xd60eb380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353772), 
Ready @ 353869 -   mf: uid=7435160, sid4294967295:w4294967295, part=11, addr=0xd60eb300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353773), 
Ready @ 353874 -   mf: uid=7435174, sid4294967295:w4294967295, part=11, addr=0xd3bf3b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353778), 
Ready @ 353882 -   mf: uid=7435180, sid4294967295:w4294967295, part=11, addr=0xd8fb9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353786), 
Ready @ 353886 -   mf: uid=7435195, sid4294967295:w4294967295, part=11, addr=0xd8fb9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353790), 
Ready @ 353891 -   mf: uid=7435198, sid4294967295:w4294967295, part=11, addr=0xd3bf3b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353795), 
Ready @ 353899 -   mf: uid=7435202, sid4294967295:w4294967295, part=11, addr=0xd8b19b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353803), 
Ready @ 353903 -   mf: uid=7435218, sid4294967295:w4294967295, part=11, addr=0xd8b19b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353807), 
Ready @ 353908 -   mf: uid=7435216, sid4294967295:w4294967295, part=11, addr=0xd737bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353812), 
Ready @ 353916 -   mf: uid=7435228, sid4294967295:w4294967295, part=11, addr=0xd737bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353820), 
Ready @ 353919 -   mf: uid=7435231, sid4294967295:w4294967295, part=11, addr=0xd4e77b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353823), 
Ready @ 353921 -   mf: uid=7435259, sid4294967295:w4294967295, part=11, addr=0xd4e77b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353825), 
Ready @ 353944 -   mf: uid=7435276, sid4294967295:w4294967295, part=11, addr=0xd8b1a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353848), 
Ready @ 353946 -   mf: uid=7435300, sid4294967295:w4294967295, part=11, addr=0xd8b1a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353850), 
Ready @ 353958 -   mf: uid=7435308, sid4294967295:w4294967295, part=11, addr=0xd4e6eb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353862), 
Ready @ 353969 -   mf: uid=7435319, sid4294967295:w4294967295, part=11, addr=0xd4e70300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353873), 
Ready @ 353971 -   mf: uid=7435322, sid4294967295:w4294967295, part=11, addr=0xd4e70380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353875), 
Ready @ 353981 -   mf: uid=7435333, sid4294967295:w4294967295, part=11, addr=0xd4e6eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353885), 
Ready @ 353983 -   mf: uid=7435341, sid4294967295:w4294967295, part=11, addr=0xd3bf5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353887), 
Ready @ 353994 -   mf: uid=7435355, sid4294967295:w4294967295, part=11, addr=0xd3bf5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353898), 
Ready @ 353996 -   mf: uid=7435392, sid4294967295:w4294967295, part=11, addr=0xd7372f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353900), 
Ready @ 354006 -   mf: uid=7435380, sid4294967295:w4294967295, part=11, addr=0xd7372f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353910), 
Ready @ 354008 -   mf: uid=7435407, sid4294967295:w4294967295, part=11, addr=0xd60f6780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353912), 
Ready @ 354019 -   mf: uid=7435398, sid4294967295:w4294967295, part=11, addr=0xd60f6700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353923), 
Ready @ 354020 -   mf: uid=7435419, sid4294967295:w4294967295, part=11, addr=0xd7379b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353924), 
Ready @ 354031 -   mf: uid=7435408, sid4294967295:w4294967295, part=11, addr=0xd7379b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353935), 
Ready @ 354032 -   mf: uid=7435432, sid4294967295:w4294967295, part=11, addr=0xd60e8380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353936), 
Ready @ 354032 -   mf: uid=7435424, sid4294967295:w4294967295, part=11, addr=0xd7361b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353936), 
Ready @ 354033 -   mf: uid=7435449, sid4294967295:w4294967295, part=11, addr=0xd7373b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353937), 
Ready @ 354044 -   mf: uid=7435446, sid4294967295:w4294967295, part=11, addr=0xd7373b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353948), 
Ready @ 354045 -   mf: uid=7435459, sid4294967295:w4294967295, part=11, addr=0xd3bfa780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353949), 
Ready @ 354046 -   mf: uid=7435463, sid4294967295:w4294967295, part=11, addr=0xd3bfb300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353950), 
Ready @ 354056 -   mf: uid=7435489, sid4294967295:w4294967295, part=11, addr=0xd60e8f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353960), 
Ready @ 354067 -   mf: uid=7435504, sid4294967295:w4294967295, part=11, addr=0xd3bfa700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353971), 
Ready @ 354078 -   mf: uid=7435513, sid4294967295:w4294967295, part=11, addr=0xd3bf0b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353982), 
Ready @ 354089 -   mf: uid=7435534, sid4294967295:w4294967295, part=11, addr=0xd3bf0b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (353993), 
Ready @ 354100 -   mf: uid=7435532, sid4294967295:w4294967295, part=11, addr=0xd4e7e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354004), 
Ready @ 354111 -   mf: uid=7435544, sid4294967295:w4294967295, part=11, addr=0xd4e7e700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354015), 
Ready @ 354122 -   mf: uid=7435558, sid4294967295:w4294967295, part=11, addr=0xd736db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354026), 
Ready @ 354133 -   mf: uid=7435553, sid4294967295:w4294967295, part=11, addr=0xd6102700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354037), 
Ready @ 354144 -   mf: uid=7435564, sid4294967295:w4294967295, part=11, addr=0xd7371780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354048), 
Ready @ 354155 -   mf: uid=7435578, sid4294967295:w4294967295, part=11, addr=0xd60e8f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354059), 
Ready @ 354155 -   mf: uid=7435588, sid4294967295:w4294967295, part=11, addr=0xd6102780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354059), 
Ready @ 354156 -   mf: uid=7435600, sid4294967295:w4294967295, part=11, addr=0xd7371700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354060), 
Ready @ 354158 -   mf: uid=7435630, sid4294967295:w4294967295, part=11, addr=0xd8fbc380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354062), 
Ready @ 354169 -   mf: uid=7435627, sid4294967295:w4294967295, part=11, addr=0xd736db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354073), 
Ready @ 354170 -   mf: uid=7435658, sid4294967295:w4294967295, part=11, addr=0xd6101b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354074), 
Ready @ 354181 -   mf: uid=7435652, sid4294967295:w4294967295, part=11, addr=0xd4e7f300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354085), 
Ready @ 354183 -   mf: uid=7435667, sid4294967295:w4294967295, part=11, addr=0xd60f7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354087), 
Ready @ 354184 -   mf: uid=7435710, sid4294967295:w4294967295, part=11, addr=0xd8fbc300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354088), 
Ready @ 354186 -   mf: uid=7435700, sid4294967295:w4294967295, part=11, addr=0xd7372380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (354090), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=908053 n_nop=676298 n_act=7692 n_pre=7676 n_ref_event=0 n_req=54638 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=218258 bw_util=0.9614
n_activity=873818 dram_eff=0.9991
bk0: 0a 300185i bk1: 0a 284872i bk2: 0a 280929i bk3: 0a 274991i bk4: 0a 314097i bk5: 0a 299802i bk6: 0a 280912i bk7: 0a 269815i bk8: 0a 302531i bk9: 0a 294941i bk10: 0a 291913i bk11: 0a 278124i bk12: 0a 298174i bk13: 0a 285427i bk14: 0a 283760i bk15: 0a 272197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859035
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.859035
Bank_Level_Parallism = 11.415734
Bank_Level_Parallism_Col = 10.963397
Bank_Level_Parallism_Ready = 7.961508
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.988706 

BW Util details:
bwutil = 0.961433 
total_CMD = 908053 
util_bw = 873031 
Wasted_Col = 364 
Wasted_Row = 44 
Idle = 34614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 160 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 326 
rwq = 0 
CCDLc_limit_alone = 326 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 908053 
n_nop = 676298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 218258 
n_act = 7692 
n_pre = 7676 
n_ref = 0 
n_req = 54638 
total_req = 218258 

Dual Bus Interface Util: 
issued_total_row = 15368 
issued_total_col = 218258 
Row_Bus_Util =  0.016924 
CoL_Bus_Util = 0.240358 
Either_Row_CoL_Bus_Util = 0.255222 
Issued_on_Two_Bus_Simul_Util = 0.002060 
issued_two_Eff = 0.008073 
queue_avg = 61.217373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.2174

========= L2 cache stats =========
L2_cache_bank[0]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 113612, Miss = 113612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 113600, Miss = 113600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 113618, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 113614, Miss = 113614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 113617, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 113616, Miss = 113616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2726765
L2_total_cache_misses = 2726762
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2726765
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.309
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2726765
icnt_total_pkts_simt_to_mem=2726765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2726765
Req_Network_cycles = 354091
Req_Network_injected_packets_per_cycle =       7.7007 
Req_Network_conflicts_per_cycle =       1.4547
Req_Network_conflicts_per_cycle_util =       1.4888
Req_Bank_Level_Parallism =       7.8814
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.6931
Req_Network_out_buffer_full_per_cycle =       0.0372
Req_Network_out_buffer_avg_util =     335.8915

Reply_Network_injected_packets_num = 2726765
Reply_Network_cycles = 354091
Reply_Network_injected_packets_per_cycle =        7.7007
Reply_Network_conflicts_per_cycle =        9.4047
Reply_Network_conflicts_per_cycle_util =       9.5817
Reply_Bank_Level_Parallism =       7.8456
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.5092
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2567
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 2 sec (3242 sec)
gpgpu_simulation_rate = 58314 (inst/sec)
gpgpu_simulation_rate = 109 (cycle/sec)
gpgpu_silicon_slowdown = 12522935x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (18936 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x238 (bc_topo_base.1.sm_75.ptx:150) @%p1 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x268 (bc_topo_base.1.sm_75.ptx:157) @%p2 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x290 (bc_topo_base.1.sm_75.ptx:163) @%p3 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2d8 (bc_topo_base.1.sm_75.ptx:173) @%p4 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x310 (bc_topo_base.1.sm_75.ptx:181) @%p5 bra $L__BB1_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (bc_topo_base.1.sm_75.ptx:227) not.b32 %r32, %r2;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x368 (bc_topo_base.1.sm_75.ptx:196) @%p6 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (bc_topo_base.1.sm_75.ptx:211) ld.global.u32 %r29, [%rd9];

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x388 (bc_topo_base.1.sm_75.ptx:201) @%p7 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (bc_topo_base.1.sm_75.ptx:211) ld.global.u32 %r29, [%rd9];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3d0 (bc_topo_base.1.sm_75.ptx:213) @%p8 bra $L__BB1_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (bc_topo_base.1.sm_75.ptx:220) add.s32 %r68, %r68, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (bc_topo_base.1.sm_75.ptx:224) @%p9 bra $L__BB1_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (bc_topo_base.1.sm_75.ptx:227) not.b32 %r32, %r2;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x430 (bc_topo_base.1.sm_75.ptx:230) @%p10 bra $L__BB1_35;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x480 (bc_topo_base.1.sm_75.ptx:243) @%p11 bra $L__BB1_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (bc_topo_base.1.sm_75.ptx:258) ld.global.u32 %r39, [%rd14];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4a0 (bc_topo_base.1.sm_75.ptx:248) @%p12 bra $L__BB1_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (bc_topo_base.1.sm_75.ptx:258) ld.global.u32 %r39, [%rd14];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4e8 (bc_topo_base.1.sm_75.ptx:260) @%p13 bra $L__BB1_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (bc_topo_base.1.sm_75.ptx:267) ld.global.u32 %r13, [%rd68+4];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x530 (bc_topo_base.1.sm_75.ptx:272) @%p14 bra $L__BB1_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (bc_topo_base.1.sm_75.ptx:287) ld.global.u32 %r47, [%rd15];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x550 (bc_topo_base.1.sm_75.ptx:277) @%p15 bra $L__BB1_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (bc_topo_base.1.sm_75.ptx:287) ld.global.u32 %r47, [%rd15];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x598 (bc_topo_base.1.sm_75.ptx:289) @%p16 bra $L__BB1_24;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (bc_topo_base.1.sm_75.ptx:296) ld.global.u32 %r14, [%rd68+8];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x5e0 (bc_topo_base.1.sm_75.ptx:301) @%p17 bra $L__BB1_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (bc_topo_base.1.sm_75.ptx:316) ld.global.u32 %r55, [%rd16];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x600 (bc_topo_base.1.sm_75.ptx:306) @%p18 bra $L__BB1_27;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x638 (bc_topo_base.1.sm_75.ptx:316) ld.global.u32 %r55, [%rd16];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x648 (bc_topo_base.1.sm_75.ptx:318) @%p19 bra $L__BB1_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x668 (bc_topo_base.1.sm_75.ptx:325) ld.global.u32 %r15, [%rd68+12];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x690 (bc_topo_base.1.sm_75.ptx:330) @%p20 bra $L__BB1_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (bc_topo_base.1.sm_75.ptx:345) ld.global.u32 %r63, [%rd17];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x6b0 (bc_topo_base.1.sm_75.ptx:335) @%p21 bra $L__BB1_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (bc_topo_base.1.sm_75.ptx:345) ld.global.u32 %r63, [%rd17];

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x6f8 (bc_topo_base.1.sm_75.ptx:347) @%p22 bra $L__BB1_34;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x718 (bc_topo_base.1.sm_75.ptx:354) add.s32 %r68, %r68, 4;

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x730 (bc_topo_base.1.sm_75.ptx:357) @%p23 bra $L__BB1_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (bc_topo_base.1.sm_75.ptx:360) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 139744
gpu_sim_insn = 135733979
gpu_ipc =     971.3046
gpu_tot_sim_cycle = 493835
gpu_tot_sim_insn = 324790016
gpu_tot_ipc =     657.6893
gpu_tot_issued_cta = 37872
gpu_occupancy = 97.1977% 
gpu_tot_occupancy = 96.2177% 
max_total_param_size = 0
gpu_stall_dramfull = 5497103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0858
partiton_level_parallism_total  =       5.8289
partiton_level_parallism_util =       1.6750
partiton_level_parallism_util_total  =       6.5833
L2_BW  =      47.4274 GB/Sec
L2_BW_total  =     254.6049 GB/Sec
gpu_total_sim_rate=65271

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 95323, Miss = 95320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114565
	L1D_cache_core[1]: Access = 96464, Miss = 96464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114392
	L1D_cache_core[2]: Access = 96618, Miss = 96618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115595
	L1D_cache_core[3]: Access = 96328, Miss = 96070, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 115229
	L1D_cache_core[4]: Access = 92464, Miss = 92464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112298
	L1D_cache_core[5]: Access = 98520, Miss = 98520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117530
	L1D_cache_core[6]: Access = 96760, Miss = 96760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115166
	L1D_cache_core[7]: Access = 96232, Miss = 96232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114259
	L1D_cache_core[8]: Access = 95327, Miss = 95327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113187
	L1D_cache_core[9]: Access = 97648, Miss = 97648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116393
	L1D_cache_core[10]: Access = 96352, Miss = 96352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114811
	L1D_cache_core[11]: Access = 95944, Miss = 95944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116596
	L1D_cache_core[12]: Access = 93480, Miss = 93480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112640
	L1D_cache_core[13]: Access = 96928, Miss = 96928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115748
	L1D_cache_core[14]: Access = 93192, Miss = 93192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111800
	L1D_cache_core[15]: Access = 97664, Miss = 97664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115076
	L1D_cache_core[16]: Access = 97088, Miss = 97088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117050
	L1D_cache_core[17]: Access = 93008, Miss = 93008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112522
	L1D_cache_core[18]: Access = 95072, Miss = 95072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113404
	L1D_cache_core[19]: Access = 95952, Miss = 95952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115383
	L1D_cache_core[20]: Access = 96792, Miss = 96792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116738
	L1D_cache_core[21]: Access = 97088, Miss = 97088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115222
	L1D_cache_core[22]: Access = 97944, Miss = 97944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116970
	L1D_cache_core[23]: Access = 94336, Miss = 94336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112880
	L1D_cache_core[24]: Access = 96072, Miss = 96072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114258
	L1D_cache_core[25]: Access = 94784, Miss = 94784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112819
	L1D_cache_core[26]: Access = 97360, Miss = 97360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115404
	L1D_cache_core[27]: Access = 96504, Miss = 96504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 114040
	L1D_cache_core[28]: Access = 92904, Miss = 92904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111235
	L1D_cache_core[29]: Access = 98384, Miss = 98384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115893
	L1D_total_cache_accesses = 2878532
	L1D_total_cache_misses = 2878271
	L1D_total_cache_miss_rate = 0.9999
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 3439103
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 113623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 151674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2726858

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439103
ctas_completed 37872, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10999, 10990, 10990, 10990, 10990, 10990, 10990, 10990, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 10949, 11060, 11060, 11060, 11060, 11060, 11060, 11060, 11060, 
gpgpu_n_tot_thrd_icount = 339367680
gpgpu_n_tot_w_icount = 10605240
gpgpu_n_stall_shd_mem = 720094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151640
gpgpu_n_mem_write_global = 2726858
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4847896
gpgpu_n_store_insn = 29085519
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96952320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720094
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11516700	W0_Idle:27179917	W0_Scoreboard:8642451	W1:1110	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:30	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:10604093
single_issue_nums: WS0:2652150	WS1:2651040	WS2:2651040	WS3:2651010	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1212016 {8:151502,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 109074320 {40:2726858,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6060080 {40:151502,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21814864 {8:2726858,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5520 {40:138,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 1565 
avg_icnt2mem_latency = 1074 
avg_mrq_latency = 314 
avg_icnt2sh_latency = 21 
mrq_lat_table:222203 	8354 	6933 	18638 	33231 	49075 	71936 	93409 	120265 	146157 	61866 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3184 	225038 	76711 	2572488 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	138 	0 	0 	0 	164098 	26676 	50387 	57237 	641801 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1007492 	519669 	422450 	364924 	302231 	193501 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	142 	6 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13736     13848     13743     13701     13446     13463     13290     13288     13190     13075     14180     14211     14042     14063     15286     15238 
dram[1]:     13736     13731     13741     13743     13474     13476     13319     13090     13214     13851     14276     14310     14037     14086     15304     15295 
dram[2]:     13784     13972     13751     13702     13466     13469     13202     13088     13856     13860     14251     14180     14071     13984     15279     15291 
dram[3]:     13806     13788     13730     13877     13455     13458     13187     13290     13874     13198     14222     14114     13953     13839     15341     15335 
dram[4]:     13794     13791     13873     13907     13462     13480     13294     13298     13191     13183     14075     14245     13917     13912     15328     15259 
dram[5]:     13826     13818     13874     13729     13484     13476     13374     13192     13210     14000     14215     14201     13914     13900     15341     15350 
dram[6]:     13810     13897     13870     13903     13472     13493     13197     13297     13975     13952     14221     14131     13866     13961     15311     15335 
dram[7]:     13844     13852     13928     13913     13506     13491     13077     13295     13913     13083     14275     14288     14090     14061     15158     15157 
dram[8]:     13853     13839     13922     13952     13511     13510     13287     13281     13084     13179     14274     14288     14029     14059     15120     15128 
dram[9]:     13859     13896     13969     13950     13510     13511     13349     13192     13080     13994     14279     14195     14107     14063     15234     15262 
dram[10]:     13851     13849     13920     13968     13523     13522     13178     13185     13967     13962     14283     14270     14076     14069     15127     15210 
dram[11]:     13874     13855     13862     13877     13453     13456     13181     13309     13955     13193     14112     14238     14040     14059     15302     15309 
average row accesses per activate:
dram[0]:  7.474315  7.656140  7.895986  8.321154  8.227704  8.227704  8.101314  8.071028  7.839708  7.955638  8.136106  8.245211  7.723104  7.819643  8.496124  8.479691 
dram[1]:  7.237148  7.371622  7.564685  8.057728  7.970588  8.181132  7.996296  8.101314  7.472222  7.617699  8.090225  8.136106  8.079336  7.695958  8.447014  8.562500 
dram[2]:  7.297659  7.616056  7.910420  8.102996  8.274809  8.089552  7.996296  8.055970  7.631206  7.658363  7.926335  8.059925  7.447279  7.723104  8.398467  8.579256 
dram[3]:  7.563258  7.696649  8.072762  8.305182  8.290631  8.452242  7.922936  7.922936  7.854014  8.044860  7.955638  8.044860  7.833632  7.791815  8.350476  8.447014 
dram[4]:  7.576389  7.656140  8.118199  8.401941  8.370656  8.165725  8.178030  7.822464  7.754955  7.897248  7.985157  7.970370  8.200375  8.246704  8.479691  8.334600 
dram[5]:  7.322148  7.447099  7.983395  8.226235  8.227704  8.274809  8.055970  8.086143  7.685714  7.685714  7.911765  7.672014  8.020146  8.005485  8.414587  8.103512 
dram[6]:  7.359190  7.563258  8.072762  8.515748  8.074488  8.243346  7.865210  8.069159  7.768953  7.895413  7.970370  8.198095  7.961818  8.018315  8.334600  8.256121 
dram[7]:  7.576389  7.889693  7.641975  8.078359  8.288719  8.089552  7.794224  7.736559  7.825455  8.229445  7.939115  8.136106  7.611111  7.994525  8.414587  8.382409 
dram[8]:  7.679577  7.744227  7.912249  8.029685  8.403101  8.386847  8.128060  8.128060  7.955638  7.926335  8.136106  7.940959  7.691228  7.899099  8.713717  8.715706 
dram[9]:  7.716814  7.799642  8.044610  8.323077  8.181132  8.243346  7.963099  7.861567  8.044860  8.357282  8.261037  8.014897  7.970909  7.985428  8.646943  8.545809 
dram[10]:  7.491409  7.813620  8.181475  8.323077  8.306514  7.985267  7.992593  8.236641  7.985157  8.292871  8.059925  8.136106  7.773050  8.044037  8.271698  8.318786 
dram[11]:  7.504303  7.478559  8.181475  8.291187  8.274809  8.338462  8.037244  8.364341  7.734291  7.915441  7.511344  7.699463  8.148699  8.148699  8.629921  8.698413 
average row locality = 833200/104016 = 8.010306
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       813       812       768       768       768       768       768       768       768       768       768       768       828       828       832       832 
dram[1]:       812       812       768       768       768       768       768       768       768       768       768       768       828       828       832       832 
dram[2]:       812       812       768       768       768       768       768       768       768       768       768       768       828       828       832       832 
dram[3]:       812       812       768       768       768       768       768       768       768       768       768       768       828       828       832       832 
dram[4]:       812       812       768       768       768       768       768       768       768       768       768       768       828       828       832       832 
dram[5]:       812       812       768       768       768       768       768       768       768       768       768       768       828       828       832       832 
dram[6]:       812       812       768       768       768       768       768       768       768       768       768       768       828       828       832       832 
dram[7]:       812       811       772       770       768       768       768       768       768       768       768       768       832       830       832       832 
dram[8]:       809       808       768       768       768       768       768       768       768       768       768       768       832       832       832       832 
dram[9]:       808       808       768       768       768       768       768       768       768       768       768       768       832       832       832       832 
dram[10]:       808       808       768       768       768       768       768       768       768       768       768       768       832       832       832       832 
dram[11]:       808       808       768       768       768       768       768       768       772       770       768       768       832       832       832       832 
total dram reads = 151507
bank skew: 832/768 = 1.08
chip skew: 12635/12624 = 1.00
number of total write accesses:
dram[0]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[1]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[2]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[3]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[4]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[5]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[6]:     14208     14208     14235     14232     14272     14272     14199     14196     14143     14140     14144     14144     14203     14200     14208     14208 
dram[7]:     14208     14207     14244     14240     14268     14272     14200     14195     14144     14144     14140     14144     14208     14204     14208     14208 
dram[8]:     14209     14208     14240     14240     14272     14272     14192     14192     14144     14144     14144     14144     14208     14208     14204     14208 
dram[9]:     14208     14208     14240     14240     14272     14272     14192     14192     14144     14144     14144     14144     14208     14208     14208     14208 
dram[10]:     14208     14208     14240     14240     14272     14272     14192     14192     14144     14144     14144     14144     14208     14208     14208     14208 
dram[11]:     14208     14208     14240     14240     14272     14272     14192     14192     14144     14144     14144     14144     14208     14208     14208     14208 
total dram writes = 2726763
bank skew: 14272/14140 = 1.01
chip skew: 227234/227212 = 1.00
average mf latency per bank:
dram[0]:       1590      1593      1579      1582      1585      1588      1585      1588      1583      1586      1591      1594      1581      1583      1585      1588
dram[1]:       1531      1463      1520      1454      1526      1460      1527      1459      1524      1458      1532      1464      1520      1454      1527      1460
dram[2]:       1557      1548      1548      1539      1553      1545      1554      1545      1551      1543      1560      1551      1548      1539      1553      1545
dram[3]:       1467      1472      1462      1467      1464      1470      1461      1468      1465      1471      1467      1473      1460      1466      1465      1473
dram[4]:       1592      1624      1585      1618      1589      1619      1589      1621      1588      1621      1596      1627      1586      1618      1591      1622
dram[5]:       1600      1618      1594      1611      1596      1613      1596      1614      1598      1615      1602      1620      1592      1611      1598      1615
dram[6]:       1645      1659      1635      1651      1640      1655      1639      1653      1640      1657      1645      1661      1635      1652      1643      1658
dram[7]:       1615      1605      1608      1599      1614      1603      1609      1600      1614      1604      1620      1610      1608      1598      1614      1604
dram[8]:       1698      1693      1689      1685      1693      1688      1693      1689      1695      1690      1702      1696      1690      1685      1694      1687
dram[9]:       1523      1564      1519      1558      1521      1560      1518      1559      1522      1561      1527      1567      1517      1558      1522      1561
dram[10]:       1651      1647      1645      1639      1647      1642      1648      1643      1649      1643      1655      1649      1643      1637      1648      1642
dram[11]:       1345      1340      1337      1331      1343      1340      1339      1335      1340      1336      1346      1342      1336      1331      1344      1339
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011174 n_act=8645 n_pre=8629 n_ref_event=0 n_req=69433 n_rd=12625 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1033634 dram_eff=0.9282
bk0: 813a 636084i bk1: 812a 626467i bk2: 768a 619982i bk3: 768a 615892i bk4: 768a 644785i bk5: 768a 635131i bk6: 768a 617422i bk7: 768a 604138i bk8: 768a 645073i bk9: 768a 638215i bk10: 768a 628722i bk11: 768a 623120i bk12: 828a 646968i bk13: 828a 629275i bk14: 832a 621130i bk15: 832a 605729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875491
Row_Buffer_Locality_read = 0.968317
Row_Buffer_Locality_write = 0.854862
Bank_Level_Parallism = 10.341125
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.384625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.757591 
total_CMD = 1266420 
util_bw = 959428 
Wasted_Col = 37791 
Wasted_Row = 7223 
Idle = 261978 

BW Util Bottlenecks: 
RCDc_limit = 7024 
RCDWRc_limit = 4556 
WTRc_limit = 9615 
RTWc_limit = 40595 
CCDLc_limit = 12056 
rwq = 0 
CCDLc_limit_alone = 9102 
WTRc_limit_alone = 9059 
RTWc_limit_alone = 38197 

Commands details: 
total_CMD = 1266420 
n_nop = 1011174 
Read = 12625 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8645 
n_pre = 8629 
n_ref = 0 
n_req = 69433 
total_req = 239857 

Dual Bus Interface Util: 
issued_total_row = 17274 
issued_total_col = 239857 
Row_Bus_Util =  0.013640 
CoL_Bus_Util = 0.189398 
Either_Row_CoL_Bus_Util = 0.201549 
Issued_on_Two_Bus_Simul_Util = 0.001488 
issued_two_Eff = 0.007385 
queue_avg = 44.237820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1010762 n_act=8795 n_pre=8779 n_ref_event=0 n_req=69432 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1033952 dram_eff=0.9279
bk0: 812a 644659i bk1: 812a 633836i bk2: 768a 632275i bk3: 768a 617082i bk4: 768a 659641i bk5: 768a 642777i bk6: 768a 626527i bk7: 768a 603943i bk8: 768a 642608i bk9: 768a 628479i bk10: 768a 638645i bk11: 768a 620569i bk12: 828a 638114i bk13: 828a 623743i bk14: 832a 626791i bk15: 832a 609004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873329
Row_Buffer_Locality_read = 0.968790
Row_Buffer_Locality_write = 0.852116
Bank_Level_Parallism = 10.303708
Bank_Level_Parallism_Col = 9.949387
Bank_Level_Parallism_Ready = 7.344626
write_to_read_ratio_blp_rw_average = 0.954384
GrpLevelPara = 3.751437 

BW Util details:
bwutil = 0.757588 
total_CMD = 1266420 
util_bw = 959424 
Wasted_Col = 37826 
Wasted_Row = 6512 
Idle = 262658 

BW Util Bottlenecks: 
RCDc_limit = 6707 
RCDWRc_limit = 4532 
WTRc_limit = 9330 
RTWc_limit = 40613 
CCDLc_limit = 11832 
rwq = 0 
CCDLc_limit_alone = 8997 
WTRc_limit_alone = 8856 
RTWc_limit_alone = 38252 

Commands details: 
total_CMD = 1266420 
n_nop = 1010762 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8795 
n_pre = 8779 
n_ref = 0 
n_req = 69432 
total_req = 239856 

Dual Bus Interface Util: 
issued_total_row = 17574 
issued_total_col = 239856 
Row_Bus_Util =  0.013877 
CoL_Bus_Util = 0.189397 
Either_Row_CoL_Bus_Util = 0.201875 
Issued_on_Two_Bus_Simul_Util = 0.001399 
issued_two_Eff = 0.006931 
queue_avg = 44.239555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1010950 n_act=8779 n_pre=8763 n_ref_event=0 n_req=69432 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1032294 dram_eff=0.9294
bk0: 812a 638411i bk1: 812a 629574i bk2: 768a 623966i bk3: 768a 608480i bk4: 768a 644667i bk5: 768a 633422i bk6: 768a 616090i bk7: 768a 604677i bk8: 768a 635682i bk9: 768a 631066i bk10: 768a 619562i bk11: 768a 617664i bk12: 828a 640786i bk13: 828a 626670i bk14: 832a 616145i bk15: 832a 604806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873560
Row_Buffer_Locality_read = 0.968790
Row_Buffer_Locality_write = 0.852398
Bank_Level_Parallism = 10.407504
Bank_Level_Parallism_Col = 10.053613
Bank_Level_Parallism_Ready = 7.414080
write_to_read_ratio_blp_rw_average = 0.955227
GrpLevelPara = 3.760154 

BW Util details:
bwutil = 0.757588 
total_CMD = 1266420 
util_bw = 959424 
Wasted_Col = 36365 
Wasted_Row = 7037 
Idle = 263594 

BW Util Bottlenecks: 
RCDc_limit = 7045 
RCDWRc_limit = 4476 
WTRc_limit = 8387 
RTWc_limit = 41162 
CCDLc_limit = 11152 
rwq = 0 
CCDLc_limit_alone = 8380 
WTRc_limit_alone = 7949 
RTWc_limit_alone = 38828 

Commands details: 
total_CMD = 1266420 
n_nop = 1010950 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8779 
n_pre = 8763 
n_ref = 0 
n_req = 69432 
total_req = 239856 

Dual Bus Interface Util: 
issued_total_row = 17542 
issued_total_col = 239856 
Row_Bus_Util =  0.013852 
CoL_Bus_Util = 0.189397 
Either_Row_CoL_Bus_Util = 0.201726 
Issued_on_Two_Bus_Simul_Util = 0.001522 
issued_two_Eff = 0.007547 
queue_avg = 44.218533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011132 n_act=8651 n_pre=8635 n_ref_event=0 n_req=69432 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1033307 dram_eff=0.9285
bk0: 812a 638641i bk1: 812a 632935i bk2: 768a 630245i bk3: 768a 621052i bk4: 768a 653169i bk5: 768a 636981i bk6: 768a 616232i bk7: 768a 611010i bk8: 768a 644372i bk9: 768a 631801i bk10: 768a 627151i bk11: 768a 620589i bk12: 828a 649003i bk13: 828a 628596i bk14: 832a 627006i bk15: 832a 618983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875403
Row_Buffer_Locality_read = 0.969344
Row_Buffer_Locality_write = 0.854528
Bank_Level_Parallism = 10.299356
Bank_Level_Parallism_Col = 9.951864
Bank_Level_Parallism_Ready = 7.341258
write_to_read_ratio_blp_rw_average = 0.955283
GrpLevelPara = 3.754821 

BW Util details:
bwutil = 0.757588 
total_CMD = 1266420 
util_bw = 959424 
Wasted_Col = 37396 
Wasted_Row = 6995 
Idle = 262605 

BW Util Bottlenecks: 
RCDc_limit = 6658 
RCDWRc_limit = 4385 
WTRc_limit = 8526 
RTWc_limit = 41802 
CCDLc_limit = 11665 
rwq = 0 
CCDLc_limit_alone = 8781 
WTRc_limit_alone = 8058 
RTWc_limit_alone = 39386 

Commands details: 
total_CMD = 1266420 
n_nop = 1011132 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8651 
n_pre = 8635 
n_ref = 0 
n_req = 69432 
total_req = 239856 

Dual Bus Interface Util: 
issued_total_row = 17286 
issued_total_col = 239856 
Row_Bus_Util =  0.013649 
CoL_Bus_Util = 0.189397 
Either_Row_CoL_Bus_Util = 0.201582 
Issued_on_Two_Bus_Simul_Util = 0.001464 
issued_two_Eff = 0.007262 
queue_avg = 44.221443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011249 n_act=8610 n_pre=8594 n_ref_event=0 n_req=69432 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1031504 dram_eff=0.9301
bk0: 812a 635428i bk1: 812a 631444i bk2: 768a 622665i bk3: 768a 615663i bk4: 768a 650258i bk5: 768a 641211i bk6: 768a 621649i bk7: 768a 611935i bk8: 768a 646836i bk9: 768a 640758i bk10: 768a 634496i bk11: 768a 625513i bk12: 828a 650609i bk13: 828a 640213i bk14: 832a 623717i bk15: 832a 609929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875994
Row_Buffer_Locality_read = 0.969740
Row_Buffer_Locality_write = 0.855161
Bank_Level_Parallism = 10.297474
Bank_Level_Parallism_Col = 9.954033
Bank_Level_Parallism_Ready = 7.339639
write_to_read_ratio_blp_rw_average = 0.954178
GrpLevelPara = 3.756642 

BW Util details:
bwutil = 0.757588 
total_CMD = 1266420 
util_bw = 959424 
Wasted_Col = 36602 
Wasted_Row = 6361 
Idle = 264033 

BW Util Bottlenecks: 
RCDc_limit = 6415 
RCDWRc_limit = 4223 
WTRc_limit = 9085 
RTWc_limit = 40624 
CCDLc_limit = 11130 
rwq = 0 
CCDLc_limit_alone = 8465 
WTRc_limit_alone = 8679 
RTWc_limit_alone = 38365 

Commands details: 
total_CMD = 1266420 
n_nop = 1011249 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8610 
n_pre = 8594 
n_ref = 0 
n_req = 69432 
total_req = 239856 

Dual Bus Interface Util: 
issued_total_row = 17204 
issued_total_col = 239856 
Row_Bus_Util =  0.013585 
CoL_Bus_Util = 0.189397 
Either_Row_CoL_Bus_Util = 0.201490 
Issued_on_Two_Bus_Simul_Util = 0.001492 
issued_two_Eff = 0.007403 
queue_avg = 44.240723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2407
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1010943 n_act=8751 n_pre=8735 n_ref_event=0 n_req=69432 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1032542 dram_eff=0.9292
bk0: 812a 630253i bk1: 812a 623002i bk2: 768a 626221i bk3: 768a 616813i bk4: 768a 647732i bk5: 768a 634153i bk6: 768a 610058i bk7: 768a 597150i bk8: 768a 639354i bk9: 768a 632241i bk10: 768a 627955i bk11: 768a 624939i bk12: 828a 654125i bk13: 828a 634142i bk14: 832a 625383i bk15: 832a 607961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873963
Row_Buffer_Locality_read = 0.969186
Row_Buffer_Locality_write = 0.852802
Bank_Level_Parallism = 10.358302
Bank_Level_Parallism_Col = 10.007391
Bank_Level_Parallism_Ready = 7.383963
write_to_read_ratio_blp_rw_average = 0.953086
GrpLevelPara = 3.753953 

BW Util details:
bwutil = 0.757588 
total_CMD = 1266420 
util_bw = 959424 
Wasted_Col = 37418 
Wasted_Row = 6488 
Idle = 263090 

BW Util Bottlenecks: 
RCDc_limit = 6532 
RCDWRc_limit = 4457 
WTRc_limit = 9471 
RTWc_limit = 40070 
CCDLc_limit = 11845 
rwq = 0 
CCDLc_limit_alone = 9039 
WTRc_limit_alone = 8945 
RTWc_limit_alone = 37790 

Commands details: 
total_CMD = 1266420 
n_nop = 1010943 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8751 
n_pre = 8735 
n_ref = 0 
n_req = 69432 
total_req = 239856 

Dual Bus Interface Util: 
issued_total_row = 17486 
issued_total_col = 239856 
Row_Bus_Util =  0.013807 
CoL_Bus_Util = 0.189397 
Either_Row_CoL_Bus_Util = 0.201732 
Issued_on_Two_Bus_Simul_Util = 0.001473 
issued_two_Eff = 0.007300 
queue_avg = 44.255669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011149 n_act=8678 n_pre=8662 n_ref_event=0 n_req=69428 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227212 bw_util=0.7575
n_activity=1031667 dram_eff=0.9299
bk0: 812a 638002i bk1: 812a 629077i bk2: 768a 631314i bk3: 768a 620217i bk4: 768a 653535i bk5: 768a 641464i bk6: 768a 615536i bk7: 768a 605468i bk8: 768a 640922i bk9: 768a 633230i bk10: 768a 634504i bk11: 768a 620006i bk12: 828a 641319i bk13: 828a 625742i bk14: 832a 622148i bk15: 832a 611629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875007
Row_Buffer_Locality_read = 0.968631
Row_Buffer_Locality_write = 0.854200
Bank_Level_Parallism = 10.330701
Bank_Level_Parallism_Col = 9.974359
Bank_Level_Parallism_Ready = 7.357856
write_to_read_ratio_blp_rw_average = 0.953148
GrpLevelPara = 3.755742 

BW Util details:
bwutil = 0.757524 
total_CMD = 1266420 
util_bw = 959344 
Wasted_Col = 37371 
Wasted_Row = 6154 
Idle = 263551 

BW Util Bottlenecks: 
RCDc_limit = 6522 
RCDWRc_limit = 4038 
WTRc_limit = 10363 
RTWc_limit = 39734 
CCDLc_limit = 11590 
rwq = 0 
CCDLc_limit_alone = 8840 
WTRc_limit_alone = 9793 
RTWc_limit_alone = 37554 

Commands details: 
total_CMD = 1266420 
n_nop = 1011149 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227212 
n_act = 8678 
n_pre = 8662 
n_ref = 0 
n_req = 69428 
total_req = 239836 

Dual Bus Interface Util: 
issued_total_row = 17340 
issued_total_col = 239836 
Row_Bus_Util =  0.013692 
CoL_Bus_Util = 0.189381 
Either_Row_CoL_Bus_Util = 0.201569 
Issued_on_Two_Bus_Simul_Util = 0.001504 
issued_two_Eff = 0.007463 
queue_avg = 44.250572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2506
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011060 n_act=8715 n_pre=8699 n_ref_event=0 n_req=69444 n_rd=12635 n_rd_L2_A=0 n_write=0 n_wr_bk=227234 bw_util=0.7576
n_activity=1035538 dram_eff=0.9265
bk0: 812a 647143i bk1: 811a 639773i bk2: 772a 624715i bk3: 770a 623571i bk4: 768a 653441i bk5: 768a 639501i bk6: 768a 615603i bk7: 768a 615170i bk8: 768a 646851i bk9: 768a 637007i bk10: 768a 635017i bk11: 768a 622428i bk12: 832a 635742i bk13: 830a 623053i bk14: 832a 629972i bk15: 832a 616842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874503
Row_Buffer_Locality_read = 0.968579
Row_Buffer_Locality_write = 0.853580
Bank_Level_Parallism = 10.269675
Bank_Level_Parallism_Col = 9.924066
Bank_Level_Parallism_Ready = 7.330583
write_to_read_ratio_blp_rw_average = 0.952874
GrpLevelPara = 3.751013 

BW Util details:
bwutil = 0.757629 
total_CMD = 1266420 
util_bw = 959476 
Wasted_Col = 38461 
Wasted_Row = 7442 
Idle = 261041 

BW Util Bottlenecks: 
RCDc_limit = 6906 
RCDWRc_limit = 4362 
WTRc_limit = 9942 
RTWc_limit = 40483 
CCDLc_limit = 11815 
rwq = 0 
CCDLc_limit_alone = 9000 
WTRc_limit_alone = 9405 
RTWc_limit_alone = 38205 

Commands details: 
total_CMD = 1266420 
n_nop = 1011060 
Read = 12635 
Write = 0 
L2_Alloc = 0 
L2_WB = 227234 
n_act = 8715 
n_pre = 8699 
n_ref = 0 
n_req = 69444 
total_req = 239869 

Dual Bus Interface Util: 
issued_total_row = 17414 
issued_total_col = 239869 
Row_Bus_Util =  0.013751 
CoL_Bus_Util = 0.189407 
Either_Row_CoL_Bus_Util = 0.201639 
Issued_on_Two_Bus_Simul_Util = 0.001518 
issued_two_Eff = 0.007531 
queue_avg = 44.230007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.23
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011222 n_act=8598 n_pre=8582 n_ref_event=0 n_req=69433 n_rd=12625 n_rd_L2_A=0 n_write=0 n_wr_bk=227229 bw_util=0.7576
n_activity=1032662 dram_eff=0.9291
bk0: 809a 647559i bk1: 808a 640114i bk2: 768a 629189i bk3: 768a 615600i bk4: 768a 650893i bk5: 768a 637841i bk6: 768a 613531i bk7: 768a 610792i bk8: 768a 646352i bk9: 768a 641905i bk10: 768a 637363i bk11: 768a 630239i bk12: 832a 646143i bk13: 832a 631838i bk14: 832a 625701i bk15: 832a 613802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876168
Row_Buffer_Locality_read = 0.970218
Row_Buffer_Locality_write = 0.855267
Bank_Level_Parallism = 10.278381
Bank_Level_Parallism_Col = 9.930226
Bank_Level_Parallism_Ready = 7.322977
write_to_read_ratio_blp_rw_average = 0.953268
GrpLevelPara = 3.755064 

BW Util details:
bwutil = 0.757581 
total_CMD = 1266420 
util_bw = 959416 
Wasted_Col = 36807 
Wasted_Row = 6782 
Idle = 263415 

BW Util Bottlenecks: 
RCDc_limit = 6420 
RCDWRc_limit = 3798 
WTRc_limit = 10101 
RTWc_limit = 39293 
CCDLc_limit = 11429 
rwq = 0 
CCDLc_limit_alone = 8659 
WTRc_limit_alone = 9549 
RTWc_limit_alone = 37075 

Commands details: 
total_CMD = 1266420 
n_nop = 1011222 
Read = 12625 
Write = 0 
L2_Alloc = 0 
L2_WB = 227229 
n_act = 8598 
n_pre = 8582 
n_ref = 0 
n_req = 69433 
total_req = 239854 

Dual Bus Interface Util: 
issued_total_row = 17180 
issued_total_col = 239854 
Row_Bus_Util =  0.013566 
CoL_Bus_Util = 0.189395 
Either_Row_CoL_Bus_Util = 0.201511 
Issued_on_Two_Bus_Simul_Util = 0.001450 
issued_two_Eff = 0.007194 
queue_avg = 44.266064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011269 n_act=8556 n_pre=8540 n_ref_event=0 n_req=69432 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1033596 dram_eff=0.9282
bk0: 808a 638137i bk1: 808a 631270i bk2: 768a 627078i bk3: 768a 615730i bk4: 768a 653908i bk5: 768a 644751i bk6: 768a 619511i bk7: 768a 613324i bk8: 768a 651415i bk9: 768a 645370i bk10: 768a 640094i bk11: 768a 625748i bk12: 832a 647847i bk13: 832a 633898i bk14: 832a 622504i bk15: 832a 611873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876772
Row_Buffer_Locality_read = 0.968948
Row_Buffer_Locality_write = 0.856288
Bank_Level_Parallism = 10.265030
Bank_Level_Parallism_Col = 9.927100
Bank_Level_Parallism_Ready = 7.324350
write_to_read_ratio_blp_rw_average = 0.953485
GrpLevelPara = 3.753545 

BW Util details:
bwutil = 0.757588 
total_CMD = 1266420 
util_bw = 959424 
Wasted_Col = 37571 
Wasted_Row = 6616 
Idle = 262809 

BW Util Bottlenecks: 
RCDc_limit = 6661 
RCDWRc_limit = 3977 
WTRc_limit = 9242 
RTWc_limit = 39719 
CCDLc_limit = 11162 
rwq = 0 
CCDLc_limit_alone = 8514 
WTRc_limit_alone = 8736 
RTWc_limit_alone = 37577 

Commands details: 
total_CMD = 1266420 
n_nop = 1011269 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8556 
n_pre = 8540 
n_ref = 0 
n_req = 69432 
total_req = 239856 

Dual Bus Interface Util: 
issued_total_row = 17096 
issued_total_col = 239856 
Row_Bus_Util =  0.013499 
CoL_Bus_Util = 0.189397 
Either_Row_CoL_Bus_Util = 0.201474 
Issued_on_Two_Bus_Simul_Util = 0.001422 
issued_two_Eff = 0.007059 
queue_avg = 44.232227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2322
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011252 n_act=8605 n_pre=8589 n_ref_event=0 n_req=69432 n_rd=12624 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1031525 dram_eff=0.9301
bk0: 808a 645315i bk1: 808a 634901i bk2: 768a 617061i bk3: 768a 610162i bk4: 768a 648546i bk5: 768a 637422i bk6: 768a 627030i bk7: 768a 614770i bk8: 768a 648868i bk9: 768a 638752i bk10: 768a 630228i bk11: 768a 623172i bk12: 832a 641370i bk13: 832a 625888i bk14: 832a 624486i bk15: 832a 613835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876066
Row_Buffer_Locality_read = 0.969819
Row_Buffer_Locality_write = 0.855232
Bank_Level_Parallism = 10.313678
Bank_Level_Parallism_Col = 9.962811
Bank_Level_Parallism_Ready = 7.353835
write_to_read_ratio_blp_rw_average = 0.953437
GrpLevelPara = 3.754714 

BW Util details:
bwutil = 0.757588 
total_CMD = 1266420 
util_bw = 959424 
Wasted_Col = 36773 
Wasted_Row = 6573 
Idle = 263650 

BW Util Bottlenecks: 
RCDc_limit = 6405 
RCDWRc_limit = 4023 
WTRc_limit = 9531 
RTWc_limit = 39181 
CCDLc_limit = 11323 
rwq = 0 
CCDLc_limit_alone = 8631 
WTRc_limit_alone = 8940 
RTWc_limit_alone = 37080 

Commands details: 
total_CMD = 1266420 
n_nop = 1011252 
Read = 12624 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8605 
n_pre = 8589 
n_ref = 0 
n_req = 69432 
total_req = 239856 

Dual Bus Interface Util: 
issued_total_row = 17194 
issued_total_col = 239856 
Row_Bus_Util =  0.013577 
CoL_Bus_Util = 0.189397 
Either_Row_CoL_Bus_Util = 0.201488 
Issued_on_Two_Bus_Simul_Util = 0.001486 
issued_two_Eff = 0.007376 
queue_avg = 44.237061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2371
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1266420 n_nop=1011217 n_act=8633 n_pre=8617 n_ref_event=0 n_req=69438 n_rd=12630 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7576
n_activity=1032545 dram_eff=0.9292
bk0: 808a 639175i bk1: 808a 623726i bk2: 768a 623508i bk3: 768a 618346i bk4: 768a 654591i bk5: 768a 641097i bk6: 768a 621878i bk7: 768a 611646i bk8: 772a 645552i bk9: 770a 637627i bk10: 768a 632650i bk11: 768a 619868i bk12: 832a 639128i bk13: 832a 626234i bk14: 832a 623823i bk15: 832a 612024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875673
Row_Buffer_Locality_read = 0.968409
Row_Buffer_Locality_write = 0.855056
Bank_Level_Parallism = 10.325220
Bank_Level_Parallism_Col = 9.975573
Bank_Level_Parallism_Ready = 7.359046
write_to_read_ratio_blp_rw_average = 0.952889
GrpLevelPara = 3.756550 

BW Util details:
bwutil = 0.757607 
total_CMD = 1266420 
util_bw = 959448 
Wasted_Col = 36662 
Wasted_Row = 6933 
Idle = 263377 

BW Util Bottlenecks: 
RCDc_limit = 6609 
RCDWRc_limit = 4120 
WTRc_limit = 9786 
RTWc_limit = 38261 
CCDLc_limit = 11387 
rwq = 0 
CCDLc_limit_alone = 8707 
WTRc_limit_alone = 9308 
RTWc_limit_alone = 36059 

Commands details: 
total_CMD = 1266420 
n_nop = 1011217 
Read = 12630 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 8633 
n_pre = 8617 
n_ref = 0 
n_req = 69438 
total_req = 239862 

Dual Bus Interface Util: 
issued_total_row = 17250 
issued_total_col = 239862 
Row_Bus_Util =  0.013621 
CoL_Bus_Util = 0.189402 
Either_Row_CoL_Bus_Util = 0.201515 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.007480 
queue_avg = 44.247673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.2477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119929, Miss = 119929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 119924, Miss = 119924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 119912, Miss = 119912, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 120074, Miss = 119939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 119972, Miss = 119931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 119977, Miss = 119929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 119928, Miss = 119928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 119932, Miss = 119932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 119930, Miss = 119930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2878498
L2_total_cache_misses = 2878274
L2_total_cache_miss_rate = 0.9999
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 113627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 151640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2726858
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2878498
icnt_total_pkts_simt_to_mem=2878498
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2878498
Req_Network_cycles = 493835
Req_Network_injected_packets_per_cycle =       5.8289 
Req_Network_conflicts_per_cycle =       1.0506
Req_Network_conflicts_per_cycle_util =       1.1884
Req_Bank_Level_Parallism =       6.5936
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9322
Req_Network_out_buffer_full_per_cycle =       0.0266
Req_Network_out_buffer_avg_util =     240.8547

Reply_Network_injected_packets_num = 2878498
Reply_Network_cycles = 493835
Reply_Network_injected_packets_per_cycle =        5.8289
Reply_Network_conflicts_per_cycle =        6.8466
Reply_Network_conflicts_per_cycle_util =       7.6957
Reply_Bank_Level_Parallism =       6.5517
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.6721
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1943
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 56 sec (4976 sec)
gpgpu_simulation_rate = 65271 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 13787878x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9bc_updateiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z9bc_updateiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc28 (bc_topo_base.1.sm_75.ptx:585) @%p1 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (bc_topo_base.1.sm_75.ptx:605) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc58 (bc_topo_base.1.sm_75.ptx:592) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (bc_topo_base.1.sm_75.ptx:605) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc88 (bc_topo_base.1.sm_75.ptx:599) @%p3 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (bc_topo_base.1.sm_75.ptx:605) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9bc_updateiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9bc_updateiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z9bc_updateiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 88603
gpu_sim_insn = 72714296
gpu_ipc =     820.6754
gpu_tot_sim_cycle = 582438
gpu_tot_sim_insn = 397504312
gpu_tot_ipc =     682.4835
gpu_tot_issued_cta = 56808
gpu_occupancy = 95.6473% 
gpu_tot_occupancy = 96.1337% 
max_total_param_size = 0
gpu_stall_dramfull = 5497103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8389
partiton_level_parallism_total  =       5.9825
partiton_level_parallism_util =       7.3270
partiton_level_parallism_util_total  =       6.7016
L2_BW  =     298.7251 GB/Sec
L2_BW_total  =     261.3166 GB/Sec
gpu_total_sim_rate=65573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 115835, Miss = 115832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124790
	L1D_cache_core[1]: Access = 116432, Miss = 116432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126435
	L1D_cache_core[2]: Access = 116746, Miss = 116746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127287
	L1D_cache_core[3]: Access = 116328, Miss = 116070, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 126893
	L1D_cache_core[4]: Access = 112976, Miss = 112976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122555
	L1D_cache_core[5]: Access = 118712, Miss = 118712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128907
	L1D_cache_core[6]: Access = 116888, Miss = 116888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126763
	L1D_cache_core[7]: Access = 116488, Miss = 116488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125356
	L1D_cache_core[8]: Access = 115327, Miss = 115327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124775
	L1D_cache_core[9]: Access = 118004, Miss = 118002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127642
	L1D_cache_core[10]: Access = 116128, Miss = 116128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127043
	L1D_cache_core[11]: Access = 115784, Miss = 115784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128297
	L1D_cache_core[12]: Access = 113544, Miss = 113544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123947
	L1D_cache_core[13]: Access = 116704, Miss = 116704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127715
	L1D_cache_core[14]: Access = 113160, Miss = 113160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123254
	L1D_cache_core[15]: Access = 117984, Miss = 117984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125818
	L1D_cache_core[16]: Access = 117376, Miss = 117376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127236
	L1D_cache_core[17]: Access = 113072, Miss = 113072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123956
	L1D_cache_core[18]: Access = 115611, Miss = 115611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124029
	L1D_cache_core[19]: Access = 115888, Miss = 115888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127036
	L1D_cache_core[20]: Access = 117016, Miss = 117016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127833
	L1D_cache_core[21]: Access = 117280, Miss = 117280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126012
	L1D_cache_core[22]: Access = 118136, Miss = 118136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128239
	L1D_cache_core[23]: Access = 115136, Miss = 115136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122373
	L1D_cache_core[24]: Access = 116680, Miss = 116680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124293
	L1D_cache_core[25]: Access = 114976, Miss = 114976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123746
	L1D_cache_core[26]: Access = 117936, Miss = 117936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125553
	L1D_cache_core[27]: Access = 116536, Miss = 116536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126191
	L1D_cache_core[28]: Access = 112936, Miss = 112936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122823
	L1D_cache_core[29]: Access = 118864, Miss = 118864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126633
	L1D_total_cache_accesses = 3484483
	L1D_total_cache_misses = 3484220
	L1D_total_cache_miss_rate = 0.9999
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 3773430
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 334327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 568084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2726860

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 334327
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439103
ctas_completed 56808, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13575, 13566, 13566, 13566, 13566, 13566, 13566, 13566, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13509, 13620, 13620, 13620, 13620, 13620, 13620, 13620, 13620, 
gpgpu_n_tot_thrd_icount = 416929856
gpgpu_n_tot_w_icount = 13029058
gpgpu_n_stall_shd_mem = 720094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 757589
gpgpu_n_mem_write_global = 2726860
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9695514
gpgpu_n_store_insn = 29085565
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 111495168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720094
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12466489	W0_Idle:27182534	W0_Scoreboard:15280219	W1:1110	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:8	W16:0	W17:0	W18:0	W19:36	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9	W32:13027895
single_issue_nums: WS0:3258110	WS1:3257000	WS2:3256992	WS3:3256956	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6059608 {8:757451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 109074400 {40:2726860,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30298040 {40:757451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21814880 {8:2726860,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5520 {40:138,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 1362 
avg_icnt2mem_latency = 896 
avg_mrq_latency = 192 
avg_icnt2sh_latency = 19 
mrq_lat_table:284437 	28759 	48713 	109512 	241328 	218538 	83918 	94464 	120328 	146157 	61866 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3186 	827781 	79917 	2572488 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	138 	0 	0 	0 	702400 	91901 	52761 	57287 	641801 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1252425 	637851 	537637 	464612 	329097 	194596 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	225 	7 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13736     13848     13743     13701     13446     13463     13290     13288     13190     13075     14180     14211     14042     14063     15286     15238 
dram[1]:     13736     13731     13741     13743     13474     13476     13319     13090     13214     13851     14276     14310     14037     14086     15304     15295 
dram[2]:     13784     13972     13751     13702     13466     13469     13202     13088     13856     13860     14251     14180     14071     13984     15279     15291 
dram[3]:     13806     13788     13730     13877     13455     13458     13187     13290     13874     13198     14222     14114     13953     13839     15341     15335 
dram[4]:     13794     13791     13873     13907     13462     13480     13294     13298     13191     13183     14075     14245     13917     13912     15328     15259 
dram[5]:     13826     13818     13874     13729     13484     13476     13374     13192     13210     14000     14215     14201     13914     13900     15341     15350 
dram[6]:     13810     13897     13870     13903     13472     13493     13197     13297     13975     13952     14221     14131     13866     13961     15311     15335 
dram[7]:     13844     13852     13928     13913     13506     13491     13077     13295     13913     13083     14275     14288     14090     14061     15158     15157 
dram[8]:     13853     13839     13922     13952     13511     13510     13287     13281     13084     13179     14274     14288     14029     14059     15120     15128 
dram[9]:     13859     13896     13969     13950     13510     13511     13349     13192     13080     13994     14279     14195     14107     14063     15234     15262 
dram[10]:     13851     13849     13920     13968     13523     13522     13178     13185     13967     13962     14283     14270     14076     14069     15127     15210 
dram[11]:     13874     13855     13862     13877     13453     13456     13181     13309     13955     13193     14112     14238     14040     14059     15302     15309 
average row accesses per activate:
dram[0]: 11.849921 12.116317 12.580268 13.198246 13.060658 13.060658 12.847342 12.803419 12.441471 12.610169 12.871972 13.029773 12.199676 12.339902 13.309734 13.286219 
dram[1]: 11.503067 11.700468 12.094855 12.816013 12.686869 12.993103 12.694915 12.847342 11.904000 12.117264 12.805508 12.871972 12.715736 12.160194 13.239436 13.404634 
dram[2]: 11.591963 12.057878 12.601340 12.881849 13.128920 12.860068 12.694915 12.781570 12.137031 12.176760 12.567568 12.761578 11.797488 12.199676 13.169877 13.428572 
dram[3]: 11.980831 12.175324 12.837884 13.175132 13.151833 13.385435 12.588235 12.588235 12.462312 12.739726 12.610169 12.739726 12.360197 12.299509 13.101046 13.239436 
dram[4]: 12.000000 12.116317 12.903945 13.315044 13.267606 12.970740 12.958478 12.441860 12.317881 12.525252 12.653061 12.631579 12.890223 12.956897 13.286219 13.078260 
dram[5]: 11.627907 11.811024 12.707770 13.060764 13.060658 13.128920 12.781570 12.825342 12.216749 12.216749 12.546374 12.196721 12.630252 12.609060 13.192983 12.745763 
dram[6]: 11.682243 11.980831 12.837884 13.480287 12.838161 13.083333 12.502504 12.794871 12.338308 12.523569 12.631579 12.961673 12.545910 12.628572 13.078260 12.965517 
dram[7]: 12.000000 12.456811 12.209076 12.826235 13.150087 12.860068 12.394040 12.292282 12.420701 13.006993 12.587140 12.871972 12.014377 12.571906 13.192983 13.146853 
dram[8]: 12.152350 12.248366 12.609715 12.780985 13.314487 13.291005 12.860825 12.881239 12.610169 12.567568 12.871972 12.588833 12.114332 12.450331 13.621377 13.623188 
dram[9]: 12.208469 12.328947 12.802721 13.207018 12.993103 13.083333 12.641891 12.494157 12.739726 13.191489 13.052631 12.696246 12.554257 12.575251 13.525180 13.380783 
dram[10]: 11.879557 12.349258 13.001727 13.207018 13.174825 12.708263 12.684746 13.038327 12.653061 13.098592 12.761578 12.871972 12.267537 12.659933 12.987910 13.055555 
dram[11]: 11.898413 11.860760 13.001727 13.160839 13.128920 13.221052 12.749574 13.222615 12.283829 12.549747 11.961414 12.236842 12.810903 12.810903 13.500897 13.598554 
average row locality = 1439153/113503 = 12.679427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3949      3948      3964      3964      3968      3968      3940      3940      3904      3904      3904      3904      3964      3964      3968      3968 
dram[1]:      3948      3948      3964      3964      3968      3968      3940      3940      3904      3904      3904      3904      3964      3964      3968      3968 
dram[2]:      3948      3948      3964      3964      3968      3968      3940      3940      3904      3904      3904      3904      3964      3964      3968      3968 
dram[3]:      3948      3948      3964      3964      3968      3968      3940      3940      3904      3904      3904      3904      3964      3964      3968      3968 
dram[4]:      3948      3948      3964      3964      3968      3968      3940      3940      3904      3904      3904      3904      3964      3964      3968      3968 
dram[5]:      3948      3948      3964      3964      3968      3968      3940      3940      3904      3904      3904      3904      3964      3964      3968      3968 
dram[6]:      3948      3948      3964      3964      3968      3968      3939      3936      3904      3904      3904      3904      3964      3964      3968      3968 
dram[7]:      3948      3947      3972      3968      3968      3968      3936      3936      3904      3904      3904      3904      3968      3966      3968      3968 
dram[8]:      3945      3944      3968      3968      3968      3968      3936      3936      3904      3904      3904      3904      3970      3968      3968      3968 
dram[9]:      3944      3944      3968      3968      3968      3968      3936      3936      3904      3904      3904      3904      3968      3968      3968      3968 
dram[10]:      3944      3944      3968      3968      3968      3968      3936      3936      3904      3904      3904      3904      3968      3968      3968      3968 
dram[11]:      3944      3944      3968      3968      3968      3968      3936      3936      3908      3906      3904      3904      3968      3968      3968      3968 
total dram reads = 757454
bank skew: 3972/3904 = 1.02
chip skew: 63129/63115 = 1.00
number of total write accesses:
dram[0]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[1]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[2]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[3]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[4]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[5]:     14208     14208     14236     14236     14272     14272     14200     14200     14144     14144     14144     14144     14204     14204     14208     14208 
dram[6]:     14208     14208     14235     14232     14272     14272     14199     14196     14143     14140     14144     14144     14203     14200     14208     14208 
dram[7]:     14208     14207     14244     14242     14268     14272     14200     14197     14144     14144     14140     14144     14209     14206     14208     14208 
dram[8]:     14209     14208     14240     14240     14272     14272     14193     14192     14144     14144     14144     14144     14210     14208     14204     14208 
dram[9]:     14208     14208     14240     14240     14272     14272     14192     14192     14144     14144     14144     14144     14208     14208     14208     14208 
dram[10]:     14208     14208     14240     14240     14272     14272     14192     14192     14144     14144     14144     14144     14208     14208     14208     14208 
dram[11]:     14208     14208     14240     14240     14272     14272     14192     14192     14144     14144     14144     14144     14208     14208     14208     14208 
total dram writes = 2726773
bank skew: 14272/14140 = 1.01
chip skew: 227241/227212 = 1.00
average mf latency per bank:
dram[0]:       1382      1386      1369      1373      1375      1379      1376      1380      1375      1379      1382      1386      1375      1378      1378      1381
dram[1]:       1334      1279      1323      1269      1327      1274      1329      1274      1328      1273      1334      1279      1326      1272      1331      1276
dram[2]:       1357      1350      1345      1339      1349      1344      1352      1345      1350      1344      1357      1351      1349      1343      1352      1347
dram[3]:       1280      1286      1273      1279      1275      1282      1275      1281      1278      1284      1279      1285      1274      1281      1278      1286
dram[4]:       1383      1412      1375      1403      1379      1405      1380      1407      1379      1408      1385      1412      1379      1406      1383      1409
dram[5]:       1392      1407      1383      1398      1385      1400      1387      1402      1388      1403      1392      1407      1385      1401      1390      1405
dram[6]:       1429      1441      1417      1431      1421      1434      1422      1435      1423      1437      1427      1441      1420      1435      1426      1440
dram[7]:       1402      1396      1393      1387      1398      1391      1396      1390      1401      1394      1406      1398      1398      1390      1402      1395
dram[8]:       1471      1468      1460      1458      1464      1461      1465      1463      1467      1464      1474      1470      1465      1462      1468      1464
dram[9]:       1328      1362      1321      1354      1323      1356      1322      1357      1325      1358      1330      1363      1323      1358      1326      1360
dram[10]:       1433      1431      1425      1421      1427      1424      1429      1425      1430      1427      1435      1432      1427      1423      1431      1426
dram[11]:       1179      1176      1170      1166      1176      1174      1173      1171      1175      1172      1180      1177      1172      1169      1178      1175
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186327 n_act=9435 n_pre=9419 n_ref_event=0 n_req=119929 n_rd=63121 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1245226 dram_eff=0.9327
bk0: 3949a 838621i bk1: 3948a 827786i bk2: 3964a 821887i bk3: 3964a 816916i bk4: 3968a 846560i bk5: 3968a 836196i bk6: 3940a 818754i bk7: 3940a 804300i bk8: 3904a 847356i bk9: 3904a 839457i bk10: 3904a 830613i bk11: 3904a 824160i bk12: 3964a 848769i bk13: 3964a 830277i bk14: 3968a 823356i bk15: 3968a 807177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921328
Row_Buffer_Locality_read = 0.981147
Row_Buffer_Locality_write = 0.854862
Bank_Level_Parallism = 8.938939
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 6.308067
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.777573 
total_CMD = 1493638 
util_bw = 1161412 
Wasted_Col = 43896 
Wasted_Row = 7976 
Idle = 280354 

BW Util Bottlenecks: 
RCDc_limit = 9930 
RCDWRc_limit = 4556 
WTRc_limit = 9615 
RTWc_limit = 40595 
CCDLc_limit = 16680 
rwq = 0 
CCDLc_limit_alone = 13726 
WTRc_limit_alone = 9059 
RTWc_limit_alone = 38197 

Commands details: 
total_CMD = 1493638 
n_nop = 1186327 
Read = 63121 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9435 
n_pre = 9419 
n_ref = 0 
n_req = 119929 
total_req = 290353 

Dual Bus Interface Util: 
issued_total_row = 18854 
issued_total_col = 290353 
Row_Bus_Util =  0.012623 
CoL_Bus_Util = 0.194393 
Either_Row_CoL_Bus_Util = 0.205747 
Issued_on_Two_Bus_Simul_Util = 0.001269 
issued_two_Eff = 0.006170 
queue_avg = 39.553585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5536
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1185915 n_act=9585 n_pre=9569 n_ref_event=0 n_req=119928 n_rd=63120 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1245286 dram_eff=0.9326
bk0: 3948a 846487i bk1: 3948a 834884i bk2: 3964a 833794i bk3: 3964a 817931i bk4: 3968a 861170i bk5: 3968a 843243i bk6: 3940a 827540i bk7: 3940a 803999i bk8: 3904a 844543i bk9: 3904a 829594i bk10: 3904a 840442i bk11: 3904a 821385i bk12: 3964a 839549i bk13: 3964a 824311i bk14: 3968a 828749i bk15: 3968a 809984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920077
Row_Buffer_Locality_read = 0.981242
Row_Buffer_Locality_write = 0.852116
Bank_Level_Parallism = 8.918238
Bank_Level_Parallism_Col = 8.606791
Bank_Level_Parallism_Ready = 6.279707
write_to_read_ratio_blp_rw_average = 0.789914
GrpLevelPara = 3.476203 

BW Util details:
bwutil = 0.777570 
total_CMD = 1493638 
util_bw = 1161408 
Wasted_Col = 43130 
Wasted_Row = 7320 
Idle = 281780 

BW Util Bottlenecks: 
RCDc_limit = 9621 
RCDWRc_limit = 4532 
WTRc_limit = 9330 
RTWc_limit = 40613 
CCDLc_limit = 15693 
rwq = 0 
CCDLc_limit_alone = 12858 
WTRc_limit_alone = 8856 
RTWc_limit_alone = 38252 

Commands details: 
total_CMD = 1493638 
n_nop = 1185915 
Read = 63120 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9585 
n_pre = 9569 
n_ref = 0 
n_req = 119928 
total_req = 290352 

Dual Bus Interface Util: 
issued_total_row = 19154 
issued_total_col = 290352 
Row_Bus_Util =  0.012824 
CoL_Bus_Util = 0.194392 
Either_Row_CoL_Bus_Util = 0.206022 
Issued_on_Two_Bus_Simul_Util = 0.001194 
issued_two_Eff = 0.005794 
queue_avg = 39.597763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5978
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186105 n_act=9569 n_pre=9553 n_ref_event=0 n_req=119928 n_rd=63120 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1243696 dram_eff=0.9338
bk0: 3948a 840045i bk1: 3948a 830392i bk2: 3964a 825426i bk3: 3964a 808837i bk4: 3968a 846085i bk5: 3968a 834055i bk6: 3940a 816899i bk7: 3940a 804607i bk8: 3904a 837353i bk9: 3904a 831936i bk10: 3904a 821165i bk11: 3904a 818221i bk12: 3964a 842008i bk13: 3964a 827038i bk14: 3968a 818052i bk15: 3968a 805923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920210
Row_Buffer_Locality_read = 0.981242
Row_Buffer_Locality_write = 0.852398
Bank_Level_Parallism = 9.010177
Bank_Level_Parallism_Col = 8.698997
Bank_Level_Parallism_Ready = 6.339900
write_to_read_ratio_blp_rw_average = 0.790920
GrpLevelPara = 3.487285 

BW Util details:
bwutil = 0.777570 
total_CMD = 1493638 
util_bw = 1161408 
Wasted_Col = 41186 
Wasted_Row = 7932 
Idle = 283112 

BW Util Bottlenecks: 
RCDc_limit = 9705 
RCDWRc_limit = 4476 
WTRc_limit = 8387 
RTWc_limit = 41162 
CCDLc_limit = 14577 
rwq = 0 
CCDLc_limit_alone = 11805 
WTRc_limit_alone = 7949 
RTWc_limit_alone = 38828 

Commands details: 
total_CMD = 1493638 
n_nop = 1186105 
Read = 63120 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9569 
n_pre = 9553 
n_ref = 0 
n_req = 119928 
total_req = 290352 

Dual Bus Interface Util: 
issued_total_row = 19122 
issued_total_col = 290352 
Row_Bus_Util =  0.012802 
CoL_Bus_Util = 0.194392 
Either_Row_CoL_Bus_Util = 0.205895 
Issued_on_Two_Bus_Simul_Util = 0.001300 
issued_two_Eff = 0.006312 
queue_avg = 39.637909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186293 n_act=9441 n_pre=9425 n_ref_event=0 n_req=119928 n_rd=63120 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1244707 dram_eff=0.9331
bk0: 3948a 841027i bk1: 3948a 834461i bk2: 3964a 831791i bk3: 3964a 821911i bk4: 3968a 854825i bk5: 3968a 837408i bk6: 3940a 817026i bk7: 3940a 811364i bk8: 3904a 846308i bk9: 3904a 832971i bk10: 3904a 829295i bk11: 3904a 821828i bk12: 3964a 851001i bk13: 3964a 829950i bk14: 3968a 829704i bk15: 3968a 820826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921278
Row_Buffer_Locality_read = 0.981353
Row_Buffer_Locality_write = 0.854528
Bank_Level_Parallism = 8.905522
Bank_Level_Parallism_Col = 8.598430
Bank_Level_Parallism_Ready = 6.271406
write_to_read_ratio_blp_rw_average = 0.790074
GrpLevelPara = 3.472327 

BW Util details:
bwutil = 0.777570 
total_CMD = 1493638 
util_bw = 1161408 
Wasted_Col = 43254 
Wasted_Row = 7712 
Idle = 281264 

BW Util Bottlenecks: 
RCDc_limit = 9531 
RCDWRc_limit = 4385 
WTRc_limit = 8526 
RTWc_limit = 41802 
CCDLc_limit = 16030 
rwq = 0 
CCDLc_limit_alone = 13146 
WTRc_limit_alone = 8058 
RTWc_limit_alone = 39386 

Commands details: 
total_CMD = 1493638 
n_nop = 1186293 
Read = 63120 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9441 
n_pre = 9425 
n_ref = 0 
n_req = 119928 
total_req = 290352 

Dual Bus Interface Util: 
issued_total_row = 18866 
issued_total_col = 290352 
Row_Bus_Util =  0.012631 
CoL_Bus_Util = 0.194392 
Either_Row_CoL_Bus_Util = 0.205769 
Issued_on_Two_Bus_Simul_Util = 0.001254 
issued_two_Eff = 0.006094 
queue_avg = 39.567841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5678
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186415 n_act=9400 n_pre=9384 n_ref_event=0 n_req=119928 n_rd=63120 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1243107 dram_eff=0.9343
bk0: 3948a 837643i bk1: 3948a 832877i bk2: 3964a 824234i bk3: 3964a 816853i bk4: 3968a 851661i bk5: 3968a 841595i bk6: 3940a 823045i bk7: 3940a 812508i bk8: 3904a 849050i bk9: 3904a 842407i bk10: 3904a 836986i bk11: 3904a 826630i bk12: 3964a 852533i bk13: 3964a 841499i bk14: 3968a 826273i bk15: 3968a 811837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921620
Row_Buffer_Locality_read = 0.981432
Row_Buffer_Locality_write = 0.855161
Bank_Level_Parallism = 8.899896
Bank_Level_Parallism_Col = 8.597502
Bank_Level_Parallism_Ready = 6.270132
write_to_read_ratio_blp_rw_average = 0.789005
GrpLevelPara = 3.472130 

BW Util details:
bwutil = 0.777570 
total_CMD = 1493638 
util_bw = 1161408 
Wasted_Col = 42762 
Wasted_Row = 7104 
Idle = 282364 

BW Util Bottlenecks: 
RCDc_limit = 9435 
RCDWRc_limit = 4223 
WTRc_limit = 9085 
RTWc_limit = 40624 
CCDLc_limit = 15804 
rwq = 0 
CCDLc_limit_alone = 13139 
WTRc_limit_alone = 8679 
RTWc_limit_alone = 38365 

Commands details: 
total_CMD = 1493638 
n_nop = 1186415 
Read = 63120 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9400 
n_pre = 9384 
n_ref = 0 
n_req = 119928 
total_req = 290352 

Dual Bus Interface Util: 
issued_total_row = 18784 
issued_total_col = 290352 
Row_Bus_Util =  0.012576 
CoL_Bus_Util = 0.194392 
Either_Row_CoL_Bus_Util = 0.205688 
Issued_on_Two_Bus_Simul_Util = 0.001281 
issued_two_Eff = 0.006227 
queue_avg = 39.537029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186097 n_act=9541 n_pre=9525 n_ref_event=0 n_req=119928 n_rd=63120 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1243914 dram_eff=0.9337
bk0: 3948a 832127i bk1: 3948a 823878i bk2: 3964a 827643i bk3: 3964a 817421i bk4: 3968a 849163i bk5: 3968a 834083i bk6: 3940a 810963i bk7: 3940a 797345i bk8: 3904a 841402i bk9: 3904a 833266i bk10: 3904a 829771i bk11: 3904a 825520i bk12: 3964a 855834i bk13: 3964a 834768i bk14: 3968a 827964i bk15: 3968a 809415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920444
Row_Buffer_Locality_read = 0.981321
Row_Buffer_Locality_write = 0.852802
Bank_Level_Parallism = 8.962996
Bank_Level_Parallism_Col = 8.653811
Bank_Level_Parallism_Ready = 6.312648
write_to_read_ratio_blp_rw_average = 0.788766
GrpLevelPara = 3.477682 

BW Util details:
bwutil = 0.777570 
total_CMD = 1493638 
util_bw = 1161408 
Wasted_Col = 42886 
Wasted_Row = 7229 
Idle = 282115 

BW Util Bottlenecks: 
RCDc_limit = 9252 
RCDWRc_limit = 4457 
WTRc_limit = 9471 
RTWc_limit = 40070 
CCDLc_limit = 15870 
rwq = 0 
CCDLc_limit_alone = 13064 
WTRc_limit_alone = 8945 
RTWc_limit_alone = 37790 

Commands details: 
total_CMD = 1493638 
n_nop = 1186097 
Read = 63120 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9541 
n_pre = 9525 
n_ref = 0 
n_req = 119928 
total_req = 290352 

Dual Bus Interface Util: 
issued_total_row = 19066 
issued_total_col = 290352 
Row_Bus_Util =  0.012765 
CoL_Bus_Util = 0.194392 
Either_Row_CoL_Bus_Util = 0.205901 
Issued_on_Two_Bus_Simul_Util = 0.001257 
issued_two_Eff = 0.006103 
queue_avg = 39.581955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.582
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186313 n_act=9468 n_pre=9452 n_ref_event=0 n_req=119919 n_rd=63115 n_rd_L2_A=0 n_write=0 n_wr_bk=227212 bw_util=0.7775
n_activity=1243056 dram_eff=0.9342
bk0: 3948a 839767i bk1: 3948a 829830i bk2: 3964a 832717i bk3: 3964a 820767i bk4: 3968a 854852i bk5: 3968a 841149i bk6: 3939a 816318i bk7: 3936a 805155i bk8: 3904a 842910i bk9: 3904a 834618i bk10: 3904a 836425i bk11: 3904a 821092i bk12: 3964a 843177i bk13: 3964a 826849i bk14: 3968a 824858i bk15: 3968a 813480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921047
Row_Buffer_Locality_read = 0.981209
Row_Buffer_Locality_write = 0.854200
Bank_Level_Parallism = 8.938978
Bank_Level_Parallism_Col = 8.626240
Bank_Level_Parallism_Ready = 6.291592
write_to_read_ratio_blp_rw_average = 0.788860
GrpLevelPara = 3.478688 

BW Util details:
bwutil = 0.777503 
total_CMD = 1493638 
util_bw = 1161308 
Wasted_Col = 42838 
Wasted_Row = 6945 
Idle = 282547 

BW Util Bottlenecks: 
RCDc_limit = 9209 
RCDWRc_limit = 4038 
WTRc_limit = 10363 
RTWc_limit = 39734 
CCDLc_limit = 15709 
rwq = 0 
CCDLc_limit_alone = 12959 
WTRc_limit_alone = 9793 
RTWc_limit_alone = 37554 

Commands details: 
total_CMD = 1493638 
n_nop = 1186313 
Read = 63115 
Write = 0 
L2_Alloc = 0 
L2_WB = 227212 
n_act = 9468 
n_pre = 9452 
n_ref = 0 
n_req = 119919 
total_req = 290327 

Dual Bus Interface Util: 
issued_total_row = 18920 
issued_total_col = 290327 
Row_Bus_Util =  0.012667 
CoL_Bus_Util = 0.194376 
Either_Row_CoL_Bus_Util = 0.205756 
Issued_on_Two_Bus_Simul_Util = 0.001287 
issued_two_Eff = 0.006254 
queue_avg = 39.566277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5663
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186205 n_act=9509 n_pre=9493 n_ref_event=0 n_req=119942 n_rd=63129 n_rd_L2_A=0 n_write=0 n_wr_bk=227241 bw_util=0.7776
n_activity=1247285 dram_eff=0.9312
bk0: 3948a 849457i bk1: 3947a 841435i bk2: 3972a 826843i bk3: 3968a 823579i bk4: 3968a 855064i bk5: 3968a 840037i bk6: 3936a 816398i bk7: 3936a 814069i bk8: 3904a 848896i bk9: 3904a 838123i bk10: 3904a 836688i bk11: 3904a 823610i bk12: 3968a 836650i bk13: 3966a 823620i bk14: 3968a 832280i bk15: 3968a 817653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920720
Row_Buffer_Locality_read = 0.981197
Row_Buffer_Locality_write = 0.853519
Bank_Level_Parallism = 8.883965
Bank_Level_Parallism_Col = 8.578492
Bank_Level_Parallism_Ready = 6.263299
write_to_read_ratio_blp_rw_average = 0.788892
GrpLevelPara = 3.471787 

BW Util details:
bwutil = 0.777618 
total_CMD = 1493638 
util_bw = 1161480 
Wasted_Col = 44601 
Wasted_Row = 8240 
Idle = 279317 

BW Util Bottlenecks: 
RCDc_limit = 10103 
RCDWRc_limit = 4366 
WTRc_limit = 9962 
RTWc_limit = 40960 
CCDLc_limit = 16272 
rwq = 0 
CCDLc_limit_alone = 13457 
WTRc_limit_alone = 9425 
RTWc_limit_alone = 38682 

Commands details: 
total_CMD = 1493638 
n_nop = 1186205 
Read = 63129 
Write = 0 
L2_Alloc = 0 
L2_WB = 227241 
n_act = 9509 
n_pre = 9493 
n_ref = 0 
n_req = 119942 
total_req = 290370 

Dual Bus Interface Util: 
issued_total_row = 19002 
issued_total_col = 290370 
Row_Bus_Util =  0.012722 
CoL_Bus_Util = 0.194405 
Either_Row_CoL_Bus_Util = 0.205828 
Issued_on_Two_Bus_Simul_Util = 0.001298 
issued_two_Eff = 0.006307 
queue_avg = 39.627075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186372 n_act=9391 n_pre=9375 n_ref_event=0 n_req=119933 n_rd=63123 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1244186 dram_eff=0.9335
bk0: 3945a 850041i bk1: 3944a 842090i bk2: 3968a 831166i bk3: 3968a 817019i bk4: 3968a 852794i bk5: 3968a 838639i bk6: 3936a 814332i bk7: 3936a 811291i bk8: 3904a 848498i bk9: 3904a 843012i bk10: 3904a 839310i bk11: 3904a 831259i bk12: 3970a 846981i bk13: 3968a 833106i bk14: 3968a 827766i bk15: 3968a 815227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921698
Row_Buffer_Locality_read = 0.981512
Row_Buffer_Locality_write = 0.855237
Bank_Level_Parallism = 8.885930
Bank_Level_Parallism_Col = 8.578875
Bank_Level_Parallism_Ready = 6.254503
write_to_read_ratio_blp_rw_average = 0.788674
GrpLevelPara = 3.471702 

BW Util details:
bwutil = 0.777578 
total_CMD = 1493638 
util_bw = 1161420 
Wasted_Col = 42772 
Wasted_Row = 7523 
Idle = 281923 

BW Util Bottlenecks: 
RCDc_limit = 9410 
RCDWRc_limit = 3798 
WTRc_limit = 10144 
RTWc_limit = 39365 
CCDLc_limit = 15709 
rwq = 0 
CCDLc_limit_alone = 12937 
WTRc_limit_alone = 9590 
RTWc_limit_alone = 37147 

Commands details: 
total_CMD = 1493638 
n_nop = 1186372 
Read = 63123 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9391 
n_pre = 9375 
n_ref = 0 
n_req = 119933 
total_req = 290355 

Dual Bus Interface Util: 
issued_total_row = 18766 
issued_total_col = 290355 
Row_Bus_Util =  0.012564 
CoL_Bus_Util = 0.194394 
Either_Row_CoL_Bus_Util = 0.205717 
Issued_on_Two_Bus_Simul_Util = 0.001242 
issued_two_Eff = 0.006037 
queue_avg = 39.531883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5319
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186422 n_act=9346 n_pre=9330 n_ref_event=0 n_req=119928 n_rd=63120 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1244973 dram_eff=0.9329
bk0: 3944a 840483i bk1: 3944a 832953i bk2: 3968a 828959i bk3: 3968a 816613i bk4: 3968a 855447i bk5: 3968a 845525i bk6: 3936a 820911i bk7: 3936a 813360i bk8: 3904a 853401i bk9: 3904a 846507i bk10: 3904a 841809i bk11: 3904a 826700i bk12: 3968a 849919i bk13: 3968a 835239i bk14: 3968a 824799i bk15: 3968a 813195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922070
Row_Buffer_Locality_read = 0.981274
Row_Buffer_Locality_write = 0.856288
Bank_Level_Parallism = 8.883018
Bank_Level_Parallism_Col = 8.584522
Bank_Level_Parallism_Ready = 6.259410
write_to_read_ratio_blp_rw_average = 0.789165
GrpLevelPara = 3.474172 

BW Util details:
bwutil = 0.777570 
total_CMD = 1493638 
util_bw = 1161408 
Wasted_Col = 43081 
Wasted_Row = 7370 
Idle = 281779 

BW Util Bottlenecks: 
RCDc_limit = 9638 
RCDWRc_limit = 3977 
WTRc_limit = 9242 
RTWc_limit = 39719 
CCDLc_limit = 15085 
rwq = 0 
CCDLc_limit_alone = 12437 
WTRc_limit_alone = 8736 
RTWc_limit_alone = 37577 

Commands details: 
total_CMD = 1493638 
n_nop = 1186422 
Read = 63120 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9346 
n_pre = 9330 
n_ref = 0 
n_req = 119928 
total_req = 290352 

Dual Bus Interface Util: 
issued_total_row = 18676 
issued_total_col = 290352 
Row_Bus_Util =  0.012504 
CoL_Bus_Util = 0.194392 
Either_Row_CoL_Bus_Util = 0.205683 
Issued_on_Two_Bus_Simul_Util = 0.001213 
issued_two_Eff = 0.005898 
queue_avg = 39.495789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.4958
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186410 n_act=9395 n_pre=9379 n_ref_event=0 n_req=119928 n_rd=63120 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1242850 dram_eff=0.9345
bk0: 3944a 847615i bk1: 3944a 836518i bk2: 3968a 818847i bk3: 3968a 811096i bk4: 3968a 850059i bk5: 3968a 837977i bk6: 3936a 828158i bk7: 3936a 814935i bk8: 3904a 850924i bk9: 3904a 839655i bk10: 3904a 831693i bk11: 3904a 823647i bk12: 3968a 843036i bk13: 3968a 826938i bk14: 3968a 826738i bk15: 3968a 815123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921661
Row_Buffer_Locality_read = 0.981448
Row_Buffer_Locality_write = 0.855232
Bank_Level_Parallism = 8.924356
Bank_Level_Parallism_Col = 8.615654
Bank_Level_Parallism_Ready = 6.285197
write_to_read_ratio_blp_rw_average = 0.789095
GrpLevelPara = 3.476957 

BW Util details:
bwutil = 0.777570 
total_CMD = 1493638 
util_bw = 1161408 
Wasted_Col = 42047 
Wasted_Row = 7388 
Idle = 282795 

BW Util Bottlenecks: 
RCDc_limit = 9199 
RCDWRc_limit = 4023 
WTRc_limit = 9531 
RTWc_limit = 39181 
CCDLc_limit = 15084 
rwq = 0 
CCDLc_limit_alone = 12392 
WTRc_limit_alone = 8940 
RTWc_limit_alone = 37080 

Commands details: 
total_CMD = 1493638 
n_nop = 1186410 
Read = 63120 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9395 
n_pre = 9379 
n_ref = 0 
n_req = 119928 
total_req = 290352 

Dual Bus Interface Util: 
issued_total_row = 18774 
issued_total_col = 290352 
Row_Bus_Util =  0.012569 
CoL_Bus_Util = 0.194392 
Either_Row_CoL_Bus_Util = 0.205691 
Issued_on_Two_Bus_Simul_Util = 0.001271 
issued_two_Eff = 0.006178 
queue_avg = 39.529068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5291
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1493638 n_nop=1186374 n_act=9423 n_pre=9407 n_ref_event=0 n_req=119934 n_rd=63126 n_rd_L2_A=0 n_write=0 n_wr_bk=227232 bw_util=0.7776
n_activity=1244086 dram_eff=0.9336
bk0: 3944a 841521i bk1: 3944a 825378i bk2: 3968a 825068i bk3: 3968a 819280i bk4: 3968a 856229i bk5: 3968a 841836i bk6: 3936a 822825i bk7: 3936a 811852i bk8: 3908a 847683i bk9: 3906a 838947i bk10: 3904a 834616i bk11: 3904a 820955i bk12: 3968a 840665i bk13: 3968a 826881i bk14: 3968a 826312i bk15: 3968a 813694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921432
Row_Buffer_Locality_read = 0.981165
Row_Buffer_Locality_write = 0.855056
Bank_Level_Parallism = 8.925586
Bank_Level_Parallism_Col = 8.618577
Bank_Level_Parallism_Ready = 6.286674
write_to_read_ratio_blp_rw_average = 0.788035
GrpLevelPara = 3.474698 

BW Util details:
bwutil = 0.777586 
total_CMD = 1493638 
util_bw = 1161432 
Wasted_Col = 42557 
Wasted_Row = 7818 
Idle = 281831 

BW Util Bottlenecks: 
RCDc_limit = 9813 
RCDWRc_limit = 4120 
WTRc_limit = 9786 
RTWc_limit = 38261 
CCDLc_limit = 15624 
rwq = 0 
CCDLc_limit_alone = 12944 
WTRc_limit_alone = 9308 
RTWc_limit_alone = 36059 

Commands details: 
total_CMD = 1493638 
n_nop = 1186374 
Read = 63126 
Write = 0 
L2_Alloc = 0 
L2_WB = 227232 
n_act = 9423 
n_pre = 9407 
n_ref = 0 
n_req = 119934 
total_req = 290358 

Dual Bus Interface Util: 
issued_total_row = 18830 
issued_total_col = 290358 
Row_Bus_Util =  0.012607 
CoL_Bus_Util = 0.194396 
Either_Row_CoL_Bus_Util = 0.205715 
Issued_on_Two_Bus_Simul_Util = 0.001288 
issued_two_Eff = 0.006262 
queue_avg = 39.612720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145177, Miss = 145177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 145171, Miss = 145171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 145156, Miss = 145156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 145322, Miss = 145187, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 145220, Miss = 145177, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 145229, Miss = 145179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 145176, Miss = 145176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 145180, Miss = 145180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 145178, Miss = 145178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3484449
L2_total_cache_misses = 3484221
L2_total_cache_miss_rate = 0.9999
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 568087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2726860
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.188
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3484449
icnt_total_pkts_simt_to_mem=3484449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3484449
Req_Network_cycles = 582438
Req_Network_injected_packets_per_cycle =       5.9825 
Req_Network_conflicts_per_cycle =       1.1173
Req_Network_conflicts_per_cycle_util =       1.2533
Req_Bank_Level_Parallism =       6.7104
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.7598
Req_Network_out_buffer_full_per_cycle =       0.0226
Req_Network_out_buffer_avg_util =     204.2582

Reply_Network_injected_packets_num = 3484449
Reply_Network_cycles = 582438
Reply_Network_injected_packets_per_cycle =        5.9825
Reply_Network_conflicts_per_cycle =        7.3508
Reply_Network_conflicts_per_cycle_util =       8.1957
Reply_Bank_Level_Parallism =       6.6702
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.2884
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1994
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 41 min, 2 sec (6062 sec)
gpgpu_simulation_rate = 65573 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
gpgpu_silicon_slowdown = 14218750x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 319455
gpu_sim_insn = 135782248
gpu_ipc =     425.0434
gpu_tot_sim_cycle = 901893
gpu_tot_sim_insn = 533286560
gpu_tot_ipc =     591.2969
gpu_tot_issued_cta = 75744
gpu_occupancy = 93.1930% 
gpu_tot_occupancy = 95.5486% 
max_total_param_size = 0
gpu_stall_dramfull = 5497103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5052
partiton_level_parallism_total  =       4.0424
partiton_level_parallism_util =       1.8741
partiton_level_parallism_util_total  =       6.0156
L2_BW  =      22.0681 GB/Sec
L2_BW_total  =     176.5736 GB/Sec
gpu_total_sim_rate=67122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 120923, Miss = 120920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124790
	L1D_cache_core[1]: Access = 121520, Miss = 121520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126435
	L1D_cache_core[2]: Access = 121834, Miss = 121834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127287
	L1D_cache_core[3]: Access = 121384, Miss = 121126, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 126893
	L1D_cache_core[4]: Access = 118040, Miss = 118040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122555
	L1D_cache_core[5]: Access = 123776, Miss = 123776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128907
	L1D_cache_core[6]: Access = 121944, Miss = 121944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126763
	L1D_cache_core[7]: Access = 121576, Miss = 121576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125356
	L1D_cache_core[8]: Access = 120383, Miss = 120383, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124775
	L1D_cache_core[9]: Access = 123083, Miss = 123081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127642
	L1D_cache_core[10]: Access = 121184, Miss = 121184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127043
	L1D_cache_core[11]: Access = 120872, Miss = 120872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128297
	L1D_cache_core[12]: Access = 118632, Miss = 118632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123947
	L1D_cache_core[13]: Access = 121792, Miss = 121792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127715
	L1D_cache_core[14]: Access = 118216, Miss = 118216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123254
	L1D_cache_core[15]: Access = 123048, Miss = 123048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125818
	L1D_cache_core[16]: Access = 122464, Miss = 122464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127236
	L1D_cache_core[17]: Access = 118136, Miss = 118136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123956
	L1D_cache_core[18]: Access = 120699, Miss = 120699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124029
	L1D_cache_core[19]: Access = 129221, Miss = 122839, Miss_rate = 0.951, Pending_hits = 14, Reservation_fails = 127055
	L1D_cache_core[20]: Access = 122072, Miss = 122072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127833
	L1D_cache_core[21]: Access = 122368, Miss = 122368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126012
	L1D_cache_core[22]: Access = 123224, Miss = 123224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 128239
	L1D_cache_core[23]: Access = 120224, Miss = 120224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122373
	L1D_cache_core[24]: Access = 121736, Miss = 121736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124293
	L1D_cache_core[25]: Access = 120064, Miss = 120064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123746
	L1D_cache_core[26]: Access = 122992, Miss = 122992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125553
	L1D_cache_core[27]: Access = 121624, Miss = 121624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126191
	L1D_cache_core[28]: Access = 118024, Miss = 118024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122823
	L1D_cache_core[29]: Access = 123920, Miss = 123920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126633
	L1D_total_cache_accesses = 3644975
	L1D_total_cache_misses = 3638330
	L1D_total_cache_miss_rate = 0.9982
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 3773449
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 334346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 682126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 917294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2727681

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 334346
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439103
ctas_completed 75744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18186, 18177, 18177, 18177, 18177, 18177, 18177, 18177, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18120, 18231, 18231, 18231, 18231, 18231, 18231, 18231, 18231, 
gpgpu_n_tot_thrd_icount = 557733600
gpgpu_n_tot_w_icount = 17429175
gpgpu_n_stall_shd_mem = 728777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 918164
gpgpu_n_mem_write_global = 2727681
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14560073
gpgpu_n_store_insn = 29089921
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 169666560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 722721
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6056
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17804743	W0_Idle:27816513	W0_Scoreboard:21787953	W1:2579	W2:1523	W3:339	W4:142	W5:247	W6:395	W7:204	W8:197	W9:92	W10:199	W11:196	W12:76	W13:279	W14:134	W15:221	W16:90	W17:95	W18:66	W19:169	W20:128	W21:56	W22:128	W23:33	W24:62	W25:71	W26:66	W27:69	W28:40	W29:65	W30:101	W31:73	W32:17421040
single_issue_nums: WS0:4361149	WS1:4357508	WS2:4355280	WS3:4355238	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7290312 {8:911289,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 109107240 {40:2727681,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 275000 {40:6875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36451560 {40:911289,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21821448 {8:2727681,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 275000 {40:6875,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 1316 
avg_icnt2mem_latency = 857 
avg_mrq_latency = 173 
avg_icnt2sh_latency = 18 
mrq_lat_table:409790 	38557 	55505 	115147 	248744 	219991 	84256 	94464 	120328 	146157 	61866 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9080 	983283 	79917 	2572488 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6601 	270 	4 	0 	857027 	91933 	52761 	57287 	641801 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1397191 	653540 	538518 	464672 	329097 	194596 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	126 	414 	7 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     49563     38011     29384     14806     18053     46212     13290     13288     13190     65748     62746     46740     49892     29169     15286     25850 
dram[1]:     13736     52488     88364     50622     19677     49522     44117    120464     67577     22992     55089     41050     78944     21048     51186     71005 
dram[2]:    124661    165497     68309    126484    139857     13469     28873    137647    132335     26258     78770    113617     47865    154977    121656     18086 
dram[3]:     13806     13788     13730     29981     51010     35069     13187     27288     13874     13198     14222     73408     13953     13839     50968     21863 
dram[4]:     26062     24574    129232     65523     13590    116441    152904     58073    125027    128269     76312     60924     16485     19838    106642     71910 
dram[5]:     33364     22157     29397     99664     16398     31334     13374     42499     17759     99675     17258     21460     47995     22895     33158     23504 
dram[6]:     17657     25492     13870    175601     26506     14300     13378     26261     27354    154778     20465     14131     13866     13961     20479     15335 
dram[7]:     96752     26438     18105    158969    103207     13491     83231     90950     14309     13083     53387     90073     80932    149368     52021     15157 
dram[8]:     59476     13839    143158     19961     13511     34823     90695     39801     16327     42070     59468     14288     38129     19440    125983     15128 
dram[9]:     13859    125588    107634     13950     13510     99638     51522    148720    154834     13994     41520     14195     95335     20790     99736     88219 
dram[10]:     43299     40333     31503     25089     25186     56982     39573     13185     38501     13962     15546     24318     25575     25065     19327     49384 
dram[11]:     75472     37060     15275     15938    114147     13456     87152     42517     31405     13193     55536     42519     22405     14059    117461     15309 
average row accesses per activate:
dram[0]: 12.510510 12.612708 13.040752 13.212361 13.644262 13.530844 13.134706 13.126582 12.850234 13.309061 13.333333 13.222756 12.927357 12.873846 13.890547 13.874172 
dram[1]: 12.119186 12.394345 12.443946 13.245223 13.204437 13.358974 13.075709 13.182830 12.231454 12.484848 12.904688 12.993711 13.364217 12.648036 13.723404 14.055369 
dram[2]: 12.151604 12.684932 13.219396 13.271132 13.690789 13.489465 13.000000 13.136292 12.684130 12.813084 12.703077 12.876755 12.355982 12.866154 13.781250 14.138514 
dram[3]: 12.571644 12.782208 13.527687 13.691928 13.592170 13.946399 13.009419 13.104430 12.946541 13.564357 12.841369 13.104928 13.197473 12.885979 13.710311 13.993311 
dram[4]: 12.659575 12.531531 13.330129 13.855000 13.893155 13.217115 13.449676 12.942187 12.898119 13.179487 12.984252 13.022117 13.725780 13.706557 13.973289 13.766447 
dram[5]: 12.028818 12.349629 13.187005 13.484603 13.465266 13.547968 13.316720 13.391585 12.819315 12.633435 12.938775 12.511381 13.125392 13.201893 14.126689 13.376997 
dram[6]: 12.351111 12.681888 13.073783 13.911371 13.151420 13.551220 12.799383 13.246400 12.573171 12.814930 12.966981 13.174122 12.860430 13.154088 13.687908 13.635180 
dram[7]: 12.409226 13.169304 12.696647 13.298722 13.570032 13.178515 12.785494 12.702454 12.776744 13.415310 12.807453 13.079239 12.579579 13.200315 13.544427 13.662316 
dram[8]: 12.590634 13.072327 12.951789 13.275917 13.835548 13.700658 13.218501 13.514706 12.993690 13.177885 13.133758 12.793798 12.404727 13.302067 14.495667 14.152027 
dram[9]: 12.902326 13.003125 13.238474 13.971429 13.440323 13.350400 13.165341 13.126985 13.197115 13.408130 13.421824 12.798450 13.203470 13.230648 14.118044 13.794408 
dram[10]: 12.345185 13.023474 13.467638 13.726072 13.700658 12.930233 13.125198 13.483713 13.095389 13.549342 13.205129 13.272141 12.830015 13.410256 13.803631 13.581847 
dram[11]: 12.518797 12.533133 13.489465 13.668308 13.714992 13.742575 13.202552 13.685950 12.731067 12.952830 12.096774 12.459214 13.366826 13.340764 14.355060 14.082353 
average row locality = 1595938/121196 = 13.168240
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4777      4778      4753      4766      4750      4758      4731      4741      4694      4684      4702      4711      4807      4811      4817      4819 
dram[1]:      4779      4774      4754      4748      4756      4758      4730      4732      4699      4695      4715      4718      4808      4813      4823      4819 
dram[2]:      4778      4775      4749      4752      4752      4751      4731      4728      4691      4684      4715      4711      4807      4808      4821      4812 
dram[3]:      4777      4775      4742      4745      4757      4752      4730      4723      4691      4680      4713      4701      4800      4806      4818      4810 
dram[4]:      4771      4786      4752      4748      4751      4764      4726      4727      4691      4684      4704      4702      4807      4806      4814      4813 
dram[5]:      4786      4777      4752      4755      4759      4757      4727      4720      4690      4693      4702      4704      4815      4813      4809      4814 
dram[6]:      4780      4774      4759      4752      4761      4759      4732      4723      4703      4696      4704      4701      4824      4810      4818      4813 
dram[7]:      4781      4768      4765      4756      4758      4763      4727      4725      4699      4697      4708      4710      4821      4812      4823      4815 
dram[8]:      4777      4759      4761      4758      4755      4753      4729      4718      4695      4683      4707      4707      4836      4812      4811      4819 
dram[9]:      4767      4765      4758      4747      4757      4765      4725      4719      4693      4703      4701      4708      4815      4817      4815      4823 
dram[10]:      4771      4764      4755      4752      4754      4763      4724      4721      4694      4694      4701      4700      4821      4812      4809      4820 
dram[11]:      4765      4765      4756      4757      4751      4751      4723      4724      4694      4698      4706      4708      4823      4820      4813      4819 
total dram reads = 912947
bank skew: 4836/4680 = 1.03
chip skew: 76128/76020 = 1.00
number of total write accesses:
dram[0]:     14211     14215     14246     14250     14277     14281     14211     14208     14151     14150     14146     14149     14210     14211     14215     14217 
dram[1]:     14215     14211     14249     14247     14280     14283     14213     14213     14154     14154     14152     14156     14212     14213     14218     14216 
dram[2]:     14214     14216     14243     14248     14278     14276     14216     14214     14151     14151     14153     14151     14211     14209     14217     14214 
dram[3]:     14217     14216     14241     14243     14279     14279     14213     14212     14151     14148     14153     14152     14207     14210     14216     14214 
dram[4]:     14215     14218     14244     14242     14275     14284     14212     14209     14146     14148     14149     14151     14205     14208     14212     14213 
dram[5]:     14220     14215     14247     14242     14282     14279     14209     14209     14149     14152     14148     14149     14214     14210     14210     14216 
dram[6]:     14217     14217     14245     14242     14284     14283     14217     14208     14154     14150     14151     14157     14220     14207     14216     14215 
dram[7]:     14214     14210     14248     14251     14275     14284     14212     14209     14150     14148     14146     14152     14213     14211     14218     14216 
dram[8]:     14216     14211     14252     14250     14279     14281     14213     14200     14153     14149     14151     14153     14223     14214     14207     14215 
dram[9]:     14212     14213     14250     14246     14281     14284     14204     14198     14150     14151     14148     14157     14213     14214     14214     14221 
dram[10]:     14218     14214     14248     14247     14280     14282     14205     14205     14151     14153     14147     14150     14213     14212     14212     14218 
dram[11]:     14216     14213     14247     14247     14279     14282     14202     14203     14151     14148     14152     14148     14214     14214     14213     14217 
total dram writes = 2728293
bank skew: 14284/14146 = 1.01
chip skew: 227386/227331 = 1.00
average mf latency per bank:
dram[0]:       1337      1340      1326      1329      1332      1335      1333      1337      1332      1336      1338      1341      1329      1332      1332      1335
dram[1]:       1291      1238      1281      1230      1286      1234      1287      1235      1286      1234      1292      1238      1282      1231      1286      1235
dram[2]:       1312      1306      1303      1297      1308      1303      1309      1303      1308      1303      1313      1308      1304      1298      1307      1302
dram[3]:       1238      1245      1235      1240      1237      1243      1235      1242      1238      1245      1238      1245      1234      1239      1236      1244
dram[4]:       1338      1364      1332      1359      1336      1360      1336      1363      1336      1364      1341      1367      1333      1359      1337      1362
dram[5]:       1345      1361      1339      1354      1341      1356      1343      1358      1344      1358      1347      1362      1338      1354      1344      1357
dram[6]:       1381      1392      1372      1385      1375      1389      1376      1389      1377      1391      1381      1394      1371      1386      1378      1391
dram[7]:       1356      1350      1350      1343      1354      1347      1352      1346      1356      1350      1361      1353      1354      1344      1354      1348
dram[8]:       1421      1420      1413      1411      1417      1414      1440      1417      1420      1418      1425      1422      1414      1413      1418      1413
dram[9]:       1285      1318      1280      1312      1282      1313      1281      1315      1284      1315      1288      1319      1280      1312      1283      1314
dram[10]:       1385      1384      1379      1376      1382      1378      1383      1380      1385      1381      1389      1385      1379      1375      1383      1378
dram[11]:       1142      1140      1135      1132      1141      1139      1138      1136      1140      1137      1144      1142      1135      1132      1141      1137
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991165 n_act=10090 n_pre=10074 n_ref_event=0 n_req=133009 n_rd=76099 n_rd_L2_A=0 n_write=0 n_wr_bk=227348 bw_util=0.5248
n_activity=1369806 dram_eff=0.8861
bk0: 4777a 1653528i bk1: 4778a 1642126i bk2: 4753a 1636669i bk3: 4766a 1630527i bk4: 4750a 1661771i bk5: 4758a 1650852i bk6: 4731a 1632998i bk7: 4741a 1618535i bk8: 4694a 1661794i bk9: 4684a 1654702i bk10: 4702a 1645521i bk11: 4711a 1638278i bk12: 4807a 1663836i bk13: 4811a 1644433i bk14: 4817a 1637804i bk15: 4819a 1621440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924140
Row_Buffer_Locality_read = 0.977056
Row_Buffer_Locality_write = 0.853383
Bank_Level_Parallism = 8.560014
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 6.079708
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.524798 
total_CMD = 2312868 
util_bw = 1213788 
Wasted_Col = 61730 
Wasted_Row = 16529 
Idle = 1020821 

BW Util Bottlenecks: 
RCDc_limit = 20660 
RCDWRc_limit = 5414 
WTRc_limit = 10027 
RTWc_limit = 42901 
CCDLc_limit = 23838 
rwq = 0 
CCDLc_limit_alone = 20774 
WTRc_limit_alone = 9463 
RTWc_limit_alone = 40401 

Commands details: 
total_CMD = 2312868 
n_nop = 1991165 
Read = 76099 
Write = 0 
L2_Alloc = 0 
L2_WB = 227348 
n_act = 10090 
n_pre = 10074 
n_ref = 0 
n_req = 133009 
total_req = 303447 

Dual Bus Interface Util: 
issued_total_row = 20164 
issued_total_col = 303447 
Row_Bus_Util =  0.008718 
CoL_Bus_Util = 0.131199 
Either_Row_CoL_Bus_Util = 0.139093 
Issued_on_Two_Bus_Simul_Util = 0.000825 
issued_two_Eff = 0.005931 
queue_avg = 25.578487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1990618 n_act=10280 n_pre=10264 n_ref_event=0 n_req=133068 n_rd=76121 n_rd_L2_A=0 n_write=0 n_wr_bk=227386 bw_util=0.5249
n_activity=1373140 dram_eff=0.8841
bk0: 4779a 1661192i bk1: 4774a 1649997i bk2: 4754a 1647847i bk3: 4748a 1632348i bk4: 4756a 1675932i bk5: 4758a 1657536i bk6: 4730a 1642109i bk7: 4732a 1618387i bk8: 4699a 1658891i bk9: 4695a 1643855i bk10: 4715a 1654245i bk11: 4718a 1634964i bk12: 4808a 1654379i bk13: 4813a 1638285i bk14: 4823a 1642680i bk15: 4819a 1624610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922746
Row_Buffer_Locality_read = 0.976971
Row_Buffer_Locality_write = 0.850264
Bank_Level_Parallism = 8.527156
Bank_Level_Parallism_Col = 8.285701
Bank_Level_Parallism_Ready = 6.051692
write_to_read_ratio_blp_rw_average = 0.759030
GrpLevelPara = 3.379534 

BW Util details:
bwutil = 0.524902 
total_CMD = 2312868 
util_bw = 1214028 
Wasted_Col = 62077 
Wasted_Row = 16738 
Idle = 1020025 

BW Util Bottlenecks: 
RCDc_limit = 20520 
RCDWRc_limit = 5689 
WTRc_limit = 9645 
RTWc_limit = 43895 
CCDLc_limit = 22760 
rwq = 0 
CCDLc_limit_alone = 19816 
WTRc_limit_alone = 9167 
RTWc_limit_alone = 41429 

Commands details: 
total_CMD = 2312868 
n_nop = 1990618 
Read = 76121 
Write = 0 
L2_Alloc = 0 
L2_WB = 227386 
n_act = 10280 
n_pre = 10264 
n_ref = 0 
n_req = 133068 
total_req = 303507 

Dual Bus Interface Util: 
issued_total_row = 20544 
issued_total_col = 303507 
Row_Bus_Util =  0.008882 
CoL_Bus_Util = 0.131225 
Either_Row_CoL_Bus_Util = 0.139329 
Issued_on_Two_Bus_Simul_Util = 0.000779 
issued_two_Eff = 0.005589 
queue_avg = 25.606615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991005 n_act=10202 n_pre=10186 n_ref_event=0 n_req=132982 n_rd=76065 n_rd_L2_A=0 n_write=0 n_wr_bk=227362 bw_util=0.5248
n_activity=1368013 dram_eff=0.8872
bk0: 4778a 1654654i bk1: 4775a 1645093i bk2: 4749a 1640489i bk3: 4752a 1623248i bk4: 4752a 1661048i bk5: 4751a 1648870i bk6: 4731a 1631098i bk7: 4728a 1618939i bk8: 4691a 1652112i bk9: 4684a 1647057i bk10: 4715a 1635098i bk11: 4711a 1631828i bk12: 4807a 1656319i bk13: 4808a 1641619i bk14: 4821a 1632405i bk15: 4812a 1620578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923283
Row_Buffer_Locality_read = 0.977453
Row_Buffer_Locality_write = 0.850888
Bank_Level_Parallism = 8.621731
Bank_Level_Parallism_Col = 8.378173
Bank_Level_Parallism_Ready = 6.110861
write_to_read_ratio_blp_rw_average = 0.759436
GrpLevelPara = 3.391749 

BW Util details:
bwutil = 0.524763 
total_CMD = 2312868 
util_bw = 1213708 
Wasted_Col = 58911 
Wasted_Row = 16899 
Idle = 1023350 

BW Util Bottlenecks: 
RCDc_limit = 20134 
RCDWRc_limit = 5368 
WTRc_limit = 8871 
RTWc_limit = 43479 
CCDLc_limit = 21526 
rwq = 0 
CCDLc_limit_alone = 18645 
WTRc_limit_alone = 8421 
RTWc_limit_alone = 41048 

Commands details: 
total_CMD = 2312868 
n_nop = 1991005 
Read = 76065 
Write = 0 
L2_Alloc = 0 
L2_WB = 227362 
n_act = 10202 
n_pre = 10186 
n_ref = 0 
n_req = 132982 
total_req = 303427 

Dual Bus Interface Util: 
issued_total_row = 20388 
issued_total_col = 303427 
Row_Bus_Util =  0.008815 
CoL_Bus_Util = 0.131191 
Either_Row_CoL_Bus_Util = 0.139162 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.006065 
queue_avg = 25.633198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6332
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991358 n_act=10020 n_pre=10004 n_ref_event=0 n_req=132929 n_rd=76020 n_rd_L2_A=0 n_write=0 n_wr_bk=227351 bw_util=0.5247
n_activity=1364328 dram_eff=0.8894
bk0: 4777a 1655565i bk1: 4775a 1649097i bk2: 4742a 1647243i bk3: 4745a 1636560i bk4: 4757a 1669594i bk5: 4752a 1652178i bk6: 4730a 1631648i bk7: 4723a 1626151i bk8: 4691a 1661188i bk9: 4680a 1648501i bk10: 4713a 1643405i bk11: 4701a 1636290i bk12: 4800a 1666298i bk13: 4806a 1644166i bk14: 4818a 1643954i bk15: 4810a 1635283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924621
Row_Buffer_Locality_read = 0.978190
Row_Buffer_Locality_write = 0.853064
Bank_Level_Parallism = 8.543010
Bank_Level_Parallism_Col = 8.291603
Bank_Level_Parallism_Ready = 6.046344
write_to_read_ratio_blp_rw_average = 0.759669
GrpLevelPara = 3.380532 

BW Util details:
bwutil = 0.524666 
total_CMD = 2312868 
util_bw = 1213484 
Wasted_Col = 59711 
Wasted_Row = 15079 
Idle = 1024594 

BW Util Bottlenecks: 
RCDc_limit = 18617 
RCDWRc_limit = 5134 
WTRc_limit = 8834 
RTWc_limit = 44252 
CCDLc_limit = 23009 
rwq = 0 
CCDLc_limit_alone = 20011 
WTRc_limit_alone = 8362 
RTWc_limit_alone = 41726 

Commands details: 
total_CMD = 2312868 
n_nop = 1991358 
Read = 76020 
Write = 0 
L2_Alloc = 0 
L2_WB = 227351 
n_act = 10020 
n_pre = 10004 
n_ref = 0 
n_req = 132929 
total_req = 303371 

Dual Bus Interface Util: 
issued_total_row = 20024 
issued_total_col = 303371 
Row_Bus_Util =  0.008658 
CoL_Bus_Util = 0.131167 
Either_Row_CoL_Bus_Util = 0.139009 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.005863 
queue_avg = 25.586933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991451 n_act=9990 n_pre=9974 n_ref_event=0 n_req=132938 n_rd=76046 n_rd_L2_A=0 n_write=0 n_wr_bk=227331 bw_util=0.5247
n_activity=1364552 dram_eff=0.8893
bk0: 4771a 1652484i bk1: 4786a 1646732i bk2: 4752a 1638801i bk3: 4748a 1631733i bk4: 4751a 1666941i bk5: 4764a 1655538i bk6: 4726a 1637700i bk7: 4727a 1627139i bk8: 4691a 1664241i bk9: 4684a 1657540i bk10: 4704a 1651245i bk11: 4702a 1641009i bk12: 4807a 1668029i bk13: 4806a 1656535i bk14: 4814a 1641183i bk15: 4813a 1626306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924852
Row_Buffer_Locality_read = 0.977869
Row_Buffer_Locality_write = 0.853987
Bank_Level_Parallism = 8.535877
Bank_Level_Parallism_Col = 8.289602
Bank_Level_Parallism_Ready = 6.044464
write_to_read_ratio_blp_rw_average = 0.757919
GrpLevelPara = 3.379650 

BW Util details:
bwutil = 0.524677 
total_CMD = 2312868 
util_bw = 1213508 
Wasted_Col = 59336 
Wasted_Row = 14629 
Idle = 1025395 

BW Util Bottlenecks: 
RCDc_limit = 19265 
RCDWRc_limit = 4918 
WTRc_limit = 9493 
RTWc_limit = 42542 
CCDLc_limit = 22726 
rwq = 0 
CCDLc_limit_alone = 19939 
WTRc_limit_alone = 9079 
RTWc_limit_alone = 40169 

Commands details: 
total_CMD = 2312868 
n_nop = 1991451 
Read = 76046 
Write = 0 
L2_Alloc = 0 
L2_WB = 227331 
n_act = 9990 
n_pre = 9974 
n_ref = 0 
n_req = 132938 
total_req = 303377 

Dual Bus Interface Util: 
issued_total_row = 19964 
issued_total_col = 303377 
Row_Bus_Util =  0.008632 
CoL_Bus_Util = 0.131169 
Either_Row_CoL_Bus_Util = 0.138969 
Issued_on_Two_Bus_Simul_Util = 0.000832 
issued_two_Eff = 0.005986 
queue_avg = 25.566893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991009 n_act=10171 n_pre=10155 n_ref_event=0 n_req=132986 n_rd=76073 n_rd_L2_A=0 n_write=0 n_wr_bk=227351 bw_util=0.5248
n_activity=1366132 dram_eff=0.8884
bk0: 4786a 1646175i bk1: 4777a 1638347i bk2: 4752a 1642585i bk3: 4755a 1631974i bk4: 4759a 1663416i bk5: 4757a 1648318i bk6: 4727a 1625816i bk7: 4720a 1611841i bk8: 4690a 1656586i bk9: 4693a 1647641i bk10: 4702a 1644627i bk11: 4704a 1639879i bk12: 4815a 1669798i bk13: 4813a 1649275i bk14: 4809a 1643394i bk15: 4814a 1623914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923518
Row_Buffer_Locality_read = 0.977522
Row_Buffer_Locality_write = 0.851335
Bank_Level_Parallism = 8.587042
Bank_Level_Parallism_Col = 8.338249
Bank_Level_Parallism_Ready = 6.085026
write_to_read_ratio_blp_rw_average = 0.757676
GrpLevelPara = 3.383387 

BW Util details:
bwutil = 0.524758 
total_CMD = 2312868 
util_bw = 1213696 
Wasted_Col = 60516 
Wasted_Row = 15151 
Idle = 1023505 

BW Util Bottlenecks: 
RCDc_limit = 19312 
RCDWRc_limit = 5190 
WTRc_limit = 9778 
RTWc_limit = 42566 
CCDLc_limit = 23156 
rwq = 0 
CCDLc_limit_alone = 20265 
WTRc_limit_alone = 9246 
RTWc_limit_alone = 40207 

Commands details: 
total_CMD = 2312868 
n_nop = 1991009 
Read = 76073 
Write = 0 
L2_Alloc = 0 
L2_WB = 227351 
n_act = 10171 
n_pre = 10155 
n_ref = 0 
n_req = 132986 
total_req = 303424 

Dual Bus Interface Util: 
issued_total_row = 20326 
issued_total_col = 303424 
Row_Bus_Util =  0.008788 
CoL_Bus_Util = 0.131189 
Either_Row_CoL_Bus_Util = 0.139160 
Issued_on_Two_Bus_Simul_Util = 0.000818 
issued_two_Eff = 0.005875 
queue_avg = 25.594551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5946
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991000 n_act=10164 n_pre=10148 n_ref_event=0 n_req=133043 n_rd=76109 n_rd_L2_A=0 n_write=0 n_wr_bk=227383 bw_util=0.5249
n_activity=1366990 dram_eff=0.8881
bk0: 4780a 1654712i bk1: 4774a 1644927i bk2: 4759a 1647006i bk3: 4752a 1635509i bk4: 4761a 1668864i bk5: 4759a 1655435i bk6: 4732a 1630182i bk7: 4723a 1619675i bk8: 4703a 1656683i bk9: 4696a 1648801i bk10: 4704a 1650838i bk11: 4701a 1634769i bk12: 4824a 1656585i bk13: 4810a 1641049i bk14: 4818a 1639465i bk15: 4813a 1628064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923604
Row_Buffer_Locality_read = 0.976875
Row_Buffer_Locality_write = 0.852390
Bank_Level_Parallism = 8.558351
Bank_Level_Parallism_Col = 8.307491
Bank_Level_Parallism_Ready = 6.063072
write_to_read_ratio_blp_rw_average = 0.757944
GrpLevelPara = 3.383497 

BW Util details:
bwutil = 0.524876 
total_CMD = 2312868 
util_bw = 1213968 
Wasted_Col = 60990 
Wasted_Row = 15211 
Idle = 1022699 

BW Util Bottlenecks: 
RCDc_limit = 20024 
RCDWRc_limit = 4997 
WTRc_limit = 10807 
RTWc_limit = 42771 
CCDLc_limit = 22660 
rwq = 0 
CCDLc_limit_alone = 19803 
WTRc_limit_alone = 10229 
RTWc_limit_alone = 40492 

Commands details: 
total_CMD = 2312868 
n_nop = 1991000 
Read = 76109 
Write = 0 
L2_Alloc = 0 
L2_WB = 227383 
n_act = 10164 
n_pre = 10148 
n_ref = 0 
n_req = 133043 
total_req = 303492 

Dual Bus Interface Util: 
issued_total_row = 20312 
issued_total_col = 303492 
Row_Bus_Util =  0.008782 
CoL_Bus_Util = 0.131219 
Either_Row_CoL_Bus_Util = 0.139164 
Issued_on_Two_Bus_Simul_Util = 0.000837 
issued_two_Eff = 0.006015 
queue_avg = 25.585308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5853
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1990953 n_act=10199 n_pre=10183 n_ref_event=0 n_req=133042 n_rd=76128 n_rd_L2_A=0 n_write=0 n_wr_bk=227357 bw_util=0.5249
n_activity=1374023 dram_eff=0.8835
bk0: 4781a 1663590i bk1: 4768a 1656435i bk2: 4765a 1641660i bk3: 4756a 1638180i bk4: 4758a 1669710i bk5: 4763a 1654224i bk6: 4727a 1630843i bk7: 4725a 1628616i bk8: 4699a 1663456i bk9: 4697a 1652709i bk10: 4708a 1650760i bk11: 4710a 1637480i bk12: 4821a 1650899i bk13: 4812a 1638068i bk14: 4823a 1645940i bk15: 4815a 1631652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923340
Row_Buffer_Locality_read = 0.976592
Row_Buffer_Locality_write = 0.852110
Bank_Level_Parallism = 8.502091
Bank_Level_Parallism_Col = 8.263601
Bank_Level_Parallism_Ready = 6.036788
write_to_read_ratio_blp_rw_average = 0.757503
GrpLevelPara = 3.377242 

BW Util details:
bwutil = 0.524863 
total_CMD = 2312868 
util_bw = 1213940 
Wasted_Col = 63021 
Wasted_Row = 17545 
Idle = 1018362 

BW Util Bottlenecks: 
RCDc_limit = 21594 
RCDWRc_limit = 5143 
WTRc_limit = 10358 
RTWc_limit = 43367 
CCDLc_limit = 23368 
rwq = 0 
CCDLc_limit_alone = 20419 
WTRc_limit_alone = 9819 
RTWc_limit_alone = 40957 

Commands details: 
total_CMD = 2312868 
n_nop = 1990953 
Read = 76128 
Write = 0 
L2_Alloc = 0 
L2_WB = 227357 
n_act = 10199 
n_pre = 10183 
n_ref = 0 
n_req = 133042 
total_req = 303485 

Dual Bus Interface Util: 
issued_total_row = 20382 
issued_total_col = 303485 
Row_Bus_Util =  0.008812 
CoL_Bus_Util = 0.131216 
Either_Row_CoL_Bus_Util = 0.139184 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.006064 
queue_avg = 25.625507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991260 n_act=10023 n_pre=10007 n_ref_event=0 n_req=132987 n_rd=76080 n_rd_L2_A=0 n_write=0 n_wr_bk=227367 bw_util=0.5248
n_activity=1368539 dram_eff=0.8869
bk0: 4777a 1664210i bk1: 4759a 1657321i bk2: 4761a 1645380i bk3: 4758a 1631863i bk4: 4755a 1667622i bk5: 4753a 1653223i bk6: 4729a 1628478i bk7: 4718a 1626280i bk8: 4695a 1662836i bk9: 4683a 1657766i bk10: 4707a 1653515i bk11: 4707a 1645204i bk12: 4836a 1660358i bk13: 4812a 1648304i bk14: 4811a 1643196i bk15: 4819a 1629505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924632
Row_Buffer_Locality_read = 0.977550
Row_Buffer_Locality_write = 0.853884
Bank_Level_Parallism = 8.510428
Bank_Level_Parallism_Col = 8.266287
Bank_Level_Parallism_Ready = 6.028697
write_to_read_ratio_blp_rw_average = 0.757504
GrpLevelPara = 3.377343 

BW Util details:
bwutil = 0.524798 
total_CMD = 2312868 
util_bw = 1213788 
Wasted_Col = 60464 
Wasted_Row = 16080 
Idle = 1022536 

BW Util Bottlenecks: 
RCDc_limit = 19834 
RCDWRc_limit = 4528 
WTRc_limit = 10575 
RTWc_limit = 41576 
CCDLc_limit = 22938 
rwq = 0 
CCDLc_limit_alone = 20010 
WTRc_limit_alone = 10017 
RTWc_limit_alone = 39206 

Commands details: 
total_CMD = 2312868 
n_nop = 1991260 
Read = 76080 
Write = 0 
L2_Alloc = 0 
L2_WB = 227367 
n_act = 10023 
n_pre = 10007 
n_ref = 0 
n_req = 132987 
total_req = 303447 

Dual Bus Interface Util: 
issued_total_row = 20030 
issued_total_col = 303447 
Row_Bus_Util =  0.008660 
CoL_Bus_Util = 0.131199 
Either_Row_CoL_Bus_Util = 0.139052 
Issued_on_Two_Bus_Simul_Util = 0.000808 
issued_two_Eff = 0.005811 
queue_avg = 25.563545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5635
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991317 n_act=9979 n_pre=9963 n_ref_event=0 n_req=132994 n_rd=76078 n_rd_L2_A=0 n_write=0 n_wr_bk=227356 bw_util=0.5248
n_activity=1371124 dram_eff=0.8852
bk0: 4767a 1655596i bk1: 4765a 1647742i bk2: 4758a 1643480i bk3: 4747a 1631866i bk4: 4757a 1670148i bk5: 4765a 1659483i bk6: 4725a 1635550i bk7: 4719a 1628488i bk8: 4693a 1668246i bk9: 4703a 1660754i bk10: 4701a 1656468i bk11: 4708a 1640138i bk12: 4815a 1664678i bk13: 4817a 1649904i bk14: 4815a 1639398i bk15: 4823a 1626962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924967
Row_Buffer_Locality_read = 0.977378
Row_Buffer_Locality_write = 0.854909
Bank_Level_Parallism = 8.502453
Bank_Level_Parallism_Col = 8.269528
Bank_Level_Parallism_Ready = 6.033517
write_to_read_ratio_blp_rw_average = 0.758104
GrpLevelPara = 3.379009 

BW Util details:
bwutil = 0.524775 
total_CMD = 2312868 
util_bw = 1213736 
Wasted_Col = 61221 
Wasted_Row = 16247 
Idle = 1021664 

BW Util Bottlenecks: 
RCDc_limit = 20064 
RCDWRc_limit = 4831 
WTRc_limit = 9541 
RTWc_limit = 42371 
CCDLc_limit = 22138 
rwq = 0 
CCDLc_limit_alone = 19392 
WTRc_limit_alone = 9033 
RTWc_limit_alone = 40133 

Commands details: 
total_CMD = 2312868 
n_nop = 1991317 
Read = 76078 
Write = 0 
L2_Alloc = 0 
L2_WB = 227356 
n_act = 9979 
n_pre = 9963 
n_ref = 0 
n_req = 132994 
total_req = 303434 

Dual Bus Interface Util: 
issued_total_row = 19942 
issued_total_col = 303434 
Row_Bus_Util =  0.008622 
CoL_Bus_Util = 0.131194 
Either_Row_CoL_Bus_Util = 0.139027 
Issued_on_Two_Bus_Simul_Util = 0.000789 
issued_two_Eff = 0.005676 
queue_avg = 25.539286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5393
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991350 n_act=10018 n_pre=10002 n_ref_event=0 n_req=132975 n_rd=76055 n_rd_L2_A=0 n_write=0 n_wr_bk=227355 bw_util=0.5247
n_activity=1365934 dram_eff=0.8885
bk0: 4771a 1662014i bk1: 4764a 1651355i bk2: 4755a 1633503i bk3: 4752a 1625857i bk4: 4754a 1664847i bk5: 4763a 1651866i bk6: 4724a 1642817i bk7: 4721a 1629381i bk8: 4694a 1665668i bk9: 4694a 1654187i bk10: 4701a 1646560i bk11: 4700a 1638293i bk12: 4821a 1657679i bk13: 4812a 1642146i bk14: 4809a 1641991i bk15: 4820a 1629512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924663
Row_Buffer_Locality_read = 0.977845
Row_Buffer_Locality_write = 0.853602
Bank_Level_Parallism = 8.556235
Bank_Level_Parallism_Col = 8.306303
Bank_Level_Parallism_Ready = 6.059074
write_to_read_ratio_blp_rw_average = 0.758529
GrpLevelPara = 3.384084 

BW Util details:
bwutil = 0.524734 
total_CMD = 2312868 
util_bw = 1213640 
Wasted_Col = 59267 
Wasted_Row = 15052 
Idle = 1024909 

BW Util Bottlenecks: 
RCDc_limit = 19007 
RCDWRc_limit = 4932 
WTRc_limit = 9920 
RTWc_limit = 41731 
CCDLc_limit = 22111 
rwq = 0 
CCDLc_limit_alone = 19311 
WTRc_limit_alone = 9324 
RTWc_limit_alone = 39527 

Commands details: 
total_CMD = 2312868 
n_nop = 1991350 
Read = 76055 
Write = 0 
L2_Alloc = 0 
L2_WB = 227355 
n_act = 10018 
n_pre = 10002 
n_ref = 0 
n_req = 132975 
total_req = 303410 

Dual Bus Interface Util: 
issued_total_row = 20020 
issued_total_col = 303410 
Row_Bus_Util =  0.008656 
CoL_Bus_Util = 0.131183 
Either_Row_CoL_Bus_Util = 0.139013 
Issued_on_Two_Bus_Simul_Util = 0.000827 
issued_two_Eff = 0.005947 
queue_avg = 25.560740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5607
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312868 n_nop=1991281 n_act=10060 n_pre=10044 n_ref_event=0 n_req=132985 n_rd=76073 n_rd_L2_A=0 n_write=0 n_wr_bk=227346 bw_util=0.5247
n_activity=1368218 dram_eff=0.887
bk0: 4765a 1656436i bk1: 4765a 1640451i bk2: 4756a 1639882i bk3: 4757a 1633949i bk4: 4751a 1671215i bk5: 4751a 1656622i bk6: 4723a 1637374i bk7: 4724a 1626524i bk8: 4694a 1662608i bk9: 4698a 1653707i bk10: 4706a 1648207i bk11: 4708a 1635096i bk12: 4823a 1655249i bk13: 4820a 1641149i bk14: 4813a 1641469i bk15: 4819a 1627927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924352
Row_Buffer_Locality_read = 0.977259
Row_Buffer_Locality_write = 0.853634
Bank_Level_Parallism = 8.553111
Bank_Level_Parallism_Col = 8.308897
Bank_Level_Parallism_Ready = 6.059874
write_to_read_ratio_blp_rw_average = 0.757307
GrpLevelPara = 3.381906 

BW Util details:
bwutil = 0.524749 
total_CMD = 2312868 
util_bw = 1213676 
Wasted_Col = 59894 
Wasted_Row = 16220 
Idle = 1023078 

BW Util Bottlenecks: 
RCDc_limit = 20165 
RCDWRc_limit = 5017 
WTRc_limit = 10134 
RTWc_limit = 40520 
CCDLc_limit = 22387 
rwq = 0 
CCDLc_limit_alone = 19604 
WTRc_limit_alone = 9652 
RTWc_limit_alone = 38219 

Commands details: 
total_CMD = 2312868 
n_nop = 1991281 
Read = 76073 
Write = 0 
L2_Alloc = 0 
L2_WB = 227346 
n_act = 10060 
n_pre = 10044 
n_ref = 0 
n_req = 132985 
total_req = 303419 

Dual Bus Interface Util: 
issued_total_row = 20104 
issued_total_col = 303419 
Row_Bus_Util =  0.008692 
CoL_Bus_Util = 0.131187 
Either_Row_CoL_Bus_Util = 0.139043 
Issued_on_Two_Bus_Simul_Util = 0.000837 
issued_two_Eff = 0.006020 
queue_avg = 25.615761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 151788, Miss = 151659, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 151891, Miss = 151696, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 151863, Miss = 151692, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 151839, Miss = 151685, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 151780, Miss = 151672, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 151753, Miss = 151649, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 151765, Miss = 151656, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 151722, Miss = 151620, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 151749, Miss = 151644, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 151796, Miss = 151658, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 151822, Miss = 151668, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 151773, Miss = 151657, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 151849, Miss = 151701, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 151763, Miss = 151636, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 152320, Miss = 151709, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 151904, Miss = 151673, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 154093, Miss = 151699, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 151731, Miss = 151637, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 151775, Miss = 151659, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 151783, Miss = 151675, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 151793, Miss = 151657, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 151751, Miss = 151654, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 151760, Miss = 151659, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 151782, Miss = 151670, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3645845
L2_total_cache_misses = 3639985
L2_total_cache_miss_rate = 0.9984
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 230559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 682388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 918164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2727681
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=3645845
icnt_total_pkts_simt_to_mem=3645845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3645845
Req_Network_cycles = 901893
Req_Network_injected_packets_per_cycle =       4.0424 
Req_Network_conflicts_per_cycle =       0.7276
Req_Network_conflicts_per_cycle_util =       1.0839
Req_Bank_Level_Parallism =       6.0224
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.1374
Req_Network_out_buffer_full_per_cycle =       0.0146
Req_Network_out_buffer_avg_util =     131.9164

Reply_Network_injected_packets_num = 3645845
Reply_Network_cycles = 901893
Reply_Network_injected_packets_per_cycle =        4.0424
Reply_Network_conflicts_per_cycle =        4.8185
Reply_Network_conflicts_per_cycle_util =       7.1326
Reply_Bank_Level_Parallism =       5.9838
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.7729
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1347
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 12 min, 25 sec (7945 sec)
gpgpu_simulation_rate = 67122 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z9bc_updateiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 95484
gpu_sim_insn = 72727180
gpu_ipc =     761.6688
gpu_tot_sim_cycle = 997377
gpu_tot_sim_insn = 606013740
gpu_tot_ipc =     607.6075
gpu_tot_issued_cta = 94680
gpu_occupancy = 89.2274% 
gpu_tot_occupancy = 94.8359% 
max_total_param_size = 0
gpu_stall_dramfull = 5497103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.3793
partiton_level_parallism_total  =       4.2662
partiton_level_parallism_util =       6.8574
partiton_level_parallism_util_total  =       6.1232
L2_BW  =     278.6464 GB/Sec
L2_BW_total  =     186.3456 GB/Sec
gpu_total_sim_rate=67029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 141065, Miss = 141007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135825
	L1D_cache_core[1]: Access = 141696, Miss = 141640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137213
	L1D_cache_core[2]: Access = 142306, Miss = 142262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138377
	L1D_cache_core[3]: Access = 141360, Miss = 141050, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 138599
	L1D_cache_core[4]: Access = 138350, Miss = 138291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133058
	L1D_cache_core[5]: Access = 143972, Miss = 143922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140600
	L1D_cache_core[6]: Access = 142126, Miss = 142067, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137233
	L1D_cache_core[7]: Access = 142328, Miss = 142272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135196
	L1D_cache_core[8]: Access = 140391, Miss = 140339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136422
	L1D_cache_core[9]: Access = 143129, Miss = 143072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138737
	L1D_cache_core[10]: Access = 141569, Miss = 141521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138386
	L1D_cache_core[11]: Access = 141488, Miss = 141436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139512
	L1D_cache_core[12]: Access = 138902, Miss = 138847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134336
	L1D_cache_core[13]: Access = 142256, Miss = 142200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138154
	L1D_cache_core[14]: Access = 138764, Miss = 138714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133724
	L1D_cache_core[15]: Access = 143232, Miss = 143172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136423
	L1D_cache_core[16]: Access = 142442, Miss = 142373, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138402
	L1D_cache_core[17]: Access = 138604, Miss = 138546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133802
	L1D_cache_core[18]: Access = 141133, Miss = 141076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134949
	L1D_cache_core[19]: Access = 149701, Miss = 143271, Miss_rate = 0.957, Pending_hits = 14, Reservation_fails = 138180
	L1D_cache_core[20]: Access = 142389, Miss = 142340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138332
	L1D_cache_core[21]: Access = 142824, Miss = 142772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136721
	L1D_cache_core[22]: Access = 144108, Miss = 144066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138772
	L1D_cache_core[23]: Access = 140570, Miss = 140525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133862
	L1D_cache_core[24]: Access = 142136, Miss = 142080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134735
	L1D_cache_core[25]: Access = 140220, Miss = 140174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135070
	L1D_cache_core[26]: Access = 143254, Miss = 143203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136396
	L1D_cache_core[27]: Access = 141594, Miss = 141545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138088
	L1D_cache_core[28]: Access = 138056, Miss = 138008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134213
	L1D_cache_core[29]: Access = 144128, Miss = 144072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137950
	L1D_total_cache_accesses = 4254093
	L1D_total_cache_misses = 4245863
	L1D_total_cache_miss_rate = 0.9981
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 4101267
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 381964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 662164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1136858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1524827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2729266

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 662164
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439103
ctas_completed 94680, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20802, 20793, 20793, 20809, 20785, 20785, 20809, 20793, 20528, 20520, 20520, 20528, 20536, 20512, 20528, 20504, 20648, 20664, 20664, 20656, 20664, 20656, 20680, 20648, 20735, 20743, 20743, 20743, 20727, 20775, 20735, 20735, 
gpgpu_n_tot_thrd_icount = 635701216
gpgpu_n_tot_w_icount = 19865663
gpgpu_n_stall_shd_mem = 728777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1525697
gpgpu_n_mem_write_global = 2729266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19409846
gpgpu_n_store_insn = 29092076
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 184209408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 722721
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6056
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18743350	W0_Idle:27834811	W0_Scoreboard:29175636	W1:13275	W2:2829	W3:643	W4:294	W5:319	W6:419	W7:204	W8:221	W9:108	W10:199	W11:196	W12:76	W13:279	W14:158	W15:229	W16:90	W17:109	W18:74	W19:175	W20:128	W21:64	W22:136	W23:33	W24:62	W25:71	W26:66	W27:69	W28:48	W29:65	W30:101	W31:73	W32:19844850
single_issue_nums: WS0:4970387	WS1:4966652	WS2:4964464	WS3:4964160	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12150576 {8:1518822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 109170640 {40:2729266,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 275000 {40:6875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60752880 {40:1518822,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21834128 {8:2729266,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 275000 {40:6875,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 1183 
avg_icnt2mem_latency = 742 
avg_mrq_latency = 132 
avg_icnt2sh_latency = 16 
mrq_lat_table:491860 	64325 	103401 	208875 	439176 	364853 	103402 	100291 	120822 	146185 	61871 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11033 	1584580 	85771 	2572502 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6601 	270 	4 	0 	1407261 	148189 	54866 	57810 	641801 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1687496 	776033 	641194 	539781 	347264 	194964 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	127 	503 	8 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        65        64        64        64        65        64        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        64        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     49563     38011     29384     14806     18053     46212     13290     13288     13190     65748     62746     46740     49892     29169     15286     25850 
dram[1]:     13736     52488     88364     50622     19677     49522     44117    120464     67577     22992     55089     41050     78944     21048     51186     71005 
dram[2]:    124661    165497     68309    126484    139857     13469     28873    137647    132335     26258     78770    113617     47865    154977    121656     18086 
dram[3]:     13806     13788     13730     29981     51010     35069     13187     27288     13874     13198     14222     73408     13953     13839     50968     21863 
dram[4]:     26062     24574    129232     65523     13590    116441    152904     58073    125027    128269     76312     60924     16485     19838    106642     71910 
dram[5]:     33364     22157     29397     99664     16398     31334     13374     42499     17759     99675     17258     21460     47995     22895     33158     23504 
dram[6]:     17657     25492     13870    175601     26506     14300     13378     26261     27354    154778     20465     14131     13866     13961     20479     15335 
dram[7]:     96752     26438     18105    158969    103207     13491     83231     90950     14309     13083     53387     90073     80932    149368     52021     15157 
dram[8]:     59476     13839    143158     19961     13511     34823     90695     39801     16327     42070     59468     14288     38129     19440    125983     15128 
dram[9]:     13859    125588    107634     13950     13510     99638     51522    148720    154834     13994     41520     14195     95335     20790     99736     88219 
dram[10]:     43299     40333     31503     25089     25186     56982     39573     13185     38501     13962     15546     24318     25575     25065     19327     49384 
dram[11]:     75472     37060     15275     15938    114147     13456     87152     42517     31405     13193     55536     42519     22405     14059    117461     15309 
average row accesses per activate:
dram[0]: 15.715458 15.831956 16.517193 16.284508 17.073965 16.859854 16.334282 16.211565 16.016878 16.751104 16.613703 16.488440 16.213783 16.144258 17.132244 17.016224 
dram[1]: 15.272244 15.444893 15.662144 16.650793 16.576757 16.624460 16.231638 16.411428 15.288204 15.416216 16.121469 16.230114 16.795918 15.673913 16.939795 17.460606 
dram[2]: 15.318666 15.980529 16.459343 16.481428 17.118694 16.813683 16.190142 16.401428 15.935575 16.007032 15.776243 16.067606 15.615176 16.130070 16.799128 17.447805 
dram[3]: 15.804677 16.044693 17.125000 17.011799 16.844023 17.368422 16.218927 16.470589 16.174715 17.023952 16.035112 16.473988 16.550287 16.128672 16.871346 17.057608 
dram[4]: 15.976357 15.803572 16.542324 17.187780 17.399698 16.485022 16.828445 16.176304 16.038029 16.574345 16.219061 16.300428 16.986725 16.874084 17.103857 16.881578 
dram[5]: 15.064137 15.497305 16.356941 16.591953 16.789244 16.885965 16.517986 16.789165 16.019691 15.740332 16.158865 15.666209 16.199438 16.480686 17.315315 16.763081 
dram[6]: 15.675307 15.968056 16.190742 17.166666 16.395744 16.920937 16.167370 16.640059 15.581967 16.026724 16.370157 16.485550 16.104603 16.508596 16.846716 16.939795 
dram[7]: 15.550744 16.473457 15.823288 16.814869 16.757971 16.433239 16.001394 15.931945 15.905160 16.693548 15.970589 16.283880 15.509409 16.393465 16.629683 16.701881 
dram[8]: 15.675307 16.389999 16.129889 16.490000 16.913742 17.137981 16.469154 16.896755 16.120226 16.526163 16.290001 15.858334 15.385638 16.714493 17.661562 17.222387 
dram[9]: 16.153305 16.239038 16.520744 17.254110 16.690752 16.592539 16.414879 16.434721 16.460983 16.518841 16.740088 16.114407 16.443651 16.428776 17.299850 16.792150 
dram[10]: 15.490566 16.512230 16.832361 17.210447 17.148588 16.061111 16.368046 16.883652 16.369253 16.986567 16.450216 16.590975 16.073816 16.741655 17.026588 16.713459 
dram[11]: 15.940278 15.833103 16.920820 16.942816 17.059084 17.231344 16.521614 17.040119 15.930070 16.117397 15.206667 15.557981 16.444445 16.466476 17.685583 17.466667 
average row locality = 2206194/134407 = 16.414280
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7918      7923      7952      7969      7954      7959      7904      7911      7827      7823      7841      7847      7952      7954      7955      7963 
dram[1]:      7924      7917      7957      7954      7962      7960      7910      7907      7838      7840      7850      7861      7949      7955      7958      7953 
dram[2]:      7915      7918      7952      7954      7955      7959      7910      7904      7824      7826      7857      7846      7951      7957      7963      7958 
dram[3]:      7920      7917      7939      7952      7960      7960      7906      7905      7830      7821      7853      7843      7951      7955      7962      7969 
dram[4]:      7916      7928      7949      7951      7952      7963      7900      7896      7828      7819      7843      7838      7948      7953      7955      7968 
dram[5]:      7928      7922      7959      7960      7960      7958      7903      7898      7831      7833      7836      7843      7957      7949      7961      7959 
dram[6]:      7921      7923      7957      7954      7965      7965      7914      7895      7841      7835      7849      7847      7969      7951      7964      7962 
dram[7]:      7914      7913      7969      7957      7968      7973      7896      7895      7840      7828      7844      7848      7958      7962      7962      7961 
dram[8]:      7915      7906      7965      7962      7971      7960      7900      7889      7835      7820      7842      7852      7981      7961      7960      7962 
dram[9]:      7912      7909      7963      7960      7959      7966      7898      7887      7831      7831      7842      7848      7956      7957      7963      7969 
dram[10]:      7915      7907      7962      7954      7954      7966      7897      7892      7832      7825      7841      7839      7964      7961      7957      7970 
dram[11]:      7907      7909      7958      7967      7961      7957      7893      7894      7832      7836      7843      7843      7964      7962      7958      7955 
total dram reads = 1519910
bank skew: 7981/7819 = 1.02
chip skew: 126712/126607 = 1.00
number of total write accesses:
dram[0]:     14228     14231     14260     14278     14293     14298     14243     14252     14170     14161     14164     14175     14232     14231     14231     14238 
dram[1]:     14233     14233     14265     14263     14298     14299     14243     14241     14177     14179     14178     14182     14228     14236     14239     14231 
dram[2]:     14231     14232     14265     14263     14291     14297     14244     14238     14165     14164     14179     14172     14229     14234     14240     14232 
dram[3]:     14232     14230     14247     14260     14300     14296     14241     14237     14166     14159     14177     14171     14227     14233     14237     14241 
dram[4]:     14230     14240     14261     14261     14289     14303     14236     14234     14169     14159     14171     14169     14228     14230     14231     14242 
dram[5]:     14243     14238     14272     14275     14299     14298     14237     14228     14169     14172     14166     14171     14235     14228     14235     14232 
dram[6]:     14234     14236     14270     14258     14303     14301     14247     14227     14179     14168     14173     14173     14245     14226     14238     14235 
dram[7]:     14235     14228     14271     14261     14301     14309     14236     14235     14178     14173     14166     14178     14237     14240     14237     14238 
dram[8]:     14238     14226     14271     14269     14308     14296     14237     14223     14174     14159     14173     14177     14257     14233     14229     14236 
dram[9]:     14235     14231     14270     14265     14297     14306     14231     14223     14173     14177     14168     14173     14231     14233     14237     14241 
dram[10]:     14237     14228     14266     14259     14292     14307     14230     14226     14173     14168     14169     14167     14240     14234     14230     14243 
dram[11]:     14228     14230     14266     14271     14297     14293     14229     14229     14166     14172     14171     14172     14239     14237     14233     14232 
total dram writes = 2732258
bank skew: 14309/14159 = 1.01
chip skew: 227725/227653 = 1.00
average mf latency per bank:
dram[0]:       1201      1205      1190      1193      1196      1199      1196      1200      1196      1201      1201      1204      1194      1197      1197      1200
dram[1]:       1162      1118      1152      1109      1156      1113      1157      1112      1157      1113      1162      1117      1155      1112      1158      1115
dram[2]:       1180      1177      1171      1167      1175      1171      1176      1172      1176      1172      1180      1177      1173      1169      1176      1172
dram[3]:       1116      1122      1112      1117      1113      1120      1112      1119      1116      1122      1115      1122      1111      1118      1114      1121
dram[4]:       1201      1225      1195      1219      1199      1220      1199      1223      1199      1224      1203      1226      1197      1221      1201      1222
dram[5]:       1209      1222      1201      1215      1203      1217      1205      1219      1207      1220      1210      1223      1203      1217      1207      1220
dram[6]:       1239      1250      1229      1242      1233      1244      1233      1245      1235      1248      1238      1251      1230      1245      1236      1249
dram[7]:       1217      1213      1210      1206      1214      1209      1211      1208      1216      1212      1221      1214      1215      1207      1215      1211
dram[8]:       1273      1274      1265      1264      1268      1267      1288      1268      1271      1270      1275      1274      1267      1266      1270      1267
dram[9]:       1157      1186      1151      1179      1153      1180      1152      1181      1155      1182      1159      1186      1152      1181      1155      1182
dram[10]:       1243      1242      1236      1234      1239      1236      1239      1238      1242      1239      1245      1243      1237      1234      1240      1236
dram[11]:       1034      1033      1026      1024      1032      1031      1029      1028      1031      1029      1035      1034      1027      1027      1033      1031
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2182994 n_act=11182 n_pre=11166 n_ref_event=0 n_req=183832 n_rd=126652 n_rd_L2_A=0 n_write=0 n_wr_bk=227685 bw_util=0.5541
n_activity=1595565 dram_eff=0.8883
bk0: 7918a 1866472i bk1: 7923a 1854651i bk2: 7952a 1852033i bk3: 7969a 1839823i bk4: 7954a 1875115i bk5: 7959a 1864683i bk6: 7904a 1842580i bk7: 7911a 1825485i bk8: 7827a 1874377i bk9: 7823a 1866949i bk10: 7841a 1855854i bk11: 7847a 1847888i bk12: 7952a 1878770i bk13: 7954a 1858872i bk14: 7955a 1850108i bk15: 7963a 1834075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939173
Row_Buffer_Locality_read = 0.979274
Row_Buffer_Locality_write = 0.850350
Bank_Level_Parallism = 7.684026
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 5.373742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.554142 
total_CMD = 2557732 
util_bw = 1417348 
Wasted_Col = 76783 
Wasted_Row = 18752 
Idle = 1044849 

BW Util Bottlenecks: 
RCDc_limit = 25967 
RCDWRc_limit = 5861 
WTRc_limit = 11628 
RTWc_limit = 55721 
CCDLc_limit = 33849 
rwq = 0 
CCDLc_limit_alone = 29452 
WTRc_limit_alone = 11022 
RTWc_limit_alone = 51930 

Commands details: 
total_CMD = 2557732 
n_nop = 2182994 
Read = 126652 
Write = 0 
L2_Alloc = 0 
L2_WB = 227685 
n_act = 11182 
n_pre = 11166 
n_ref = 0 
n_req = 183832 
total_req = 354337 

Dual Bus Interface Util: 
issued_total_row = 22348 
issued_total_col = 354337 
Row_Bus_Util =  0.008737 
CoL_Bus_Util = 0.138536 
Either_Row_CoL_Bus_Util = 0.146512 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.005196 
queue_avg = 24.371107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2182389 n_act=11388 n_pre=11372 n_ref_event=0 n_req=183932 n_rd=126695 n_rd_L2_A=0 n_write=0 n_wr_bk=227725 bw_util=0.5543
n_activity=1598704 dram_eff=0.8868
bk0: 7924a 1876608i bk1: 7917a 1862077i bk2: 7957a 1860661i bk3: 7954a 1844402i bk4: 7962a 1890904i bk5: 7960a 1870801i bk6: 7910a 1852705i bk7: 7907a 1828380i bk8: 7838a 1870440i bk9: 7840a 1854983i bk10: 7850a 1864097i bk11: 7861a 1843068i bk12: 7949a 1869288i bk13: 7955a 1846882i bk14: 7958a 1854173i bk15: 7953a 1839145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938086
Row_Buffer_Locality_read = 0.979170
Row_Buffer_Locality_write = 0.847144
Bank_Level_Parallism = 7.661343
Bank_Level_Parallism_Col = 7.438398
Bank_Level_Parallism_Ready = 5.352141
write_to_read_ratio_blp_rw_average = 0.666352
GrpLevelPara = 3.213977 

BW Util details:
bwutil = 0.554272 
total_CMD = 2557732 
util_bw = 1417680 
Wasted_Col = 76257 
Wasted_Row = 19234 
Idle = 1044561 

BW Util Bottlenecks: 
RCDc_limit = 25817 
RCDWRc_limit = 6351 
WTRc_limit = 11785 
RTWc_limit = 54284 
CCDLc_limit = 30810 
rwq = 0 
CCDLc_limit_alone = 26979 
WTRc_limit_alone = 11269 
RTWc_limit_alone = 50969 

Commands details: 
total_CMD = 2557732 
n_nop = 2182389 
Read = 126695 
Write = 0 
L2_Alloc = 0 
L2_WB = 227725 
n_act = 11388 
n_pre = 11372 
n_ref = 0 
n_req = 183932 
total_req = 354420 

Dual Bus Interface Util: 
issued_total_row = 22760 
issued_total_col = 354420 
Row_Bus_Util =  0.008899 
CoL_Bus_Util = 0.138568 
Either_Row_CoL_Bus_Util = 0.146748 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.004894 
queue_avg = 24.343128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3431
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2182812 n_act=11301 n_pre=11285 n_ref_event=0 n_req=183839 n_rd=126649 n_rd_L2_A=0 n_write=0 n_wr_bk=227676 bw_util=0.5541
n_activity=1593141 dram_eff=0.8896
bk0: 7915a 1868191i bk1: 7918a 1860358i bk2: 7952a 1851079i bk3: 7954a 1835172i bk4: 7955a 1877322i bk5: 7959a 1860338i bk6: 7910a 1843655i bk7: 7904a 1831431i bk8: 7824a 1866559i bk9: 7826a 1861586i bk10: 7857a 1845808i bk11: 7846a 1842807i bk12: 7951a 1871435i bk13: 7957a 1854950i bk14: 7963a 1843623i bk15: 7958a 1834596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938528
Row_Buffer_Locality_read = 0.979439
Row_Buffer_Locality_write = 0.847928
Bank_Level_Parallism = 7.728418
Bank_Level_Parallism_Col = 7.504054
Bank_Level_Parallism_Ready = 5.404397
write_to_read_ratio_blp_rw_average = 0.665299
GrpLevelPara = 3.221128 

BW Util details:
bwutil = 0.554124 
total_CMD = 2557732 
util_bw = 1417300 
Wasted_Col = 73048 
Wasted_Row = 19446 
Idle = 1047938 

BW Util Bottlenecks: 
RCDc_limit = 25709 
RCDWRc_limit = 5834 
WTRc_limit = 10770 
RTWc_limit = 53376 
CCDLc_limit = 29212 
rwq = 0 
CCDLc_limit_alone = 25425 
WTRc_limit_alone = 10294 
RTWc_limit_alone = 50065 

Commands details: 
total_CMD = 2557732 
n_nop = 2182812 
Read = 126649 
Write = 0 
L2_Alloc = 0 
L2_WB = 227676 
n_act = 11301 
n_pre = 11285 
n_ref = 0 
n_req = 183839 
total_req = 354325 

Dual Bus Interface Util: 
issued_total_row = 22586 
issued_total_col = 354325 
Row_Bus_Util =  0.008830 
CoL_Bus_Util = 0.138531 
Either_Row_CoL_Bus_Util = 0.146583 
Issued_on_Two_Bus_Simul_Util = 0.000778 
issued_two_Eff = 0.005310 
queue_avg = 24.391869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3919
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2183166 n_act=11097 n_pre=11081 n_ref_event=0 n_req=183803 n_rd=126643 n_rd_L2_A=0 n_write=0 n_wr_bk=227654 bw_util=0.5541
n_activity=1589904 dram_eff=0.8914
bk0: 7920a 1871512i bk1: 7917a 1863709i bk2: 7939a 1864192i bk3: 7952a 1847353i bk4: 7960a 1880961i bk5: 7960a 1862740i bk6: 7906a 1840232i bk7: 7905a 1839627i bk8: 7830a 1874768i bk9: 7821a 1865018i bk10: 7853a 1855609i bk11: 7843a 1850387i bk12: 7951a 1881723i bk13: 7955a 1855723i bk14: 7962a 1855656i bk15: 7969a 1846021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939626
Row_Buffer_Locality_read = 0.979841
Row_Buffer_Locality_write = 0.850525
Bank_Level_Parallism = 7.654884
Bank_Level_Parallism_Col = 7.424177
Bank_Level_Parallism_Ready = 5.345684
write_to_read_ratio_blp_rw_average = 0.666379
GrpLevelPara = 3.210106 

BW Util details:
bwutil = 0.554080 
total_CMD = 2557732 
util_bw = 1417188 
Wasted_Col = 74827 
Wasted_Row = 17400 
Idle = 1048317 

BW Util Bottlenecks: 
RCDc_limit = 24190 
RCDWRc_limit = 5559 
WTRc_limit = 10458 
RTWc_limit = 55257 
CCDLc_limit = 31979 
rwq = 0 
CCDLc_limit_alone = 28152 
WTRc_limit_alone = 9966 
RTWc_limit_alone = 51922 

Commands details: 
total_CMD = 2557732 
n_nop = 2183166 
Read = 126643 
Write = 0 
L2_Alloc = 0 
L2_WB = 227654 
n_act = 11097 
n_pre = 11081 
n_ref = 0 
n_req = 183803 
total_req = 354297 

Dual Bus Interface Util: 
issued_total_row = 22178 
issued_total_col = 354297 
Row_Bus_Util =  0.008671 
CoL_Bus_Util = 0.138520 
Either_Row_CoL_Bus_Util = 0.146445 
Issued_on_Two_Bus_Simul_Util = 0.000746 
issued_two_Eff = 0.005097 
queue_avg = 24.375921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3759
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2183287 n_act=11087 n_pre=11071 n_ref_event=0 n_req=183763 n_rd=126607 n_rd_L2_A=0 n_write=0 n_wr_bk=227653 bw_util=0.554
n_activity=1590448 dram_eff=0.891
bk0: 7916a 1870190i bk1: 7928a 1861638i bk2: 7949a 1850782i bk3: 7951a 1842357i bk4: 7952a 1882217i bk5: 7963a 1869138i bk6: 7900a 1849108i bk7: 7896a 1839508i bk8: 7828a 1874133i bk9: 7819a 1873555i bk10: 7843a 1860687i bk11: 7838a 1855579i bk12: 7948a 1883237i bk13: 7953a 1867089i bk14: 7955a 1852697i bk15: 7968a 1838605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939667
Row_Buffer_Locality_read = 0.979693
Row_Buffer_Locality_write = 0.851004
Bank_Level_Parallism = 7.648856
Bank_Level_Parallism_Col = 7.421213
Bank_Level_Parallism_Ready = 5.342077
write_to_read_ratio_blp_rw_average = 0.664375
GrpLevelPara = 3.206725 

BW Util details:
bwutil = 0.554022 
total_CMD = 2557732 
util_bw = 1417040 
Wasted_Col = 74986 
Wasted_Row = 16739 
Idle = 1048967 

BW Util Bottlenecks: 
RCDc_limit = 25377 
RCDWRc_limit = 5510 
WTRc_limit = 11322 
RTWc_limit = 53699 
CCDLc_limit = 32380 
rwq = 0 
CCDLc_limit_alone = 28487 
WTRc_limit_alone = 10892 
RTWc_limit_alone = 50236 

Commands details: 
total_CMD = 2557732 
n_nop = 2183287 
Read = 126607 
Write = 0 
L2_Alloc = 0 
L2_WB = 227653 
n_act = 11087 
n_pre = 11071 
n_ref = 0 
n_req = 183763 
total_req = 354260 

Dual Bus Interface Util: 
issued_total_row = 22158 
issued_total_col = 354260 
Row_Bus_Util =  0.008663 
CoL_Bus_Util = 0.138506 
Either_Row_CoL_Bus_Util = 0.146397 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.005269 
queue_avg = 24.326900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2182743 n_act=11291 n_pre=11275 n_ref_event=0 n_req=183854 n_rd=126657 n_rd_L2_A=0 n_write=0 n_wr_bk=227698 bw_util=0.5542
n_activity=1591599 dram_eff=0.8906
bk0: 7928a 1856226i bk1: 7922a 1848566i bk2: 7959a 1852068i bk3: 7960a 1840490i bk4: 7960a 1877106i bk5: 7958a 1861110i bk6: 7903a 1838286i bk7: 7898a 1824046i bk8: 7831a 1870255i bk9: 7833a 1860860i bk10: 7836a 1858549i bk11: 7843a 1850151i bk12: 7957a 1877108i bk13: 7949a 1862406i bk14: 7961a 1857988i bk15: 7959a 1836397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938587
Row_Buffer_Locality_read = 0.979433
Row_Buffer_Locality_write = 0.848139
Bank_Level_Parallism = 7.713799
Bank_Level_Parallism_Col = 7.485115
Bank_Level_Parallism_Ready = 5.381060
write_to_read_ratio_blp_rw_average = 0.666214
GrpLevelPara = 3.219632 

BW Util details:
bwutil = 0.554171 
total_CMD = 2557732 
util_bw = 1417420 
Wasted_Col = 74462 
Wasted_Row = 17677 
Idle = 1048173 

BW Util Bottlenecks: 
RCDc_limit = 24887 
RCDWRc_limit = 5653 
WTRc_limit = 11619 
RTWc_limit = 53374 
CCDLc_limit = 31160 
rwq = 0 
CCDLc_limit_alone = 27202 
WTRc_limit_alone = 11064 
RTWc_limit_alone = 49971 

Commands details: 
total_CMD = 2557732 
n_nop = 2182743 
Read = 126657 
Write = 0 
L2_Alloc = 0 
L2_WB = 227698 
n_act = 11291 
n_pre = 11275 
n_ref = 0 
n_req = 183854 
total_req = 354355 

Dual Bus Interface Util: 
issued_total_row = 22566 
issued_total_col = 354355 
Row_Bus_Util =  0.008823 
CoL_Bus_Util = 0.138543 
Either_Row_CoL_Bus_Util = 0.146610 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.005152 
queue_avg = 24.385990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.386
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2182823 n_act=11239 n_pre=11223 n_ref_event=0 n_req=183908 n_rd=126712 n_rd_L2_A=0 n_write=0 n_wr_bk=227713 bw_util=0.5543
n_activity=1592264 dram_eff=0.8904
bk0: 7921a 1871977i bk1: 7923a 1858606i bk2: 7957a 1859679i bk3: 7954a 1850037i bk4: 7965a 1881961i bk5: 7965a 1869733i bk6: 7914a 1840234i bk7: 7895a 1832832i bk8: 7841a 1870615i bk9: 7835a 1861254i bk10: 7849a 1864211i bk11: 7847a 1845665i bk12: 7969a 1872461i bk13: 7951a 1854478i bk14: 7964a 1853825i bk15: 7962a 1841622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938888
Row_Buffer_Locality_read = 0.979181
Row_Buffer_Locality_write = 0.849622
Bank_Level_Parallism = 7.669972
Bank_Level_Parallism_Col = 7.440481
Bank_Level_Parallism_Ready = 5.363296
write_to_read_ratio_blp_rw_average = 0.662655
GrpLevelPara = 3.213610 

BW Util details:
bwutil = 0.554280 
total_CMD = 2557732 
util_bw = 1417700 
Wasted_Col = 75065 
Wasted_Row = 17711 
Idle = 1047256 

BW Util Bottlenecks: 
RCDc_limit = 25475 
RCDWRc_limit = 5494 
WTRc_limit = 12563 
RTWc_limit = 52692 
CCDLc_limit = 30804 
rwq = 0 
CCDLc_limit_alone = 26941 
WTRc_limit_alone = 11949 
RTWc_limit_alone = 49443 

Commands details: 
total_CMD = 2557732 
n_nop = 2182823 
Read = 126712 
Write = 0 
L2_Alloc = 0 
L2_WB = 227713 
n_act = 11239 
n_pre = 11223 
n_ref = 0 
n_req = 183908 
total_req = 354425 

Dual Bus Interface Util: 
issued_total_row = 22462 
issued_total_col = 354425 
Row_Bus_Util =  0.008782 
CoL_Bus_Util = 0.138570 
Either_Row_CoL_Bus_Util = 0.146579 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005276 
queue_avg = 24.367168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3672
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2182675 n_act=11330 n_pre=11314 n_ref_event=0 n_req=183905 n_rd=126688 n_rd_L2_A=0 n_write=0 n_wr_bk=227723 bw_util=0.5543
n_activity=1600336 dram_eff=0.8858
bk0: 7914a 1876251i bk1: 7913a 1869221i bk2: 7969a 1853157i bk3: 7957a 1853269i bk4: 7968a 1880542i bk5: 7973a 1866168i bk6: 7896a 1844239i bk7: 7895a 1840805i bk8: 7840a 1875365i bk9: 7828a 1865056i bk10: 7844a 1860300i bk11: 7848a 1846193i bk12: 7958a 1862610i bk13: 7962a 1846968i bk14: 7962a 1857035i bk15: 7961a 1841490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938392
Row_Buffer_Locality_read = 0.978972
Row_Buffer_Locality_write = 0.848541
Bank_Level_Parallism = 7.638792
Bank_Level_Parallism_Col = 7.416862
Bank_Level_Parallism_Ready = 5.337907
write_to_read_ratio_blp_rw_average = 0.667046
GrpLevelPara = 3.212183 

BW Util details:
bwutil = 0.554258 
total_CMD = 2557732 
util_bw = 1417644 
Wasted_Col = 78240 
Wasted_Row = 20002 
Idle = 1041846 

BW Util Bottlenecks: 
RCDc_limit = 26754 
RCDWRc_limit = 5780 
WTRc_limit = 12175 
RTWc_limit = 56220 
CCDLc_limit = 32955 
rwq = 0 
CCDLc_limit_alone = 28550 
WTRc_limit_alone = 11607 
RTWc_limit_alone = 52383 

Commands details: 
total_CMD = 2557732 
n_nop = 2182675 
Read = 126688 
Write = 0 
L2_Alloc = 0 
L2_WB = 227723 
n_act = 11330 
n_pre = 11314 
n_ref = 0 
n_req = 183905 
total_req = 354411 

Dual Bus Interface Util: 
issued_total_row = 22644 
issued_total_col = 354411 
Row_Bus_Util =  0.008853 
CoL_Bus_Util = 0.138565 
Either_Row_CoL_Bus_Util = 0.146637 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.005327 
queue_avg = 24.433397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2182950 n_act=11162 n_pre=11146 n_ref_event=0 n_req=183873 n_rd=126681 n_rd_L2_A=0 n_write=0 n_wr_bk=227706 bw_util=0.5542
n_activity=1594629 dram_eff=0.889
bk0: 7915a 1877223i bk1: 7906a 1871196i bk2: 7965a 1857229i bk3: 7962a 1843734i bk4: 7971a 1875948i bk5: 7960a 1863812i bk6: 7900a 1838740i bk7: 7889a 1839125i bk8: 7835a 1874936i bk9: 7820a 1872052i bk10: 7842a 1863003i bk11: 7852a 1849881i bk12: 7981a 1872077i bk13: 7961a 1864892i bk14: 7960a 1856550i bk15: 7962a 1843588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939295
Row_Buffer_Locality_read = 0.979287
Row_Buffer_Locality_write = 0.850713
Bank_Level_Parallism = 7.638604
Bank_Level_Parallism_Col = 7.412873
Bank_Level_Parallism_Ready = 5.331077
write_to_read_ratio_blp_rw_average = 0.667145
GrpLevelPara = 3.210708 

BW Util details:
bwutil = 0.554221 
total_CMD = 2557732 
util_bw = 1417548 
Wasted_Col = 75948 
Wasted_Row = 18518 
Idle = 1045718 

BW Util Bottlenecks: 
RCDc_limit = 24964 
RCDWRc_limit = 5160 
WTRc_limit = 12439 
RTWc_limit = 53626 
CCDLc_limit = 32521 
rwq = 0 
CCDLc_limit_alone = 28250 
WTRc_limit_alone = 11849 
RTWc_limit_alone = 49945 

Commands details: 
total_CMD = 2557732 
n_nop = 2182950 
Read = 126681 
Write = 0 
L2_Alloc = 0 
L2_WB = 227706 
n_act = 11162 
n_pre = 11146 
n_ref = 0 
n_req = 183873 
total_req = 354387 

Dual Bus Interface Util: 
issued_total_row = 22308 
issued_total_col = 354387 
Row_Bus_Util =  0.008722 
CoL_Bus_Util = 0.138555 
Either_Row_CoL_Bus_Util = 0.146529 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.005104 
queue_avg = 24.371204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3712
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2183072 n_act=11100 n_pre=11084 n_ref_event=0 n_req=183851 n_rd=126651 n_rd_L2_A=0 n_write=0 n_wr_bk=227691 bw_util=0.5542
n_activity=1596908 dram_eff=0.8876
bk0: 7912a 1870503i bk1: 7909a 1857784i bk2: 7963a 1857042i bk3: 7960a 1844745i bk4: 7959a 1886352i bk5: 7966a 1870275i bk6: 7898a 1848642i bk7: 7887a 1841256i bk8: 7831a 1881703i bk9: 7831a 1872092i bk10: 7842a 1868632i bk11: 7848a 1851232i bk12: 7956a 1880106i bk13: 7957a 1864791i bk14: 7963a 1853370i bk15: 7969a 1837089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939625
Row_Buffer_Locality_read = 0.979345
Row_Buffer_Locality_write = 0.851678
Bank_Level_Parallism = 7.629977
Bank_Level_Parallism_Col = 7.414261
Bank_Level_Parallism_Ready = 5.337038
write_to_read_ratio_blp_rw_average = 0.665107
GrpLevelPara = 3.210299 

BW Util details:
bwutil = 0.554150 
total_CMD = 2557732 
util_bw = 1417368 
Wasted_Col = 75464 
Wasted_Row = 18704 
Idle = 1046196 

BW Util Bottlenecks: 
RCDc_limit = 25184 
RCDWRc_limit = 5391 
WTRc_limit = 11689 
RTWc_limit = 52332 
CCDLc_limit = 30152 
rwq = 0 
CCDLc_limit_alone = 26457 
WTRc_limit_alone = 11130 
RTWc_limit_alone = 49196 

Commands details: 
total_CMD = 2557732 
n_nop = 2183072 
Read = 126651 
Write = 0 
L2_Alloc = 0 
L2_WB = 227691 
n_act = 11100 
n_pre = 11084 
n_ref = 0 
n_req = 183851 
total_req = 354342 

Dual Bus Interface Util: 
issued_total_row = 22184 
issued_total_col = 354342 
Row_Bus_Util =  0.008673 
CoL_Bus_Util = 0.138538 
Either_Row_CoL_Bus_Util = 0.146481 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.004981 
queue_avg = 24.272766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2728
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2183218 n_act=11087 n_pre=11071 n_ref_event=0 n_req=183815 n_rd=126636 n_rd_L2_A=0 n_write=0 n_wr_bk=227669 bw_util=0.5541
n_activity=1590720 dram_eff=0.8909
bk0: 7915a 1874587i bk1: 7907a 1867073i bk2: 7962a 1846065i bk3: 7954a 1839306i bk4: 7954a 1878370i bk5: 7966a 1859425i bk6: 7897a 1852578i bk7: 7892a 1841000i bk8: 7832a 1880652i bk9: 7825a 1870257i bk10: 7841a 1855466i bk11: 7839a 1851257i bk12: 7964a 1871622i bk13: 7961a 1857141i bk14: 7957a 1858822i bk15: 7970a 1843994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939684
Row_Buffer_Locality_read = 0.979761
Row_Buffer_Locality_write = 0.850924
Bank_Level_Parallism = 7.680495
Bank_Level_Parallism_Col = 7.451641
Bank_Level_Parallism_Ready = 5.359591
write_to_read_ratio_blp_rw_average = 0.665272
GrpLevelPara = 3.218103 

BW Util details:
bwutil = 0.554092 
total_CMD = 2557732 
util_bw = 1417220 
Wasted_Col = 72165 
Wasted_Row = 17417 
Idle = 1050930 

BW Util Bottlenecks: 
RCDc_limit = 24015 
RCDWRc_limit = 5394 
WTRc_limit = 11360 
RTWc_limit = 51113 
CCDLc_limit = 29706 
rwq = 0 
CCDLc_limit_alone = 26057 
WTRc_limit_alone = 10733 
RTWc_limit_alone = 48091 

Commands details: 
total_CMD = 2557732 
n_nop = 2183218 
Read = 126636 
Write = 0 
L2_Alloc = 0 
L2_WB = 227669 
n_act = 11087 
n_pre = 11071 
n_ref = 0 
n_req = 183815 
total_req = 354305 

Dual Bus Interface Util: 
issued_total_row = 22158 
issued_total_col = 354305 
Row_Bus_Util =  0.008663 
CoL_Bus_Util = 0.138523 
Either_Row_CoL_Bus_Util = 0.146424 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.005204 
queue_avg = 24.258160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2582
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557732 n_nop=2183126 n_act=11143 n_pre=11127 n_ref_event=0 n_req=183819 n_rd=126639 n_rd_L2_A=0 n_write=0 n_wr_bk=227665 bw_util=0.5541
n_activity=1593448 dram_eff=0.8894
bk0: 7907a 1874658i bk1: 7909a 1854948i bk2: 7958a 1854313i bk3: 7967a 1843067i bk4: 7961a 1885473i bk5: 7957a 1872476i bk6: 7893a 1849513i bk7: 7894a 1838340i bk8: 7832a 1871924i bk9: 7836a 1866129i bk10: 7843a 1859071i bk11: 7843a 1844185i bk12: 7964a 1867225i bk13: 7962a 1851182i bk14: 7958a 1855634i bk15: 7955a 1842121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939381
Row_Buffer_Locality_read = 0.979461
Row_Buffer_Locality_write = 0.850612
Bank_Level_Parallism = 7.668711
Bank_Level_Parallism_Col = 7.443715
Bank_Level_Parallism_Ready = 5.355373
write_to_read_ratio_blp_rw_average = 0.664036
GrpLevelPara = 3.211358 

BW Util details:
bwutil = 0.554091 
total_CMD = 2557732 
util_bw = 1417216 
Wasted_Col = 74841 
Wasted_Row = 18701 
Idle = 1046974 

BW Util Bottlenecks: 
RCDc_limit = 25335 
RCDWRc_limit = 5574 
WTRc_limit = 11869 
RTWc_limit = 52959 
CCDLc_limit = 31925 
rwq = 0 
CCDLc_limit_alone = 27874 
WTRc_limit_alone = 11342 
RTWc_limit_alone = 49435 

Commands details: 
total_CMD = 2557732 
n_nop = 2183126 
Read = 126639 
Write = 0 
L2_Alloc = 0 
L2_WB = 227665 
n_act = 11143 
n_pre = 11127 
n_ref = 0 
n_req = 183819 
total_req = 354304 

Dual Bus Interface Util: 
issued_total_row = 22270 
issued_total_col = 354304 
Row_Bus_Util =  0.008707 
CoL_Bus_Util = 0.138523 
Either_Row_CoL_Bus_Util = 0.146460 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.005254 
queue_avg = 24.414347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4143

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177148, Miss = 176931, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 177265, Miss = 176977, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 177233, Miss = 176976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 177223, Miss = 176975, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 177148, Miss = 176955, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 177145, Miss = 176950, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 177135, Miss = 176949, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 177154, Miss = 176950, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 177111, Miss = 176919, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 177174, Miss = 176944, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 177218, Miss = 176963, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 177165, Miss = 176946, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 177246, Miss = 177000, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 177145, Miss = 176940, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 177670, Miss = 176978, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 177298, Miss = 176964, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 179490, Miss = 176997, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 177113, Miss = 176940, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 177161, Miss = 176952, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 177151, Miss = 176955, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 177171, Miss = 176950, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 177127, Miss = 176942, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 177130, Miss = 176944, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 177142, Miss = 176951, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4254963
L2_total_cache_misses = 4246948
L2_total_cache_miss_rate = 0.9981
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1137030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 681761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2045277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1525697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2729266
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=4254963
icnt_total_pkts_simt_to_mem=4254963
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4254963
Req_Network_cycles = 997377
Req_Network_injected_packets_per_cycle =       4.2662 
Req_Network_conflicts_per_cycle =       0.7818
Req_Network_conflicts_per_cycle_util =       1.1233
Req_Bank_Level_Parallism =       6.1292
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0969
Req_Network_out_buffer_full_per_cycle =       0.0132
Req_Network_out_buffer_avg_util =     119.3128

Reply_Network_injected_packets_num = 4254963
Reply_Network_cycles = 997377
Reply_Network_injected_packets_per_cycle =        4.2662
Reply_Network_conflicts_per_cycle =        5.1783
Reply_Network_conflicts_per_cycle_util =       7.3943
Reply_Bank_Level_Parallism =       6.0917
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.6566
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1422
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 41 sec (9041 sec)
gpgpu_simulation_rate = 67029 (inst/sec)
gpgpu_simulation_rate = 110 (cycle/sec)
gpgpu_silicon_slowdown = 12409090x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3351527
gpu_sim_insn = 138583134
gpu_ipc =      41.3493
gpu_tot_sim_cycle = 4348904
gpu_tot_sim_insn = 744596874
gpu_tot_ipc =     171.2148
gpu_tot_issued_cta = 113616
gpu_occupancy = 23.0412% 
gpu_tot_occupancy = 52.7174% 
max_total_param_size = 0
gpu_stall_dramfull = 5497103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2575
partiton_level_parallism_total  =       1.1768
partiton_level_parallism_util =       1.4353
partiton_level_parallism_util_total  =       3.9487
L2_BW  =      11.2466 GB/Sec
L2_BW_total  =      51.4038 GB/Sec
gpu_total_sim_rate=45217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 174324, Miss = 154218, Miss_rate = 0.885, Pending_hits = 57, Reservation_fails = 135825
	L1D_cache_core[1]: Access = 176024, Miss = 156089, Miss_rate = 0.887, Pending_hits = 54, Reservation_fails = 137213
	L1D_cache_core[2]: Access = 174043, Miss = 155447, Miss_rate = 0.893, Pending_hits = 67, Reservation_fails = 138377
	L1D_cache_core[3]: Access = 174590, Miss = 154404, Miss_rate = 0.884, Pending_hits = 71, Reservation_fails = 138599
	L1D_cache_core[4]: Access = 169832, Miss = 151198, Miss_rate = 0.890, Pending_hits = 43, Reservation_fails = 133058
	L1D_cache_core[5]: Access = 173416, Miss = 157275, Miss_rate = 0.907, Pending_hits = 52, Reservation_fails = 140600
	L1D_cache_core[6]: Access = 171034, Miss = 154503, Miss_rate = 0.903, Pending_hits = 61, Reservation_fails = 137233
	L1D_cache_core[7]: Access = 172605, Miss = 155102, Miss_rate = 0.899, Pending_hits = 55, Reservation_fails = 135196
	L1D_cache_core[8]: Access = 170266, Miss = 152581, Miss_rate = 0.896, Pending_hits = 33, Reservation_fails = 136422
	L1D_cache_core[9]: Access = 175071, Miss = 155907, Miss_rate = 0.891, Pending_hits = 51, Reservation_fails = 138737
	L1D_cache_core[10]: Access = 175085, Miss = 155317, Miss_rate = 0.887, Pending_hits = 52, Reservation_fails = 138387
	L1D_cache_core[11]: Access = 174209, Miss = 154346, Miss_rate = 0.886, Pending_hits = 67, Reservation_fails = 139512
	L1D_cache_core[12]: Access = 178332, Miss = 154201, Miss_rate = 0.865, Pending_hits = 48, Reservation_fails = 134336
	L1D_cache_core[13]: Access = 174837, Miss = 155576, Miss_rate = 0.890, Pending_hits = 44, Reservation_fails = 138154
	L1D_cache_core[14]: Access = 172300, Miss = 151904, Miss_rate = 0.882, Pending_hits = 57, Reservation_fails = 133724
	L1D_cache_core[15]: Access = 176590, Miss = 156273, Miss_rate = 0.885, Pending_hits = 56, Reservation_fails = 136423
	L1D_cache_core[16]: Access = 175771, Miss = 156371, Miss_rate = 0.890, Pending_hits = 76, Reservation_fails = 138402
	L1D_cache_core[17]: Access = 168451, Miss = 150706, Miss_rate = 0.895, Pending_hits = 54, Reservation_fails = 133802
	L1D_cache_core[18]: Access = 172349, Miss = 153990, Miss_rate = 0.893, Pending_hits = 53, Reservation_fails = 134949
	L1D_cache_core[19]: Access = 186222, Miss = 157230, Miss_rate = 0.844, Pending_hits = 59, Reservation_fails = 138180
	L1D_cache_core[20]: Access = 170171, Miss = 154015, Miss_rate = 0.905, Pending_hits = 49, Reservation_fails = 138332
	L1D_cache_core[21]: Access = 177988, Miss = 156396, Miss_rate = 0.879, Pending_hits = 79, Reservation_fails = 136721
	L1D_cache_core[22]: Access = 174179, Miss = 156142, Miss_rate = 0.896, Pending_hits = 41, Reservation_fails = 138772
	L1D_cache_core[23]: Access = 179513, Miss = 155239, Miss_rate = 0.865, Pending_hits = 70, Reservation_fails = 133862
	L1D_cache_core[24]: Access = 178648, Miss = 156814, Miss_rate = 0.878, Pending_hits = 66, Reservation_fails = 134776
	L1D_cache_core[25]: Access = 180897, Miss = 154831, Miss_rate = 0.856, Pending_hits = 37, Reservation_fails = 135070
	L1D_cache_core[26]: Access = 172095, Miss = 155857, Miss_rate = 0.906, Pending_hits = 49, Reservation_fails = 136396
	L1D_cache_core[27]: Access = 175948, Miss = 155009, Miss_rate = 0.881, Pending_hits = 55, Reservation_fails = 138088
	L1D_cache_core[28]: Access = 167514, Miss = 150667, Miss_rate = 0.899, Pending_hits = 55, Reservation_fails = 134213
	L1D_cache_core[29]: Access = 180826, Miss = 159234, Miss_rate = 0.881, Pending_hits = 84, Reservation_fails = 137950
	L1D_total_cache_accesses = 5243130
	L1D_total_cache_misses = 4646842
	L1D_total_cache_miss_rate = 0.8863
	L1D_total_cache_pending_hits = 1695
	L1D_total_cache_reservation_fails = 4101309
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 487030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 554118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 662206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1280533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1695
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 743277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2068914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2323376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2919754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 662206
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439103
ctas_completed 113616, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26852, 26013, 27267, 36241, 28030, 29679, 26029, 26636, 31873, 26200, 26615, 29169, 28309, 34291, 26096, 26996, 27662, 23933, 22578, 26699, 35112, 24853, 23620, 30167, 28191, 26649, 26658, 25557, 29189, 34783, 28579, 27936, 
gpgpu_n_tot_thrd_icount = 866821440
gpgpu_n_tot_w_icount = 27088170
gpgpu_n_stall_shd_mem = 785591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2198149
gpgpu_n_mem_write_global = 2919754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 25272560
gpgpu_n_store_insn = 29297003
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 242380800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 744816
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40775
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23960625	W0_Idle:87346813	W0_Scoreboard:92932492	W1:2588392	W2:199272	W3:34973	W4:10647	W5:5454	W6:2183	W7:1258	W8:1047	W9:1216	W10:622	W11:599	W12:345	W13:649	W14:700	W15:425	W16:415	W17:232	W18:151	W19:225	W20:203	W21:160	W22:162	W23:42	W24:68	W25:114	W26:142	W27:109	W28:62	W29:109	W30:101	W31:84	W32:24238009
single_issue_nums: WS0:6860395	WS1:6762340	WS2:6748761	WS3:6716674	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14677208 {8:1834651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 116790160 {40:2919754,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14539920 {40:363498,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73386040 {40:1834651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23358032 {8:2919754,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14539920 {40:363498,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 1029 
avg_icnt2mem_latency = 620 
avg_mrq_latency = 111 
avg_icnt2sh_latency = 14 
mrq_lat_table:853097 	72505 	109762 	218134 	477201 	374666 	104471 	100294 	120822 	146185 	61871 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	540829 	1917724 	85771 	2572502 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	361524 	1922 	43 	9 	1913527 	148240 	54866 	57810 	641801 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2544500 	781773 	641390 	539781 	347264 	194964 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1789 	2188 	8 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        65        64        64        64        65        64        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        64        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    404215    357057    468792    462838    366316    583057    501906    415993    342512    580477    407056    411977    268966    290738    369659    817340 
dram[1]:    375657    377824    253245    363942    367108    233492    414440    342704    361455    660527    443760    434591    453311    653942    332671    371004 
dram[2]:    389587    370173    266317    350074    220244    444141    238401    414879    414861    381931    204453    434203    437341    297931    325887    568965 
dram[3]:    494552    591957    380346    412111    428529    429030    399594    298362    563928    266783    380011    394250    307874    255610    255670    400964 
dram[4]:    342245    358460    483470    279686    436183    341729    253695    244609    246874    336132    508306    257142    413565    271975    368492    343605 
dram[5]:    330667    569083    416774    418375    297356    471364    343012    435080    470404   1001968    411378    251450    440464    423089    529142    356444 
dram[6]:    500249    243692    379344    368276    225365    531042    411889    354658    413231    318424    187590    293918    484550    589524    422814    774716 
dram[7]:    424828    314724    352238    411091    478077    284132    493414    281583    372732    337309    485473    451192    391793    477294    609622    296190 
dram[8]:    575570    360844    368496    413428    356338    370122    316158    279394    682249    235090    403558    260062    448331    301988    299240    351038 
dram[9]:    470864    302763    760022    634509    367483    439646    320648    427979    419174    394990    522645    371237    363026    359577    376105    425318 
dram[10]:    670258    490530    348901    369279    390653    471249    270455    342557    273893    381208    282441    297745    274330    327287    280134    431870 
dram[11]:    305994    434848    429347    470546    766063    300441    283222    362927    507421    471062    297584    463903    374927    394365    474335    357973 
average row accesses per activate:
dram[0]:  6.704579  6.505703  6.542163  6.279238  6.471610  6.137125  6.081247  5.991821  6.154986  6.220909  6.187641  6.160394  6.167553  6.325274  6.637765  6.663443 
dram[1]:  6.612245  6.628530  6.188367  6.379103  6.360037  6.239209  6.484590  6.263301  6.274908  6.029864  6.122103  6.012211  6.457651  6.322522  6.601054  6.560721 
dram[2]:  6.533748  6.733696  6.371124  6.418301  6.506616  6.233813  6.183326  6.448162  6.355005  6.265840  6.126842  6.082780  6.361918  6.479606  6.697516  6.557455 
dram[3]:  6.597973  6.638835  6.820500  6.483962  6.228905  6.318017  6.442091  6.400094  6.230242  6.574685  6.165319  6.478343  6.436160  6.399537  6.645753  6.803068 
dram[4]:  6.354764  6.620940  6.409302  6.476706  6.537037  6.189924  6.247059  6.379310  6.043574  6.221969  6.091755  6.291686  6.267117  6.360844  6.593974  6.719590 
dram[5]:  6.384257  6.885612  6.224967  6.477851  6.191006  6.444600  6.539713  6.423816  6.302175  6.331006  6.301477  6.275735  6.285973  6.595204  6.936105  6.589952 
dram[6]:  6.443347  6.469340  6.459803  6.441534  6.269805  6.105217  6.265696  6.220117  5.970908  6.232208  6.184115  6.210407  6.357339  6.247529  6.636320  6.605175 
dram[7]:  6.405418  6.744313  6.378479  6.724410  6.259694  6.089005  6.294307  6.380308  6.115025  6.268259  6.230979  6.371322  6.096930  6.430233  6.345363  6.708090 
dram[8]:  6.765820  6.696657  6.392211  6.796517  6.264202  6.295238  6.203329  6.302933  6.185102  6.415958  6.284729  6.125724  6.221825  6.354854  6.764503  7.021594 
dram[9]:  6.599226  6.642162  6.708129  6.715686  6.285390  6.209915  6.180350  6.268704  6.502638  6.533205  6.463183  6.054530  6.358421  6.379945  6.685742  6.654106 
dram[10]:  6.487654  6.675000  6.476504  6.453907  6.216555  5.979060  5.942332  6.018213  6.349465  6.361008  6.088014  5.904092  6.382028  6.372072  6.607468  6.347153 
dram[11]:  6.779500  6.795591  6.618427  7.002571  6.386426  6.449533  6.211547  6.372567  6.390324  6.586174  5.742952  6.237660  6.327861  6.584645  6.606322  7.082036 
average row locality = 2640141/413391 = 6.386547
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9571      9603      9637      9741      9677      9760      9706      9746      9571      9579      9610      9638      9762      9766      9693      9700 
dram[1]:      9558      9551      9726      9706      9699      9727      9596      9644      9509      9586      9645      9673      9705      9731      9698      9728 
dram[2]:      9570      9554      9681      9648      9672      9732      9641      9604      9506      9547      9603      9609      9693      9719      9679      9717 
dram[3]:      9605      9590      9583      9642      9722      9738      9599      9601      9531      9477      9620      9539      9707      9724      9701      9681 
dram[4]:      9640      9606      9671      9661      9660      9752      9677      9602      9597      9555      9638      9605      9782      9777      9717      9687 
dram[5]:      9634      9517      9733      9651      9755      9670      9559      9607      9518      9505      9544      9548      9771      9672      9643      9683 
dram[6]:      9627      9638      9652      9686      9717      9759      9649      9670      9607      9552      9582      9596      9763      9789      9697      9693 
dram[7]:      9635      9574      9680      9624      9737      9782      9612      9591      9607      9553      9558      9563      9779      9734      9773      9689 
dram[8]:      9525      9559      9689      9597      9743      9738      9679      9658      9595      9511      9575      9632      9795      9758      9693      9625 
dram[9]:      9577      9577      9628      9621      9720      9741      9666      9642      9503      9491      9550      9651      9765      9745      9697      9691 
dram[10]:      9581      9559      9664      9671      9734      9805      9731      9717      9561      9531      9653      9719      9721      9726      9715      9813 
dram[11]:      9532      9530      9627      9558      9701      9692      9656      9644      9525      9469      9718      9578      9751      9717      9703      9600 
total dram reads = 1852821
bank skew: 9813/9469 = 1.04
chip skew: 154901/154001 = 1.01
number of total write accesses:
dram[0]:     14922     14967     15045     15114     15101     15157     15103     15178     15010     14994     15013     15027     15076     15059     14980     15008 
dram[1]:     14936     14935     15084     15057     15109     15135     15045     15076     14965     15052     15018     15038     15019     15031     14995     15022 
dram[2]:     14954     14960     15038     15029     15062     15133     15069     15030     14965     14984     15016     15033     15015     15036     14967     14985 
dram[3]:     14961     14970     14984     15033     15128     15153     15020     15051     14983     14948     15030     14967     15000     15008     14985     14971 
dram[4]:     14988     14949     15076     15032     15085     15147     15090     15051     15035     14963     15053     15024     15070     15023     15001     14959 
dram[5]:     14965     14880     15103     15050     15147     15099     15022     15074     14965     14975     14988     14991     15046     14973     14948     14996 
dram[6]:     14995     14994     15037     15039     15123     15174     15091     15098     15035     14984     15037     15039     15043     15050     14999     15003 
dram[7]:     14977     14941     15020     14977     15142     15202     15041     15022     15008     14962     14988     14971     15042     15017     15044     14991 
dram[8]:     14915     14927     15053     14991     15185     15155     15067     15043     15005     14939     14991     15021     15062     15046     14955     14914 
dram[9]:     14947     14948     15012     15024     15138     15169     15060     15044     14939     14956     14950     15015     15028     15042     14988     14975 
dram[10]:     14958     14931     15078     15059     15189     15240     15126     15092     15005     14984     15020     15071     15058     15062     15000     15055 
dram[11]:     14890     14909     15035     14978     15137     15082     15061     15048     14959     14924     15066     14982     15069     15031     14993     14906 
total dram writes = 2885095
bank skew: 15240/14880 = 1.02
chip skew: 240928/240070 = 1.00
average mf latency per bank:
dram[0]:       1122      1122      1111      1111      1112      1111      1110      1111      1110      1114      1115      1116      1108      1113      1115      1116
dram[1]:       1086      1046      1073      1034      1076      1035      1082      1037      1079      1033      1079      1039      1076      1036      1080      1039
dram[2]:       1101      1099      1092      1090      1096      1089      1096      1095      1096      1089      1097      1093      1092      1087      1098      1092
dram[3]:       1044      1049      1040      1044      1036      1041      1040      1046      1040      1047      1038      1051      1035      1042      1041      1048
dram[4]:       1118      1144      1112      1136      1117      1133      1114      1140      1110      1136      1117      1139      1108      1133      1118      1138
dram[5]:       1127      1147      1117      1133      1116      1133      1125      1135      1123      1134      1126      1138      1115      1135      1126      1133
dram[6]:       1154      1163      1147      1156      1146      1152      1148      1155      1145      1159      1150      1159      1144      1154      1149      1162
dram[7]:       1133      1132      1131      1130      1129      1119      1129      1127      1128      1127      1137      1133      2009      1123      1127      1128
dram[8]:       1189      1187      1177      1182      1173      1172      2015      1178      1177      1181      1185      1182      1174      1174      1181      1183
dram[9]:       1081      1108      1077      1101      1073      1095      1073      1098      1079      1104      1083      1102      1073      1098      1076      1102
dram[10]:       1159      1159      1148      1148      1148      1141      1145      1145      1153      1151      1155      1150      1148      1144      1153      1146
dram[11]:        973       972       963       965       962       963       962       962       965       968       962       968       959       961       967       969
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10689958 n_act=34906 n_pre=34890 n_ref_event=0 n_req=220559 n_rd=154760 n_rd_L2_A=0 n_write=0 n_wr_bk=240754 bw_util=0.1419
n_activity=2977038 dram_eff=0.5314
bk0: 9571a 10380389i bk1: 9603a 10365159i bk2: 9637a 10359963i bk3: 9741a 10342557i bk4: 9677a 10379188i bk5: 9760a 10362497i bk6: 9706a 10339910i bk7: 9746a 10320479i bk8: 9571a 10374560i bk9: 9579a 10367401i bk10: 9610a 10356301i bk11: 9638a 10347390i bk12: 9762a 10376473i bk13: 9766a 10360777i bk14: 9693a 10356823i bk15: 9700a 10341268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841738
Row_Buffer_Locality_read = 0.883639
Row_Buffer_Locality_write = 0.743188
Bank_Level_Parallism = 5.370284
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 4.915977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.141855 
total_CMD = 11152617 
util_bw = 1582056 
Wasted_Col = 552616 
Wasted_Row = 332677 
Idle = 8685268 

BW Util Bottlenecks: 
RCDc_limit = 372531 
RCDWRc_limit = 100950 
WTRc_limit = 56164 
RTWc_limit = 195530 
CCDLc_limit = 60379 
rwq = 0 
CCDLc_limit_alone = 48077 
WTRc_limit_alone = 53915 
RTWc_limit_alone = 185477 

Commands details: 
total_CMD = 11152617 
n_nop = 10689958 
Read = 154760 
Write = 0 
L2_Alloc = 0 
L2_WB = 240754 
n_act = 34906 
n_pre = 34890 
n_ref = 0 
n_req = 220559 
total_req = 395514 

Dual Bus Interface Util: 
issued_total_row = 69796 
issued_total_col = 395514 
Row_Bus_Util =  0.006258 
CoL_Bus_Util = 0.035464 
Either_Row_CoL_Bus_Util = 0.041484 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.005730 
queue_avg = 5.617957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61796
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10690723 n_act=34718 n_pre=34702 n_ref_event=0 n_req=220102 n_rd=154482 n_rd_L2_A=0 n_write=0 n_wr_bk=240517 bw_util=0.1417
n_activity=2966227 dram_eff=0.5327
bk0: 9558a 10390024i bk1: 9551a 10375669i bk2: 9726a 10362556i bk3: 9706a 10348785i bk4: 9699a 10393951i bk5: 9727a 10371316i bk6: 9596a 10361070i bk7: 9644a 10330221i bk8: 9509a 10376296i bk9: 9586a 10354685i bk10: 9645a 10363138i bk11: 9673a 10339611i bk12: 9705a 10372162i bk13: 9731a 10351826i bk14: 9698a 10360932i bk15: 9728a 10343777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842264
Row_Buffer_Locality_read = 0.884472
Row_Buffer_Locality_write = 0.742899
Bank_Level_Parallism = 5.373436
Bank_Level_Parallism_Col = 5.722678
Bank_Level_Parallism_Ready = 4.902752
write_to_read_ratio_blp_rw_average = 0.581637
GrpLevelPara = 2.658082 

BW Util details:
bwutil = 0.141670 
total_CMD = 11152617 
util_bw = 1579996 
Wasted_Col = 546802 
Wasted_Row = 327894 
Idle = 8697925 

BW Util Bottlenecks: 
RCDc_limit = 368872 
RCDWRc_limit = 98763 
WTRc_limit = 56297 
RTWc_limit = 192236 
CCDLc_limit = 57178 
rwq = 0 
CCDLc_limit_alone = 45485 
WTRc_limit_alone = 54096 
RTWc_limit_alone = 182744 

Commands details: 
total_CMD = 11152617 
n_nop = 10690723 
Read = 154482 
Write = 0 
L2_Alloc = 0 
L2_WB = 240517 
n_act = 34718 
n_pre = 34702 
n_ref = 0 
n_req = 220102 
total_req = 394999 

Dual Bus Interface Util: 
issued_total_row = 69420 
issued_total_col = 394999 
Row_Bus_Util =  0.006225 
CoL_Bus_Util = 0.035418 
Either_Row_CoL_Bus_Util = 0.041416 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.005467 
queue_avg = 5.611650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61165
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10692149 n_act=34384 n_pre=34368 n_ref_event=0 n_req=219777 n_rd=154175 n_rd_L2_A=0 n_write=0 n_wr_bk=240276 bw_util=0.1415
n_activity=2934145 dram_eff=0.5377
bk0: 9570a 10378479i bk1: 9554a 10373344i bk2: 9681a 10355543i bk3: 9648a 10341414i bk4: 9672a 10382192i bk5: 9732a 10360827i bk6: 9641a 10343584i bk7: 9604a 10337230i bk8: 9506a 10371910i bk9: 9547a 10364902i bk10: 9603a 10347131i bk11: 9609a 10340751i bk12: 9693a 10375438i bk13: 9719a 10360610i bk14: 9679a 10353271i bk15: 9717a 10339435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843551
Row_Buffer_Locality_read = 0.886415
Row_Buffer_Locality_write = 0.742813
Bank_Level_Parallism = 5.444305
Bank_Level_Parallism_Col = 5.791073
Bank_Level_Parallism_Ready = 4.953888
write_to_read_ratio_blp_rw_average = 0.583043
GrpLevelPara = 2.670866 

BW Util details:
bwutil = 0.141474 
total_CMD = 11152617 
util_bw = 1577804 
Wasted_Col = 535078 
Wasted_Row = 321977 
Idle = 8717758 

BW Util Bottlenecks: 
RCDc_limit = 361619 
RCDWRc_limit = 98460 
WTRc_limit = 54519 
RTWc_limit = 192947 
CCDLc_limit = 55149 
rwq = 0 
CCDLc_limit_alone = 43310 
WTRc_limit_alone = 52528 
RTWc_limit_alone = 183099 

Commands details: 
total_CMD = 11152617 
n_nop = 10692149 
Read = 154175 
Write = 0 
L2_Alloc = 0 
L2_WB = 240276 
n_act = 34384 
n_pre = 34368 
n_ref = 0 
n_req = 219777 
total_req = 394451 

Dual Bus Interface Util: 
issued_total_row = 68752 
issued_total_col = 394451 
Row_Bus_Util =  0.006165 
CoL_Bus_Util = 0.035368 
Either_Row_CoL_Bus_Util = 0.041288 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.005940 
queue_avg = 5.621707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.62171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10693131 n_act=33921 n_pre=33905 n_ref_event=0 n_req=219575 n_rd=154060 n_rd_L2_A=0 n_write=0 n_wr_bk=240192 bw_util=0.1414
n_activity=2931422 dram_eff=0.538
bk0: 9605a 10382709i bk1: 9590a 10375189i bk2: 9583a 10377883i bk3: 9642a 10353625i bk4: 9722a 10380769i bk5: 9738a 10362831i bk6: 9599a 10346368i bk7: 9601a 10344182i bk8: 9531a 10377205i bk9: 9477a 10373042i bk10: 9620a 10355334i bk11: 9539a 10357568i bk12: 9707a 10385543i bk13: 9724a 10359635i bk14: 9701a 10363440i bk15: 9681a 10357237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.845515
Row_Buffer_Locality_read = 0.887778
Row_Buffer_Locality_write = 0.746134
Bank_Level_Parallism = 5.399244
Bank_Level_Parallism_Col = 5.744668
Bank_Level_Parallism_Ready = 4.902915
write_to_read_ratio_blp_rw_average = 0.584113
GrpLevelPara = 2.665103 

BW Util details:
bwutil = 0.141403 
total_CMD = 11152617 
util_bw = 1577008 
Wasted_Col = 532862 
Wasted_Row = 321072 
Idle = 8721675 

BW Util Bottlenecks: 
RCDc_limit = 356641 
RCDWRc_limit = 97477 
WTRc_limit = 52372 
RTWc_limit = 190966 
CCDLc_limit = 57527 
rwq = 0 
CCDLc_limit_alone = 46086 
WTRc_limit_alone = 50335 
RTWc_limit_alone = 181562 

Commands details: 
total_CMD = 11152617 
n_nop = 10693131 
Read = 154060 
Write = 0 
L2_Alloc = 0 
L2_WB = 240192 
n_act = 33921 
n_pre = 33905 
n_ref = 0 
n_req = 219575 
total_req = 394252 

Dual Bus Interface Util: 
issued_total_row = 67826 
issued_total_col = 394252 
Row_Bus_Util =  0.006082 
CoL_Bus_Util = 0.035351 
Either_Row_CoL_Bus_Util = 0.041200 
Issued_on_Two_Bus_Simul_Util = 0.000232 
issued_two_Eff = 0.005641 
queue_avg = 5.618421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10690851 n_act=34643 n_pre=34627 n_ref_event=0 n_req=220239 n_rd=154627 n_rd_L2_A=0 n_write=0 n_wr_bk=240546 bw_util=0.1417
n_activity=2966981 dram_eff=0.5328
bk0: 9640a 10376555i bk1: 9606a 10373652i bk2: 9671a 10355695i bk3: 9661a 10347593i bk4: 9660a 10387487i bk5: 9752a 10369090i bk6: 9677a 10348649i bk7: 9602a 10345006i bk8: 9597a 10372099i bk9: 9555a 10375467i bk10: 9638a 10357857i bk11: 9605a 10357998i bk12: 9782a 10382530i bk13: 9777a 10369118i bk14: 9717a 10359133i bk15: 9687a 10348267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842703
Row_Buffer_Locality_read = 0.884102
Row_Buffer_Locality_write = 0.745138
Bank_Level_Parallism = 5.354641
Bank_Level_Parallism_Col = 5.704989
Bank_Level_Parallism_Ready = 4.889993
write_to_read_ratio_blp_rw_average = 0.579859
GrpLevelPara = 2.650375 

BW Util details:
bwutil = 0.141733 
total_CMD = 11152617 
util_bw = 1580692 
Wasted_Col = 547428 
Wasted_Row = 328261 
Idle = 8696236 

BW Util Bottlenecks: 
RCDc_limit = 370771 
RCDWRc_limit = 99166 
WTRc_limit = 55121 
RTWc_limit = 191285 
CCDLc_limit = 58869 
rwq = 0 
CCDLc_limit_alone = 47262 
WTRc_limit_alone = 53198 
RTWc_limit_alone = 181601 

Commands details: 
total_CMD = 11152617 
n_nop = 10690851 
Read = 154627 
Write = 0 
L2_Alloc = 0 
L2_WB = 240546 
n_act = 34643 
n_pre = 34627 
n_ref = 0 
n_req = 220239 
total_req = 395173 

Dual Bus Interface Util: 
issued_total_row = 69270 
issued_total_col = 395173 
Row_Bus_Util =  0.006211 
CoL_Bus_Util = 0.035433 
Either_Row_CoL_Bus_Util = 0.041404 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.005797 
queue_avg = 5.607884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.60788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10692850 n_act=34079 n_pre=34063 n_ref_event=0 n_req=219537 n_rd=154010 n_rd_L2_A=0 n_write=0 n_wr_bk=240222 bw_util=0.1414
n_activity=2932852 dram_eff=0.5377
bk0: 9634a 10365486i bk1: 9517a 10366808i bk2: 9733a 10352846i bk3: 9651a 10347662i bk4: 9755a 10375844i bk5: 9670a 10366523i bk6: 9559a 10345927i bk7: 9607a 10328692i bk8: 9518a 10375179i bk9: 9505a 10366966i bk10: 9544a 10362350i bk11: 9548a 10354425i bk12: 9771a 10378927i bk13: 9672a 10370534i bk14: 9643a 10371459i bk15: 9683a 10343641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844769
Row_Buffer_Locality_read = 0.887390
Row_Buffer_Locality_write = 0.744594
Bank_Level_Parallism = 5.439125
Bank_Level_Parallism_Col = 5.789399
Bank_Level_Parallism_Ready = 4.935972
write_to_read_ratio_blp_rw_average = 0.584354
GrpLevelPara = 2.672362 

BW Util details:
bwutil = 0.141395 
total_CMD = 11152617 
util_bw = 1576928 
Wasted_Col = 531561 
Wasted_Row = 319933 
Idle = 8724195 

BW Util Bottlenecks: 
RCDc_limit = 357622 
RCDWRc_limit = 97313 
WTRc_limit = 52870 
RTWc_limit = 188299 
CCDLc_limit = 56322 
rwq = 0 
CCDLc_limit_alone = 44902 
WTRc_limit_alone = 50864 
RTWc_limit_alone = 178885 

Commands details: 
total_CMD = 11152617 
n_nop = 10692850 
Read = 154010 
Write = 0 
L2_Alloc = 0 
L2_WB = 240222 
n_act = 34079 
n_pre = 34063 
n_ref = 0 
n_req = 219537 
total_req = 394232 

Dual Bus Interface Util: 
issued_total_row = 68142 
issued_total_col = 394232 
Row_Bus_Util =  0.006110 
CoL_Bus_Util = 0.035349 
Either_Row_CoL_Bus_Util = 0.041225 
Issued_on_Two_Bus_Simul_Util = 0.000234 
issued_two_Eff = 0.005670 
queue_avg = 5.619956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61996
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10690072 n_act=34907 n_pre=34891 n_ref_event=0 n_req=220439 n_rd=154677 n_rd_L2_A=0 n_write=0 n_wr_bk=240741 bw_util=0.1418
n_activity=2969841 dram_eff=0.5326
bk0: 9627a 10380396i bk1: 9638a 10366745i bk2: 9652a 10366381i bk3: 9686a 10354179i bk4: 9717a 10383243i bk5: 9759a 10365352i bk6: 9649a 10341750i bk7: 9670a 10332387i bk8: 9607a 10367994i bk9: 9552a 10364502i bk10: 9582a 10365164i bk11: 9596a 10346386i bk12: 9763a 10375844i bk13: 9789a 10354570i bk14: 9697a 10360944i bk15: 9693a 10348753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841648
Row_Buffer_Locality_read = 0.883700
Row_Buffer_Locality_write = 0.742739
Bank_Level_Parallism = 5.364523
Bank_Level_Parallism_Col = 5.714439
Bank_Level_Parallism_Ready = 4.908517
write_to_read_ratio_blp_rw_average = 0.579966
GrpLevelPara = 2.655021 

BW Util details:
bwutil = 0.141821 
total_CMD = 11152617 
util_bw = 1581672 
Wasted_Col = 549731 
Wasted_Row = 330522 
Idle = 8690692 

BW Util Bottlenecks: 
RCDc_limit = 371254 
RCDWRc_limit = 100073 
WTRc_limit = 55045 
RTWc_limit = 193254 
CCDLc_limit = 57015 
rwq = 0 
CCDLc_limit_alone = 45513 
WTRc_limit_alone = 52983 
RTWc_limit_alone = 183814 

Commands details: 
total_CMD = 11152617 
n_nop = 10690072 
Read = 154677 
Write = 0 
L2_Alloc = 0 
L2_WB = 240741 
n_act = 34907 
n_pre = 34891 
n_ref = 0 
n_req = 220439 
total_req = 395418 

Dual Bus Interface Util: 
issued_total_row = 69798 
issued_total_col = 395418 
Row_Bus_Util =  0.006258 
CoL_Bus_Util = 0.035455 
Either_Row_CoL_Bus_Util = 0.041474 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.005775 
queue_avg = 5.616732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61673
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10691299 n_act=34609 n_pre=34593 n_ref_event=0 n_req=220050 n_rd=154491 n_rd_L2_A=0 n_write=0 n_wr_bk=240345 bw_util=0.1416
n_activity=2964474 dram_eff=0.5328
bk0: 9635a 10383279i bk1: 9574a 10380798i bk2: 9680a 10359668i bk3: 9624a 10366106i bk4: 9737a 10381061i bk5: 9782a 10363069i bk6: 9612a 10348506i bk7: 9591a 10348034i bk8: 9607a 10375014i bk9: 9553a 10368087i bk10: 9558a 10362887i bk11: 9563a 10351155i bk12: 9779a 10362482i bk13: 9734a 10352226i bk14: 9773a 10358943i bk15: 9689a 10351053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842722
Row_Buffer_Locality_read = 0.884537
Row_Buffer_Locality_write = 0.744185
Bank_Level_Parallism = 5.368396
Bank_Level_Parallism_Col = 5.716044
Bank_Level_Parallism_Ready = 4.891428
write_to_read_ratio_blp_rw_average = 0.582637
GrpLevelPara = 2.658978 

BW Util details:
bwutil = 0.141612 
total_CMD = 11152617 
util_bw = 1579344 
Wasted_Col = 545947 
Wasted_Row = 328389 
Idle = 8698937 

BW Util Bottlenecks: 
RCDc_limit = 369129 
RCDWRc_limit = 97736 
WTRc_limit = 53507 
RTWc_limit = 193537 
CCDLc_limit = 58853 
rwq = 0 
CCDLc_limit_alone = 46769 
WTRc_limit_alone = 51528 
RTWc_limit_alone = 183432 

Commands details: 
total_CMD = 11152617 
n_nop = 10691299 
Read = 154491 
Write = 0 
L2_Alloc = 0 
L2_WB = 240345 
n_act = 34609 
n_pre = 34593 
n_ref = 0 
n_req = 220050 
total_req = 394836 

Dual Bus Interface Util: 
issued_total_row = 69202 
issued_total_col = 394836 
Row_Bus_Util =  0.006205 
CoL_Bus_Util = 0.035403 
Either_Row_CoL_Bus_Util = 0.041364 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.005896 
queue_avg = 5.630917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.63092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10692187 n_act=34185 n_pre=34169 n_ref_event=0 n_req=219866 n_rd=154372 n_rd_L2_A=0 n_write=0 n_wr_bk=240269 bw_util=0.1415
n_activity=2943755 dram_eff=0.5362
bk0: 9525a 10392618i bk1: 9559a 10384259i bk2: 9689a 10363049i bk3: 9597a 10356902i bk4: 9743a 10375450i bk5: 9738a 10364560i bk6: 9679a 10339595i bk7: 9658a 10340484i bk8: 9595a 10376672i bk9: 9511a 10378568i bk10: 9575a 10366835i bk11: 9632a 10349729i bk12: 9795a 10374496i bk13: 9758a 10365739i bk14: 9693a 10364577i bk15: 9625a 10358594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844519
Row_Buffer_Locality_read = 0.885918
Row_Buffer_Locality_write = 0.746939
Bank_Level_Parallism = 5.377988
Bank_Level_Parallism_Col = 5.724530
Bank_Level_Parallism_Ready = 4.887187
write_to_read_ratio_blp_rw_average = 0.583705
GrpLevelPara = 2.662517 

BW Util details:
bwutil = 0.141542 
total_CMD = 11152617 
util_bw = 1578564 
Wasted_Col = 538325 
Wasted_Row = 323938 
Idle = 8711790 

BW Util Bottlenecks: 
RCDc_limit = 362506 
RCDWRc_limit = 96603 
WTRc_limit = 55159 
RTWc_limit = 188760 
CCDLc_limit = 57953 
rwq = 0 
CCDLc_limit_alone = 46495 
WTRc_limit_alone = 53118 
RTWc_limit_alone = 179343 

Commands details: 
total_CMD = 11152617 
n_nop = 10692187 
Read = 154372 
Write = 0 
L2_Alloc = 0 
L2_WB = 240269 
n_act = 34185 
n_pre = 34169 
n_ref = 0 
n_req = 219866 
total_req = 394641 

Dual Bus Interface Util: 
issued_total_row = 68354 
issued_total_col = 394641 
Row_Bus_Util =  0.006129 
CoL_Bus_Util = 0.035386 
Either_Row_CoL_Bus_Util = 0.041284 
Issued_on_Two_Bus_Simul_Util = 0.000230 
issued_two_Eff = 0.005571 
queue_avg = 5.616833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10692498 n_act=34093 n_pre=34077 n_ref_event=0 n_req=219741 n_rd=154265 n_rd_L2_A=0 n_write=0 n_wr_bk=240235 bw_util=0.1415
n_activity=2939616 dram_eff=0.5368
bk0: 9577a 10380979i bk1: 9577a 10369882i bk2: 9628a 10367453i bk3: 9621a 10354758i bk4: 9720a 10388074i bk5: 9741a 10370440i bk6: 9666a 10348152i bk7: 9642a 10344001i bk8: 9503a 10389249i bk9: 9491a 10380157i bk10: 9550a 10375019i bk11: 9651a 10349502i bk12: 9765a 10382379i bk13: 9745a 10368032i bk14: 9697a 10361912i bk15: 9691a 10345505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844849
Row_Buffer_Locality_read = 0.886053
Row_Buffer_Locality_write = 0.747770
Bank_Level_Parallism = 5.379030
Bank_Level_Parallism_Col = 5.726487
Bank_Level_Parallism_Ready = 4.892838
write_to_read_ratio_blp_rw_average = 0.581793
GrpLevelPara = 2.661506 

BW Util details:
bwutil = 0.141491 
total_CMD = 11152617 
util_bw = 1578000 
Wasted_Col = 537067 
Wasted_Row = 321677 
Idle = 8715873 

BW Util Bottlenecks: 
RCDc_limit = 361724 
RCDWRc_limit = 97202 
WTRc_limit = 54973 
RTWc_limit = 187420 
CCDLc_limit = 56298 
rwq = 0 
CCDLc_limit_alone = 44943 
WTRc_limit_alone = 52993 
RTWc_limit_alone = 178045 

Commands details: 
total_CMD = 11152617 
n_nop = 10692498 
Read = 154265 
Write = 0 
L2_Alloc = 0 
L2_WB = 240235 
n_act = 34093 
n_pre = 34077 
n_ref = 0 
n_req = 219741 
total_req = 394500 

Dual Bus Interface Util: 
issued_total_row = 68170 
issued_total_col = 394500 
Row_Bus_Util =  0.006112 
CoL_Bus_Util = 0.035373 
Either_Row_CoL_Bus_Util = 0.041257 
Issued_on_Two_Bus_Simul_Util = 0.000229 
issued_two_Eff = 0.005544 
queue_avg = 5.595000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.595
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10689214 n_act=35164 n_pre=35148 n_ref_event=0 n_req=220883 n_rd=154901 n_rd_L2_A=0 n_write=0 n_wr_bk=240928 bw_util=0.142
n_activity=2979864 dram_eff=0.5313
bk0: 9581a 10384372i bk1: 9559a 10378836i bk2: 9664a 10351619i bk3: 9671a 10343239i bk4: 9734a 10376252i bk5: 9805a 10353776i bk6: 9731a 10344535i bk7: 9717a 10335119i bk8: 9561a 10385121i bk9: 9531a 10373460i bk10: 9653a 10353263i bk11: 9719a 10343402i bk12: 9721a 10374256i bk13: 9726a 10357864i bk14: 9715a 10365645i bk15: 9813a 10346203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840803
Row_Buffer_Locality_read = 0.883009
Row_Buffer_Locality_write = 0.741717
Bank_Level_Parallism = 5.356842
Bank_Level_Parallism_Col = 5.702236
Bank_Level_Parallism_Ready = 4.900316
write_to_read_ratio_blp_rw_average = 0.581457
GrpLevelPara = 2.651061 

BW Util details:
bwutil = 0.141968 
total_CMD = 11152617 
util_bw = 1583316 
Wasted_Col = 553197 
Wasted_Row = 331447 
Idle = 8684657 

BW Util Bottlenecks: 
RCDc_limit = 374589 
RCDWRc_limit = 102368 
WTRc_limit = 56681 
RTWc_limit = 194161 
CCDLc_limit = 56373 
rwq = 0 
CCDLc_limit_alone = 44766 
WTRc_limit_alone = 54499 
RTWc_limit_alone = 184736 

Commands details: 
total_CMD = 11152617 
n_nop = 10689214 
Read = 154901 
Write = 0 
L2_Alloc = 0 
L2_WB = 240928 
n_act = 35164 
n_pre = 35148 
n_ref = 0 
n_req = 220883 
total_req = 395829 

Dual Bus Interface Util: 
issued_total_row = 70312 
issued_total_col = 395829 
Row_Bus_Util =  0.006305 
CoL_Bus_Util = 0.035492 
Either_Row_CoL_Bus_Util = 0.041551 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.005908 
queue_avg = 5.591153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.59115
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11152617 n_nop=10693664 n_act=33782 n_pre=33766 n_ref_event=0 n_req=219373 n_rd=154001 n_rd_L2_A=0 n_write=0 n_wr_bk=240070 bw_util=0.1413
n_activity=2923227 dram_eff=0.5392
bk0: 9532a 10389130i bk1: 9530a 10370837i bk2: 9627a 10363305i bk3: 9558a 10360286i bk4: 9701a 10388439i bk5: 9692a 10376597i bk6: 9656a 10349805i bk7: 9644a 10340357i bk8: 9525a 10378867i bk9: 9469a 10377466i bk10: 9718a 10350234i bk11: 9578a 10348784i bk12: 9751a 10368420i bk13: 9717a 10358842i bk14: 9703a 10360830i bk15: 9600a 10358544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846007
Row_Buffer_Locality_read = 0.887566
Row_Buffer_Locality_write = 0.748103
Bank_Level_Parallism = 5.421310
Bank_Level_Parallism_Col = 5.765446
Bank_Level_Parallism_Ready = 4.914157
write_to_read_ratio_blp_rw_average = 0.582081
GrpLevelPara = 2.668226 

BW Util details:
bwutil = 0.141338 
total_CMD = 11152617 
util_bw = 1576284 
Wasted_Col = 528993 
Wasted_Row = 318592 
Idle = 8728748 

BW Util Bottlenecks: 
RCDc_limit = 356782 
RCDWRc_limit = 95659 
WTRc_limit = 53666 
RTWc_limit = 187233 
CCDLc_limit = 57631 
rwq = 0 
CCDLc_limit_alone = 46005 
WTRc_limit_alone = 51707 
RTWc_limit_alone = 177566 

Commands details: 
total_CMD = 11152617 
n_nop = 10693664 
Read = 154001 
Write = 0 
L2_Alloc = 0 
L2_WB = 240070 
n_act = 33782 
n_pre = 33766 
n_ref = 0 
n_req = 219373 
total_req = 394071 

Dual Bus Interface Util: 
issued_total_row = 67548 
issued_total_col = 394071 
Row_Bus_Util =  0.006057 
CoL_Bus_Util = 0.035334 
Either_Row_CoL_Bus_Util = 0.041152 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.005809 
queue_avg = 5.626577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.62658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 205044, Miss = 191383, Miss_rate = 0.933, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[1]: Access = 205797, Miss = 191689, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 204820, Miss = 191292, Miss_rate = 0.934, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[3]: Access = 204328, Miss = 191502, Miss_rate = 0.937, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 204510, Miss = 191201, Miss_rate = 0.935, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 204654, Miss = 191286, Miss_rate = 0.935, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 203775, Miss = 191224, Miss_rate = 0.938, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 204499, Miss = 191148, Miss_rate = 0.935, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 205429, Miss = 191538, Miss_rate = 0.932, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 205371, Miss = 191401, Miss_rate = 0.932, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 204863, Miss = 191314, Miss_rate = 0.934, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 204438, Miss = 191006, Miss_rate = 0.934, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 206187, Miss = 191442, Miss_rate = 0.928, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[13]: Access = 205804, Miss = 191519, Miss_rate = 0.931, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 300253, Miss = 191536, Miss_rate = 0.638, Pending_hits = 16, Reservation_fails = 96
L2_cache_bank[15]: Access = 205252, Miss = 191265, Miss_rate = 0.932, Pending_hits = 16, Reservation_fails = 85
L2_cache_bank[16]: Access = 308713, Miss = 191450, Miss_rate = 0.620, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 205021, Miss = 191234, Miss_rate = 0.933, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[18]: Access = 204913, Miss = 191262, Miss_rate = 0.933, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 204742, Miss = 191315, Miss_rate = 0.934, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[20]: Access = 205399, Miss = 191516, Miss_rate = 0.932, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 205739, Miss = 191697, Miss_rate = 0.932, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[22]: Access = 204379, Miss = 191369, Miss_rate = 0.936, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[23]: Access = 203973, Miss = 190944, Miss_rate = 0.936, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5117903
L2_total_cache_misses = 4592533
L2_total_cache_miss_rate = 0.8973
L2_total_cache_pending_hits = 249
L2_total_cache_reservation_fails = 181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 345079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 538828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1313993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 249
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 180042
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 684931
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2054781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2198149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2919754
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 181
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5117903
icnt_total_pkts_simt_to_mem=5117903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5117903
Req_Network_cycles = 4348904
Req_Network_injected_packets_per_cycle =       1.1768 
Req_Network_conflicts_per_cycle =       0.1850
Req_Network_conflicts_per_cycle_util =       0.6209
Req_Bank_Level_Parallism =       3.9508
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2519
Req_Network_out_buffer_full_per_cycle =       0.0030
Req_Network_out_buffer_avg_util =      27.3714

Reply_Network_injected_packets_num = 5117903
Reply_Network_cycles = 4348904
Reply_Network_injected_packets_per_cycle =        1.1768
Reply_Network_conflicts_per_cycle =        1.1954
Reply_Network_conflicts_per_cycle_util =       4.0028
Reply_Bank_Level_Parallism =       3.9406
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6096
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0392
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 34 min, 27 sec (16467 sec)
gpgpu_simulation_rate = 45217 (inst/sec)
gpgpu_simulation_rate = 264 (cycle/sec)
gpgpu_silicon_slowdown = 5170454x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z9bc_updateiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 135295
gpu_sim_insn = 73333341
gpu_ipc =     542.0255
gpu_tot_sim_cycle = 4484199
gpu_tot_sim_insn = 817930215
gpu_tot_ipc =     182.4028
gpu_tot_issued_cta = 132552
gpu_occupancy = 76.3569% 
gpu_tot_occupancy = 54.2092% 
max_total_param_size = 0
gpu_stall_dramfull = 5497103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9613
partiton_level_parallism_total  =       1.2910
partiton_level_parallism_util =       5.2852
partiton_level_parallism_util_total  =       4.0680
L2_BW  =     216.7099 GB/Sec
L2_BW_total  =      56.3913 GB/Sec
gpu_total_sim_rate=45886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 196301, Miss = 175112, Miss_rate = 0.892, Pending_hits = 57, Reservation_fails = 147159
	L1D_cache_core[1]: Access = 198502, Miss = 177456, Miss_rate = 0.894, Pending_hits = 54, Reservation_fails = 148050
	L1D_cache_core[2]: Access = 196261, Miss = 176622, Miss_rate = 0.900, Pending_hits = 67, Reservation_fails = 149898
	L1D_cache_core[3]: Access = 196904, Miss = 175659, Miss_rate = 0.892, Pending_hits = 71, Reservation_fails = 149517
	L1D_cache_core[4]: Access = 192638, Miss = 172890, Miss_rate = 0.897, Pending_hits = 43, Reservation_fails = 143436
	L1D_cache_core[5]: Access = 195978, Miss = 178781, Miss_rate = 0.912, Pending_hits = 52, Reservation_fails = 151345
	L1D_cache_core[6]: Access = 193166, Miss = 175506, Miss_rate = 0.909, Pending_hits = 61, Reservation_fails = 148866
	L1D_cache_core[7]: Access = 194810, Miss = 176222, Miss_rate = 0.905, Pending_hits = 55, Reservation_fails = 145891
	L1D_cache_core[8]: Access = 192710, Miss = 173934, Miss_rate = 0.903, Pending_hits = 33, Reservation_fails = 147870
	L1D_cache_core[9]: Access = 197176, Miss = 176944, Miss_rate = 0.897, Pending_hits = 51, Reservation_fails = 150434
	L1D_cache_core[10]: Access = 197470, Miss = 176591, Miss_rate = 0.894, Pending_hits = 52, Reservation_fails = 149215
	L1D_cache_core[11]: Access = 196448, Miss = 175499, Miss_rate = 0.893, Pending_hits = 67, Reservation_fails = 150561
	L1D_cache_core[12]: Access = 201011, Miss = 175799, Miss_rate = 0.875, Pending_hits = 48, Reservation_fails = 145674
	L1D_cache_core[13]: Access = 197686, Miss = 177338, Miss_rate = 0.897, Pending_hits = 44, Reservation_fails = 149005
	L1D_cache_core[14]: Access = 194200, Miss = 172746, Miss_rate = 0.890, Pending_hits = 57, Reservation_fails = 144560
	L1D_cache_core[15]: Access = 198696, Miss = 177296, Miss_rate = 0.892, Pending_hits = 56, Reservation_fails = 148134
	L1D_cache_core[16]: Access = 198449, Miss = 177937, Miss_rate = 0.897, Pending_hits = 76, Reservation_fails = 150067
	L1D_cache_core[17]: Access = 190560, Miss = 171714, Miss_rate = 0.901, Pending_hits = 54, Reservation_fails = 144712
	L1D_cache_core[18]: Access = 194841, Miss = 175383, Miss_rate = 0.900, Pending_hits = 53, Reservation_fails = 146520
	L1D_cache_core[19]: Access = 208456, Miss = 178348, Miss_rate = 0.856, Pending_hits = 59, Reservation_fails = 148945
	L1D_cache_core[20]: Access = 192656, Miss = 175420, Miss_rate = 0.911, Pending_hits = 49, Reservation_fails = 149453
	L1D_cache_core[21]: Access = 200409, Miss = 177706, Miss_rate = 0.887, Pending_hits = 79, Reservation_fails = 148150
	L1D_cache_core[22]: Access = 196638, Miss = 177503, Miss_rate = 0.903, Pending_hits = 41, Reservation_fails = 150830
	L1D_cache_core[23]: Access = 201896, Miss = 176561, Miss_rate = 0.875, Pending_hits = 70, Reservation_fails = 145208
	L1D_cache_core[24]: Access = 201094, Miss = 178184, Miss_rate = 0.886, Pending_hits = 66, Reservation_fails = 146138
	L1D_cache_core[25]: Access = 203670, Miss = 176523, Miss_rate = 0.867, Pending_hits = 37, Reservation_fails = 146121
	L1D_cache_core[26]: Access = 194271, Miss = 176932, Miss_rate = 0.911, Pending_hits = 49, Reservation_fails = 147728
	L1D_cache_core[27]: Access = 198496, Miss = 176495, Miss_rate = 0.889, Pending_hits = 55, Reservation_fails = 149928
	L1D_cache_core[28]: Access = 189655, Miss = 171739, Miss_rate = 0.906, Pending_hits = 55, Reservation_fails = 146339
	L1D_cache_core[29]: Access = 203322, Miss = 180659, Miss_rate = 0.889, Pending_hits = 84, Reservation_fails = 150190
	L1D_total_cache_accesses = 5914370
	L1D_total_cache_misses = 5285499
	L1D_total_cache_miss_rate = 0.8937
	L1D_total_cache_pending_hits = 1695
	L1D_total_cache_reservation_fails = 4439944
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 487030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1000840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1752998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1695
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 743277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2068914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2962033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2952337

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1000840
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439104
ctas_completed 132552, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
29604, 28741, 29995, 39057, 30790, 32495, 28813, 29330, 34561, 28936, 29311, 31905, 31029, 37025, 28792, 29700, 30454, 26693, 25314, 29475, 37910, 27669, 26436, 32959, 30903, 29353, 29346, 28301, 31941, 37575, 31331, 30632, 
gpgpu_n_tot_thrd_icount = 952748736
gpgpu_n_tot_w_icount = 29773398
gpgpu_n_stall_shd_mem = 785591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2836806
gpgpu_n_mem_write_global = 2952337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30223719
gpgpu_n_store_insn = 29398389
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 256923648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 744816
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40775
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24921193	W0_Idle:87528541	W0_Scoreboard:104686284	W1:2703664	W2:249854	W3:62783	W4:28785	W5:17318	W6:10743	W7:7516	W8:5663	W9:4772	W10:3392	W11:2685	W12:1845	W13:1843	W14:1856	W15:1293	W16:1211	W17:898	W18:611	W19:675	W20:551	W21:418	W22:436	W23:306	W24:232	W25:260	W26:228	W27:231	W28:134	W29:161	W30:139	W31:216	W32:26662679
single_issue_nums: WS0:7531167	WS1:7433244	WS2:7420653	WS3:7388334	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19786464 {8:2473308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 118093480 {40:2952337,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14539920 {40:363498,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 98932320 {40:2473308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23618696 {8:2952337,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14539920 {40:363498,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 953 
avg_icnt2mem_latency = 554 
avg_mrq_latency = 92 
avg_icnt2sh_latency = 13 
mrq_lat_table:1047794 	118642 	174738 	310556 	618106 	459974 	129983 	106783 	122004 	146216 	61871 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	572886 	2551080 	91598 	2572502 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	361524 	1922 	43 	9 	2529282 	201512 	57058 	57831 	641801 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2932519 	920141 	729379 	586514 	357137 	195222 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1789 	2318 	9 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    404215    357057    468792    462838    366316    583057    501906    415993    342512    580477    407056    411977    268966    290738    369659    817340 
dram[1]:    375657    377824    253245    363942    367108    233492    414440    342704    361455    660527    443760    434591    453311    653942    332671    371004 
dram[2]:    389587    370173    266317    350074    220244    444141    238401    414879    414861    381931    204453    434203    437341    297931    325887    568965 
dram[3]:    494552    591957    380346    412111    428529    429030    399594    298362    563928    266783    380011    394250    307874    255610    255670    400964 
dram[4]:    342245    358460    483470    279686    436183    341729    253695    244609    246874    336132    508306    257142    413565    271975    368492    343605 
dram[5]:    330667    569083    416774    418375    297356    471364    343012    435080    470404   1001968    411378    251450    440464    423089    529142    356444 
dram[6]:    500249    243692    379344    368276    225365    531042    411889    354658    413231    318424    187590    293918    484550    589524    422814    774716 
dram[7]:    424828    314724    352238    411091    478077    284132    493414    281583    372732    337309    485473    451192    391793    477294    609622    296190 
dram[8]:    575570    360844    368496    413428    356338    370122    316158    279394    682249    235090    403558    260062    448331    301988    299240    351038 
dram[9]:    470864    302763    760022    634509    367483    439646    320648    427979    419174    394990    522645    371237    363026    359577    376105    425318 
dram[10]:    670258    490530    348901    369279    390653    471249    270455    342557    273893    381208    282441    297745    274330    327287    280134    431870 
dram[11]:    305994    434848    429347    470546    766063    300441    283222    362927    507421    471062    297584    463903    374927    394365    474335    357973 
average row accesses per activate:
dram[0]:  7.975152  7.665919  7.696508  7.404109  7.568292  7.175838  7.200500  7.077800  7.164504  7.264456  7.355613  7.293668  7.296888  7.456700  7.762313  7.801814 
dram[1]:  7.808628  7.858661  7.284632  7.511982  7.457883  7.340967  7.704187  7.431101  7.387293  7.086921  7.283956  7.135326  7.632535  7.514137  7.723643  7.652193 
dram[2]:  7.724107  7.995770  7.512003  7.555849  7.592233  7.307855  7.320714  7.625502  7.402966  7.330176  7.247885  7.236809  7.576517  7.714797  7.808182  7.645547 
dram[3]:  7.797260  7.873674  8.000468  7.611431  7.276166  7.436294  7.605509  7.585215  7.265132  7.672101  7.303534  7.684115  7.594809  7.534438  7.730907  7.923502 
dram[4]:  7.556192  7.804388  7.553799  7.592233  7.700717  7.240167  7.393302  7.536972  7.060206  7.249469  7.228403  7.472307  7.409654  7.511709  7.721326  7.861391 
dram[5]:  7.535651  8.196618  7.289141  7.624834  7.255542  7.547807  7.731013  7.616445  7.313709  7.356864  7.483319  7.442266  7.444540  7.786781  8.076415  7.719283 
dram[6]:  7.623214  7.655929  7.594081  7.546532  7.334888  7.144033  7.435798  7.376768  6.960179  7.254251  7.322636  7.407872  7.550851  7.400512  7.730130  7.717099 
dram[7]:  7.558447  7.957029  7.481933  7.897969  7.311656  7.149199  7.450282  7.569721  7.127447  7.306175  7.381096  7.556687  7.217970  7.642604  7.496964  7.849909 
dram[8]:  7.978843  7.931468  7.434970  7.924931  7.315479  7.366922  7.337165  7.482158  7.232332  7.449364  7.470897  7.268107  7.383731  7.523892  7.882784  8.208453 
dram[9]:  7.847606  7.852602  7.853871  7.866911  7.322321  7.236447  7.291825  7.438231  7.570152  7.657324  7.653483  7.170355  7.559930  7.548387  7.835230  7.778581 
dram[10]:  7.699594  7.919423  7.594976  7.563158  7.273490  7.005627  7.026775  7.110654  7.386915  7.448381  7.215275  7.014593  7.580702  7.494382  7.732855  7.430282 
dram[11]:  8.058964  8.072278  7.797003  8.176808  7.532054  7.572056  7.341734  7.562885  7.395743  7.678766  6.810107  7.438344  7.497834  7.758093  7.713966  8.221474 
average row locality = 3297800/438577 = 7.519318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12867     12899     12997     13092     13021     13091     13036     13091     12877     12886     12949     12946     13087     13092     12994     13023 
dram[1]:     12865     12852     13089     13051     13050     13066     12929     12972     12801     12888     12957     12974     13015     13059     13029     13061 
dram[2]:     12885     12846     13027     12989     13012     13078     12959     12930     12798     12841     12909     12918     13020     13046     13000     13053 
dram[3]:     12905     12893     12936     12981     13052     13086     12935     12926     12841     12767     12944     12853     13041     13067     13026     13016 
dram[4]:     12946     12911     13005     13003     12996     13076     12994     12935     12895     12857     12948     12930     13103     13107     13059     13017 
dram[5]:     12935     12843     13089     13002     13098     13005     12892     12943     12816     12798     12847     12864     13086     13002     12982     13018 
dram[6]:     12906     12932     13010     13016     13061     13092     12977     12996     12894     12856     12888     12899     13091     13103     13025     13037 
dram[7]:     12941     12871     13022     12976     13071     13125     12952     12916     12902     12842     12874     12883     13111     13060     13078     13017 
dram[8]:     12812     12847     13054     12943     13091     13080     13019     12994     12886     12814     12877     12946     13112     13092     13035     12953 
dram[9]:     12886     12877     12986     12970     13051     13079     12999     12958     12794     12775     12862     12952     13082     13073     13025     13025 
dram[10]:     12886     12845     13021     13025     13080     13142     13038     13028     12865     12826     12974     13053     13051     13068     13053     13140 
dram[11]:     12826     12836     12986     12909     13051     13032     12970     12985     12839     12771     13010     12899     13071     13045     13037     12934 
total dram reads = 2490857
bank skew: 13142/12767 = 1.03
chip skew: 208095/207201 = 1.00
number of total write accesses:
dram[0]:     15111     15155     15232     15292     15278     15323     15300     15412     15213     15189     15236     15234     15303     15292     15173     15217 
dram[1]:     15131     15124     15286     15244     15295     15308     15255     15284     15140     15240     15227     15235     15223     15253     15221     15251 
dram[2]:     15166     15135     15217     15196     15229     15303     15267     15234     15159     15167     15216     15230     15235     15258     15182     15213 
dram[3]:     15154     15160     15161     15206     15295     15334     15230     15256     15182     15128     15248     15173     15239     15247     15208     15199 
dram[4]:     15179     15158     15242     15212     15244     15319     15284     15267     15218     15165     15251     15248     15299     15257     15229     15180 
dram[5]:     15168     15089     15283     15238     15322     15258     15233     15277     15164     15162     15187     15203     15260     15209     15178     15221 
dram[6]:     15162     15178     15223     15208     15309     15342     15289     15296     15220     15186     15237     15239     15266     15261     15225     15240 
dram[7]:     15182     15133     15193     15155     15309     15371     15257     15227     15204     15152     15203     15183     15273     15241     15241     15220 
dram[8]:     15093     15109     15251     15169     15361     15331     15292     15259     15198     15140     15194     15230     15276     15276     15200     15134 
dram[9]:     15142     15140     15196     15196     15310     15350     15281     15257     15138     15125     15160     15222     15238     15275     15207     15207 
dram[10]:     15151     15109     15263     15243     15366     15411     15333     15290     15200     15173     15235     15316     15282     15310     15233     15284 
dram[11]:     15074     15105     15209     15161     15300     15255     15260     15263     15161     15114     15256     15195     15283     15258     15216     15121 
total dram writes = 2923520
bank skew: 15412/15074 = 1.02
chip skew: 244199/243231 = 1.00
average mf latency per bank:
dram[0]:       1028      1029      1018      1019      1020      1020      1018      1018      1016      1021      1020      1023      1015      1020      1022      1023
dram[1]:        997       962       985       952       989       954       993       954       992       951       991       956       988       952       990       955
dram[2]:       1009      1009      1002      1002      1007      1001      1006      1005      1005      1000      1006      1004      1001       997      1007      1002
dram[3]:        959       964       956       960       954       958       955       961       956       963       954       965       950       956       955       962
dram[4]:       1025      1047      1020      1040      1025      1041      1021      1043      1018      1040      1023      1043      1015      1038      1023      1042
dram[5]:       1033      1048      1024      1038      1025      1040      1030      1039      1029      1039      1032      1042      1022      1039      1030      1037
dram[6]:       1058      1065      1050      1060      1050      1058      1051      1058      1049      1062      1053      1062      1047      1056      1051      1062
dram[7]:       1037      1036      1036      1035      1035      1028      1033      1032      1033      1033      1040      1036      1802      1028      1032      1032
dram[8]:       1087      1086      1076      1081      1074      1073      1807      1077      1077      1080      1083      1081      1072      1073      1077      1081
dram[9]:        992      1016       989      1010       988      1007       985      1008       990      1013       994      1012       986      1006       988      1010
dram[10]:       1060      1062      1051      1051      1052      1048      1049      1051      1055      1054      1057      1052      1051      1046      1054      1049
dram[11]:        897       895       888       890       889       890       888       887       890       893       889       893       885       886       891       893
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10976367 n_act=37026 n_pre=37010 n_ref_event=0 n_req=275395 n_rd=207948 n_rd_L2_A=0 n_write=0 n_wr_bk=243960 bw_util=0.1572
n_activity=3285554 dram_eff=0.5502
bk0: 12867a 10686627i bk1: 12899a 10667278i bk2: 12997a 10661355i bk3: 13092a 10649013i bk4: 13021a 10682571i bk5: 13091a 10665787i bk6: 13036a 10644735i bk7: 13091a 10620058i bk8: 12877a 10679106i bk9: 12886a 10671209i bk10: 12949a 10656346i bk11: 12946a 10652101i bk12: 13087a 10680742i bk13: 13092a 10663118i bk14: 12994a 10662781i bk15: 13023a 10644286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865553
Row_Buffer_Locality_read = 0.906703
Row_Buffer_Locality_write = 0.738684
Bank_Level_Parallism = 5.093646
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 4.448027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.157191 
total_CMD = 11499575 
util_bw = 1807632 
Wasted_Col = 604400 
Wasted_Row = 340720 
Idle = 8746823 

BW Util Bottlenecks: 
RCDc_limit = 387681 
RCDWRc_limit = 104429 
WTRc_limit = 69085 
RTWc_limit = 238332 
CCDLc_limit = 87771 
rwq = 0 
CCDLc_limit_alone = 70543 
WTRc_limit_alone = 66229 
RTWc_limit_alone = 223960 

Commands details: 
total_CMD = 11499575 
n_nop = 10976367 
Read = 207948 
Write = 0 
L2_Alloc = 0 
L2_WB = 243960 
n_act = 37026 
n_pre = 37010 
n_ref = 0 
n_req = 275395 
total_req = 451908 

Dual Bus Interface Util: 
issued_total_row = 74036 
issued_total_col = 451908 
Row_Bus_Util =  0.006438 
CoL_Bus_Util = 0.039298 
Either_Row_CoL_Bus_Util = 0.045498 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.005229 
queue_avg = 5.670728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10977343 n_act=36743 n_pre=36727 n_ref_event=0 n_req=274888 n_rd=207658 n_rd_L2_A=0 n_write=0 n_wr_bk=243717 bw_util=0.157
n_activity=3270462 dram_eff=0.5521
bk0: 12865a 10693403i bk1: 12852a 10682638i bk2: 13089a 10662946i bk3: 13051a 10651559i bk4: 13050a 10697384i bk5: 13066a 10677768i bk6: 12929a 10666753i bk7: 12972a 10633056i bk8: 12801a 10687585i bk9: 12888a 10662892i bk10: 12957a 10670593i bk11: 12974a 10645656i bk12: 13015a 10676884i bk13: 13059a 10656988i bk14: 13029a 10667085i bk15: 13061a 10643133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866335
Row_Buffer_Locality_read = 0.907641
Row_Buffer_Locality_write = 0.738748
Bank_Level_Parallism = 5.101074
Bank_Level_Parallism_Col = 5.361876
Bank_Level_Parallism_Ready = 4.437684
write_to_read_ratio_blp_rw_average = 0.546840
GrpLevelPara = 2.602984 

BW Util details:
bwutil = 0.157006 
total_CMD = 11499575 
util_bw = 1805500 
Wasted_Col = 592321 
Wasted_Row = 335844 
Idle = 8765910 

BW Util Bottlenecks: 
RCDc_limit = 382824 
RCDWRc_limit = 101914 
WTRc_limit = 68730 
RTWc_limit = 228889 
CCDLc_limit = 78385 
rwq = 0 
CCDLc_limit_alone = 63034 
WTRc_limit_alone = 65960 
RTWc_limit_alone = 216308 

Commands details: 
total_CMD = 11499575 
n_nop = 10977343 
Read = 207658 
Write = 0 
L2_Alloc = 0 
L2_WB = 243717 
n_act = 36743 
n_pre = 36727 
n_ref = 0 
n_req = 274888 
total_req = 451375 

Dual Bus Interface Util: 
issued_total_row = 73470 
issued_total_col = 451375 
Row_Bus_Util =  0.006389 
CoL_Bus_Util = 0.039251 
Either_Row_CoL_Bus_Util = 0.045413 
Issued_on_Two_Bus_Simul_Util = 0.000227 
issued_two_Eff = 0.005004 
queue_avg = 5.660359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66036
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10978810 n_act=36449 n_pre=36433 n_ref_event=0 n_req=274511 n_rd=207311 n_rd_L2_A=0 n_write=0 n_wr_bk=243407 bw_util=0.1568
n_activity=3237741 dram_eff=0.5568
bk0: 12885a 10681394i bk1: 12846a 10680659i bk2: 13027a 10658931i bk3: 12989a 10644412i bk4: 13012a 10685339i bk5: 13078a 10666508i bk6: 12959a 10649948i bk7: 12930a 10639409i bk8: 12798a 10676574i bk9: 12841a 10670973i bk10: 12909a 10650763i bk11: 12918a 10646877i bk12: 13020a 10682337i bk13: 13046a 10669677i bk14: 13000a 10655435i bk15: 13053a 10639614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867222
Row_Buffer_Locality_read = 0.908905
Row_Buffer_Locality_write = 0.738631
Bank_Level_Parallism = 5.168427
Bank_Level_Parallism_Col = 5.426155
Bank_Level_Parallism_Ready = 4.481973
write_to_read_ratio_blp_rw_average = 0.547354
GrpLevelPara = 2.616441 

BW Util details:
bwutil = 0.156777 
total_CMD = 11499575 
util_bw = 1802872 
Wasted_Col = 579841 
Wasted_Row = 329826 
Idle = 8787036 

BW Util Bottlenecks: 
RCDc_limit = 376154 
RCDWRc_limit = 101536 
WTRc_limit = 68059 
RTWc_limit = 228836 
CCDLc_limit = 75727 
rwq = 0 
CCDLc_limit_alone = 60466 
WTRc_limit_alone = 65388 
RTWc_limit_alone = 216246 

Commands details: 
total_CMD = 11499575 
n_nop = 10978810 
Read = 207311 
Write = 0 
L2_Alloc = 0 
L2_WB = 243407 
n_act = 36449 
n_pre = 36433 
n_ref = 0 
n_req = 274511 
total_req = 450718 

Dual Bus Interface Util: 
issued_total_row = 72882 
issued_total_col = 450718 
Row_Bus_Util =  0.006338 
CoL_Bus_Util = 0.039194 
Either_Row_CoL_Bus_Util = 0.045286 
Issued_on_Two_Bus_Simul_Util = 0.000247 
issued_two_Eff = 0.005444 
queue_avg = 5.669597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.6696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10979482 n_act=36053 n_pre=36037 n_ref_event=0 n_req=274431 n_rd=207269 n_rd_L2_A=0 n_write=0 n_wr_bk=243420 bw_util=0.1568
n_activity=3235559 dram_eff=0.5572
bk0: 12905a 10685469i bk1: 12893a 10678996i bk2: 12936a 10684288i bk3: 12981a 10656407i bk4: 13052a 10678877i bk5: 13086a 10664876i bk6: 12935a 10650654i bk7: 12926a 10646738i bk8: 12841a 10683491i bk9: 12767a 10679680i bk10: 12944a 10660836i bk11: 12853a 10663840i bk12: 13041a 10688351i bk13: 13067a 10661679i bk14: 13026a 10662728i bk15: 13016a 10655507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868626
Row_Buffer_Locality_read = 0.909895
Row_Buffer_Locality_write = 0.741267
Bank_Level_Parallism = 5.127204
Bank_Level_Parallism_Col = 5.382850
Bank_Level_Parallism_Ready = 4.435891
write_to_read_ratio_blp_rw_average = 0.548827
GrpLevelPara = 2.612955 

BW Util details:
bwutil = 0.156767 
total_CMD = 11499575 
util_bw = 1802756 
Wasted_Col = 579476 
Wasted_Row = 329043 
Idle = 8788300 

BW Util Bottlenecks: 
RCDc_limit = 371706 
RCDWRc_limit = 100780 
WTRc_limit = 64811 
RTWc_limit = 228210 
CCDLc_limit = 79647 
rwq = 0 
CCDLc_limit_alone = 64435 
WTRc_limit_alone = 62268 
RTWc_limit_alone = 215541 

Commands details: 
total_CMD = 11499575 
n_nop = 10979482 
Read = 207269 
Write = 0 
L2_Alloc = 0 
L2_WB = 243420 
n_act = 36053 
n_pre = 36037 
n_ref = 0 
n_req = 274431 
total_req = 450689 

Dual Bus Interface Util: 
issued_total_row = 72090 
issued_total_col = 450689 
Row_Bus_Util =  0.006269 
CoL_Bus_Util = 0.039192 
Either_Row_CoL_Bus_Util = 0.045227 
Issued_on_Two_Bus_Simul_Util = 0.000234 
issued_two_Eff = 0.005164 
queue_avg = 5.672375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10977384 n_act=36732 n_pre=36716 n_ref_event=0 n_req=275013 n_rd=207782 n_rd_L2_A=0 n_write=0 n_wr_bk=243752 bw_util=0.1571
n_activity=3274430 dram_eff=0.5516
bk0: 12946a 10680797i bk1: 12911a 10673675i bk2: 13005a 10662219i bk3: 13003a 10650214i bk4: 12996a 10693873i bk5: 13076a 10672267i bk6: 12994a 10656586i bk7: 12935a 10649041i bk8: 12895a 10675944i bk9: 12857a 10681012i bk10: 12948a 10662599i bk11: 12930a 10665022i bk12: 13103a 10687973i bk13: 13107a 10672552i bk14: 13059a 10662240i bk15: 13017a 10647655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866435
Row_Buffer_Locality_read = 0.907148
Row_Buffer_Locality_write = 0.740611
Bank_Level_Parallism = 5.075779
Bank_Level_Parallism_Col = 5.332667
Bank_Level_Parallism_Ready = 4.424559
write_to_read_ratio_blp_rw_average = 0.544909
GrpLevelPara = 2.591815 

BW Util details:
bwutil = 0.157061 
total_CMD = 11499575 
util_bw = 1806136 
Wasted_Col = 599159 
Wasted_Row = 335520 
Idle = 8758760 

BW Util Bottlenecks: 
RCDc_limit = 385985 
RCDWRc_limit = 102542 
WTRc_limit = 68654 
RTWc_limit = 231951 
CCDLc_limit = 86054 
rwq = 0 
CCDLc_limit_alone = 70029 
WTRc_limit_alone = 66226 
RTWc_limit_alone = 218354 

Commands details: 
total_CMD = 11499575 
n_nop = 10977384 
Read = 207782 
Write = 0 
L2_Alloc = 0 
L2_WB = 243752 
n_act = 36732 
n_pre = 36716 
n_ref = 0 
n_req = 275013 
total_req = 451534 

Dual Bus Interface Util: 
issued_total_row = 73448 
issued_total_col = 451534 
Row_Bus_Util =  0.006387 
CoL_Bus_Util = 0.039265 
Either_Row_CoL_Bus_Util = 0.045410 
Issued_on_Two_Bus_Simul_Util = 0.000243 
issued_two_Eff = 0.005345 
queue_avg = 5.665936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10979234 n_act=36200 n_pre=36184 n_ref_event=0 n_req=274382 n_rd=207220 n_rd_L2_A=0 n_write=0 n_wr_bk=243452 bw_util=0.1568
n_activity=3237986 dram_eff=0.5567
bk0: 12935a 10671840i bk1: 12843a 10671781i bk2: 13089a 10656783i bk3: 13002a 10650834i bk4: 13098a 10681606i bk5: 13005a 10672221i bk6: 12892a 10652817i bk7: 12943a 10634029i bk8: 12816a 10680177i bk9: 12798a 10673527i bk10: 12847a 10670236i bk11: 12864a 10657856i bk12: 13086a 10684569i bk13: 13002a 10673679i bk14: 12982a 10673900i bk15: 13018a 10643590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868067
Row_Buffer_Locality_read = 0.909536
Row_Buffer_Locality_write = 0.740121
Bank_Level_Parallism = 5.155772
Bank_Level_Parallism_Col = 5.417310
Bank_Level_Parallism_Ready = 4.465129
write_to_read_ratio_blp_rw_average = 0.548244
GrpLevelPara = 2.616265 

BW Util details:
bwutil = 0.156761 
total_CMD = 11499575 
util_bw = 1802688 
Wasted_Col = 577508 
Wasted_Row = 328580 
Idle = 8790799 

BW Util Bottlenecks: 
RCDc_limit = 372907 
RCDWRc_limit = 100622 
WTRc_limit = 66447 
RTWc_limit = 223074 
CCDLc_limit = 77202 
rwq = 0 
CCDLc_limit_alone = 62309 
WTRc_limit_alone = 63837 
RTWc_limit_alone = 210791 

Commands details: 
total_CMD = 11499575 
n_nop = 10979234 
Read = 207220 
Write = 0 
L2_Alloc = 0 
L2_WB = 243452 
n_act = 36200 
n_pre = 36184 
n_ref = 0 
n_req = 274382 
total_req = 450672 

Dual Bus Interface Util: 
issued_total_row = 72384 
issued_total_col = 450672 
Row_Bus_Util =  0.006294 
CoL_Bus_Util = 0.039190 
Either_Row_CoL_Bus_Util = 0.045249 
Issued_on_Two_Bus_Simul_Util = 0.000236 
issued_two_Eff = 0.005218 
queue_avg = 5.667126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66713
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10976679 n_act=37008 n_pre=36992 n_ref_event=0 n_req=275160 n_rd=207783 n_rd_L2_A=0 n_write=0 n_wr_bk=243881 bw_util=0.1571
n_activity=3274277 dram_eff=0.5518
bk0: 12906a 10687851i bk1: 12932a 10673044i bk2: 13010a 10671063i bk3: 13016a 10660446i bk4: 13061a 10686621i bk5: 13092a 10668362i bk6: 12977a 10648260i bk7: 12996a 10637051i bk8: 12894a 10674288i bk9: 12856a 10671262i bk10: 12888a 10672313i bk11: 12899a 10655429i bk12: 13091a 10680939i bk13: 13103a 10661059i bk14: 13025a 10661051i bk15: 13037a 10650674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865504
Row_Buffer_Locality_read = 0.906879
Row_Buffer_Locality_write = 0.737908
Bank_Level_Parallism = 5.088308
Bank_Level_Parallism_Col = 5.347321
Bank_Level_Parallism_Ready = 4.443283
write_to_read_ratio_blp_rw_average = 0.544290
GrpLevelPara = 2.597873 

BW Util details:
bwutil = 0.157106 
total_CMD = 11499575 
util_bw = 1806656 
Wasted_Col = 597435 
Wasted_Row = 338297 
Idle = 8757187 

BW Util Bottlenecks: 
RCDc_limit = 386219 
RCDWRc_limit = 103322 
WTRc_limit = 68954 
RTWc_limit = 232532 
CCDLc_limit = 78623 
rwq = 0 
CCDLc_limit_alone = 63317 
WTRc_limit_alone = 66185 
RTWc_limit_alone = 219995 

Commands details: 
total_CMD = 11499575 
n_nop = 10976679 
Read = 207783 
Write = 0 
L2_Alloc = 0 
L2_WB = 243881 
n_act = 37008 
n_pre = 36992 
n_ref = 0 
n_req = 275160 
total_req = 451664 

Dual Bus Interface Util: 
issued_total_row = 74000 
issued_total_col = 451664 
Row_Bus_Util =  0.006435 
CoL_Bus_Util = 0.039277 
Either_Row_CoL_Bus_Util = 0.045471 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.005294 
queue_avg = 5.662853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66285
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10977839 n_act=36702 n_pre=36686 n_ref_event=0 n_req=274850 n_rd=207641 n_rd_L2_A=0 n_write=0 n_wr_bk=243544 bw_util=0.1569
n_activity=3268629 dram_eff=0.5521
bk0: 12941a 10687589i bk1: 12871a 10686707i bk2: 13022a 10665719i bk3: 12976a 10669115i bk4: 13071a 10683448i bk5: 13125a 10664464i bk6: 12952a 10649139i bk7: 12916a 10649602i bk8: 12902a 10680664i bk9: 12842a 10672047i bk10: 12874a 10667902i bk11: 12883a 10657443i bk12: 13111a 10667371i bk13: 13060a 10658013i bk14: 13078a 10665671i bk15: 13017a 10655187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866465
Row_Buffer_Locality_read = 0.907615
Row_Buffer_Locality_write = 0.739335
Bank_Level_Parallism = 5.094737
Bank_Level_Parallism_Col = 5.352403
Bank_Level_Parallism_Ready = 4.426288
write_to_read_ratio_blp_rw_average = 0.546874
GrpLevelPara = 2.606387 

BW Util details:
bwutil = 0.156940 
total_CMD = 11499575 
util_bw = 1804740 
Wasted_Col = 592922 
Wasted_Row = 336382 
Idle = 8765531 

BW Util Bottlenecks: 
RCDc_limit = 384224 
RCDWRc_limit = 101249 
WTRc_limit = 66410 
RTWc_limit = 230510 
CCDLc_limit = 81438 
rwq = 0 
CCDLc_limit_alone = 65504 
WTRc_limit_alone = 63897 
RTWc_limit_alone = 217089 

Commands details: 
total_CMD = 11499575 
n_nop = 10977839 
Read = 207641 
Write = 0 
L2_Alloc = 0 
L2_WB = 243544 
n_act = 36702 
n_pre = 36686 
n_ref = 0 
n_req = 274850 
total_req = 451185 

Dual Bus Interface Util: 
issued_total_row = 73388 
issued_total_col = 451185 
Row_Bus_Util =  0.006382 
CoL_Bus_Util = 0.039235 
Either_Row_CoL_Bus_Util = 0.045370 
Issued_on_Two_Bus_Simul_Util = 0.000247 
issued_two_Eff = 0.005438 
queue_avg = 5.684708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10978520 n_act=36328 n_pre=36312 n_ref_event=0 n_req=274727 n_rd=207555 n_rd_L2_A=0 n_write=0 n_wr_bk=243513 bw_util=0.1569
n_activity=3251602 dram_eff=0.5549
bk0: 12812a 10697060i bk1: 12847a 10688192i bk2: 13054a 10659982i bk3: 12943a 10658882i bk4: 13091a 10676914i bk5: 13080a 10668135i bk6: 13019a 10639255i bk7: 12994a 10640767i bk8: 12886a 10680065i bk9: 12814a 10680275i bk10: 12877a 10672840i bk11: 12946a 10652923i bk12: 13112a 10680290i bk13: 13092a 10670906i bk14: 13035a 10664082i bk15: 12953a 10662003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867767
Row_Buffer_Locality_read = 0.908463
Row_Buffer_Locality_write = 0.742020
Bank_Level_Parallism = 5.104256
Bank_Level_Parallism_Col = 5.359250
Bank_Level_Parallism_Ready = 4.423011
write_to_read_ratio_blp_rw_average = 0.549381
GrpLevelPara = 2.607172 

BW Util details:
bwutil = 0.156899 
total_CMD = 11499575 
util_bw = 1804272 
Wasted_Col = 589653 
Wasted_Row = 331707 
Idle = 8773943 

BW Util Bottlenecks: 
RCDc_limit = 377471 
RCDWRc_limit = 100057 
WTRc_limit = 67225 
RTWc_limit = 232017 
CCDLc_limit = 84460 
rwq = 0 
CCDLc_limit_alone = 68952 
WTRc_limit_alone = 64672 
RTWc_limit_alone = 219062 

Commands details: 
total_CMD = 11499575 
n_nop = 10978520 
Read = 207555 
Write = 0 
L2_Alloc = 0 
L2_WB = 243513 
n_act = 36328 
n_pre = 36312 
n_ref = 0 
n_req = 274727 
total_req = 451068 

Dual Bus Interface Util: 
issued_total_row = 72640 
issued_total_col = 451068 
Row_Bus_Util =  0.006317 
CoL_Bus_Util = 0.039225 
Either_Row_CoL_Bus_Util = 0.045311 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.005092 
queue_avg = 5.686187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68619
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10979028 n_act=36192 n_pre=36176 n_ref_event=0 n_req=274505 n_rd=207394 n_rd_L2_A=0 n_write=0 n_wr_bk=243444 bw_util=0.1568
n_activity=3244106 dram_eff=0.5559
bk0: 12886a 10686445i bk1: 12877a 10674973i bk2: 12986a 10674168i bk3: 12970a 10657270i bk4: 13051a 10691918i bk5: 13079a 10668693i bk6: 12999a 10647632i bk7: 12958a 10650228i bk8: 12794a 10696183i bk9: 12775a 10687340i bk10: 12862a 10678224i bk11: 12952a 10654465i bk12: 13082a 10689602i bk13: 13073a 10671674i bk14: 13025a 10667318i bk15: 13025a 10648441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868155
Row_Buffer_Locality_read = 0.908686
Row_Buffer_Locality_write = 0.742904
Bank_Level_Parallism = 5.103617
Bank_Level_Parallism_Col = 5.360686
Bank_Level_Parallism_Ready = 4.427711
write_to_read_ratio_blp_rw_average = 0.547406
GrpLevelPara = 2.606794 

BW Util details:
bwutil = 0.156819 
total_CMD = 11499575 
util_bw = 1803352 
Wasted_Col = 584603 
Wasted_Row = 329680 
Idle = 8781940 

BW Util Bottlenecks: 
RCDc_limit = 376737 
RCDWRc_limit = 100876 
WTRc_limit = 68448 
RTWc_limit = 226067 
CCDLc_limit = 78000 
rwq = 0 
CCDLc_limit_alone = 62837 
WTRc_limit_alone = 66032 
RTWc_limit_alone = 213320 

Commands details: 
total_CMD = 11499575 
n_nop = 10979028 
Read = 207394 
Write = 0 
L2_Alloc = 0 
L2_WB = 243444 
n_act = 36192 
n_pre = 36176 
n_ref = 0 
n_req = 274505 
total_req = 450838 

Dual Bus Interface Util: 
issued_total_row = 72368 
issued_total_col = 450838 
Row_Bus_Util =  0.006293 
CoL_Bus_Util = 0.039205 
Either_Row_CoL_Bus_Util = 0.045267 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.005108 
queue_avg = 5.654003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.654
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10975559 n_act=37288 n_pre=37272 n_ref_event=0 n_req=275752 n_rd=208095 n_rd_L2_A=0 n_write=0 n_wr_bk=244199 bw_util=0.1573
n_activity=3284610 dram_eff=0.5508
bk0: 12886a 10690062i bk1: 12845a 10684185i bk2: 13021a 10653923i bk3: 13025a 10647690i bk4: 13080a 10677661i bk5: 13142a 10658389i bk6: 13038a 10649884i bk7: 13028a 10639037i bk8: 12865a 10689410i bk9: 12826a 10678509i bk10: 12974a 10655438i bk11: 13053a 10646927i bk12: 13051a 10679554i bk13: 13068a 10657319i bk14: 13053a 10665905i bk15: 13140a 10649675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864777
Row_Buffer_Locality_read = 0.906322
Row_Buffer_Locality_write = 0.736997
Bank_Level_Parallism = 5.092940
Bank_Level_Parallism_Col = 5.350479
Bank_Level_Parallism_Ready = 4.436128
write_to_read_ratio_blp_rw_average = 0.547629
GrpLevelPara = 2.601825 

BW Util details:
bwutil = 0.157325 
total_CMD = 11499575 
util_bw = 1809176 
Wasted_Col = 599397 
Wasted_Row = 339775 
Idle = 8751227 

BW Util Bottlenecks: 
RCDc_limit = 389336 
RCDWRc_limit = 105713 
WTRc_limit = 69574 
RTWc_limit = 234088 
CCDLc_limit = 77632 
rwq = 0 
CCDLc_limit_alone = 61868 
WTRc_limit_alone = 66805 
RTWc_limit_alone = 221093 

Commands details: 
total_CMD = 11499575 
n_nop = 10975559 
Read = 208095 
Write = 0 
L2_Alloc = 0 
L2_WB = 244199 
n_act = 37288 
n_pre = 37272 
n_ref = 0 
n_req = 275752 
total_req = 452294 

Dual Bus Interface Util: 
issued_total_row = 74560 
issued_total_col = 452294 
Row_Bus_Util =  0.006484 
CoL_Bus_Util = 0.039331 
Either_Row_CoL_Bus_Util = 0.045568 
Issued_on_Two_Bus_Simul_Util = 0.000247 
issued_two_Eff = 0.005416 
queue_avg = 5.646241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.64624
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11499575 n_nop=10980212 n_act=35856 n_pre=35840 n_ref_event=0 n_req=274186 n_rd=207201 n_rd_L2_A=0 n_write=0 n_wr_bk=243231 bw_util=0.1567
n_activity=3228010 dram_eff=0.5582
bk0: 12826a 10693459i bk1: 12836a 10676298i bk2: 12986a 10670475i bk3: 12909a 10664442i bk4: 13051a 10693466i bk5: 13032a 10680548i bk6: 12970a 10653962i bk7: 12985a 10642489i bk8: 12839a 10681165i bk9: 12771a 10681915i bk10: 13010a 10656642i bk11: 12899a 10653444i bk12: 13071a 10674044i bk13: 13045a 10660712i bk14: 13037a 10663681i bk15: 12934a 10658284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869227
Row_Buffer_Locality_read = 0.909769
Row_Buffer_Locality_write = 0.743823
Bank_Level_Parallism = 5.142113
Bank_Level_Parallism_Col = 5.397595
Bank_Level_Parallism_Ready = 4.445502
write_to_read_ratio_blp_rw_average = 0.546176
GrpLevelPara = 2.614450 

BW Util details:
bwutil = 0.156678 
total_CMD = 11499575 
util_bw = 1801728 
Wasted_Col = 575393 
Wasted_Row = 326774 
Idle = 8795680 

BW Util Bottlenecks: 
RCDc_limit = 371573 
RCDWRc_limit = 98637 
WTRc_limit = 66801 
RTWc_limit = 222308 
CCDLc_limit = 79207 
rwq = 0 
CCDLc_limit_alone = 64082 
WTRc_limit_alone = 64253 
RTWc_limit_alone = 209731 

Commands details: 
total_CMD = 11499575 
n_nop = 10980212 
Read = 207201 
Write = 0 
L2_Alloc = 0 
L2_WB = 243231 
n_act = 35856 
n_pre = 35840 
n_ref = 0 
n_req = 274186 
total_req = 450432 

Dual Bus Interface Util: 
issued_total_row = 71696 
issued_total_col = 450432 
Row_Bus_Util =  0.006235 
CoL_Bus_Util = 0.039169 
Either_Row_CoL_Bus_Util = 0.045164 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.005324 
queue_avg = 5.676161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 233025, Miss = 217984, Miss_rate = 0.935, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[1]: Access = 233762, Miss = 218276, Miss_rate = 0.934, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 232827, Miss = 217891, Miss_rate = 0.936, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[3]: Access = 232290, Miss = 218079, Miss_rate = 0.939, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 232454, Miss = 217766, Miss_rate = 0.937, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 232583, Miss = 217857, Miss_rate = 0.937, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 231787, Miss = 217836, Miss_rate = 0.940, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 232498, Miss = 217745, Miss_rate = 0.937, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 233343, Miss = 218102, Miss_rate = 0.935, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 233375, Miss = 217992, Miss_rate = 0.934, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 232830, Miss = 217902, Miss_rate = 0.936, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 232473, Miss = 217628, Miss_rate = 0.936, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 234092, Miss = 218000, Miss_rate = 0.931, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[13]: Access = 233709, Miss = 218067, Miss_rate = 0.933, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 328196, Miss = 218106, Miss_rate = 0.665, Pending_hits = 16, Reservation_fails = 96
L2_cache_bank[15]: Access = 233214, Miss = 217845, Miss_rate = 0.934, Pending_hits = 16, Reservation_fails = 85
L2_cache_bank[16]: Access = 336706, Miss = 218042, Miss_rate = 0.648, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 233019, Miss = 217825, Miss_rate = 0.935, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[18]: Access = 232866, Miss = 217841, Miss_rate = 0.935, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 232642, Miss = 217865, Miss_rate = 0.936, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[20]: Access = 233408, Miss = 218124, Miss_rate = 0.935, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 233716, Miss = 218283, Miss_rate = 0.934, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[22]: Access = 232318, Miss = 217946, Miss_rate = 0.938, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[23]: Access = 232010, Miss = 217567, Miss_rate = 0.938, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5789143
L2_total_cache_misses = 5230569
L2_total_cache_miss_rate = 0.9035
L2_total_cache_pending_hits = 249
L2_total_cache_reservation_fails = 181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 345700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 704475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1786382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 249
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 212625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 684931
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2054781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2836806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2952337
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 181
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=5789143
icnt_total_pkts_simt_to_mem=5789143
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5789143
Req_Network_cycles = 4484199
Req_Network_injected_packets_per_cycle =       1.2910 
Req_Network_conflicts_per_cycle =       0.2016
Req_Network_conflicts_per_cycle_util =       0.6355
Req_Bank_Level_Parallism =       4.0699
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2552
Req_Network_out_buffer_full_per_cycle =       0.0029
Req_Network_out_buffer_avg_util =      26.5518

Reply_Network_injected_packets_num = 5789143
Reply_Network_cycles = 4484199
Reply_Network_injected_packets_per_cycle =        1.2910
Reply_Network_conflicts_per_cycle =        1.3370
Reply_Network_conflicts_per_cycle_util =       4.2020
Reply_Bank_Level_Parallism =       4.0576
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6153
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0430
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 57 min, 5 sec (17825 sec)
gpgpu_simulation_rate = 45886 (inst/sec)
gpgpu_simulation_rate = 251 (cycle/sec)
gpgpu_silicon_slowdown = 5438247x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 12295970
gpu_sim_insn = 218461815
gpu_ipc =      17.7669
gpu_tot_sim_cycle = 16780169
gpu_tot_sim_insn = 1036392030
gpu_tot_ipc =      61.7629
gpu_tot_issued_cta = 151488
gpu_occupancy = 35.7008% 
gpu_tot_occupancy = 39.4677% 
max_total_param_size = 0
gpu_stall_dramfull = 5497158
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1834
partiton_level_parallism_total  =       1.2122
partiton_level_parallism_util =       2.3143
partiton_level_parallism_util_total  =       2.6380
L2_BW  =      51.6921 GB/Sec
L2_BW_total  =      52.9479 GB/Sec
gpu_total_sim_rate=18264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1018239, Miss = 420148, Miss_rate = 0.413, Pending_hits = 2606, Reservation_fails = 147517
	L1D_cache_core[1]: Access = 1060394, Miss = 451964, Miss_rate = 0.426, Pending_hits = 2670, Reservation_fails = 150581
	L1D_cache_core[2]: Access = 906958, Miss = 388665, Miss_rate = 0.429, Pending_hits = 2036, Reservation_fails = 150387
	L1D_cache_core[3]: Access = 961228, Miss = 401177, Miss_rate = 0.417, Pending_hits = 2433, Reservation_fails = 149601
	L1D_cache_core[4]: Access = 1008626, Miss = 420263, Miss_rate = 0.417, Pending_hits = 2527, Reservation_fails = 144057
	L1D_cache_core[5]: Access = 1049036, Miss = 439117, Miss_rate = 0.419, Pending_hits = 2577, Reservation_fails = 152229
	L1D_cache_core[6]: Access = 1021995, Miss = 429948, Miss_rate = 0.421, Pending_hits = 2493, Reservation_fails = 149301
	L1D_cache_core[7]: Access = 1032956, Miss = 424446, Miss_rate = 0.411, Pending_hits = 2396, Reservation_fails = 146050
	L1D_cache_core[8]: Access = 970427, Miss = 408680, Miss_rate = 0.421, Pending_hits = 2346, Reservation_fails = 148309
	L1D_cache_core[9]: Access = 972552, Miss = 411283, Miss_rate = 0.423, Pending_hits = 2367, Reservation_fails = 151793
	L1D_cache_core[10]: Access = 1014606, Miss = 425918, Miss_rate = 0.420, Pending_hits = 2565, Reservation_fails = 149520
	L1D_cache_core[11]: Access = 960121, Miss = 402152, Miss_rate = 0.419, Pending_hits = 2348, Reservation_fails = 150636
	L1D_cache_core[12]: Access = 952476, Miss = 401446, Miss_rate = 0.421, Pending_hits = 2337, Reservation_fails = 146174
	L1D_cache_core[13]: Access = 1102647, Miss = 487443, Miss_rate = 0.442, Pending_hits = 2823, Reservation_fails = 155496
	L1D_cache_core[14]: Access = 1059664, Miss = 434341, Miss_rate = 0.410, Pending_hits = 2598, Reservation_fails = 144933
	L1D_cache_core[15]: Access = 881099, Miss = 368873, Miss_rate = 0.419, Pending_hits = 2034, Reservation_fails = 148221
	L1D_cache_core[16]: Access = 1052407, Miss = 432944, Miss_rate = 0.411, Pending_hits = 2635, Reservation_fails = 150300
	L1D_cache_core[17]: Access = 955086, Miss = 398173, Miss_rate = 0.417, Pending_hits = 2316, Reservation_fails = 144929
	L1D_cache_core[18]: Access = 983522, Miss = 406096, Miss_rate = 0.413, Pending_hits = 2468, Reservation_fails = 146556
	L1D_cache_core[19]: Access = 1046075, Miss = 424488, Miss_rate = 0.406, Pending_hits = 2384, Reservation_fails = 149048
	L1D_cache_core[20]: Access = 1020557, Miss = 415611, Miss_rate = 0.407, Pending_hits = 2529, Reservation_fails = 149628
	L1D_cache_core[21]: Access = 1023971, Miss = 417511, Miss_rate = 0.408, Pending_hits = 2463, Reservation_fails = 148295
	L1D_cache_core[22]: Access = 1006596, Miss = 412915, Miss_rate = 0.410, Pending_hits = 2343, Reservation_fails = 150977
	L1D_cache_core[23]: Access = 806730, Miss = 356611, Miss_rate = 0.442, Pending_hits = 2002, Reservation_fails = 145252
	L1D_cache_core[24]: Access = 928910, Miss = 393812, Miss_rate = 0.424, Pending_hits = 2347, Reservation_fails = 146246
	L1D_cache_core[25]: Access = 1010877, Miss = 418507, Miss_rate = 0.414, Pending_hits = 2541, Reservation_fails = 146406
	L1D_cache_core[26]: Access = 1064701, Miss = 436554, Miss_rate = 0.410, Pending_hits = 2611, Reservation_fails = 147986
	L1D_cache_core[27]: Access = 1051494, Miss = 429394, Miss_rate = 0.408, Pending_hits = 2513, Reservation_fails = 150358
	L1D_cache_core[28]: Access = 1036236, Miss = 427371, Miss_rate = 0.412, Pending_hits = 2587, Reservation_fails = 146642
	L1D_cache_core[29]: Access = 999668, Miss = 406976, Miss_rate = 0.407, Pending_hits = 2433, Reservation_fails = 150267
	L1D_total_cache_accesses = 29959854
	L1D_total_cache_misses = 12492827
	L1D_total_cache_miss_rate = 0.4170
	L1D_total_cache_pending_hits = 73328
	L1D_total_cache_reservation_fails = 4457695
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16201722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5715049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1018589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3053732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 73328
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1191977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1383199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2340847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25043831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4916023

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1018589
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439106
ctas_completed 151488, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
97625, 87704, 88354, 93463, 85135, 90443, 91081, 78436, 90232, 77390, 98835, 86166, 84614, 74921, 77209, 78639, 78505, 67790, 73082, 87374, 78775, 58044, 72822, 101559, 99364, 89021, 93043, 89139, 74182, 97820, 79620, 79748, 
gpgpu_n_tot_thrd_icount = 2522884064
gpgpu_n_tot_w_icount = 78840127
gpgpu_n_stall_shd_mem = 6897402
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15424519
gpgpu_n_mem_write_global = 4916023
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 64259364
gpgpu_n_store_insn = 31849585
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 315095040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4534297
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2363105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30113183	W0_Idle:278290866	W0_Scoreboard:825934808	W1:30596431	W2:8025253	W3:3555672	W4:1914245	W5:1125075	W6:746360	W7:490847	W8:328350	W9:243487	W10:173384	W11:127119	W12:94171	W13:71485	W14:56689	W15:48527	W16:36772	W17:28876	W18:24684	W19:20195	W20:14817	W21:13156	W22:8670	W23:8331	W24:6792	W25:5145	W26:3704	W27:3746	W28:2383	W29:2901	W30:1858	W31:2188	W32:31058814
single_issue_nums: WS0:19425476	WS1:19376429	WS2:20138608	WS3:19899614	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70150248 {8:8768781,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 196640920 {40:4916023,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 266229520 {40:6655738,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 350751240 {40:8768781,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 39328184 {8:4916023,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 266229520 {40:6655738,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 474 
avg_icnt2mem_latency = 173 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 5 
mrq_lat_table:8168527 	216048 	361030 	709579 	1444808 	904666 	270304 	132522 	125527 	146397 	61871 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8348001 	9297989 	120923 	2572552 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6310412 	187687 	44471 	34192 	10721325 	293848 	103487 	64986 	641973 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17122095 	1243909 	764040 	589800 	357245 	195222 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3622 	12775 	10 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    686207    404363    534237    462838    715725    806595    623746    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    435717    749161    417684    473562    452384    792658    476343    685139    672483    647360    618385    503125    815117    548478    683184 
dram[2]:    445826    418830    724550    736692    640997    745254    753444    544095    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974    670541    748338    429030    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    507943    684104    528579    508306    602533    556350    436662    443775    500237 
dram[5]:    749006    569083    753326    438703    450415    711965    460000    768574    512989   1001968    917780    606473    648908    863761   1087577    566864 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    478801    603771    576067    643506    484550    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    741601    851300    520869    540865    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    577051    492042    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    672816    855115    774256    491118    662437    637893    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    470546    790958    533599    672603    485977    507421   1164248    492286    566557    578017    456076    589749    650911 
average row accesses per activate:
dram[0]:  1.380080  1.382843  1.374938  1.368617  1.355206  1.355587  1.357509  1.353935  1.348276  1.353179  1.347473  1.364258  1.351624  1.366833  1.379532  1.378791 
dram[1]:  1.376225  1.376239  1.362749  1.371461  1.350249  1.356888  1.358030  1.356443  1.350993  1.346111  1.354959  1.351998  1.356203  1.357912  1.368909  1.368026 
dram[2]:  1.377032  1.386750  1.377727  1.376308  1.365728  1.349578  1.360198  1.358438  1.353233  1.347775  1.354673  1.356087  1.366835  1.361294  1.377588  1.372536 
dram[3]:  1.377134  1.377928  1.380134  1.363247  1.353530  1.348535  1.365869  1.353955  1.348506  1.348602  1.360033  1.359841  1.355568  1.349692  1.377086  1.382644 
dram[4]:  1.370048  1.383323  1.373165  1.371179  1.358039  1.351012  1.359456  1.362182  1.354188  1.359670  1.348998  1.358965  1.355804  1.354503  1.374067  1.387200 
dram[5]:  1.374074  1.383099  1.363837  1.381634  1.355271  1.348031  1.359373  1.364016  1.359631  1.352624  1.358957  1.348724  1.363024  1.373046  1.376444  1.368604 
dram[6]:  1.380952  1.376419  1.376670  1.364329  1.357820  1.355995  1.356650  1.350069  1.353505  1.354137  1.354647  1.348332  1.367778  1.356389  1.379171  1.369792 
dram[7]:  1.387167  1.394787  1.367522  1.379040  1.361295  1.356422  1.361127  1.361973  1.346914  1.358140  1.355293  1.350654  1.355719  1.360830  1.371123  1.373376 
dram[8]:  1.377683  1.384128  1.377872  1.380275  1.348297  1.349100  1.356461  1.352381  1.351568  1.356632  1.347583  1.352470  1.353243  1.364763  1.382326  1.379729 
dram[9]:  1.381429  1.394491  1.377078  1.377824  1.357443  1.360875  1.347188  1.352928  1.362908  1.358003  1.353913  1.357668  1.362690  1.367127  1.377798  1.371791 
dram[10]:  1.388018  1.379851  1.369459  1.364439  1.356702  1.341358  1.353238  1.353026  1.345661  1.350090  1.361731  1.345577  1.359275  1.357192  1.374553  1.366683 
dram[11]:  1.384516  1.383001  1.375501  1.390275  1.354571  1.357892  1.357538  1.361696  1.352591  1.356067  1.342476  1.350695  1.359322  1.365220  1.369817  1.374069 
average row locality = 12542412/9200970 = 1.363162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     45721     45128     46155     47344     48258     47889     47813     48574     48100     47531     49617     47609     49203     48152     46203     46379 
dram[1]:     45756     45965     47838     46858     49298     48223     48350     47931     47592     48811     49027     48704     48813     48907     47734     47683 
dram[2]:     46071     44619     46099     46269     46686     48652     47565     47474     47314     47598     48236     48892     47611     48506     46454     47098 
dram[3]:     45922     45717     45361     47545     48244     49161     46766     47992     48020     48056     48673     48708     48471     49422     46548     45808 
dram[4]:     46502     45199     46671     47100     47977     48424     47812     46878     47897     46872     49671     48800     48581     48829     47360     45649 
dram[5]:     46116     45124     47878     45566     48159     49078     47378     46995     47291     47533     48415     49896     47669     47117     46443     47237 
dram[6]:     45648     46348     45858     47257     47753     47801     47985     48824     47642     47490     48618     49630     47818     48994     46544     47531 
dram[7]:     45183     44233     46938     46088     47843     48034     47108     46937     48231     47043     48821     49433     48888     48196     46885     47148 
dram[8]:     45634     44961     46358     45718     49184     49431     47694     48545     47896     47450     49597     49300     49301     48177     45913     46303 
dram[9]:     45156     44126     46166     46049     48086     47762     48883     48233     46541     47223     49164     48436     48495     48052     46339     46865 
dram[10]:     44757     45440     46640     47250     48316     49919     48434     48539     48731     48047     48685     50617     48865     48904     46867     47627 
dram[11]:     45087     45339     46430     44869     48306     48384     47790     46994     47838     47549     50738     49408     48579     48029     47366     46569 
total dram reads = 9123542
bank skew: 50738/44126 = 1.15
chip skew: 767638/755144 = 1.02
number of total write accesses:
dram[0]:     32479     32536     33472     33748     34472     33979     34949     34585     34098     33559     33696     32410     33317     32644     32102     32596 
dram[1]:     32788     32390     34014     33548     34470     34211     34336     34591     33686     34026     33122     33062     33543     33072     32860     33033 
dram[2]:     32438     32251     33136     32866     33443     34800     34378     34461     33718     34237     33421     32632     32944     33092     32421     32795 
dram[3]:     32545     32649     33145     34093     34535     35274     34308     34832     33951     33762     32546     31965     33391     34119     32365     32610 
dram[4]:     33086     32408     33431     33569     34377     34686     34306     34042     33209     33217     33348     32750     33677     33863     32633     32244 
dram[5]:     32687     32304     33810     32996     34394     34812     34095     34391     32967     33567     32506     33251     33353     32247     33127     33295 
dram[6]:     32355     32416     33577     34097     34270     33980     34217     34859     33531     33737     33059     33577     32683     33471     32102     32836 
dram[7]:     31887     31405     33752     32853     33688     34382     34551     34369     34338     33051     32920     32703     33215     33339     32793     33245 
dram[8]:     32482     32289     32840     33244     34983     34528     35057     35227     33504     33405     32849     32676     33608     32848     32795     32598 
dram[9]:     32262     32002     32970     33119     33913     34115     35304     34728     33410     33893     32571     32303     32921     32770     32805     32634 
dram[10]:     32127     32482     33558     33923     34643     35516     34590     34465     34618     33722     32330     33199     33329     33681     32646     32919 
dram[11]:     31839     32359     33305     32492     34922     34561     34267     34631     34139     33663     33635     32999     33040     32820     32872     32668 
total dram writes = 6415036
bank skew: 35516/31405 = 1.13
chip skew: 537748/531720 = 1.01
average mf latency per bank:
dram[0]:        600       597       592       594       588       586       587       593       586       589       598       609       589       599       602       598
dram[1]:        578       573       580       566       572       565       586       568       572       563       590       568       580       573       583       564
dram[2]:        589       589       586       589       586       578       591       586       582       572       588       595       586       586       594       585
dram[3]:        568       573       564       566       558       559       567       563       561       564       580       593       563       563       574       575
dram[4]:        589       604       596       607       585       591       589       607       592       598       604       621       586       597       601       610
dram[5]:        590       600       595       603       589       587       598       598       593       588       612       611       590       602       597       594
dram[6]:        609       608       605       600       594       606       602       599       608       604       614       612       610       606       610       609
dram[7]:        609       608       591       603       596       592       592       591       583       594       617       615      3524       598       596       596
dram[8]:        610       613       621       621       597       602      3751       600       603       607       624       631       607       619       614       616
dram[9]:        583       597       588       588       575       580       570       584       577       581       594       605       587       593       583       593
dram[10]:        612       606       604       602       589       589       593       600       592       597       628       617       603       592       608       607
dram[11]:        552       550       542       547       531       537       548       539       534       544       547       559       547       547       549       545
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40274428 n_act=766275 n_pre=766259 n_ref_event=0 n_req=1044660 n_rd=759676 n_rd_L2_A=0 n_write=0 n_wr_bk=534642 bw_util=0.1203
n_activity=21738185 dram_eff=0.2382
bk0: 45721a 39102042i bk1: 45128a 39132886i bk2: 46155a 39025861i bk3: 47344a 38926500i bk4: 48258a 38841458i bk5: 47889a 38857402i bk6: 47813a 38843329i bk7: 48574a 38780889i bk8: 48100a 38851517i bk9: 47531a 38894479i bk10: 49617a 38741576i bk11: 47609a 38949023i bk12: 49203a 38821848i bk13: 48152a 38923546i bk14: 46203a 39082081i bk15: 46379a 39053759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266484
Row_Buffer_Locality_read = 0.293986
Row_Buffer_Locality_write = 0.193172
Bank_Level_Parallism = 3.479428
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.256238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.120312 
total_CMD = 43032205 
util_bw = 5177272 
Wasted_Col = 10763580 
Wasted_Row = 3354211 
Idle = 23737142 

BW Util Bottlenecks: 
RCDc_limit = 10427965 
RCDWRc_limit = 2395978 
WTRc_limit = 4519623 
RTWc_limit = 3927723 
CCDLc_limit = 696757 
rwq = 0 
CCDLc_limit_alone = 411002 
WTRc_limit_alone = 4375092 
RTWc_limit_alone = 3786499 

Commands details: 
total_CMD = 43032205 
n_nop = 40274428 
Read = 759676 
Write = 0 
L2_Alloc = 0 
L2_WB = 534642 
n_act = 766275 
n_pre = 766259 
n_ref = 0 
n_req = 1044660 
total_req = 1294318 

Dual Bus Interface Util: 
issued_total_row = 1532534 
issued_total_col = 1294318 
Row_Bus_Util =  0.035614 
CoL_Bus_Util = 0.030078 
Either_Row_CoL_Bus_Util = 0.064086 
Issued_on_Two_Bus_Simul_Util = 0.001605 
issued_two_Eff = 0.025047 
queue_avg = 1.814541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81454
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40249300 n_act=774716 n_pre=774700 n_ref_event=0 n_req=1053616 n_rd=767490 n_rd_L2_A=0 n_write=0 n_wr_bk=536752 bw_util=0.1212
n_activity=21736011 dram_eff=0.24
bk0: 45756a 39058398i bk1: 45965a 39061384i bk2: 47838a 38892406i bk3: 46858a 38955985i bk4: 49298a 38774555i bk5: 48223a 38823587i bk6: 48350a 38825612i bk7: 47931a 38782631i bk8: 47592a 38876647i bk9: 48811a 38779037i bk10: 49027a 38824559i bk11: 48704a 38800134i bk12: 48813a 38813950i bk13: 48907a 38814354i bk14: 47734a 38926604i bk15: 47683a 38902689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.264707
Row_Buffer_Locality_read = 0.291681
Row_Buffer_Locality_write = 0.192356
Bank_Level_Parallism = 3.525455
Bank_Level_Parallism_Col = 2.305795
Bank_Level_Parallism_Ready = 2.244688
write_to_read_ratio_blp_rw_average = 0.325812
GrpLevelPara = 1.710097 

BW Util details:
bwutil = 0.121234 
total_CMD = 43032205 
util_bw = 5216968 
Wasted_Col = 10783818 
Wasted_Row = 3307855 
Idle = 23723564 

BW Util Bottlenecks: 
RCDc_limit = 10530320 
RCDWRc_limit = 2398975 
WTRc_limit = 4586334 
RTWc_limit = 3956434 
CCDLc_limit = 698424 
rwq = 0 
CCDLc_limit_alone = 411248 
WTRc_limit_alone = 4439777 
RTWc_limit_alone = 3815815 

Commands details: 
total_CMD = 43032205 
n_nop = 40249300 
Read = 767490 
Write = 0 
L2_Alloc = 0 
L2_WB = 536752 
n_act = 774716 
n_pre = 774700 
n_ref = 0 
n_req = 1053616 
total_req = 1304242 

Dual Bus Interface Util: 
issued_total_row = 1549416 
issued_total_col = 1304242 
Row_Bus_Util =  0.036006 
CoL_Bus_Util = 0.030309 
Either_Row_CoL_Bus_Util = 0.064670 
Issued_on_Two_Bus_Simul_Util = 0.001644 
issued_two_Eff = 0.025424 
queue_avg = 1.830468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83047
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40290042 n_act=761191 n_pre=761175 n_ref_event=0 n_req=1038867 n_rd=755144 n_rd_L2_A=0 n_write=0 n_wr_bk=533033 bw_util=0.1197
n_activity=21649130 dram_eff=0.238
bk0: 46071a 39070416i bk1: 44619a 39175967i bk2: 46099a 39048864i bk3: 46269a 39036930i bk4: 46686a 38976541i bk5: 48652a 38798442i bk6: 47565a 38873759i bk7: 47474a 38859808i bk8: 47314a 38904556i bk9: 47598a 38840762i bk10: 48236a 38833628i bk11: 48892a 38856795i bk12: 47611a 38961991i bk13: 48506a 38881407i bk14: 46454a 39039495i bk15: 47098a 38976170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.267287
Row_Buffer_Locality_read = 0.295124
Row_Buffer_Locality_write = 0.193199
Bank_Level_Parallism = 3.482430
Bank_Level_Parallism_Col = 2.305543
Bank_Level_Parallism_Ready = 2.270782
write_to_read_ratio_blp_rw_average = 0.327431
GrpLevelPara = 1.703890 

BW Util details:
bwutil = 0.119741 
total_CMD = 43032205 
util_bw = 5152708 
Wasted_Col = 10683522 
Wasted_Row = 3356428 
Idle = 23839547 

BW Util Bottlenecks: 
RCDc_limit = 10354828 
RCDWRc_limit = 2383876 
WTRc_limit = 4469468 
RTWc_limit = 3892590 
CCDLc_limit = 680120 
rwq = 0 
CCDLc_limit_alone = 398843 
WTRc_limit_alone = 4325999 
RTWc_limit_alone = 3754782 

Commands details: 
total_CMD = 43032205 
n_nop = 40290042 
Read = 755144 
Write = 0 
L2_Alloc = 0 
L2_WB = 533033 
n_act = 761191 
n_pre = 761175 
n_ref = 0 
n_req = 1038867 
total_req = 1288177 

Dual Bus Interface Util: 
issued_total_row = 1522366 
issued_total_col = 1288177 
Row_Bus_Util =  0.035377 
CoL_Bus_Util = 0.029935 
Either_Row_CoL_Bus_Util = 0.063724 
Issued_on_Two_Bus_Simul_Util = 0.001589 
issued_two_Eff = 0.024937 
queue_avg = 1.812867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40268943 n_act=768459 n_pre=768443 n_ref_event=0 n_req=1046832 n_rd=760414 n_rd_L2_A=0 n_write=0 n_wr_bk=536090 bw_util=0.1205
n_activity=21683601 dram_eff=0.2392
bk0: 45922a 39073176i bk1: 45717a 39072425i bk2: 45361a 39110447i bk3: 47545a 38885383i bk4: 48244a 38820340i bk5: 49161a 38720225i bk6: 46766a 38913765i bk7: 47992a 38789676i bk8: 48020a 38840807i bk9: 48056a 38838624i bk10: 48673a 38882931i bk11: 48708a 38907659i bk12: 48471a 38863459i bk13: 49422a 38733542i bk14: 46548a 39024943i bk15: 45808a 39075495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.265919
Row_Buffer_Locality_read = 0.293802
Row_Buffer_Locality_write = 0.191894
Bank_Level_Parallism = 3.501353
Bank_Level_Parallism_Col = 2.303385
Bank_Level_Parallism_Ready = 2.248141
write_to_read_ratio_blp_rw_average = 0.328122
GrpLevelPara = 1.708238 

BW Util details:
bwutil = 0.120515 
total_CMD = 43032205 
util_bw = 5186016 
Wasted_Col = 10736773 
Wasted_Row = 3330803 
Idle = 23778613 

BW Util Bottlenecks: 
RCDc_limit = 10423260 
RCDWRc_limit = 2410506 
WTRc_limit = 4554407 
RTWc_limit = 3942498 
CCDLc_limit = 693836 
rwq = 0 
CCDLc_limit_alone = 406713 
WTRc_limit_alone = 4407795 
RTWc_limit_alone = 3801987 

Commands details: 
total_CMD = 43032205 
n_nop = 40268943 
Read = 760414 
Write = 0 
L2_Alloc = 0 
L2_WB = 536090 
n_act = 768459 
n_pre = 768443 
n_ref = 0 
n_req = 1046832 
total_req = 1296504 

Dual Bus Interface Util: 
issued_total_row = 1536902 
issued_total_col = 1296504 
Row_Bus_Util =  0.035715 
CoL_Bus_Util = 0.030129 
Either_Row_CoL_Bus_Util = 0.064214 
Issued_on_Two_Bus_Simul_Util = 0.001630 
issued_two_Eff = 0.025384 
queue_avg = 1.820273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40272971 n_act=766892 n_pre=766876 n_ref_event=0 n_req=1045695 n_rd=760222 n_rd_L2_A=0 n_write=0 n_wr_bk=534846 bw_util=0.1204
n_activity=21709374 dram_eff=0.2386
bk0: 46502a 39019847i bk1: 45199a 39141199i bk2: 46671a 38988271i bk3: 47100a 38956906i bk4: 47977a 38863973i bk5: 48424a 38803224i bk6: 47812a 38837026i bk7: 46878a 38912037i bk8: 47897a 38898298i bk9: 46872a 38963991i bk10: 49671a 38767061i bk11: 48800a 38867525i bk12: 48581a 38845631i bk13: 48829a 38828791i bk14: 47360a 38987581i bk15: 45649a 39105632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266620
Row_Buffer_Locality_read = 0.294342
Row_Buffer_Locality_write = 0.192796
Bank_Level_Parallism = 3.486688
Bank_Level_Parallism_Col = 2.296656
Bank_Level_Parallism_Ready = 2.246630
write_to_read_ratio_blp_rw_average = 0.326804
GrpLevelPara = 1.703563 

BW Util details:
bwutil = 0.120381 
total_CMD = 43032205 
util_bw = 5180272 
Wasted_Col = 10748824 
Wasted_Row = 3338506 
Idle = 23764603 

BW Util Bottlenecks: 
RCDc_limit = 10425922 
RCDWRc_limit = 2400407 
WTRc_limit = 4525627 
RTWc_limit = 3923232 
CCDLc_limit = 694295 
rwq = 0 
CCDLc_limit_alone = 410129 
WTRc_limit_alone = 4381986 
RTWc_limit_alone = 3782707 

Commands details: 
total_CMD = 43032205 
n_nop = 40272971 
Read = 760222 
Write = 0 
L2_Alloc = 0 
L2_WB = 534846 
n_act = 766892 
n_pre = 766876 
n_ref = 0 
n_req = 1045695 
total_req = 1295068 

Dual Bus Interface Util: 
issued_total_row = 1533768 
issued_total_col = 1295068 
Row_Bus_Util =  0.035642 
CoL_Bus_Util = 0.030095 
Either_Row_CoL_Bus_Util = 0.064120 
Issued_on_Two_Bus_Simul_Util = 0.001617 
issued_two_Eff = 0.025225 
queue_avg = 1.818529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40280627 n_act=764329 n_pre=764313 n_ref_event=0 n_req=1042622 n_rd=757895 n_rd_L2_A=0 n_write=0 n_wr_bk=533802 bw_util=0.1201
n_activity=21673193 dram_eff=0.2384
bk0: 46116a 39060244i bk1: 45124a 39126746i bk2: 47878a 38897908i bk3: 45566a 39084332i bk4: 48159a 38856208i bk5: 49078a 38750011i bk6: 47378a 38881964i bk7: 46995a 38877812i bk8: 47291a 38968440i bk9: 47533a 38905945i bk10: 48415a 38900144i bk11: 49896a 38770048i bk12: 47669a 38931061i bk13: 47117a 39029991i bk14: 46443a 39035205i bk15: 47237a 38942248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266916
Row_Buffer_Locality_read = 0.294813
Row_Buffer_Locality_write = 0.192662
Bank_Level_Parallism = 3.481905
Bank_Level_Parallism_Col = 2.301851
Bank_Level_Parallism_Ready = 2.260967
write_to_read_ratio_blp_rw_average = 0.327409
GrpLevelPara = 1.703487 

BW Util details:
bwutil = 0.120068 
total_CMD = 43032205 
util_bw = 5166788 
Wasted_Col = 10717816 
Wasted_Row = 3343358 
Idle = 23804243 

BW Util Bottlenecks: 
RCDc_limit = 10392357 
RCDWRc_limit = 2394432 
WTRc_limit = 4504672 
RTWc_limit = 3905944 
CCDLc_limit = 685286 
rwq = 0 
CCDLc_limit_alone = 402305 
WTRc_limit_alone = 4360103 
RTWc_limit_alone = 3767532 

Commands details: 
total_CMD = 43032205 
n_nop = 40280627 
Read = 757895 
Write = 0 
L2_Alloc = 0 
L2_WB = 533802 
n_act = 764329 
n_pre = 764313 
n_ref = 0 
n_req = 1042622 
total_req = 1291697 

Dual Bus Interface Util: 
issued_total_row = 1528642 
issued_total_col = 1291697 
Row_Bus_Util =  0.035523 
CoL_Bus_Util = 0.030017 
Either_Row_CoL_Bus_Util = 0.063942 
Issued_on_Two_Bus_Simul_Util = 0.001598 
issued_two_Eff = 0.024990 
queue_avg = 1.808327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80833
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40267901 n_act=768406 n_pre=768390 n_ref_event=0 n_req=1046861 n_rd=761741 n_rd_L2_A=0 n_write=0 n_wr_bk=534767 bw_util=0.1205
n_activity=21723010 dram_eff=0.2387
bk0: 45648a 39114880i bk1: 46348a 39060824i bk2: 45858a 39052204i bk3: 47257a 38930483i bk4: 47753a 38915075i bk5: 47801a 38882119i bk6: 47985a 38838940i bk7: 48824a 38736384i bk8: 47642a 38901920i bk9: 47490a 38899422i bk10: 48618a 38866316i bk11: 49630a 38760586i bk12: 47818a 38970365i bk13: 48994a 38823557i bk14: 46544a 39061353i bk15: 47531a 38948926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.265990
Row_Buffer_Locality_read = 0.293436
Row_Buffer_Locality_write = 0.192666
Bank_Level_Parallism = 3.484471
Bank_Level_Parallism_Col = 2.298765
Bank_Level_Parallism_Ready = 2.252476
write_to_read_ratio_blp_rw_average = 0.326259
GrpLevelPara = 1.705072 

BW Util details:
bwutil = 0.120515 
total_CMD = 43032205 
util_bw = 5186032 
Wasted_Col = 10759884 
Wasted_Row = 3341406 
Idle = 23744883 

BW Util Bottlenecks: 
RCDc_limit = 10457662 
RCDWRc_limit = 2395233 
WTRc_limit = 4537063 
RTWc_limit = 3924049 
CCDLc_limit = 690755 
rwq = 0 
CCDLc_limit_alone = 405504 
WTRc_limit_alone = 4391182 
RTWc_limit_alone = 3784679 

Commands details: 
total_CMD = 43032205 
n_nop = 40267901 
Read = 761741 
Write = 0 
L2_Alloc = 0 
L2_WB = 534767 
n_act = 768406 
n_pre = 768390 
n_ref = 0 
n_req = 1046861 
total_req = 1296508 

Dual Bus Interface Util: 
issued_total_row = 1536796 
issued_total_col = 1296508 
Row_Bus_Util =  0.035713 
CoL_Bus_Util = 0.030129 
Either_Row_CoL_Bus_Util = 0.064238 
Issued_on_Two_Bus_Simul_Util = 0.001603 
issued_two_Eff = 0.024961 
queue_avg = 1.807652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80765
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40286120 n_act=762426 n_pre=762410 n_ref_event=0 n_req=1040461 n_rd=757009 n_rd_L2_A=0 n_write=0 n_wr_bk=532491 bw_util=0.1199
n_activity=21710232 dram_eff=0.2376
bk0: 45183a 39174319i bk1: 44233a 39267332i bk2: 46938a 38966585i bk3: 46088a 39072040i bk4: 47843a 38911526i bk5: 48034a 38853817i bk6: 47108a 38874923i bk7: 46937a 38902146i bk8: 48231a 38834620i bk9: 47043a 38964042i bk10: 48821a 38859917i bk11: 49433a 38814168i bk12: 48888a 38856472i bk13: 48196a 38884734i bk14: 46885a 39014205i bk15: 47148a 38972762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.267223
Row_Buffer_Locality_read = 0.294870
Row_Buffer_Locality_write = 0.193387
Bank_Level_Parallism = 3.466974
Bank_Level_Parallism_Col = 2.293688
Bank_Level_Parallism_Ready = 2.251474
write_to_read_ratio_blp_rw_average = 0.326953
GrpLevelPara = 1.701531 

BW Util details:
bwutil = 0.119864 
total_CMD = 43032205 
util_bw = 5158000 
Wasted_Col = 10727781 
Wasted_Row = 3364775 
Idle = 23781649 

BW Util Bottlenecks: 
RCDc_limit = 10392430 
RCDWRc_limit = 2382980 
WTRc_limit = 4461984 
RTWc_limit = 3894869 
CCDLc_limit = 685385 
rwq = 0 
CCDLc_limit_alone = 403545 
WTRc_limit_alone = 4319652 
RTWc_limit_alone = 3755361 

Commands details: 
total_CMD = 43032205 
n_nop = 40286120 
Read = 757009 
Write = 0 
L2_Alloc = 0 
L2_WB = 532491 
n_act = 762426 
n_pre = 762410 
n_ref = 0 
n_req = 1040461 
total_req = 1289500 

Dual Bus Interface Util: 
issued_total_row = 1524836 
issued_total_col = 1289500 
Row_Bus_Util =  0.035435 
CoL_Bus_Util = 0.029966 
Either_Row_CoL_Bus_Util = 0.063815 
Issued_on_Two_Bus_Simul_Util = 0.001586 
issued_two_Eff = 0.024854 
queue_avg = 1.820368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82037
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40268623 n_act=767832 n_pre=767816 n_ref_event=0 n_req=1046476 n_rd=761462 n_rd_L2_A=0 n_write=0 n_wr_bk=534933 bw_util=0.1205
n_activity=21722799 dram_eff=0.2387
bk0: 45634a 39111204i bk1: 44961a 39158150i bk2: 46358a 39058516i bk3: 45718a 39074782i bk4: 49184a 38768687i bk5: 49431a 38762780i bk6: 47694a 38817249i bk7: 48545a 38761371i bk8: 47896a 38889619i bk9: 47450a 38934173i bk10: 49597a 38809450i bk11: 49300a 38829191i bk12: 49301a 38819907i bk13: 48177a 38927382i bk14: 45913a 39093525i bk15: 46303a 39060624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266269
Row_Buffer_Locality_read = 0.293581
Row_Buffer_Locality_write = 0.193299
Bank_Level_Parallism = 3.476036
Bank_Level_Parallism_Col = 2.295461
Bank_Level_Parallism_Ready = 2.243976
write_to_read_ratio_blp_rw_average = 0.327118
GrpLevelPara = 1.703968 

BW Util details:
bwutil = 0.120505 
total_CMD = 43032205 
util_bw = 5185580 
Wasted_Col = 10773950 
Wasted_Row = 3339160 
Idle = 23733515 

BW Util Bottlenecks: 
RCDc_limit = 10455353 
RCDWRc_limit = 2394698 
WTRc_limit = 4535458 
RTWc_limit = 3926940 
CCDLc_limit = 694774 
rwq = 0 
CCDLc_limit_alone = 410262 
WTRc_limit_alone = 4390194 
RTWc_limit_alone = 3787692 

Commands details: 
total_CMD = 43032205 
n_nop = 40268623 
Read = 761462 
Write = 0 
L2_Alloc = 0 
L2_WB = 534933 
n_act = 767832 
n_pre = 767816 
n_ref = 0 
n_req = 1046476 
total_req = 1296395 

Dual Bus Interface Util: 
issued_total_row = 1535648 
issued_total_col = 1296395 
Row_Bus_Util =  0.035686 
CoL_Bus_Util = 0.030126 
Either_Row_CoL_Bus_Util = 0.064221 
Issued_on_Two_Bus_Simul_Util = 0.001591 
issued_two_Eff = 0.024773 
queue_avg = 1.812908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81291
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40292500 n_act=760257 n_pre=760241 n_ref_event=0 n_req=1038448 n_rd=755576 n_rd_L2_A=0 n_write=0 n_wr_bk=531720 bw_util=0.1197
n_activity=21662845 dram_eff=0.2377
bk0: 45156a 39150323i bk1: 44126a 39240744i bk2: 46166a 39070167i bk3: 46049a 39063379i bk4: 48086a 38908546i bk5: 47762a 38910866i bk6: 48883a 38752737i bk7: 48233a 38812987i bk8: 46541a 39014034i bk9: 47223a 38942346i bk10: 49164a 38866810i bk11: 48436a 38917268i bk12: 48495a 38932874i bk13: 48052a 38937232i bk14: 46339a 39047309i bk15: 46865a 38999605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.267891
Row_Buffer_Locality_read = 0.295433
Row_Buffer_Locality_write = 0.194325
Bank_Level_Parallism = 3.457098
Bank_Level_Parallism_Col = 2.292657
Bank_Level_Parallism_Ready = 2.252210
write_to_read_ratio_blp_rw_average = 0.326856
GrpLevelPara = 1.700694 

BW Util details:
bwutil = 0.119659 
total_CMD = 43032205 
util_bw = 5149184 
Wasted_Col = 10698146 
Wasted_Row = 3358162 
Idle = 23826713 

BW Util Bottlenecks: 
RCDc_limit = 10367233 
RCDWRc_limit = 2376958 
WTRc_limit = 4447910 
RTWc_limit = 3873645 
CCDLc_limit = 681294 
rwq = 0 
CCDLc_limit_alone = 400287 
WTRc_limit_alone = 4305522 
RTWc_limit_alone = 3735026 

Commands details: 
total_CMD = 43032205 
n_nop = 40292500 
Read = 755576 
Write = 0 
L2_Alloc = 0 
L2_WB = 531720 
n_act = 760257 
n_pre = 760241 
n_ref = 0 
n_req = 1038448 
total_req = 1287296 

Dual Bus Interface Util: 
issued_total_row = 1520498 
issued_total_col = 1287296 
Row_Bus_Util =  0.035334 
CoL_Bus_Util = 0.029915 
Either_Row_CoL_Bus_Util = 0.063666 
Issued_on_Two_Bus_Simul_Util = 0.001582 
issued_two_Eff = 0.024853 
queue_avg = 1.794149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79415
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40247746 n_act=775240 n_pre=775224 n_ref_event=0 n_req=1054311 n_rd=767638 n_rd_L2_A=0 n_write=0 n_wr_bk=537748 bw_util=0.1213
n_activity=21754230 dram_eff=0.24
bk0: 44757a 39180580i bk1: 45440a 39099593i bk2: 46640a 38963931i bk3: 47250a 38911920i bk4: 48316a 38824232i bk5: 49919a 38653338i bk6: 48434a 38787670i bk7: 48539a 38780392i bk8: 48731a 38772140i bk9: 48047a 38838637i bk10: 48685a 38882021i bk11: 50617a 38698622i bk12: 48865a 38830529i bk13: 48904a 38793458i bk14: 46867a 38985993i bk15: 47627a 38916667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.264695
Row_Buffer_Locality_read = 0.291734
Row_Buffer_Locality_write = 0.192292
Bank_Level_Parallism = 3.520621
Bank_Level_Parallism_Col = 2.305747
Bank_Level_Parallism_Ready = 2.245396
write_to_read_ratio_blp_rw_average = 0.326150
GrpLevelPara = 1.710796 

BW Util details:
bwutil = 0.121340 
total_CMD = 43032205 
util_bw = 5221544 
Wasted_Col = 10795365 
Wasted_Row = 3316514 
Idle = 23698782 

BW Util Bottlenecks: 
RCDc_limit = 10535648 
RCDWRc_limit = 2403617 
WTRc_limit = 4601052 
RTWc_limit = 3959223 
CCDLc_limit = 697233 
rwq = 0 
CCDLc_limit_alone = 409445 
WTRc_limit_alone = 4453732 
RTWc_limit_alone = 3818755 

Commands details: 
total_CMD = 43032205 
n_nop = 40247746 
Read = 767638 
Write = 0 
L2_Alloc = 0 
L2_WB = 537748 
n_act = 775240 
n_pre = 775224 
n_ref = 0 
n_req = 1054311 
total_req = 1305386 

Dual Bus Interface Util: 
issued_total_row = 1550464 
issued_total_col = 1305386 
Row_Bus_Util =  0.036030 
CoL_Bus_Util = 0.030335 
Either_Row_CoL_Bus_Util = 0.064706 
Issued_on_Two_Bus_Simul_Util = 0.001659 
issued_two_Eff = 0.025639 
queue_avg = 1.825753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82575
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43032205 n_nop=40277924 n_act=764947 n_pre=764931 n_ref_event=0 n_req=1043563 n_rd=759275 n_rd_L2_A=0 n_write=0 n_wr_bk=534212 bw_util=0.1202
n_activity=21652293 dram_eff=0.239
bk0: 45087a 39178171i bk1: 45339a 39148114i bk2: 46430a 39028623i bk3: 44869a 39153595i bk4: 48306a 38833705i bk5: 48384a 38839279i bk6: 47790a 38867557i bk7: 46994a 38886618i bk8: 47838a 38867370i bk9: 47549a 38909564i bk10: 50738a 38703628i bk11: 49408a 38795504i bk12: 48579a 38885688i bk13: 48029a 38924785i bk14: 47366a 38967500i bk15: 46569a 39006150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266985
Row_Buffer_Locality_read = 0.294497
Row_Buffer_Locality_write = 0.193508
Bank_Level_Parallism = 3.483960
Bank_Level_Parallism_Col = 2.301253
Bank_Level_Parallism_Ready = 2.252531
write_to_read_ratio_blp_rw_average = 0.326715
GrpLevelPara = 1.704926 

BW Util details:
bwutil = 0.120234 
total_CMD = 43032205 
util_bw = 5173948 
Wasted_Col = 10720316 
Wasted_Row = 3326514 
Idle = 23811427 

BW Util Bottlenecks: 
RCDc_limit = 10409915 
RCDWRc_limit = 2386044 
WTRc_limit = 4515507 
RTWc_limit = 3905389 
CCDLc_limit = 689273 
rwq = 0 
CCDLc_limit_alone = 405954 
WTRc_limit_alone = 4370946 
RTWc_limit_alone = 3766631 

Commands details: 
total_CMD = 43032205 
n_nop = 40277924 
Read = 759275 
Write = 0 
L2_Alloc = 0 
L2_WB = 534212 
n_act = 764947 
n_pre = 764931 
n_ref = 0 
n_req = 1043563 
total_req = 1293487 

Dual Bus Interface Util: 
issued_total_row = 1529878 
issued_total_col = 1293487 
Row_Bus_Util =  0.035552 
CoL_Bus_Util = 0.030059 
Either_Row_CoL_Bus_Util = 0.064005 
Issued_on_Two_Bus_Simul_Util = 0.001605 
issued_two_Eff = 0.025082 
queue_avg = 1.811756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 758491, Miss = 501346, Miss_rate = 0.661, Pending_hits = 424, Reservation_fails = 584
L2_cache_bank[1]: Access = 751385, Miss = 498882, Miss_rate = 0.664, Pending_hits = 358, Reservation_fails = 241
L2_cache_bank[2]: Access = 758931, Miss = 504684, Miss_rate = 0.665, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[3]: Access = 751432, Miss = 503358, Miss_rate = 0.670, Pending_hits = 413, Reservation_fails = 374
L2_cache_bank[4]: Access = 742710, Miss = 496312, Miss_rate = 0.668, Pending_hits = 350, Reservation_fails = 539
L2_cache_bank[5]: Access = 746797, Miss = 499384, Miss_rate = 0.669, Pending_hits = 406, Reservation_fails = 407
L2_cache_bank[6]: Access = 739295, Miss = 498281, Miss_rate = 0.674, Pending_hits = 382, Reservation_fails = 149
L2_cache_bank[7]: Access = 755140, Miss = 502681, Miss_rate = 0.666, Pending_hits = 416, Reservation_fails = 129
L2_cache_bank[8]: Access = 757343, Miss = 502743, Miss_rate = 0.664, Pending_hits = 422, Reservation_fails = 270
L2_cache_bank[9]: Access = 758748, Miss = 498023, Miss_rate = 0.656, Pending_hits = 365, Reservation_fails = 472
L2_cache_bank[10]: Access = 750654, Miss = 499622, Miss_rate = 0.666, Pending_hits = 419, Reservation_fails = 374
L2_cache_bank[11]: Access = 745600, Miss = 498819, Miss_rate = 0.669, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[12]: Access = 752955, Miss = 498134, Miss_rate = 0.662, Pending_hits = 364, Reservation_fails = 53
L2_cache_bank[13]: Access = 761549, Miss = 504131, Miss_rate = 0.662, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[14]: Access = 1776043, Miss = 500172, Miss_rate = 0.282, Pending_hits = 410, Reservation_fails = 375
L2_cache_bank[15]: Access = 750514, Miss = 497387, Miss_rate = 0.663, Pending_hits = 377, Reservation_fails = 262
L2_cache_bank[16]: Access = 2027185, Miss = 501853, Miss_rate = 0.248, Pending_hits = 453, Reservation_fails = 407
L2_cache_bank[17]: Access = 753207, Miss = 500161, Miss_rate = 0.664, Pending_hits = 462, Reservation_fails = 371
L2_cache_bank[18]: Access = 749306, Miss = 499106, Miss_rate = 0.666, Pending_hits = 430, Reservation_fails = 786
L2_cache_bank[19]: Access = 745310, Miss = 497022, Miss_rate = 0.667, Pending_hits = 423, Reservation_fails = 349
L2_cache_bank[20]: Access = 752990, Miss = 501571, Miss_rate = 0.666, Pending_hits = 401, Reservation_fails = 232
L2_cache_bank[21]: Access = 763567, Miss = 506619, Miss_rate = 0.663, Pending_hits = 480, Reservation_fails = 356
L2_cache_bank[22]: Access = 748766, Miss = 502410, Miss_rate = 0.671, Pending_hits = 416, Reservation_fails = 686
L2_cache_bank[23]: Access = 742624, Miss = 497417, Miss_rate = 0.670, Pending_hits = 335, Reservation_fails = 0
L2_total_cache_accesses = 20340542
L2_total_cache_misses = 12010118
L2_total_cache_miss_rate = 0.5905
L2_total_cache_pending_hits = 9719
L2_total_cache_reservation_fails = 7416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6291258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5075939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4047603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9719
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2029447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 721647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2164929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15424519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4916023
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7416
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=20340542
icnt_total_pkts_simt_to_mem=20340542
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20340542
Req_Network_cycles = 16780169
Req_Network_injected_packets_per_cycle =       1.2122 
Req_Network_conflicts_per_cycle =       0.1812
Req_Network_conflicts_per_cycle_util =       0.3943
Req_Bank_Level_Parallism =       2.6382
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1085
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       7.1316

Reply_Network_injected_packets_num = 20340542
Reply_Network_cycles = 16780169
Reply_Network_injected_packets_per_cycle =        1.2122
Reply_Network_conflicts_per_cycle =        0.4439
Reply_Network_conflicts_per_cycle_util =       0.9633
Reply_Bank_Level_Parallism =       2.6305
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1696
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0404
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 45 min, 44 sec (56744 sec)
gpgpu_simulation_rate = 18264 (inst/sec)
gpgpu_simulation_rate = 295 (cycle/sec)
gpgpu_silicon_slowdown = 4627118x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z9bc_updateiPiPb'
Destroy streams for kernel 9: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 180835
gpu_sim_insn = 80281385
gpu_ipc =     443.9483
gpu_tot_sim_cycle = 16961004
gpu_tot_sim_insn = 1116673415
gpu_tot_ipc =      65.8377
gpu_tot_issued_cta = 170424
gpu_occupancy = 85.9321% 
gpu_tot_occupancy = 40.2608% 
max_total_param_size = 0
gpu_stall_dramfull = 5497158
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5806
partiton_level_parallism_total  =       1.2481
partiton_level_parallism_util =       4.7985
partiton_level_parallism_util_total  =       2.6853
L2_BW  =     200.0802 GB/Sec
L2_BW_total  =      54.5166 GB/Sec
gpu_total_sim_rate=19181

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1045587, Miss = 443814, Miss_rate = 0.424, Pending_hits = 2606, Reservation_fails = 159179
	L1D_cache_core[1]: Access = 1088100, Miss = 475919, Miss_rate = 0.437, Pending_hits = 2670, Reservation_fails = 161877
	L1D_cache_core[2]: Access = 934436, Miss = 412410, Miss_rate = 0.441, Pending_hits = 2036, Reservation_fails = 161883
	L1D_cache_core[3]: Access = 988747, Miss = 425008, Miss_rate = 0.430, Pending_hits = 2433, Reservation_fails = 160971
	L1D_cache_core[4]: Access = 1036242, Miss = 444175, Miss_rate = 0.429, Pending_hits = 2527, Reservation_fails = 155603
	L1D_cache_core[5]: Access = 1076880, Miss = 463237, Miss_rate = 0.430, Pending_hits = 2577, Reservation_fails = 163153
	L1D_cache_core[6]: Access = 1049505, Miss = 453806, Miss_rate = 0.432, Pending_hits = 2493, Reservation_fails = 161011
	L1D_cache_core[7]: Access = 1060832, Miss = 448566, Miss_rate = 0.423, Pending_hits = 2396, Reservation_fails = 156858
	L1D_cache_core[8]: Access = 998052, Miss = 432576, Miss_rate = 0.433, Pending_hits = 2346, Reservation_fails = 160388
	L1D_cache_core[9]: Access = 1000296, Miss = 435318, Miss_rate = 0.435, Pending_hits = 2367, Reservation_fails = 162858
	L1D_cache_core[10]: Access = 1042482, Miss = 450069, Miss_rate = 0.432, Pending_hits = 2565, Reservation_fails = 160491
	L1D_cache_core[11]: Access = 987895, Miss = 426218, Miss_rate = 0.431, Pending_hits = 2348, Reservation_fails = 162344
	L1D_cache_core[12]: Access = 979807, Miss = 425102, Miss_rate = 0.434, Pending_hits = 2337, Reservation_fails = 158399
	L1D_cache_core[13]: Access = 1130181, Miss = 511286, Miss_rate = 0.452, Pending_hits = 2823, Reservation_fails = 167405
	L1D_cache_core[14]: Access = 1087169, Miss = 458193, Miss_rate = 0.421, Pending_hits = 2598, Reservation_fails = 157430
	L1D_cache_core[15]: Access = 908524, Miss = 392605, Miss_rate = 0.432, Pending_hits = 2034, Reservation_fails = 160783
	L1D_cache_core[16]: Access = 1080156, Miss = 456998, Miss_rate = 0.423, Pending_hits = 2635, Reservation_fails = 161604
	L1D_cache_core[17]: Access = 982531, Miss = 421980, Miss_rate = 0.429, Pending_hits = 2316, Reservation_fails = 157266
	L1D_cache_core[18]: Access = 1011203, Miss = 430106, Miss_rate = 0.425, Pending_hits = 2468, Reservation_fails = 158199
	L1D_cache_core[19]: Access = 1073719, Miss = 448395, Miss_rate = 0.418, Pending_hits = 2384, Reservation_fails = 160652
	L1D_cache_core[20]: Access = 1048058, Miss = 439384, Miss_rate = 0.419, Pending_hits = 2529, Reservation_fails = 161025
	L1D_cache_core[21]: Access = 1051578, Miss = 441435, Miss_rate = 0.420, Pending_hits = 2463, Reservation_fails = 160730
	L1D_cache_core[22]: Access = 1034327, Miss = 436928, Miss_rate = 0.422, Pending_hits = 2343, Reservation_fails = 162217
	L1D_cache_core[23]: Access = 834520, Miss = 380706, Miss_rate = 0.456, Pending_hits = 2002, Reservation_fails = 156372
	L1D_cache_core[24]: Access = 956297, Miss = 417512, Miss_rate = 0.437, Pending_hits = 2347, Reservation_fails = 158482
	L1D_cache_core[25]: Access = 1038648, Miss = 442593, Miss_rate = 0.426, Pending_hits = 2541, Reservation_fails = 157527
	L1D_cache_core[26]: Access = 1092098, Miss = 460260, Miss_rate = 0.421, Pending_hits = 2611, Reservation_fails = 159151
	L1D_cache_core[27]: Access = 1078938, Miss = 453152, Miss_rate = 0.420, Pending_hits = 2513, Reservation_fails = 161713
	L1D_cache_core[28]: Access = 1064134, Miss = 451501, Miss_rate = 0.424, Pending_hits = 2587, Reservation_fails = 158363
	L1D_cache_core[29]: Access = 1027243, Miss = 430900, Miss_rate = 0.419, Pending_hits = 2433, Reservation_fails = 161674
	L1D_total_cache_accesses = 30788185
	L1D_total_cache_misses = 13210152
	L1D_total_cache_miss_rate = 0.4291
	L1D_total_cache_pending_hits = 73328
	L1D_total_cache_reservation_fails = 4805608
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16201722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5899858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1366488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3586248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 73328
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1302983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1383199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2340847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25761156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5027029

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1366488
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439120
ctas_completed 170424, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
101089, 91088, 91786, 96887, 88559, 93857, 94449, 81860, 93710, 80790, 102281, 89564, 88038, 78351, 80609, 82007, 81959, 71196, 76466, 90814, 82215, 61484, 76326, 105035, 102700, 92429, 96399, 92539, 77598, 101258, 83088, 83128, 
gpgpu_n_tot_thrd_icount = 2628934688
gpgpu_n_tot_w_icount = 82154209
gpgpu_n_stall_shd_mem = 6897402
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16141844
gpgpu_n_mem_write_global = 5027029
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 70385428
gpgpu_n_store_insn = 33024490
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 329637888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4534297
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2363105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31090709	W0_Idle:278484735	W0_Scoreboard:842517127	W1:30704655	W2:8095401	W3:3609922	W4:1961093	W5:1167413	W6:783192	W7:525783	W8:361112	W9:274905	W10:203484	W11:155231	W12:120789	W13:97501	W14:81887	W15:72961	W16:59386	W17:51708	W18:46700	W19:40503	W20:35025	W21:31802	W22:26120	W23:24371	W24:21980	W25:18727	W26:16924	W27:15292	W28:13061	W29:12611	W30:10170	W31:9774	W32:33504726
single_issue_nums: WS0:20253926	WS1:20204715	WS2:20966918	WS3:20728650	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75888848 {8:9486106,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 201081160 {40:5027029,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 266229520 {40:6655738,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 379444240 {40:9486106,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40216232 {8:5027029,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 266229520 {40:6655738,}
maxmflatency = 2181 
max_icnt2mem_latency = 1918 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 470 
avg_icnt2mem_latency = 168 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 5 
mrq_lat_table:8471022 	272078 	426195 	786428 	1552747 	985802 	321208 	147476 	126358 	146398 	61871 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8457894 	10007586 	129764 	2572552 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6310412 	187687 	44471 	34192 	11499157 	341796 	105648 	65376 	641973 	1938161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17677218 	1399035 	847126 	620322 	361581 	195360 	58997 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3622 	12950 	11 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    686207    404363    534237    462838    715725    806595    623746    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    435717    749161    417684    473562    452384    792658    476343    685139    672483    647360    618385    503125    815117    548478    683184 
dram[2]:    445826    418830    724550    736692    640997    745254    753444    544095    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974    670541    748338    429030    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    507943    684104    528579    508306    602533    556350    436662    443775    500237 
dram[5]:    749006    569083    753326    438703    450415    711965    460000    768574    512989   1001968    917780    606473    648908    863761   1087577    566864 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    478801    603771    576067    643506    484550    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    741601    851300    520869    540865    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    577051    492042    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    672816    855115    774256    491118    662437    637893    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    470546    790958    533599    672603    485977    507421   1164248    492286    566557    578017    456076    589749    650911 
average row accesses per activate:
dram[0]:  1.460908  1.464984  1.453689  1.445549  1.429329  1.430565  1.432871  1.429120  1.420363  1.426864  1.419893  1.441233  1.426533  1.444652  1.457740  1.456045 
dram[1]:  1.457026  1.457176  1.438872  1.449281  1.422706  1.430677  1.433487  1.432137  1.423627  1.417222  1.429226  1.426205  1.432092  1.433670  1.444673  1.443297 
dram[2]:  1.457266  1.469264  1.457844  1.455726  1.441892  1.422245  1.436448  1.434776  1.426562  1.420359  1.429471  1.430775  1.445056  1.438191  1.455832  1.449378 
dram[3]:  1.457884  1.459207  1.460296  1.439466  1.427162  1.420664  1.443781  1.429375  1.420177  1.421096  1.435528  1.435875  1.431342  1.423760  1.454571  1.461530 
dram[4]:  1.449480  1.465437  1.451712  1.448652  1.432106  1.424146  1.435085  1.439711  1.427339  1.433871  1.421929  1.434525  1.431613  1.429599  1.450308  1.467002 
dram[5]:  1.454172  1.464936  1.439585  1.462050  1.428733  1.419914  1.435970  1.441082  1.433460  1.425985  1.433843  1.421838  1.440382  1.453048  1.453884  1.444302 
dram[6]:  1.462348  1.455997  1.455805  1.440989  1.432432  1.430404  1.432560  1.423730  1.426487  1.427265  1.429378  1.421396  1.446303  1.431963  1.457002  1.445577 
dram[7]:  1.469890  1.478944  1.444649  1.458237  1.436687  1.430714  1.438304  1.439367  1.418829  1.432931  1.430225  1.424794  1.431408  1.437523  1.447562  1.450267 
dram[8]:  1.458516  1.466224  1.457320  1.460526  1.420696  1.421230  1.431769  1.426373  1.423978  1.430356  1.421170  1.426851  1.428207  1.442111  1.461029  1.457829 
dram[9]:  1.463297  1.479089  1.455994  1.457140  1.431840  1.435715  1.421575  1.427803  1.437883  1.431749  1.428313  1.433617  1.439448  1.444911  1.455546  1.448354 
dram[10]:  1.470629  1.461012  1.447277  1.441519  1.430546  1.412538  1.427972  1.427915  1.417016  1.422491  1.438208  1.417706  1.435379  1.432977  1.451289  1.441642 
dram[11]:  1.466959  1.464861  1.453630  1.472003  1.428238  1.431921  1.433398  1.439087  1.425050  1.429808  1.413895  1.424772  1.436053  1.442379  1.445397  1.451161 
average row locality = 13298716/9239164 = 1.439385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     49420     48866     49929     51121     52048     51673     51517     52285     51766     51193     53297     51310     52928     51889     49908     50077 
dram[1]:     49500     49691     51620     50641     53063     51980     52054     51645     51248     52472     52724     52387     52555     52631     51442     51385 
dram[2]:     49788     48317     49885     50051     50442     52417     51259     51184     50969     51259     51937     52573     51344     52238     50160     50798 
dram[3]:     49653     49452     49132     51324     51998     52917     50478     51704     51675     51727     52370     52409     52203     53153     50254     49527 
dram[4]:     50233     48932     50461     50866     51736     52185     51513     50590     51558     50527     53347     52499     52324     52565     51061     49365 
dram[5]:     49834     48845     51649     49340     51907     52818     51096     50694     50930     51193     52068     53576     51405     50856     50148     50939 
dram[6]:     49367     50055     49623     51033     51510     51559     51704     52502     51298     51148     52309     53311     51571     52728     50244     51232 
dram[7]:     48904     47941     50725     49852     51610     51799     50830     50647     51889     50722     52514     53130     52620     51926     50576     50858 
dram[8]:     49346     48675     50144     49501     52961     53203     51397     52250     51561     51113     53295     52988     53039     51918     49617     50001 
dram[9]:     48879     47847     49937     49824     51847     51532     52604     51930     50185     50885     52853     52124     52224     51798     50038     50550 
dram[10]:     48452     49160     50417     51055     52097     53683     52134     52245     52402     51710     52383     54295     52608     52664     50568     51317 
dram[11]:     48803     49048     50203     48647     52078     52158     51486     50723     51499     51210     54430     53099     52313     51751     51061     50264 
total dram reads = 9837688
bank skew: 54430/47847 = 1.14
chip skew: 827190/814621 = 1.02
number of total write accesses:
dram[0]:     33118     33214     34123     34389     35125     34640     35575     35216     34698     34163     34334     33040     33955     33302     32728     33217 
dram[1]:     33473     33044     34664     34205     35116     34831     34984     35206     34276     34609     33768     33684     34195     33709     33489     33661 
dram[2]:     33091     32876     33791     33511     34064     35440     35002     35096     34315     34833     34062     33257     33578     33741     33054     33413 
dram[3]:     33204     33304     33775     34739     35161     35893     34944     35464     34539     34353     33165     32606     34036     34763     33003     33268 
dram[4]:     33738     33081     34088     34216     34997     35301     34941     34675     33801     33792     33985     33365     34338     34520     33274     32905 
dram[5]:     33350     32966     34441     33644     35022     35417     34729     35014     33546     34165     33101     33871     34010     32896     33755     33912 
dram[6]:     33003     33071     34199     34754     34902     34591     34834     35460     34139     34327     33697     34191     33344     34124     32730     33466 
dram[7]:     32527     32031     34400     33480     34306     35013     35191     35016     34929     33640     33543     33350     33870     33986     33409     33870 
dram[8]:     33112     32920     33472     33886     35599     35168     35687     35868     34108     34009     33483     33312     34282     33500     33432     33216 
dram[9]:     32913     32652     33597     33760     34552     34735     35920     35372     33990     34478     33210     32927     33579     33429     33430     33257 
dram[10]:     32770     33145     34205     34579     35291     36160     35227     35086     35232     34308     32959     33826     33996     34348     33270     33548 
dram[11]:     32501     33009     33940     33131     35571     35200     34895     35286     34711     34259     34276     33618     33681     33468     33498     33288 
total dram writes = 6536478
bank skew: 36160/32031 = 1.13
chip skew: 547950/541801 = 1.01
average mf latency per bank:
dram[0]:        587       584       580       581       576       574       575       582       575       577       585       596       577       586       589       586
dram[1]:        566       561       569       556       562       555       575       557       561       553       578       557       569       562       571       554
dram[2]:        576       577       574       577       575       568       579       575       571       562       576       583       575       575       582       574
dram[3]:        557       561       553       555       548       549       556       553       551       554       568       581       552       552       563       563
dram[4]:        576       591       583       594       574       579       577       594       580       585       591       607       574       585       588       597
dram[5]:        578       587       583       590       578       576       586       586       582       576       599       599       577       589       584       582
dram[6]:        595       595       592       587       582       594       590       588       595       592       601       600       596       593       597       596
dram[7]:        595       594       579       590       584       580       580       578       571       582       604       602      3363       586       584       584
dram[8]:        596       600       607       607       586       590      3582       588       591       594       610       617       594       605       601       602
dram[9]:        571       584       576       576       564       569       559       573       566       569       582       593       576       580       572       581
dram[10]:        599       593       591       589       578       578       581       588       580       585       615       605       591       580       596       595
dram[11]:        541       540       533       536       523       528       538       530       525       535       537       548       537       537       539       536
maximum mf latency per bank:
dram[0]:       2021      2049      2013      2013      1991      2063      2003      2026      2007      2059      2022      1999      2019      2021      2003      2026
dram[1]:       1932      1862      1944      1887      1947      1897      1957      1895      1956      1890      1942      1863      1939      1872      1950      1881
dram[2]:       2050      2037      1975      1981      2049      1991      2004      1996      2006      1989      1973      1968      1968      1982      1963      1962
dram[3]:       1938      1926      1943      1997      1914      1992      1942      1937      1990      2010      1920      1935      1991      2039      1904      1967
dram[4]:       2033      2081      2012      2030      1997      2009      2022      2024      1974      2030      2000      2023      2039      2072      2011      2043
dram[5]:       2092      2094      2048      2084      2053      2077      2123      2099      2096      2108      2061      2072      2115      2127      2059      2088
dram[6]:       2070      2089      2056      2069      2048      2064      2068      2084      2036      2101      2070      2084      2095      2107      2111      2105
dram[7]:       2046      2028      2092      2063      2060      2041      2046      2064      2062      2074      2054      2032      2057      2062      2062      2071
dram[8]:       2169      2128      2166      2143      2138      2085      2181      2144      2099      2109      2142      2103      2149      2135      2108      2098
dram[9]:       2059      2096      1995      2049      2030      2066      2001      2070      2021      2069      2020      2075      2039      2107      2011      2065
dram[10]:       2086      2097      2074      2075      2066      2124      2073      2108      2056      2054      2057      2093      2068      2082      2080      2060
dram[11]:       1742      1748      1746      1760      1733      1737      1755      1756      1757      1772      1746      1744      1758      1749      1747      1731

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40662196 n_act=769483 n_pre=769467 n_ref_event=0 n_req=1107728 n_rd=819227 n_rd_L2_A=0 n_write=0 n_wr_bk=544837 bw_util=0.1254
n_activity=22148205 dram_eff=0.2464
bk0: 49420a 39509011i bk1: 48866a 39538320i bk2: 49929a 39427138i bk3: 51121a 39328298i bk4: 52048a 39239840i bk5: 51673a 39257520i bk6: 51517a 39244462i bk7: 52285a 39183451i bk8: 51766a 39257501i bk9: 51193a 39298659i bk10: 53297a 39148027i bk11: 51310a 39358323i bk12: 52928a 39226223i bk13: 51889a 39329230i bk14: 49908a 39482159i bk15: 50077a 39455932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.305350
Row_Buffer_Locality_read = 0.342890
Row_Buffer_Locality_write = 0.198751
Bank_Level_Parallism = 3.468765
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.206930
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.125443 
total_CMD = 43495949 
util_bw = 5456256 
Wasted_Col = 10841569 
Wasted_Row = 3366168 
Idle = 23831956 

BW Util Bottlenecks: 
RCDc_limit = 10451964 
RCDWRc_limit = 2402267 
WTRc_limit = 4549647 
RTWc_limit = 3992543 
CCDLc_limit = 737861 
rwq = 0 
CCDLc_limit_alone = 444251 
WTRc_limit_alone = 4403194 
RTWc_limit_alone = 3845386 

Commands details: 
total_CMD = 43495949 
n_nop = 40662196 
Read = 819227 
Write = 0 
L2_Alloc = 0 
L2_WB = 544837 
n_act = 769483 
n_pre = 769467 
n_ref = 0 
n_req = 1107728 
total_req = 1364064 

Dual Bus Interface Util: 
issued_total_row = 1538950 
issued_total_col = 1364064 
Row_Bus_Util =  0.035381 
CoL_Bus_Util = 0.031361 
Either_Row_CoL_Bus_Util = 0.065150 
Issued_on_Two_Bus_Simul_Util = 0.001592 
issued_two_Eff = 0.024441 
queue_avg = 1.868375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40637070 n_act=777934 n_pre=777918 n_ref_event=0 n_req=1116682 n_rd=827038 n_rd_L2_A=0 n_write=0 n_wr_bk=546914 bw_util=0.1264
n_activity=22140335 dram_eff=0.2482
bk0: 49500a 39461960i bk1: 49691a 39466536i bk2: 51620a 39294552i bk3: 50641a 39354720i bk4: 53063a 39176944i bk5: 51980a 39227940i bk6: 52054a 39228018i bk7: 51645a 39186889i bk8: 51248a 39283195i bk9: 52472a 39186790i bk10: 52724a 39230314i bk11: 52387a 39206937i bk12: 52555a 39219082i bk13: 52631a 39219570i bk14: 51442a 39325535i bk15: 51385a 39300183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.303352
Row_Buffer_Locality_read = 0.340305
Row_Buffer_Locality_write = 0.197839
Bank_Level_Parallism = 3.515705
Bank_Level_Parallism_Col = 2.315495
Bank_Level_Parallism_Ready = 2.196908
write_to_read_ratio_blp_rw_average = 0.325307
GrpLevelPara = 1.721037 

BW Util details:
bwutil = 0.126352 
total_CMD = 43495949 
util_bw = 5495808 
Wasted_Col = 10854153 
Wasted_Row = 3319646 
Idle = 23826342 

BW Util Bottlenecks: 
RCDc_limit = 10554180 
RCDWRc_limit = 2404971 
WTRc_limit = 4615537 
RTWc_limit = 4021439 
CCDLc_limit = 731845 
rwq = 0 
CCDLc_limit_alone = 437497 
WTRc_limit_alone = 4467277 
RTWc_limit_alone = 3875351 

Commands details: 
total_CMD = 43495949 
n_nop = 40637070 
Read = 827038 
Write = 0 
L2_Alloc = 0 
L2_WB = 546914 
n_act = 777934 
n_pre = 777918 
n_ref = 0 
n_req = 1116682 
total_req = 1373952 

Dual Bus Interface Util: 
issued_total_row = 1555852 
issued_total_col = 1373952 
Row_Bus_Util =  0.035770 
CoL_Bus_Util = 0.031588 
Either_Row_CoL_Bus_Util = 0.065727 
Issued_on_Two_Bus_Simul_Util = 0.001631 
issued_two_Eff = 0.024809 
queue_avg = 1.886156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40678098 n_act=764341 n_pre=764325 n_ref_event=0 n_req=1101835 n_rd=814621 n_rd_L2_A=0 n_write=0 n_wr_bk=543124 bw_util=0.1249
n_activity=22053098 dram_eff=0.2463
bk0: 49788a 39475549i bk1: 48317a 39583179i bk2: 49885a 39451705i bk3: 50051a 39438275i bk4: 50442a 39377559i bk5: 52417a 39200358i bk6: 51259a 39277861i bk7: 51184a 39264508i bk8: 50969a 39310099i bk9: 51259a 39245484i bk10: 51937a 39239007i bk11: 52573a 39264491i bk12: 51344a 39368364i bk13: 52238a 39287163i bk14: 50160a 39440888i bk15: 50798a 39377243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.306302
Row_Buffer_Locality_read = 0.344193
Row_Buffer_Locality_write = 0.198831
Bank_Level_Parallism = 3.473228
Bank_Level_Parallism_Col = 2.315309
Bank_Level_Parallism_Ready = 2.221023
write_to_read_ratio_blp_rw_average = 0.326831
GrpLevelPara = 1.715086 

BW Util details:
bwutil = 0.124862 
total_CMD = 43495949 
util_bw = 5430980 
Wasted_Col = 10752853 
Wasted_Row = 3368296 
Idle = 23943820 

BW Util Bottlenecks: 
RCDc_limit = 10378419 
RCDWRc_limit = 2389558 
WTRc_limit = 4498469 
RTWc_limit = 3955898 
CCDLc_limit = 712377 
rwq = 0 
CCDLc_limit_alone = 424385 
WTRc_limit_alone = 4353437 
RTWc_limit_alone = 3812938 

Commands details: 
total_CMD = 43495949 
n_nop = 40678098 
Read = 814621 
Write = 0 
L2_Alloc = 0 
L2_WB = 543124 
n_act = 764341 
n_pre = 764325 
n_ref = 0 
n_req = 1101835 
total_req = 1357745 

Dual Bus Interface Util: 
issued_total_row = 1528666 
issued_total_col = 1357745 
Row_Bus_Util =  0.035145 
CoL_Bus_Util = 0.031215 
Either_Row_CoL_Bus_Util = 0.064784 
Issued_on_Two_Bus_Simul_Util = 0.001576 
issued_two_Eff = 0.024331 
queue_avg = 1.864704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8647
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40656813 n_act=771632 n_pre=771616 n_ref_event=0 n_req=1109896 n_rd=819976 n_rd_L2_A=0 n_write=0 n_wr_bk=546217 bw_util=0.1256
n_activity=22086814 dram_eff=0.2474
bk0: 49653a 39478694i bk1: 49452a 39479437i bk2: 49132a 39512102i bk3: 51324a 39285812i bk4: 51998a 39221358i bk5: 52917a 39122859i bk6: 50478a 39316972i bk7: 51704a 39192802i bk8: 51675a 39244204i bk9: 51727a 39242607i bk10: 52370a 39291826i bk11: 52409a 39315612i bk12: 52203a 39268260i bk13: 53153a 39140771i bk14: 50254a 39425924i bk15: 49527a 39472928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.304771
Row_Buffer_Locality_read = 0.342721
Row_Buffer_Locality_write = 0.197437
Bank_Level_Parallism = 3.491243
Bank_Level_Parallism_Col = 2.312766
Bank_Level_Parallism_Ready = 2.199581
write_to_read_ratio_blp_rw_average = 0.327327
GrpLevelPara = 1.719637 

BW Util details:
bwutil = 0.125639 
total_CMD = 43495949 
util_bw = 5464772 
Wasted_Col = 10807523 
Wasted_Row = 3342813 
Idle = 23880841 

BW Util Bottlenecks: 
RCDc_limit = 10447290 
RCDWRc_limit = 2416469 
WTRc_limit = 4583563 
RTWc_limit = 4002099 
CCDLc_limit = 727928 
rwq = 0 
CCDLc_limit_alone = 434380 
WTRc_limit_alone = 4435280 
RTWc_limit_alone = 3856834 

Commands details: 
total_CMD = 43495949 
n_nop = 40656813 
Read = 819976 
Write = 0 
L2_Alloc = 0 
L2_WB = 546217 
n_act = 771632 
n_pre = 771616 
n_ref = 0 
n_req = 1109896 
total_req = 1366193 

Dual Bus Interface Util: 
issued_total_row = 1543248 
issued_total_col = 1366193 
Row_Bus_Util =  0.035480 
CoL_Bus_Util = 0.031410 
Either_Row_CoL_Bus_Util = 0.065274 
Issued_on_Two_Bus_Simul_Util = 0.001616 
issued_two_Eff = 0.024763 
queue_avg = 1.872334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40660777 n_act=770091 n_pre=770075 n_ref_event=0 n_req=1108762 n_rd=819762 n_rd_L2_A=0 n_write=0 n_wr_bk=545017 bw_util=0.1255
n_activity=22119710 dram_eff=0.2468
bk0: 50233a 39425550i bk1: 48932a 39544434i bk2: 50461a 39388790i bk3: 50866a 39357466i bk4: 51736a 39263985i bk5: 52185a 39202176i bk6: 51513a 39240095i bk7: 50590a 39316179i bk8: 51558a 39302943i bk9: 50527a 39369525i bk10: 53347a 39177302i bk11: 52499a 39278272i bk12: 52324a 39248449i bk13: 52565a 39232941i bk14: 51061a 39383783i bk15: 49365a 39503865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.305450
Row_Buffer_Locality_read = 0.343224
Row_Buffer_Locality_write = 0.198301
Bank_Level_Parallism = 3.476369
Bank_Level_Parallism_Col = 2.305876
Bank_Level_Parallism_Ready = 2.197926
write_to_read_ratio_blp_rw_average = 0.326217
GrpLevelPara = 1.714140 

BW Util details:
bwutil = 0.125509 
total_CMD = 43495949 
util_bw = 5459116 
Wasted_Col = 10827710 
Wasted_Row = 3349558 
Idle = 23859565 

BW Util Bottlenecks: 
RCDc_limit = 10449239 
RCDWRc_limit = 2406986 
WTRc_limit = 4556308 
RTWc_limit = 3989886 
CCDLc_limit = 736566 
rwq = 0 
CCDLc_limit_alone = 444432 
WTRc_limit_alone = 4410730 
RTWc_limit_alone = 3843330 

Commands details: 
total_CMD = 43495949 
n_nop = 40660777 
Read = 819762 
Write = 0 
L2_Alloc = 0 
L2_WB = 545017 
n_act = 770091 
n_pre = 770075 
n_ref = 0 
n_req = 1108762 
total_req = 1364779 

Dual Bus Interface Util: 
issued_total_row = 1540166 
issued_total_col = 1364779 
Row_Bus_Util =  0.035409 
CoL_Bus_Util = 0.031377 
Either_Row_CoL_Bus_Util = 0.065182 
Issued_on_Two_Bus_Simul_Util = 0.001604 
issued_two_Eff = 0.024610 
queue_avg = 1.873782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87378
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40668786 n_act=767496 n_pre=767480 n_ref_event=0 n_req=1105539 n_rd=817298 n_rd_L2_A=0 n_write=0 n_wr_bk=543839 bw_util=0.1252
n_activity=22077708 dram_eff=0.2466
bk0: 49834a 39469532i bk1: 48845a 39528661i bk2: 51649a 39300520i bk3: 49340a 39485401i bk4: 51907a 39258107i bk5: 52818a 39151653i bk6: 51096a 39285004i bk7: 50694a 39278872i bk8: 50930a 39374531i bk9: 51193a 39311641i bk10: 52068a 39311803i bk11: 53576a 39180006i bk12: 51405a 39336032i bk13: 50856a 39437678i bk14: 50148a 39436029i bk15: 50939a 39342759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.305772
Row_Buffer_Locality_read = 0.343709
Row_Buffer_Locality_write = 0.198202
Bank_Level_Parallism = 3.472445
Bank_Level_Parallism_Col = 2.311288
Bank_Level_Parallism_Ready = 2.211454
write_to_read_ratio_blp_rw_average = 0.326860
GrpLevelPara = 1.713927 

BW Util details:
bwutil = 0.125174 
total_CMD = 43495949 
util_bw = 5444548 
Wasted_Col = 10788363 
Wasted_Row = 3355476 
Idle = 23907562 

BW Util Bottlenecks: 
RCDc_limit = 10416184 
RCDWRc_limit = 2400381 
WTRc_limit = 4533690 
RTWc_limit = 3966324 
CCDLc_limit = 718241 
rwq = 0 
CCDLc_limit_alone = 428417 
WTRc_limit_alone = 4387403 
RTWc_limit_alone = 3822787 

Commands details: 
total_CMD = 43495949 
n_nop = 40668786 
Read = 817298 
Write = 0 
L2_Alloc = 0 
L2_WB = 543839 
n_act = 767496 
n_pre = 767480 
n_ref = 0 
n_req = 1105539 
total_req = 1361137 

Dual Bus Interface Util: 
issued_total_row = 1534976 
issued_total_col = 1361137 
Row_Bus_Util =  0.035290 
CoL_Bus_Util = 0.031293 
Either_Row_CoL_Bus_Util = 0.064998 
Issued_on_Two_Bus_Simul_Util = 0.001585 
issued_two_Eff = 0.024388 
queue_avg = 1.857327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85733
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40655956 n_act=771585 n_pre=771569 n_ref_event=0 n_req=1109835 n_rd=821194 n_rd_L2_A=0 n_write=0 n_wr_bk=544832 bw_util=0.1256
n_activity=22128121 dram_eff=0.2469
bk0: 49367a 39521261i bk1: 50055a 39465712i bk2: 49623a 39454284i bk3: 51033a 39329796i bk4: 51510a 39313630i bk5: 51559a 39283703i bk6: 51704a 39243535i bk7: 52502a 39142754i bk8: 51298a 39303224i bk9: 51148a 39301950i bk10: 52309a 39275217i bk11: 53311a 39166883i bk12: 51571a 39375084i bk13: 52728a 39229096i bk14: 50244a 39461030i bk15: 51232a 39349407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.304775
Row_Buffer_Locality_read = 0.342232
Row_Buffer_Locality_write = 0.198208
Bank_Level_Parallism = 3.475670
Bank_Level_Parallism_Col = 2.309133
Bank_Level_Parallism_Ready = 2.203753
write_to_read_ratio_blp_rw_average = 0.325901
GrpLevelPara = 1.716031 

BW Util details:
bwutil = 0.125623 
total_CMD = 43495949 
util_bw = 5464104 
Wasted_Col = 10831207 
Wasted_Row = 3353410 
Idle = 23847228 

BW Util Bottlenecks: 
RCDc_limit = 10481297 
RCDWRc_limit = 2401428 
WTRc_limit = 4564684 
RTWc_limit = 3992467 
CCDLc_limit = 724909 
rwq = 0 
CCDLc_limit_alone = 432091 
WTRc_limit_alone = 4417149 
RTWc_limit_alone = 3847184 

Commands details: 
total_CMD = 43495949 
n_nop = 40655956 
Read = 821194 
Write = 0 
L2_Alloc = 0 
L2_WB = 544832 
n_act = 771585 
n_pre = 771569 
n_ref = 0 
n_req = 1109835 
total_req = 1366026 

Dual Bus Interface Util: 
issued_total_row = 1543154 
issued_total_col = 1366026 
Row_Bus_Util =  0.035478 
CoL_Bus_Util = 0.031406 
Either_Row_CoL_Bus_Util = 0.065293 
Issued_on_Two_Bus_Simul_Util = 0.001591 
issued_two_Eff = 0.024362 
queue_avg = 1.859286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85929
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40674149 n_act=765569 n_pre=765553 n_ref_event=0 n_req=1103482 n_rd=816543 n_rd_L2_A=0 n_write=0 n_wr_bk=542561 bw_util=0.125
n_activity=22114759 dram_eff=0.2458
bk0: 48904a 39582961i bk1: 47941a 39675850i bk2: 50725a 39365074i bk3: 49852a 39472232i bk4: 51610a 39317184i bk5: 51799a 39259013i bk6: 50830a 39277400i bk7: 50647a 39302453i bk8: 51889a 39239715i bk9: 50722a 39370367i bk10: 52514a 39266059i bk11: 53130a 39219392i bk12: 52620a 39259652i bk13: 51926a 39286456i bk14: 50576a 39413363i bk15: 50858a 39374152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.306224
Row_Buffer_Locality_read = 0.343927
Row_Buffer_Locality_write = 0.198934
Bank_Level_Parallism = 3.457585
Bank_Level_Parallism_Col = 2.303399
Bank_Level_Parallism_Ready = 2.202464
write_to_read_ratio_blp_rw_average = 0.326262
GrpLevelPara = 1.712739 

BW Util details:
bwutil = 0.124987 
total_CMD = 43495949 
util_bw = 5436416 
Wasted_Col = 10799698 
Wasted_Row = 3376145 
Idle = 23883690 

BW Util Bottlenecks: 
RCDc_limit = 10416025 
RCDWRc_limit = 2388895 
WTRc_limit = 4491013 
RTWc_limit = 3958813 
CCDLc_limit = 720961 
rwq = 0 
CCDLc_limit_alone = 431757 
WTRc_limit_alone = 4346901 
RTWc_limit_alone = 3813721 

Commands details: 
total_CMD = 43495949 
n_nop = 40674149 
Read = 816543 
Write = 0 
L2_Alloc = 0 
L2_WB = 542561 
n_act = 765569 
n_pre = 765553 
n_ref = 0 
n_req = 1103482 
total_req = 1359104 

Dual Bus Interface Util: 
issued_total_row = 1531122 
issued_total_col = 1359104 
Row_Bus_Util =  0.035201 
CoL_Bus_Util = 0.031247 
Either_Row_CoL_Bus_Util = 0.064875 
Issued_on_Two_Bus_Simul_Util = 0.001573 
issued_two_Eff = 0.024249 
queue_avg = 1.870440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87044
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40656498 n_act=771013 n_pre=770997 n_ref_event=0 n_req=1109499 n_rd=821009 n_rd_L2_A=0 n_write=0 n_wr_bk=545054 bw_util=0.1256
n_activity=22133804 dram_eff=0.2469
bk0: 49346a 39519380i bk1: 48675a 39567679i bk2: 50144a 39463250i bk3: 49501a 39481391i bk4: 52961a 39173506i bk5: 53203a 39162882i bk6: 51397a 39222585i bk7: 52250a 39164219i bk8: 51561a 39294259i bk9: 51113a 39340224i bk10: 53295a 39216732i bk11: 52988a 39238123i bk12: 53039a 39221111i bk13: 51918a 39333967i bk14: 49617a 39494151i bk15: 50001a 39462558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.305080
Row_Buffer_Locality_read = 0.342438
Row_Buffer_Locality_write = 0.198763
Bank_Level_Parallism = 3.464239
Bank_Level_Parallism_Col = 2.302815
Bank_Level_Parallism_Ready = 2.195328
write_to_read_ratio_blp_rw_average = 0.326273
GrpLevelPara = 1.713666 

BW Util details:
bwutil = 0.125627 
total_CMD = 43495949 
util_bw = 5464252 
Wasted_Col = 10852902 
Wasted_Row = 3350669 
Idle = 23828126 

BW Util Bottlenecks: 
RCDc_limit = 10479228 
RCDWRc_limit = 2400871 
WTRc_limit = 4565438 
RTWc_limit = 3992220 
CCDLc_limit = 735690 
rwq = 0 
CCDLc_limit_alone = 443641 
WTRc_limit_alone = 4418463 
RTWc_limit_alone = 3847146 

Commands details: 
total_CMD = 43495949 
n_nop = 40656498 
Read = 821009 
Write = 0 
L2_Alloc = 0 
L2_WB = 545054 
n_act = 771013 
n_pre = 770997 
n_ref = 0 
n_req = 1109499 
total_req = 1366063 

Dual Bus Interface Util: 
issued_total_row = 1542010 
issued_total_col = 1366063 
Row_Bus_Util =  0.035452 
CoL_Bus_Util = 0.031407 
Either_Row_CoL_Bus_Util = 0.065281 
Issued_on_Two_Bus_Simul_Util = 0.001578 
issued_two_Eff = 0.024167 
queue_avg = 1.864795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40680522 n_act=763419 n_pre=763403 n_ref_event=0 n_req=1101443 n_rd=815057 n_rd_L2_A=0 n_write=0 n_wr_bk=541801 bw_util=0.1248
n_activity=22067918 dram_eff=0.2459
bk0: 48879a 39555932i bk1: 47847a 39647900i bk2: 49937a 39473126i bk3: 49824a 39463696i bk4: 51847a 39309698i bk5: 51532a 39313159i bk6: 52604a 39160475i bk7: 51930a 39213432i bk8: 50185a 39422508i bk9: 50885a 39348265i bk10: 52853a 39275478i bk11: 52124a 39326169i bk12: 52224a 39337901i bk13: 51798a 39342213i bk14: 50038a 39448555i bk15: 50550a 39403731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.306892
Row_Buffer_Locality_read = 0.344485
Row_Buffer_Locality_write = 0.199902
Bank_Level_Parallism = 3.447569
Bank_Level_Parallism_Col = 2.301785
Bank_Level_Parallism_Ready = 2.202518
write_to_read_ratio_blp_rw_average = 0.326387
GrpLevelPara = 1.711503 

BW Util details:
bwutil = 0.124780 
total_CMD = 43495949 
util_bw = 5427432 
Wasted_Col = 10769905 
Wasted_Row = 3369613 
Idle = 23928999 

BW Util Bottlenecks: 
RCDc_limit = 10391155 
RCDWRc_limit = 2383176 
WTRc_limit = 4477007 
RTWc_limit = 3940673 
CCDLc_limit = 716204 
rwq = 0 
CCDLc_limit_alone = 427384 
WTRc_limit_alone = 4332816 
RTWc_limit_alone = 3796044 

Commands details: 
total_CMD = 43495949 
n_nop = 40680522 
Read = 815057 
Write = 0 
L2_Alloc = 0 
L2_WB = 541801 
n_act = 763419 
n_pre = 763403 
n_ref = 0 
n_req = 1101443 
total_req = 1356858 

Dual Bus Interface Util: 
issued_total_row = 1526822 
issued_total_col = 1356858 
Row_Bus_Util =  0.035103 
CoL_Bus_Util = 0.031195 
Either_Row_CoL_Bus_Util = 0.064728 
Issued_on_Two_Bus_Simul_Util = 0.001569 
issued_two_Eff = 0.024243 
queue_avg = 1.845319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84532
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40635513 n_act=778437 n_pre=778421 n_ref_event=0 n_req=1117412 n_rd=827190 n_rd_L2_A=0 n_write=0 n_wr_bk=547950 bw_util=0.1265
n_activity=22160206 dram_eff=0.2482
bk0: 48452a 39589549i bk1: 49160a 39508362i bk2: 50417a 39362818i bk3: 51055a 39311651i bk4: 52097a 39226924i bk5: 53683a 39055702i bk6: 52134a 39193252i bk7: 52245a 39185510i bk8: 52402a 39178741i bk9: 51710a 39245602i bk10: 52383a 39290682i bk11: 54295a 39104127i bk12: 52608a 39234559i bk13: 52664a 39197155i bk14: 50568a 39387324i bk15: 51317a 39316697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.303357
Row_Buffer_Locality_read = 0.340364
Row_Buffer_Locality_write = 0.197880
Bank_Level_Parallism = 3.510113
Bank_Level_Parallism_Col = 2.314562
Bank_Level_Parallism_Ready = 2.197237
write_to_read_ratio_blp_rw_average = 0.325602
GrpLevelPara = 1.721621 

BW Util details:
bwutil = 0.126461 
total_CMD = 43495949 
util_bw = 5500560 
Wasted_Col = 10867398 
Wasted_Row = 3327917 
Idle = 23800074 

BW Util Bottlenecks: 
RCDc_limit = 10559559 
RCDWRc_limit = 2409986 
WTRc_limit = 4631244 
RTWc_limit = 4024625 
CCDLc_limit = 730395 
rwq = 0 
CCDLc_limit_alone = 435603 
WTRc_limit_alone = 4482252 
RTWc_limit_alone = 3878825 

Commands details: 
total_CMD = 43495949 
n_nop = 40635513 
Read = 827190 
Write = 0 
L2_Alloc = 0 
L2_WB = 547950 
n_act = 778437 
n_pre = 778421 
n_ref = 0 
n_req = 1117412 
total_req = 1375140 

Dual Bus Interface Util: 
issued_total_row = 1556858 
issued_total_col = 1375140 
Row_Bus_Util =  0.035793 
CoL_Bus_Util = 0.031615 
Either_Row_CoL_Bus_Util = 0.065763 
Issued_on_Two_Bus_Simul_Util = 0.001645 
issued_two_Eff = 0.025018 
queue_avg = 1.874774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87477
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43495949 n_nop=40665808 n_act=768164 n_pre=768148 n_ref_event=0 n_req=1106603 n_rd=818773 n_rd_L2_A=0 n_write=0 n_wr_bk=544332 bw_util=0.1254
n_activity=22055567 dram_eff=0.2472
bk0: 48803a 39587033i bk1: 49048a 39553589i bk2: 50203a 39426586i bk3: 48647a 39551600i bk4: 52078a 39233418i bk5: 52158a 39237583i bk6: 51486a 39270147i bk7: 50723a 39288478i bk8: 51499a 39276144i bk9: 51210a 39314608i bk10: 54430a 39106845i bk11: 53099a 39200634i bk12: 52313a 39292334i bk13: 51751a 39327877i bk14: 51061a 39364923i bk15: 50264a 39407172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.305836
Row_Buffer_Locality_read = 0.343386
Row_Buffer_Locality_write = 0.199020
Bank_Level_Parallism = 3.474956
Bank_Level_Parallism_Col = 2.311546
Bank_Level_Parallism_Ready = 2.203895
write_to_read_ratio_blp_rw_average = 0.325976
GrpLevelPara = 1.716140 

BW Util details:
bwutil = 0.125355 
total_CMD = 43495949 
util_bw = 5452420 
Wasted_Col = 10791112 
Wasted_Row = 3338686 
Idle = 23913731 

BW Util Bottlenecks: 
RCDc_limit = 10433370 
RCDWRc_limit = 2392404 
WTRc_limit = 4544272 
RTWc_limit = 3969184 
CCDLc_limit = 723509 
rwq = 0 
CCDLc_limit_alone = 433197 
WTRc_limit_alone = 4398095 
RTWc_limit_alone = 3825049 

Commands details: 
total_CMD = 43495949 
n_nop = 40665808 
Read = 818773 
Write = 0 
L2_Alloc = 0 
L2_WB = 544332 
n_act = 768164 
n_pre = 768148 
n_ref = 0 
n_req = 1106603 
total_req = 1363105 

Dual Bus Interface Util: 
issued_total_row = 1536312 
issued_total_col = 1363105 
Row_Bus_Util =  0.035321 
CoL_Bus_Util = 0.031339 
Either_Row_CoL_Bus_Util = 0.065067 
Issued_on_Two_Bus_Simul_Util = 0.001593 
issued_two_Eff = 0.024478 
queue_avg = 1.865640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 793073, Miss = 531089, Miss_rate = 0.670, Pending_hits = 424, Reservation_fails = 584
L2_cache_bank[1]: Access = 786035, Miss = 528690, Miss_rate = 0.673, Pending_hits = 358, Reservation_fails = 241
L2_cache_bank[2]: Access = 793511, Miss = 534482, Miss_rate = 0.674, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[3]: Access = 785907, Miss = 533108, Miss_rate = 0.678, Pending_hits = 413, Reservation_fails = 374
L2_cache_bank[4]: Access = 777241, Miss = 526060, Miss_rate = 0.677, Pending_hits = 350, Reservation_fails = 539
L2_cache_bank[5]: Access = 781272, Miss = 529113, Miss_rate = 0.677, Pending_hits = 406, Reservation_fails = 407
L2_cache_bank[6]: Access = 773792, Miss = 528039, Miss_rate = 0.682, Pending_hits = 382, Reservation_fails = 149
L2_cache_bank[7]: Access = 789755, Miss = 532485, Miss_rate = 0.674, Pending_hits = 416, Reservation_fails = 129
L2_cache_bank[8]: Access = 791830, Miss = 532505, Miss_rate = 0.672, Pending_hits = 422, Reservation_fails = 270
L2_cache_bank[9]: Access = 793296, Miss = 527801, Miss_rate = 0.665, Pending_hits = 365, Reservation_fails = 472
L2_cache_bank[10]: Access = 785063, Miss = 529310, Miss_rate = 0.674, Pending_hits = 419, Reservation_fails = 374
L2_cache_bank[11]: Access = 780028, Miss = 528534, Miss_rate = 0.678, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[12]: Access = 787446, Miss = 527894, Miss_rate = 0.670, Pending_hits = 364, Reservation_fails = 53
L2_cache_bank[13]: Access = 795956, Miss = 533824, Miss_rate = 0.671, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[14]: Access = 1810531, Miss = 529943, Miss_rate = 0.293, Pending_hits = 410, Reservation_fails = 375
L2_cache_bank[15]: Access = 785005, Miss = 527150, Miss_rate = 0.672, Pending_hits = 377, Reservation_fails = 262
L2_cache_bank[16]: Access = 2061706, Miss = 531636, Miss_rate = 0.258, Pending_hits = 453, Reservation_fails = 407
L2_cache_bank[17]: Access = 787764, Miss = 529925, Miss_rate = 0.673, Pending_hits = 462, Reservation_fails = 371
L2_cache_bank[18]: Access = 783802, Miss = 528843, Miss_rate = 0.675, Pending_hits = 430, Reservation_fails = 786
L2_cache_bank[19]: Access = 779798, Miss = 526766, Miss_rate = 0.676, Pending_hits = 423, Reservation_fails = 349
L2_cache_bank[20]: Access = 787530, Miss = 531337, Miss_rate = 0.675, Pending_hits = 401, Reservation_fails = 232
L2_cache_bank[21]: Access = 798139, Miss = 536405, Miss_rate = 0.672, Pending_hits = 480, Reservation_fails = 356
L2_cache_bank[22]: Access = 783256, Miss = 532149, Miss_rate = 0.679, Pending_hits = 416, Reservation_fails = 686
L2_cache_bank[23]: Access = 777137, Miss = 527176, Miss_rate = 0.678, Pending_hits = 335, Reservation_fails = 0
L2_total_cache_accesses = 21168873
L2_total_cache_misses = 12724264
L2_total_cache_miss_rate = 0.6011
L2_total_cache_pending_hits = 9719
L2_total_cache_reservation_fails = 7416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6294437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5258472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4579216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9719
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2140453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 721647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2164929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16141844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5027029
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7416
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=21168873
icnt_total_pkts_simt_to_mem=21168873
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21168873
Req_Network_cycles = 16961004
Req_Network_injected_packets_per_cycle =       1.2481 
Req_Network_conflicts_per_cycle =       0.1851
Req_Network_conflicts_per_cycle_util =       0.3983
Req_Bank_Level_Parallism =       2.6855
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1099
Req_Network_out_buffer_full_per_cycle =       0.0008
Req_Network_out_buffer_avg_util =       7.0576

Reply_Network_injected_packets_num = 21168873
Reply_Network_cycles = 16961004
Reply_Network_injected_packets_per_cycle =        1.2481
Reply_Network_conflicts_per_cycle =        0.4846
Reply_Network_conflicts_per_cycle_util =       1.0396
Reply_Bank_Level_Parallism =       2.6775
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1728
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0416
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 10 min, 17 sec (58217 sec)
gpgpu_simulation_rate = 19181 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 4690721x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 17290627
gpu_sim_insn = 554385197
gpu_ipc =      32.0628
gpu_tot_sim_cycle = 34251631
gpu_tot_sim_insn = 1671058612
gpu_tot_ipc =      48.7877
gpu_tot_issued_cta = 189360
gpu_occupancy = 55.2807% 
gpu_tot_occupancy = 49.2034% 
max_total_param_size = 0
gpu_stall_dramfull = 5819939
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6703
partiton_level_parallism_total  =       2.4709
partiton_level_parallism_util =       4.4256
partiton_level_parallism_util_total  =       3.8082
L2_BW  =     160.3202 GB/Sec
L2_BW_total  =     107.9275 GB/Sec
gpu_total_sim_rate=10951

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4962137, Miss = 2159704, Miss_rate = 0.435, Pending_hits = 26050, Reservation_fails = 248394
	L1D_cache_core[1]: Access = 4931568, Miss = 2177412, Miss_rate = 0.442, Pending_hits = 25264, Reservation_fails = 275863
	L1D_cache_core[2]: Access = 4603711, Miss = 2014424, Miss_rate = 0.438, Pending_hits = 24173, Reservation_fails = 256423
	L1D_cache_core[3]: Access = 4902425, Miss = 2100752, Miss_rate = 0.429, Pending_hits = 25375, Reservation_fails = 236044
	L1D_cache_core[4]: Access = 4912283, Miss = 2222660, Miss_rate = 0.452, Pending_hits = 25833, Reservation_fails = 276948
	L1D_cache_core[5]: Access = 4855021, Miss = 2051027, Miss_rate = 0.422, Pending_hits = 24188, Reservation_fails = 242910
	L1D_cache_core[6]: Access = 4812663, Miss = 2056066, Miss_rate = 0.427, Pending_hits = 25050, Reservation_fails = 248932
	L1D_cache_core[7]: Access = 4816749, Miss = 2003679, Miss_rate = 0.416, Pending_hits = 24504, Reservation_fails = 225657
	L1D_cache_core[8]: Access = 5057328, Miss = 2228213, Miss_rate = 0.441, Pending_hits = 26075, Reservation_fails = 272420
	L1D_cache_core[9]: Access = 4499974, Miss = 1859630, Miss_rate = 0.413, Pending_hits = 23223, Reservation_fails = 223957
	L1D_cache_core[10]: Access = 4853380, Miss = 2088219, Miss_rate = 0.430, Pending_hits = 25047, Reservation_fails = 229180
	L1D_cache_core[11]: Access = 4878239, Miss = 2185817, Miss_rate = 0.448, Pending_hits = 26417, Reservation_fails = 301744
	L1D_cache_core[12]: Access = 4786430, Miss = 2112612, Miss_rate = 0.441, Pending_hits = 25030, Reservation_fails = 265690
	L1D_cache_core[13]: Access = 4949882, Miss = 2198770, Miss_rate = 0.444, Pending_hits = 24380, Reservation_fails = 272866
	L1D_cache_core[14]: Access = 4951095, Miss = 2127330, Miss_rate = 0.430, Pending_hits = 25841, Reservation_fails = 261322
	L1D_cache_core[15]: Access = 3824676, Miss = 1453598, Miss_rate = 0.380, Pending_hits = 18251, Reservation_fails = 190318
	L1D_cache_core[16]: Access = 4926188, Miss = 2142577, Miss_rate = 0.435, Pending_hits = 25494, Reservation_fails = 265331
	L1D_cache_core[17]: Access = 4860898, Miss = 2127771, Miss_rate = 0.438, Pending_hits = 25421, Reservation_fails = 260473
	L1D_cache_core[18]: Access = 4782638, Miss = 2090428, Miss_rate = 0.437, Pending_hits = 25112, Reservation_fails = 274260
	L1D_cache_core[19]: Access = 5031641, Miss = 2199705, Miss_rate = 0.437, Pending_hits = 25838, Reservation_fails = 274442
	L1D_cache_core[20]: Access = 4847711, Miss = 2072105, Miss_rate = 0.427, Pending_hits = 25010, Reservation_fails = 248619
	L1D_cache_core[21]: Access = 4794512, Miss = 2085607, Miss_rate = 0.435, Pending_hits = 24718, Reservation_fails = 259539
	L1D_cache_core[22]: Access = 4966859, Miss = 2152496, Miss_rate = 0.433, Pending_hits = 25509, Reservation_fails = 278862
	L1D_cache_core[23]: Access = 4184185, Miss = 1711953, Miss_rate = 0.409, Pending_hits = 21643, Reservation_fails = 219841
	L1D_cache_core[24]: Access = 4728345, Miss = 2036767, Miss_rate = 0.431, Pending_hits = 25108, Reservation_fails = 260894
	L1D_cache_core[25]: Access = 4810063, Miss = 2097091, Miss_rate = 0.436, Pending_hits = 25970, Reservation_fails = 266860
	L1D_cache_core[26]: Access = 4966578, Miss = 2155273, Miss_rate = 0.434, Pending_hits = 25503, Reservation_fails = 285533
	L1D_cache_core[27]: Access = 4870799, Miss = 2101262, Miss_rate = 0.431, Pending_hits = 24480, Reservation_fails = 259957
	L1D_cache_core[28]: Access = 4679757, Miss = 1959740, Miss_rate = 0.419, Pending_hits = 24102, Reservation_fails = 233551
	L1D_cache_core[29]: Access = 4755967, Miss = 1977403, Miss_rate = 0.416, Pending_hits = 24191, Reservation_fails = 231202
	L1D_total_cache_accesses = 143803702
	L1D_total_cache_misses = 61950091
	L1D_total_cache_miss_rate = 0.4308
	L1D_total_cache_pending_hits = 742800
	L1D_total_cache_reservation_fails = 7648032
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77849289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 742800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45795154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4208864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10830253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 742800
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3261522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2520085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2804599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135217496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8586206

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4074353
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 134281
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439159
ctas_completed 189360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
217711, 197193, 215203, 218715, 219250, 212668, 205620, 215229, 198076, 199806, 225986, 218061, 203310, 200761, 196035, 186697, 205892, 178744, 187107, 201689, 194595, 175356, 208975, 235420, 224590, 206272, 212343, 204220, 194899, 225117, 206576, 208209, 
gpgpu_n_tot_thrd_icount = 6196782880
gpgpu_n_tot_w_icount = 193649465
gpgpu_n_stall_shd_mem = 44676653
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76045045
gpgpu_n_mem_write_global = 8586206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 204155554
gpgpu_n_store_insn = 38532825
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 387809280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 35073178
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9603475
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36482721	W0_Idle:375044922	W0_Scoreboard:-1849758704	W1:77027105	W2:24835305	W3:12843720	W4:8035506	W5:5595477	W6:4241539	W7:3374132	W8:2764272	W9:2321341	W10:2012831	W11:1730540	W12:1533274	W13:1362725	W14:1204862	W15:1069483	W16:931649	W17:829131	W18:725139	W19:624413	W20:545081	W21:464756	W22:379730	W23:309173	W24:257084	W25:199501	W26:154861	W27:111670	W28:86139	W29:66086	W30:50039	W31:34556	W32:37928345
single_issue_nums: WS0:48229359	WS1:48102857	WS2:48712477	WS3:48604772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 453003256 {8:56625407,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 343448240 {40:8586206,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 776785520 {40:19419638,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2265016280 {40:56625407,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 68689648 {8:8586206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 776785520 {40:19419638,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 352 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 3 
mrq_lat_table:25257129 	651368 	1196403 	2451847 	4886540 	4575656 	3447906 	2164407 	937962 	271979 	63612 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42792923 	36388579 	2716601 	2690356 	41749 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17860261 	1175802 	193577 	80269 	61355118 	1070818 	170360 	90035 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	70106298 	8943107 	3265775 	1424016 	587589 	234427 	60805 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4678 	29140 	48 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.165126  1.171609  1.164248  1.165381  1.160699  1.162337  1.164946  1.163623  1.162445  1.162198  1.158416  1.161463  1.161195  1.166646  1.161714  1.165983 
dram[1]:  1.164342  1.164446  1.161815  1.162266  1.161455  1.161867  1.161929  1.162826  1.161316  1.160795  1.160150  1.159519  1.161934  1.161923  1.160489  1.159733 
dram[2]:  1.163214  1.164062  1.164176  1.164572  1.161259  1.160573  1.163751  1.162428  1.161382  1.161205  1.160742  1.161093  1.163036  1.161620  1.162059  1.161817 
dram[3]:  1.164974  1.165882  1.164073  1.163246  1.162447  1.161604  1.163745  1.163163  1.162254  1.160287  1.161780  1.161408  1.164122  1.164332  1.161599  1.164669 
dram[4]:  1.164725  1.166138  1.162510  1.163356  1.163468  1.161289  1.164328  1.164929  1.161416  1.160706  1.159209  1.160607  1.162996  1.164786  1.162973  1.165172 
dram[5]:  1.164551  1.164864  1.162363  1.163544  1.162714  1.160504  1.161492  1.164966  1.160912  1.161997  1.158429  1.159038  1.164202  1.164218  1.164203  1.163850 
dram[6]:  1.165331  1.164834  1.164993  1.162186  1.161425  1.161255  1.163521  1.161343  1.164483  1.163617  1.158906  1.159021  1.164699  1.163026  1.163074  1.163091 
dram[7]:  1.168013  1.166751  1.162421  1.163798  1.163289  1.161792  1.165679  1.162535  1.163176  1.162367  1.158906  1.160070  1.163560  1.163168  1.163424  1.162360 
dram[8]:  1.163775  1.166083  1.163426  1.165980  1.161620  1.161945  1.162901  1.163121  1.160970  1.162211  1.158151  1.159784  1.161050  1.161858  1.164666  1.164090 
dram[9]:  1.164749  1.167970  1.161888  1.163884  1.163618  1.162670  1.162372  1.163154  1.162846  1.162609  1.158176  1.159699  1.165068  1.166414  1.163573  1.163234 
dram[10]:  1.167295  1.165718  1.164152  1.163286  1.163299  1.158920  1.162726  1.163336  1.162240  1.160912  1.161164  1.158303  1.164054  1.165120  1.164199  1.161806 
dram[11]:  1.164405  1.163228  1.165096  1.165003  1.162184  1.161279  1.163747  1.162878  1.162697  1.163729  1.159227  1.159741  1.162821  1.164559  1.163130  1.160969 
average row locality = 45905942/39478602 = 1.162806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    191179    187133    190504    192491    193730    193768    187963    191707    190675    191195    195739    194422    193660    192635    193866    192979 
dram[1]:    190911    188974    196193    193780    194557    192346    193898    190834    189690    194509    195668    193658    193684    194089    195192    195495 
dram[2]:    192549    189041    189760    192220    191200    195173    190684    192703    191561    191334    191158    199127    192074    194520    194661    195551 
dram[3]:    191106    189354    189209    194753    195735    197315    189962    192077    190954    193359    197582    198205    190247    192539    195450    191531 
dram[4]:    190862    190298    195199    196110    192292    194115    189678    189177    192420    191441    197841    196610    191783    190481    194476    191001 
dram[5]:    190139    189370    197156    191122    195583    197873    192224    189657    191723    191195    197075    199249    188497    189586    192194    191423 
dram[6]:    192666    192421    189073    192648    194953    194906    191995    194459    189334    189757    195598    195063    189758    193989    195172    196978 
dram[7]:    189876    188327    195259    194131    195709    195499    188311    188418    191426    191373    197777    198883    194511    192142    195117    195249 
dram[8]:    191203    188866    196146    191241    196615    198104    190514    192950    192551    191408    200537    199518    195925    195836    192006    195202 
dram[9]:    189206    186732    196221    193983    195627    192872    191895    191525    187029    189499    199814    197445    192258    192106    193878    193860 
dram[10]:    186639    188296    189204    192484    192123    197191    192234    192964    190527    191886    196756    200676    194181    191463    192478    196287 
dram[11]:    188566    189243    190805    187954    191713    195349    191997    188318    189346    188428    198530    197186    193234    189459    194541    192470 
total dram reads = 37033546
bank skew: 200676/186639 = 1.08
chip skew: 3108622/3067139 = 1.01
number of total write accesses:
dram[0]:     70031     70122     70664     69603     69823     69464     69427     70112     69397     69117     70542     69729     68988     68698     70665     71008 
dram[1]:     71395     70623     71179     71402     69119     69001     69684     69168     69050     69711     69768     70205     70922     69830     71575     71870 
dram[2]:     71938     71876     70595     69910     69063     70918     69611     70254     69317     70302     69965     69841     70134     69504     71748     71513 
dram[3]:     71063     70666     71101     71336     69060     70719     70357     69594     68490     69263     69376     69349     68789     69054     71623     71713 
dram[4]:     70619     71156     70468     71469     69451     70594     68668     68502     68296     68262     70181     70385     70339     69487     70889     71298 
dram[5]:     71624     71061     71129     70874     69595     70100     70010     69137     69017     67996     70790     70515     69166     69205     71393     70621 
dram[6]:     71309     70615     69932     70528     69790     69837     69047     70550     67099     67740     70795     70232     70219     69674     71223     71778 
dram[7]:     69529     70441     71241     70483     69433     69426     69849     69758     68856     69421     70301     69452     69435     70460     71514     71967 
dram[8]:     71322     70806     71106     71514     69626     69915     70592     70267     69675     69895     70743     70625     70464     69783     71303     70702 
dram[9]:     70701     70331     72107     71086     69297     69702     69255     69292     69457     68942     70973     70375     68762     68879     71898     71161 
dram[10]:     70431     70851     69748     69676     70196     71125     69333     69513     68699     69186     69709     70217     68695     68444     70172     71056 
dram[11]:     70062     71127     69843     69714     70353     70209     69196     69279     68943     68551     70203     69126     69676     68434     70208     71951 
total dram writes = 13458647
bank skew: 72107/67099 = 1.07
chip skew: 1128338/1116875 = 1.01
average mf latency per bank:
dram[0]:        567       616       587       629       582       618       557       598       572       607       560       597       572       609       577       613
dram[1]:        546       541       575       571       569       567       550       543       549       548       549       533       557       554       550       544
dram[2]:        562       552       593       583       572       560       555       550       556       545       545       550       558       558       556       560
dram[3]:        558       569       568       563       561       558       549       542       552       549       545       551       555       563       558       558
dram[4]:        571       562       580       599       567       565       553       565       567       562       559       558       561       570       565       566
dram[5]:        556       558       587       586       569       568       555       556       563       558       553       555       563       565       564       560
dram[6]:        565       567       590       588       564       565       554       555       569       559       549       553       571       570       565       564
dram[7]:        578       566       587       596       572       570       550       544       551       554       560       557      2981       575       559       556
dram[8]:        572       561       609       593       578       576      3233       554       566       558       562       562       579       573       566       563
dram[9]:        554       560       577       582       563       569       550       565       547       556       554       561       570       576       549       558
dram[10]:        562       558       589       593       562       564       553       553       559       557       563       556       569       563       560       558
dram[11]:        545       537       564       560       538       549       539       530       538       545       533       537       551       551       541       538
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77713382 n_act=3274560 n_pre=3274544 n_ref_event=0 n_req=3810278 n_rd=3073646 n_rd_L2_A=0 n_write=0 n_wr_bk=1117390 bw_util=0.1909
n_activity=60122700 dram_eff=0.2788
bk0: 191179a 67739947i bk1: 187133a 68221080i bk2: 190504a 67968584i bk3: 192491a 67893159i bk4: 193730a 67738069i bk5: 193768a 67712391i bk6: 187963a 68462067i bk7: 191707a 67986120i bk8: 190675a 68125089i bk9: 191195a 67992569i bk10: 195739a 67454785i bk11: 194422a 67541446i bk12: 193660a 67781010i bk13: 192635a 67865575i bk14: 193866a 67494679i bk15: 192979a 67630476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140598
Row_Buffer_Locality_read = 0.152309
Row_Buffer_Locality_write = 0.091732
Bank_Level_Parallism = 5.707861
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.510282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.190855 
total_CMD = 87837222 
util_bw = 16764144 
Wasted_Col = 34652774 
Wasted_Row = 5402552 
Idle = 31017752 

BW Util Bottlenecks: 
RCDc_limit = 44919601 
RCDWRc_limit = 6455275 
WTRc_limit = 19717602 
RTWc_limit = 14759572 
CCDLc_limit = 3057511 
rwq = 0 
CCDLc_limit_alone = 1984970 
WTRc_limit_alone = 19162610 
RTWc_limit_alone = 14242023 

Commands details: 
total_CMD = 87837222 
n_nop = 77713382 
Read = 3073646 
Write = 0 
L2_Alloc = 0 
L2_WB = 1117390 
n_act = 3274560 
n_pre = 3274544 
n_ref = 0 
n_req = 3810278 
total_req = 4191036 

Dual Bus Interface Util: 
issued_total_row = 6549104 
issued_total_col = 4191036 
Row_Bus_Util =  0.074560 
CoL_Bus_Util = 0.047714 
Either_Row_CoL_Bus_Util = 0.115257 
Issued_on_Two_Bus_Simul_Util = 0.007016 
issued_two_Eff = 0.060876 
queue_avg = 4.047713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04771
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77641849 n_act=3300027 n_pre=3300011 n_ref_event=0 n_req=3833531 n_rd=3093478 n_rd_L2_A=0 n_write=0 n_wr_bk=1124502 bw_util=0.1921
n_activity=60123825 dram_eff=0.2806
bk0: 190911a 67747057i bk1: 188974a 67938370i bk2: 196193a 67458623i bk3: 193780a 67643514i bk4: 194557a 67750225i bk5: 192346a 67939279i bk6: 193898a 67853638i bk7: 190834a 68148152i bk8: 189690a 68264424i bk9: 194509a 67778882i bk10: 195668a 67543070i bk11: 193658a 67657568i bk12: 193684a 67654334i bk13: 194089a 67623765i bk14: 195192a 67332013i bk15: 195495a 67335739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139168
Row_Buffer_Locality_read = 0.150762
Row_Buffer_Locality_write = 0.090704
Bank_Level_Parallism = 5.738086
Bank_Level_Parallism_Col = 2.318487
Bank_Level_Parallism_Ready = 1.507921
write_to_read_ratio_blp_rw_average = 0.246495
GrpLevelPara = 1.893720 

BW Util details:
bwutil = 0.192082 
total_CMD = 87837222 
util_bw = 16871920 
Wasted_Col = 34696058 
Wasted_Row = 5293667 
Idle = 30975577 

BW Util Bottlenecks: 
RCDc_limit = 45199821 
RCDWRc_limit = 6475937 
WTRc_limit = 19956006 
RTWc_limit = 14860417 
CCDLc_limit = 3073011 
rwq = 0 
CCDLc_limit_alone = 1991334 
WTRc_limit_alone = 19393368 
RTWc_limit_alone = 14341378 

Commands details: 
total_CMD = 87837222 
n_nop = 77641849 
Read = 3093478 
Write = 0 
L2_Alloc = 0 
L2_WB = 1124502 
n_act = 3300027 
n_pre = 3300011 
n_ref = 0 
n_req = 3833531 
total_req = 4217980 

Dual Bus Interface Util: 
issued_total_row = 6600038 
issued_total_col = 4217980 
Row_Bus_Util =  0.075139 
CoL_Bus_Util = 0.048020 
Either_Row_CoL_Bus_Util = 0.116071 
Issued_on_Two_Bus_Simul_Util = 0.007089 
issued_two_Eff = 0.061071 
queue_avg = 3.778930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77893
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77668612 n_act=3291448 n_pre=3291432 n_ref_event=0 n_req=3825665 n_rd=3083316 n_rd_L2_A=0 n_write=0 n_wr_bk=1126489 bw_util=0.1917
n_activity=60034453 dram_eff=0.2805
bk0: 192549a 67385488i bk1: 189041a 67668893i bk2: 189760a 67917701i bk3: 192220a 67716341i bk4: 191200a 67788741i bk5: 195173a 67354694i bk6: 190684a 67957161i bk7: 192703a 67683662i bk8: 191561a 67835436i bk9: 191334a 67771491i bk10: 191158a 67740430i bk11: 199127a 67018264i bk12: 192074a 67644469i bk13: 194520a 67434457i bk14: 194661a 67242705i bk15: 195551a 67155987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139640
Row_Buffer_Locality_read = 0.151385
Row_Buffer_Locality_write = 0.090859
Bank_Level_Parallism = 5.791371
Bank_Level_Parallism_Col = 2.323807
Bank_Level_Parallism_Ready = 1.513876
write_to_read_ratio_blp_rw_average = 0.247681
GrpLevelPara = 1.896476 

BW Util details:
bwutil = 0.191709 
total_CMD = 87837222 
util_bw = 16839220 
Wasted_Col = 34587955 
Wasted_Row = 5324946 
Idle = 31085101 

BW Util Bottlenecks: 
RCDc_limit = 44990307 
RCDWRc_limit = 6498102 
WTRc_limit = 19951244 
RTWc_limit = 14880869 
CCDLc_limit = 3059821 
rwq = 0 
CCDLc_limit_alone = 1981726 
WTRc_limit_alone = 19390109 
RTWc_limit_alone = 14363909 

Commands details: 
total_CMD = 87837222 
n_nop = 77668612 
Read = 3083316 
Write = 0 
L2_Alloc = 0 
L2_WB = 1126489 
n_act = 3291448 
n_pre = 3291432 
n_ref = 0 
n_req = 3825665 
total_req = 4209805 

Dual Bus Interface Util: 
issued_total_row = 6582880 
issued_total_col = 4209805 
Row_Bus_Util =  0.074944 
CoL_Bus_Util = 0.047927 
Either_Row_CoL_Bus_Util = 0.115767 
Issued_on_Two_Bus_Simul_Util = 0.007105 
issued_two_Eff = 0.061373 
queue_avg = 3.987020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77667436 n_act=3292639 n_pre=3292623 n_ref_event=0 n_req=3829623 n_rd=3089378 n_rd_L2_A=0 n_write=0 n_wr_bk=1121553 bw_util=0.1918
n_activity=60039970 dram_eff=0.2805
bk0: 191106a 67528820i bk1: 189354a 67759579i bk2: 189209a 67824167i bk3: 194753a 67391313i bk4: 195735a 67418424i bk5: 197315a 67177546i bk6: 189962a 67819231i bk7: 192077a 67763591i bk8: 190954a 67945529i bk9: 193359a 67600069i bk10: 197582a 67115539i bk11: 198205a 67046357i bk12: 190247a 67997131i bk13: 192539a 67782860i bk14: 195450a 67096411i bk15: 191531a 67496877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140218
Row_Buffer_Locality_read = 0.151976
Row_Buffer_Locality_write = 0.091151
Bank_Level_Parallism = 5.798870
Bank_Level_Parallism_Col = 2.320182
Bank_Level_Parallism_Ready = 1.507637
write_to_read_ratio_blp_rw_average = 0.247336
GrpLevelPara = 1.895388 

BW Util details:
bwutil = 0.191761 
total_CMD = 87837222 
util_bw = 16843724 
Wasted_Col = 34607703 
Wasted_Row = 5317340 
Idle = 31068455 

BW Util Bottlenecks: 
RCDc_limit = 45051511 
RCDWRc_limit = 6477604 
WTRc_limit = 19876240 
RTWc_limit = 14877674 
CCDLc_limit = 3066318 
rwq = 0 
CCDLc_limit_alone = 1986983 
WTRc_limit_alone = 19316518 
RTWc_limit_alone = 14358061 

Commands details: 
total_CMD = 87837222 
n_nop = 77667436 
Read = 3089378 
Write = 0 
L2_Alloc = 0 
L2_WB = 1121553 
n_act = 3292639 
n_pre = 3292623 
n_ref = 0 
n_req = 3829623 
total_req = 4210931 

Dual Bus Interface Util: 
issued_total_row = 6585262 
issued_total_col = 4210931 
Row_Bus_Util =  0.074971 
CoL_Bus_Util = 0.047940 
Either_Row_CoL_Bus_Util = 0.115780 
Issued_on_Two_Bus_Simul_Util = 0.007131 
issued_two_Eff = 0.061595 
queue_avg = 4.096125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09613
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77681915 n_act=3287273 n_pre=3287257 n_ref_event=0 n_req=3823171 n_rd=3083784 n_rd_L2_A=0 n_write=0 n_wr_bk=1120064 bw_util=0.1914
n_activity=60084796 dram_eff=0.2799
bk0: 190862a 67730615i bk1: 190298a 67647814i bk2: 195199a 67354366i bk3: 196110a 67303448i bk4: 192292a 67756351i bk5: 194115a 67558296i bk6: 189678a 68154495i bk7: 189177a 68139651i bk8: 192420a 67831746i bk9: 191441a 67921304i bk10: 197841a 67153941i bk11: 196610a 67219965i bk12: 191783a 67722559i bk13: 190481a 67934417i bk14: 194476a 67324172i bk15: 191001a 67578136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140171
Row_Buffer_Locality_read = 0.152009
Row_Buffer_Locality_write = 0.090800
Bank_Level_Parallism = 5.766794
Bank_Level_Parallism_Col = 2.314125
Bank_Level_Parallism_Ready = 1.507000
write_to_read_ratio_blp_rw_average = 0.246659
GrpLevelPara = 1.891291 

BW Util details:
bwutil = 0.191438 
total_CMD = 87837222 
util_bw = 16815392 
Wasted_Col = 34650983 
Wasted_Row = 5345748 
Idle = 31025099 

BW Util Bottlenecks: 
RCDc_limit = 45015466 
RCDWRc_limit = 6482829 
WTRc_limit = 19835809 
RTWc_limit = 14812204 
CCDLc_limit = 3065135 
rwq = 0 
CCDLc_limit_alone = 1991117 
WTRc_limit_alone = 19280578 
RTWc_limit_alone = 14293417 

Commands details: 
total_CMD = 87837222 
n_nop = 77681915 
Read = 3083784 
Write = 0 
L2_Alloc = 0 
L2_WB = 1120064 
n_act = 3287273 
n_pre = 3287257 
n_ref = 0 
n_req = 3823171 
total_req = 4203848 

Dual Bus Interface Util: 
issued_total_row = 6574530 
issued_total_col = 4203848 
Row_Bus_Util =  0.074849 
CoL_Bus_Util = 0.047860 
Either_Row_CoL_Bus_Util = 0.115615 
Issued_on_Two_Bus_Simul_Util = 0.007093 
issued_two_Eff = 0.061354 
queue_avg = 4.024824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77674898 n_act=3289744 n_pre=3289728 n_ref_event=0 n_req=3824625 n_rd=3084066 n_rd_L2_A=0 n_write=0 n_wr_bk=1122233 bw_util=0.1915
n_activity=60063408 dram_eff=0.2801
bk0: 190139a 67746251i bk1: 189370a 67769899i bk2: 197156a 67258311i bk3: 191122a 67749059i bk4: 195583a 67526052i bk5: 197873a 67198616i bk6: 192224a 67806654i bk7: 189657a 68108996i bk8: 191723a 67884759i bk9: 191195a 68084936i bk10: 197075a 67142273i bk11: 199249a 67019085i bk12: 188497a 68112250i bk13: 189586a 68011259i bk14: 192194a 67613800i bk15: 191423a 67686816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139852
Row_Buffer_Locality_read = 0.151660
Row_Buffer_Locality_write = 0.090676
Bank_Level_Parallism = 5.762055
Bank_Level_Parallism_Col = 2.317194
Bank_Level_Parallism_Ready = 1.509983
write_to_read_ratio_blp_rw_average = 0.247415
GrpLevelPara = 1.892512 

BW Util details:
bwutil = 0.191550 
total_CMD = 87837222 
util_bw = 16825196 
Wasted_Col = 34642121 
Wasted_Row = 5325769 
Idle = 31044136 

BW Util Bottlenecks: 
RCDc_limit = 45036417 
RCDWRc_limit = 6487256 
WTRc_limit = 19854231 
RTWc_limit = 14854139 
CCDLc_limit = 3056806 
rwq = 0 
CCDLc_limit_alone = 1983223 
WTRc_limit_alone = 19296408 
RTWc_limit_alone = 14338379 

Commands details: 
total_CMD = 87837222 
n_nop = 77674898 
Read = 3084066 
Write = 0 
L2_Alloc = 0 
L2_WB = 1122233 
n_act = 3289744 
n_pre = 3289728 
n_ref = 0 
n_req = 3824625 
total_req = 4206299 

Dual Bus Interface Util: 
issued_total_row = 6579472 
issued_total_col = 4206299 
Row_Bus_Util =  0.074905 
CoL_Bus_Util = 0.047887 
Either_Row_CoL_Bus_Util = 0.115695 
Issued_on_Two_Bus_Simul_Util = 0.007098 
issued_two_Eff = 0.061349 
queue_avg = 3.962699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9627
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77670646 n_act=3291534 n_pre=3291518 n_ref_event=0 n_req=3827341 n_rd=3088770 n_rd_L2_A=0 n_write=0 n_wr_bk=1120368 bw_util=0.1917
n_activity=60104612 dram_eff=0.2801
bk0: 192666a 67388453i bk1: 192421a 67503509i bk2: 189073a 68008287i bk3: 192648a 67771710i bk4: 194953a 67538127i bk5: 194906a 67459195i bk6: 191995a 67845308i bk7: 194459a 67570676i bk8: 189334a 68269218i bk9: 189757a 68259666i bk10: 195598a 67295020i bk11: 195063a 67424153i bk12: 189758a 67903406i bk13: 193989a 67531970i bk14: 195172a 67218899i bk15: 196978a 67016820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139995
Row_Buffer_Locality_read = 0.151721
Row_Buffer_Locality_write = 0.090953
Bank_Level_Parallism = 5.771529
Bank_Level_Parallism_Col = 2.317514
Bank_Level_Parallism_Ready = 1.509133
write_to_read_ratio_blp_rw_average = 0.246749
GrpLevelPara = 1.893625 

BW Util details:
bwutil = 0.191679 
total_CMD = 87837222 
util_bw = 16836552 
Wasted_Col = 34646806 
Wasted_Row = 5342920 
Idle = 31010944 

BW Util Bottlenecks: 
RCDc_limit = 45080453 
RCDWRc_limit = 6468653 
WTRc_limit = 19853822 
RTWc_limit = 14845133 
CCDLc_limit = 3056277 
rwq = 0 
CCDLc_limit_alone = 1981968 
WTRc_limit_alone = 19295961 
RTWc_limit_alone = 14328685 

Commands details: 
total_CMD = 87837222 
n_nop = 77670646 
Read = 3088770 
Write = 0 
L2_Alloc = 0 
L2_WB = 1120368 
n_act = 3291534 
n_pre = 3291518 
n_ref = 0 
n_req = 3827341 
total_req = 4209138 

Dual Bus Interface Util: 
issued_total_row = 6583052 
issued_total_col = 4209138 
Row_Bus_Util =  0.074946 
CoL_Bus_Util = 0.047920 
Either_Row_CoL_Bus_Util = 0.115743 
Issued_on_Two_Bus_Simul_Util = 0.007122 
issued_two_Eff = 0.061536 
queue_avg = 3.997448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99745
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77662250 n_act=3294245 n_pre=3294229 n_ref_event=0 n_req=3831805 n_rd=3092008 n_rd_L2_A=0 n_write=0 n_wr_bk=1121566 bw_util=0.1919
n_activity=60098938 dram_eff=0.2804
bk0: 189876a 67763994i bk1: 188327a 67806495i bk2: 195259a 67251093i bk3: 194131a 67404081i bk4: 195709a 67395671i bk5: 195499a 67405765i bk6: 188311a 68125383i bk7: 188418a 68020186i bk8: 191426a 67967751i bk9: 191373a 67776395i bk10: 197777a 67035761i bk11: 198883a 66963953i bk12: 194511a 67488854i bk13: 192142a 67562745i bk14: 195117a 67151367i bk15: 195249a 67112827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140289
Row_Buffer_Locality_read = 0.152028
Row_Buffer_Locality_write = 0.091225
Bank_Level_Parallism = 5.803943
Bank_Level_Parallism_Col = 2.320881
Bank_Level_Parallism_Ready = 1.507384
write_to_read_ratio_blp_rw_average = 0.247279
GrpLevelPara = 1.896538 

BW Util details:
bwutil = 0.191881 
total_CMD = 87837222 
util_bw = 16854296 
Wasted_Col = 34627845 
Wasted_Row = 5332741 
Idle = 31022340 

BW Util Bottlenecks: 
RCDc_limit = 45077673 
RCDWRc_limit = 6474869 
WTRc_limit = 19879351 
RTWc_limit = 14887743 
CCDLc_limit = 3065072 
rwq = 0 
CCDLc_limit_alone = 1987434 
WTRc_limit_alone = 19321273 
RTWc_limit_alone = 14368183 

Commands details: 
total_CMD = 87837222 
n_nop = 77662250 
Read = 3092008 
Write = 0 
L2_Alloc = 0 
L2_WB = 1121566 
n_act = 3294245 
n_pre = 3294229 
n_ref = 0 
n_req = 3831805 
total_req = 4213574 

Dual Bus Interface Util: 
issued_total_row = 6588474 
issued_total_col = 4213574 
Row_Bus_Util =  0.075008 
CoL_Bus_Util = 0.047970 
Either_Row_CoL_Bus_Util = 0.115839 
Issued_on_Two_Bus_Simul_Util = 0.007139 
issued_two_Eff = 0.061629 
queue_avg = 4.113997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.114
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77608436 n_act=3314364 n_pre=3314348 n_ref_event=0 n_req=3853208 n_rd=3108622 n_rd_L2_A=0 n_write=0 n_wr_bk=1128338 bw_util=0.1929
n_activity=60129231 dram_eff=0.2819
bk0: 191203a 67260832i bk1: 188866a 67617189i bk2: 196146a 66983176i bk3: 191241a 67417948i bk4: 196615a 67119089i bk5: 198104a 66930547i bk6: 190514a 67654643i bk7: 192950a 67543979i bk8: 192551a 67512003i bk9: 191408a 67565882i bk10: 200537a 66578046i bk11: 199518a 66617945i bk12: 195925a 67080550i bk13: 195836a 67080347i bk14: 192006a 67291588i bk15: 195202a 66986954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139843
Row_Buffer_Locality_read = 0.151489
Row_Buffer_Locality_write = 0.091223
Bank_Level_Parallism = 5.884583
Bank_Level_Parallism_Col = 2.327044
Bank_Level_Parallism_Ready = 1.506121
write_to_read_ratio_blp_rw_average = 0.247337
GrpLevelPara = 1.901776 

BW Util details:
bwutil = 0.192946 
total_CMD = 87837222 
util_bw = 16947840 
Wasted_Col = 34680965 
Wasted_Row = 5263996 
Idle = 30944421 

BW Util Bottlenecks: 
RCDc_limit = 45254419 
RCDWRc_limit = 6506731 
WTRc_limit = 20087007 
RTWc_limit = 14983457 
CCDLc_limit = 3098607 
rwq = 0 
CCDLc_limit_alone = 2014860 
WTRc_limit_alone = 19524259 
RTWc_limit_alone = 14462458 

Commands details: 
total_CMD = 87837222 
n_nop = 77608436 
Read = 3108622 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128338 
n_act = 3314364 
n_pre = 3314348 
n_ref = 0 
n_req = 3853208 
total_req = 4236960 

Dual Bus Interface Util: 
issued_total_row = 6628712 
issued_total_col = 4236960 
Row_Bus_Util =  0.075466 
CoL_Bus_Util = 0.048236 
Either_Row_CoL_Bus_Util = 0.116452 
Issued_on_Two_Bus_Simul_Util = 0.007251 
issued_two_Eff = 0.062264 
queue_avg = 4.323135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77680212 n_act=3288165 n_pre=3288149 n_ref_event=0 n_req=3824849 n_rd=3083950 n_rd_L2_A=0 n_write=0 n_wr_bk=1122218 bw_util=0.1915
n_activity=60045777 dram_eff=0.2802
bk0: 189206a 67747840i bk1: 186732a 68036648i bk2: 196221a 67109154i bk3: 193983a 67390539i bk4: 195627a 67458496i bk5: 192872a 67600669i bk6: 191895a 67884359i bk7: 191525a 67908225i bk8: 187029a 68252286i bk9: 189499a 67987830i bk10: 199814a 66782944i bk11: 197445a 66981037i bk12: 192258a 67807430i bk13: 192106a 67766979i bk14: 193878a 67259493i bk15: 193860a 67257080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140315
Row_Buffer_Locality_read = 0.152087
Row_Buffer_Locality_write = 0.091313
Bank_Level_Parallism = 5.792573
Bank_Level_Parallism_Col = 2.318425
Bank_Level_Parallism_Ready = 1.507399
write_to_read_ratio_blp_rw_average = 0.247537
GrpLevelPara = 1.894514 

BW Util details:
bwutil = 0.191544 
total_CMD = 87837222 
util_bw = 16824672 
Wasted_Col = 34593442 
Wasted_Row = 5337830 
Idle = 31081278 

BW Util Bottlenecks: 
RCDc_limit = 44979972 
RCDWRc_limit = 6484475 
WTRc_limit = 19863385 
RTWc_limit = 14860419 
CCDLc_limit = 3057685 
rwq = 0 
CCDLc_limit_alone = 1979393 
WTRc_limit_alone = 19305193 
RTWc_limit_alone = 14340319 

Commands details: 
total_CMD = 87837222 
n_nop = 77680212 
Read = 3083950 
Write = 0 
L2_Alloc = 0 
L2_WB = 1122218 
n_act = 3288165 
n_pre = 3288149 
n_ref = 0 
n_req = 3824849 
total_req = 4206168 

Dual Bus Interface Util: 
issued_total_row = 6576314 
issued_total_col = 4206168 
Row_Bus_Util =  0.074869 
CoL_Bus_Util = 0.047886 
Either_Row_CoL_Bus_Util = 0.115634 
Issued_on_Two_Bus_Simul_Util = 0.007121 
issued_two_Eff = 0.061580 
queue_avg = 4.091490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09149
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77685204 n_act=3284713 n_pre=3284697 n_ref_event=0 n_req=3819713 n_rd=3085389 n_rd_L2_A=0 n_write=0 n_wr_bk=1117051 bw_util=0.1914
n_activity=60133348 dram_eff=0.2795
bk0: 186639a 68232948i bk1: 188296a 68090202i bk2: 189204a 68269254i bk3: 192484a 67969161i bk4: 192123a 67960185i bk5: 197191a 67399636i bk6: 192234a 68002433i bk7: 192964a 67936981i bk8: 190527a 68281039i bk9: 191886a 68028794i bk10: 196756a 67424507i bk11: 200676a 67048942i bk12: 194181a 67797216i bk13: 191463a 68089476i bk14: 192478a 67777328i bk15: 196287a 67395944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.140063
Row_Buffer_Locality_read = 0.151623
Row_Buffer_Locality_write = 0.091490
Bank_Level_Parallism = 5.701816
Bank_Level_Parallism_Col = 2.310596
Bank_Level_Parallism_Ready = 1.508062
write_to_read_ratio_blp_rw_average = 0.245987
GrpLevelPara = 1.888378 

BW Util details:
bwutil = 0.191374 
total_CMD = 87837222 
util_bw = 16809760 
Wasted_Col = 34690508 
Wasted_Row = 5363880 
Idle = 30973074 

BW Util Bottlenecks: 
RCDc_limit = 45104479 
RCDWRc_limit = 6432167 
WTRc_limit = 19745114 
RTWc_limit = 14747849 
CCDLc_limit = 3050252 
rwq = 0 
CCDLc_limit_alone = 1979433 
WTRc_limit_alone = 19188347 
RTWc_limit_alone = 14233797 

Commands details: 
total_CMD = 87837222 
n_nop = 77685204 
Read = 3085389 
Write = 0 
L2_Alloc = 0 
L2_WB = 1117051 
n_act = 3284713 
n_pre = 3284697 
n_ref = 0 
n_req = 3819713 
total_req = 4202440 

Dual Bus Interface Util: 
issued_total_row = 6569410 
issued_total_col = 4202440 
Row_Bus_Util =  0.074791 
CoL_Bus_Util = 0.047843 
Either_Row_CoL_Bus_Util = 0.115578 
Issued_on_Two_Bus_Simul_Util = 0.007057 
issued_two_Eff = 0.061055 
queue_avg = 3.829116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82912
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87837222 n_nop=77724573 n_act=3269890 n_pre=3269874 n_ref_event=0 n_req=3802133 n_rd=3067139 n_rd_L2_A=0 n_write=0 n_wr_bk=1116875 bw_util=0.1905
n_activity=60027174 dram_eff=0.2788
bk0: 188566a 68202551i bk1: 189243a 67995974i bk2: 190805a 68158993i bk3: 187954a 68359794i bk4: 191713a 68046564i bk5: 195349a 67673037i bk6: 191997a 68133707i bk7: 188318a 68437833i bk8: 189346a 68418004i bk9: 188428a 68558822i bk10: 198530a 67442610i bk11: 197186a 67512352i bk12: 193234a 67881880i bk13: 189459a 68371215i bk14: 194541a 67766040i bk15: 192470a 67663771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139985
Row_Buffer_Locality_read = 0.151687
Row_Buffer_Locality_write = 0.091154
Bank_Level_Parallism = 5.662195
Bank_Level_Parallism_Col = 2.307729
Bank_Level_Parallism_Ready = 1.509251
write_to_read_ratio_blp_rw_average = 0.246134
GrpLevelPara = 1.885654 

BW Util details:
bwutil = 0.190535 
total_CMD = 87837222 
util_bw = 16736056 
Wasted_Col = 34612567 
Wasted_Row = 5387759 
Idle = 31100840 

BW Util Bottlenecks: 
RCDc_limit = 44884441 
RCDWRc_limit = 6448044 
WTRc_limit = 19741287 
RTWc_limit = 14659224 
CCDLc_limit = 3033033 
rwq = 0 
CCDLc_limit_alone = 1965687 
WTRc_limit_alone = 19184874 
RTWc_limit_alone = 14148291 

Commands details: 
total_CMD = 87837222 
n_nop = 77724573 
Read = 3067139 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116875 
n_act = 3269890 
n_pre = 3269874 
n_ref = 0 
n_req = 3802133 
total_req = 4184014 

Dual Bus Interface Util: 
issued_total_row = 6539764 
issued_total_col = 4184014 
Row_Bus_Util =  0.074453 
CoL_Bus_Util = 0.047634 
Either_Row_CoL_Bus_Util = 0.115129 
Issued_on_Two_Bus_Simul_Util = 0.006958 
issued_two_Eff = 0.060432 
queue_avg = 3.682961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3287803, Miss = 1668876, Miss_rate = 0.508, Pending_hits = 3343, Reservation_fails = 1788
L2_cache_bank[1]: Access = 3238365, Miss = 1667890, Miss_rate = 0.515, Pending_hits = 3036, Reservation_fails = 1466
L2_cache_bank[2]: Access = 3282266, Miss = 1681353, Miss_rate = 0.512, Pending_hits = 2973, Reservation_fails = 1190
L2_cache_bank[3]: Access = 3255617, Miss = 1675245, Miss_rate = 0.515, Pending_hits = 3101, Reservation_fails = 1513
L2_cache_bank[4]: Access = 3284852, Miss = 1665207, Miss_rate = 0.507, Pending_hits = 2880, Reservation_fails = 2289
L2_cache_bank[5]: Access = 3266241, Miss = 1681229, Miss_rate = 0.515, Pending_hits = 3038, Reservation_fails = 2106
L2_cache_bank[6]: Access = 3254818, Miss = 1671806, Miss_rate = 0.514, Pending_hits = 2925, Reservation_fails = 1134
L2_cache_bank[7]: Access = 3289232, Miss = 1680693, Miss_rate = 0.511, Pending_hits = 3085, Reservation_fails = 1416
L2_cache_bank[8]: Access = 3286397, Miss = 1676111, Miss_rate = 0.510, Pending_hits = 3179, Reservation_fails = 1825
L2_cache_bank[9]: Access = 3292687, Miss = 1670793, Miss_rate = 0.507, Pending_hits = 2996, Reservation_fails = 2430
L2_cache_bank[10]: Access = 3272443, Miss = 1676152, Miss_rate = 0.512, Pending_hits = 2939, Reservation_fails = 1457
L2_cache_bank[11]: Access = 3244423, Miss = 1671036, Miss_rate = 0.515, Pending_hits = 2871, Reservation_fails = 1372
L2_cache_bank[12]: Access = 3270687, Miss = 1670104, Miss_rate = 0.511, Pending_hits = 2929, Reservation_fails = 1305
L2_cache_bank[13]: Access = 3277812, Miss = 1681761, Miss_rate = 0.513, Pending_hits = 3071, Reservation_fails = 895
L2_cache_bank[14]: Access = 5993591, Miss = 1679545, Miss_rate = 0.280, Pending_hits = 3034, Reservation_fails = 1014
L2_cache_bank[15]: Access = 3288909, Miss = 1675581, Miss_rate = 0.509, Pending_hits = 3017, Reservation_fails = 995
L2_cache_bank[16]: Access = 6757568, Miss = 1687057, Miss_rate = 0.250, Pending_hits = 3477, Reservation_fails = 1605
L2_cache_bank[17]: Access = 3276133, Miss = 1684685, Miss_rate = 0.514, Pending_hits = 3092, Reservation_fails = 2008
L2_cache_bank[18]: Access = 3275197, Miss = 1677488, Miss_rate = 0.512, Pending_hits = 3002, Reservation_fails = 2465
L2_cache_bank[19]: Access = 3226362, Miss = 1669582, Miss_rate = 0.517, Pending_hits = 3102, Reservation_fails = 1037
L2_cache_bank[20]: Access = 3252758, Miss = 1665702, Miss_rate = 0.512, Pending_hits = 2928, Reservation_fails = 1540
L2_cache_bank[21]: Access = 3273680, Miss = 1682807, Miss_rate = 0.514, Pending_hits = 3141, Reservation_fails = 1266
L2_cache_bank[22]: Access = 3249580, Miss = 1670292, Miss_rate = 0.514, Pending_hits = 2918, Reservation_fails = 1903
L2_cache_bank[23]: Access = 3233830, Miss = 1659967, Miss_rate = 0.513, Pending_hits = 2825, Reservation_fails = 710
L2_total_cache_accesses = 84631251
L2_total_cache_misses = 40190962
L2_total_cache_miss_rate = 0.4749
L2_total_cache_pending_hits = 72902
L2_total_cache_reservation_fails = 36729
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38938597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23459266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13574280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72902
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5428790
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 789358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2368058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 76045045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8586206
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36659
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=84631251
icnt_total_pkts_simt_to_mem=84631251
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 84631251
Req_Network_cycles = 34251631
Req_Network_injected_packets_per_cycle =       2.4709 
Req_Network_conflicts_per_cycle =       0.3496
Req_Network_conflicts_per_cycle_util =       0.5388
Req_Bank_Level_Parallism =       3.8083
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1087
Req_Network_out_buffer_full_per_cycle =       0.0005
Req_Network_out_buffer_avg_util =       3.6616

Reply_Network_injected_packets_num = 84631251
Reply_Network_cycles = 34251631
Reply_Network_injected_packets_per_cycle =        2.4709
Reply_Network_conflicts_per_cycle =        0.9691
Reply_Network_conflicts_per_cycle_util =       1.4888
Reply_Bank_Level_Parallism =       3.7960
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1801
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0824
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 18 hrs, 23 min, 10 sec (152590 sec)
gpgpu_simulation_rate = 10951 (inst/sec)
gpgpu_simulation_rate = 224 (cycle/sec)
gpgpu_silicon_slowdown = 6093750x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z9bc_updateiPiPb'
Destroy streams for kernel 11: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 11 
gpu_sim_cycle = 189066
gpu_sim_insn = 92106770
gpu_ipc =     487.1673
gpu_tot_sim_cycle = 34440697
gpu_tot_sim_insn = 1763165382
gpu_tot_ipc =      51.1942
gpu_tot_issued_cta = 208296
gpu_occupancy = 94.7777% 
gpu_tot_occupancy = 49.5304% 
max_total_param_size = 0
gpu_stall_dramfull = 5819939
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7359
partiton_level_parallism_total  =       2.4833
partiton_level_parallism_util =       4.9379
partiton_level_parallism_util_total  =       3.8174
L2_BW  =     206.8623 GB/Sec
L2_BW_total  =     108.4706 GB/Sec
gpu_total_sim_rate=11413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4992116, Miss = 2184889, Miss_rate = 0.438, Pending_hits = 26050, Reservation_fails = 260236
	L1D_cache_core[1]: Access = 4961599, Miss = 2202664, Miss_rate = 0.444, Pending_hits = 25264, Reservation_fails = 287469
	L1D_cache_core[2]: Access = 4633452, Miss = 2039426, Miss_rate = 0.440, Pending_hits = 24173, Reservation_fails = 269423
	L1D_cache_core[3]: Access = 4932113, Miss = 2125714, Miss_rate = 0.431, Pending_hits = 25375, Reservation_fails = 248549
	L1D_cache_core[4]: Access = 4942091, Miss = 2247738, Miss_rate = 0.455, Pending_hits = 25833, Reservation_fails = 289042
	L1D_cache_core[5]: Access = 4884933, Miss = 2076183, Miss_rate = 0.425, Pending_hits = 24188, Reservation_fails = 254538
	L1D_cache_core[6]: Access = 4842616, Miss = 2081226, Miss_rate = 0.430, Pending_hits = 25050, Reservation_fails = 260817
	L1D_cache_core[7]: Access = 4846492, Miss = 2028703, Miss_rate = 0.419, Pending_hits = 24504, Reservation_fails = 238023
	L1D_cache_core[8]: Access = 5086900, Miss = 2253062, Miss_rate = 0.443, Pending_hits = 26075, Reservation_fails = 285424
	L1D_cache_core[9]: Access = 4530150, Miss = 1885008, Miss_rate = 0.416, Pending_hits = 23223, Reservation_fails = 235394
	L1D_cache_core[10]: Access = 4883327, Miss = 2113410, Miss_rate = 0.433, Pending_hits = 25047, Reservation_fails = 241517
	L1D_cache_core[11]: Access = 4908114, Miss = 2210937, Miss_rate = 0.450, Pending_hits = 26417, Reservation_fails = 313718
	L1D_cache_core[12]: Access = 4816173, Miss = 2137607, Miss_rate = 0.444, Pending_hits = 25030, Reservation_fails = 278886
	L1D_cache_core[13]: Access = 4979615, Miss = 2223768, Miss_rate = 0.447, Pending_hits = 24380, Reservation_fails = 285818
	L1D_cache_core[14]: Access = 4981007, Miss = 2152466, Miss_rate = 0.432, Pending_hits = 25841, Reservation_fails = 273370
	L1D_cache_core[15]: Access = 3854502, Miss = 1478656, Miss_rate = 0.384, Pending_hits = 18251, Reservation_fails = 202974
	L1D_cache_core[16]: Access = 4955984, Miss = 2167624, Miss_rate = 0.437, Pending_hits = 25494, Reservation_fails = 277611
	L1D_cache_core[17]: Access = 4890659, Miss = 2152807, Miss_rate = 0.440, Pending_hits = 25421, Reservation_fails = 272976
	L1D_cache_core[18]: Access = 4812627, Miss = 2115614, Miss_rate = 0.440, Pending_hits = 25112, Reservation_fails = 285813
	L1D_cache_core[19]: Access = 5061227, Miss = 2224586, Miss_rate = 0.440, Pending_hits = 25838, Reservation_fails = 287406
	L1D_cache_core[20]: Access = 4877546, Miss = 2097160, Miss_rate = 0.430, Pending_hits = 25010, Reservation_fails = 260514
	L1D_cache_core[21]: Access = 4824336, Miss = 2110716, Miss_rate = 0.438, Pending_hits = 24718, Reservation_fails = 271338
	L1D_cache_core[22]: Access = 4996500, Miss = 2177440, Miss_rate = 0.436, Pending_hits = 25509, Reservation_fails = 292155
	L1D_cache_core[23]: Access = 4213831, Miss = 1736888, Miss_rate = 0.412, Pending_hits = 21643, Reservation_fails = 232559
	L1D_cache_core[24]: Access = 4758478, Miss = 2062083, Miss_rate = 0.433, Pending_hits = 25108, Reservation_fails = 272375
	L1D_cache_core[25]: Access = 4839909, Miss = 2122181, Miss_rate = 0.438, Pending_hits = 25970, Reservation_fails = 279870
	L1D_cache_core[26]: Access = 4996643, Miss = 2180499, Miss_rate = 0.436, Pending_hits = 25503, Reservation_fails = 297335
	L1D_cache_core[27]: Access = 4900546, Miss = 2126302, Miss_rate = 0.434, Pending_hits = 24480, Reservation_fails = 272181
	L1D_cache_core[28]: Access = 4709668, Miss = 1984901, Miss_rate = 0.421, Pending_hits = 24102, Reservation_fails = 245766
	L1D_cache_core[29]: Access = 4785938, Miss = 2002606, Miss_rate = 0.418, Pending_hits = 24191, Reservation_fails = 243422
	L1D_total_cache_accesses = 144699092
	L1D_total_cache_misses = 62702864
	L1D_total_cache_miss_rate = 0.4333
	L1D_total_cache_pending_hits = 742800
	L1D_total_cache_reservation_fails = 8016519
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77849289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 742800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45984305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4577348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11393875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 742800
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3404139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2520085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2804599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135970269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8728823

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 230
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4442837
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 134281
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439162
ctas_completed 208296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
221479, 200961, 218963, 222467, 222994, 216416, 209344, 218985, 201824, 203584, 229786, 221853, 207066, 204537, 199825, 190473, 209638, 182478, 190851, 205435, 198327, 179068, 212693, 239148, 228366, 210030, 216097, 208010, 198659, 228875, 210314, 211965, 
gpgpu_n_tot_thrd_icount = 6311662624
gpgpu_n_tot_w_icount = 197239457
gpgpu_n_stall_shd_mem = 44676653
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76797818
gpgpu_n_mem_write_global = 8728823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 212448333
gpgpu_n_store_insn = 40699540
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 402352128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 35073178
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9603475
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37488088	W0_Idle:375253451	W0_Scoreboard:-1832513684	W1:77052987	W2:24855571	W3:12863078	W4:8054324	W5:5613349	W6:4259495	W7:3392550	W8:2782720	W9:2341347	W10:2032795	W11:1751048	W12:1554940	W13:1385579	W14:1229418	W15:1094507	W16:958391	W17:857081	W18:754225	W19:655159	W20:577309	W21:499102	W22:415106	W23:346983	W24:297332	W25:241565	W26:200561	W27:162126	W28:141649	W29:128768	W30:123521	W31:119272	W32:40497599
single_issue_nums: WS0:49126843	WS1:49000407	WS2:49609865	WS3:49502342	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 459025440 {8:57378180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 349152920 {40:8728823,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 776785520 {40:19419638,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2295127200 {40:57378180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69830584 {8:8728823,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 776785520 {40:19419638,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 352 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 3 
mrq_lat_table:25583435 	707224 	1260728 	2525577 	4992723 	4661407 	3506951 	2181038 	938650 	271979 	63612 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42934395 	37132894 	2726204 	2690356 	41749 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17860261 	1175802 	193577 	80269 	62188187 	1130656 	172589 	90289 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	70701589 	9106000 	3357938 	1462467 	593975 	234633 	60805 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4679 	29323 	49 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.184445  1.191355  1.183377  1.184409  1.179413  1.181078  1.184753  1.183043  1.181090  1.180820  1.176909  1.180160  1.180309  1.185971  1.180137  1.184678 
dram[1]:  1.183577  1.183916  1.180472  1.180996  1.180152  1.180726  1.181162  1.182333  1.180082  1.179103  1.178655  1.178291  1.180928  1.181006  1.178871  1.178069 
dram[2]:  1.182170  1.183380  1.183414  1.183581  1.180254  1.179182  1.183130  1.181665  1.179886  1.179846  1.179597  1.179436  1.182343  1.180730  1.180533  1.180287 
dram[3]:  1.184145  1.185256  1.183236  1.181981  1.180993  1.179961  1.183275  1.182554  1.181022  1.178764  1.180280  1.179900  1.183601  1.183621  1.179834  1.183283 
dram[4]:  1.183874  1.185391  1.181211  1.181929  1.182289  1.179832  1.183959  1.184587  1.179983  1.179295  1.177576  1.179158  1.182331  1.184353  1.181382  1.183970 
dram[5]:  1.183765  1.184240  1.180866  1.182624  1.181316  1.178948  1.180773  1.184570  1.179415  1.180700  1.176805  1.177287  1.183865  1.183637  1.182879  1.182639 
dram[6]:  1.184423  1.183949  1.184204  1.181131  1.180063  1.179856  1.182910  1.180383  1.183450  1.182432  1.177379  1.177619  1.184190  1.182177  1.181469  1.181353 
dram[7]:  1.187359  1.186212  1.181023  1.182494  1.181949  1.180426  1.185286  1.182110  1.181804  1.181002  1.177309  1.178535  1.182680  1.182502  1.181895  1.180831 
dram[8]:  1.182901  1.185470  1.181916  1.184926  1.180167  1.180487  1.182234  1.182378  1.179507  1.180760  1.176351  1.178125  1.179974  1.180861  1.183424  1.182633 
dram[9]:  1.184002  1.187726  1.180381  1.182679  1.182247  1.181531  1.181740  1.182513  1.181725  1.181374  1.176387  1.178155  1.184478  1.185864  1.182090  1.181814 
dram[10]:  1.187022  1.185182  1.183402  1.182281  1.182138  1.177351  1.182074  1.182621  1.180958  1.179466  1.179717  1.176389  1.183284  1.184630  1.182925  1.180192 
dram[11]:  1.183833  1.182520  1.184142  1.184249  1.181133  1.179992  1.183097  1.182574  1.181468  1.182643  1.177520  1.178310  1.182030  1.184178  1.181826  1.179579 
average row locality = 46694457/39514395 = 1.181708
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    195075    191024    194418    196415    197650    197692    191881    195612    194519    195052    199603    198295    197562    196539    197759    196883 
dram[1]:    194806    192875    200115    197688    198481    196274    197808    194745    193546    198352    199521    197528    197581    198000    199096    199388 
dram[2]:    196428    192926    193676    196125    195133    199106    194567    196602    195426    195207    195015    202986    195984    198431    198569    199458 
dram[3]:    194988    193235    193137    198673    199666    201240    193872    195989    194819    197224    201447    202073    194147    196445    199338    195410 
dram[4]:    194740    194189    199119    200019    196216    198037    193586    193080    196281    195298    201701    200476    195705    194404    198366    194905 
dram[5]:    194021    193261    201067    195035    199516    201811    196129    193558    195568    195047    200933    203110    192406    193477    196096    195329 
dram[6]:    196559    196308    192982    196558    198868    198829    195903    198354    193194    193609    199462    198923    193672    197903    199071    200876 
dram[7]:    193756    192214    199173    198036    199655    199430    192208    192322    195278    195228    201633    202756    198418    196063    199031    199151 
dram[8]:    195082    192745    200056    195156    200552    202046    194409    196853    196411    195252    204407    203391    199840    199751    195913    199110 
dram[9]:    193077    190630    200135    197903    199558    196803    195797    195427    190884    193351    203685    201312    196173    196021    197783    197766 
dram[10]:    190537    192185    193127    196406    196047    201127    196139    196867    194382    195744    200622    204531    198089    195385    196376    200189 
dram[11]:    192450    193128    194729    191868    195649    199277    195898    192226    193194    192274    202382    201045    197148    193379    198446    196368 
total dram reads = 37781527
bank skew: 204531/190537 = 1.07
chip skew: 3170974/3129461 = 1.01
number of total write accesses:
dram[0]:     70757     70849     71413     70339     70531     70189     70120     70805     70071     69789     71208     70411     69710     69428     71400     71762 
dram[1]:     72103     71339     71933     72142     69840     69728     70368     69854     69717     70372     70420     70871     71655     70556     72302     72616 
dram[2]:     72670     72592     71324     70649     69794     71646     70305     70948     69975     70962     70612     70507     70862     70240     72479     72249 
dram[3]:     71793     71393     71846     72061     69785     71455     71071     70284     69166     69919     70019     70013     69505     69775     72372     72449 
dram[4]:     71346     71891     71185     72205     70171     71322     69379     69203     68968     68932     70846     71047     71056     70230     71619     72024 
dram[5]:     72353     71779     71874     71612     70331     70819     70713     69829     69691     68657     71450     71179     69893     69947     72123     71353 
dram[6]:     72029     71357     70661     71268     70512     70564     69742     71255     67772     68405     71460     70893     70958     70407     71962     72512 
dram[7]:     70267     71191     71994     71218     70170     70168     70542     70446     69515     70091     70952     70110     70168     71197     72226     72688 
dram[8]:     72063     71529     71849     72244     70341     70650     71267     70966     70343     70558     71415     71302     71208     70514     72019     71410 
dram[9]:     71434     71075     72838     71815     70024     70430     69946     69991     70130     69621     71631     71034     69494     69614     72616     71901 
dram[10]:     71171     71584     70484     70409     70923     71860     70022     70214     69357     69855     70367     70884     69438     69179     70907     71788 
dram[11]:     70810     71845     70588     70446     71075     70945     69884     69945     69603     69222     70848     69773     70414     69172     70941     72685 
total dram writes = 13594955
bank skew: 72838/67772 = 1.07
chip skew: 1139678/1128196 = 1.01
average mf latency per bank:
dram[0]:        563       611       583       625       578       613       553       594       568       603       556       593       568       604       573       608
dram[1]:        543       538       571       568       565       563       547       540       546       545       546       530       554       551       547       541
dram[2]:        558       548       589       579       568       557       551       547       553       542       542       547       554       554       552       556
dram[3]:        554       565       565       560       558       555       546       539       549       546       542       547       551       559       555       555
dram[4]:        567       559       576       595       563       561       550       562       564       558       555       555       558       566       562       563
dram[5]:        553       555       583       582       566       564       552       553       560       555       550       552       560       561       560       557
dram[6]:        562       564       586       584       560       562       551       552       566       555       546       550       567       566       561       560
dram[7]:        574       562       583       592       569       567       546       541       548       551       556       554      2936       571       555       553
dram[8]:        568       558       604       589       574       572      3183       551       562       555       559       559       575       569       562       560
dram[9]:        551       556       573       579       559       565       547       561       544       553       551       558       567       572       546       554
dram[10]:        558       554       585       589       559       560       550       549       555       554       559       553       565       560       557       555
dram[11]:        541       534       561       556       535       546       536       527       535       541       530       534       548       547       538       535
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78118659 n_act=3277539 n_pre=3277523 n_ref_event=0 n_req=3875987 n_rd=3135979 n_rd_L2_A=0 n_write=0 n_wr_bk=1128782 bw_util=0.1931
n_activity=60552361 dram_eff=0.2817
bk0: 195075a 68170822i bk1: 191024a 68650202i bk2: 194418a 68388897i bk3: 196415a 68315702i bk4: 197650a 68163665i bk5: 197692a 68134415i bk6: 191881a 68889075i bk7: 195612a 68416931i bk8: 194519a 68549676i bk9: 195052a 68416610i bk10: 199603a 67882582i bk11: 198295a 67967989i bk12: 197562a 68204453i bk13: 196539a 68290963i bk14: 197759a 67913057i bk15: 196883a 68048471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.154399
Row_Buffer_Locality_read = 0.168508
Row_Buffer_Locality_write = 0.094606
Bank_Level_Parallism = 5.689269
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.506919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.193146 
total_CMD = 88322074 
util_bw = 17059044 
Wasted_Col = 34727929 
Wasted_Row = 5415049 
Idle = 31120052 

BW Util Bottlenecks: 
RCDc_limit = 44944459 
RCDWRc_limit = 6460138 
WTRc_limit = 19746188 
RTWc_limit = 14812817 
CCDLc_limit = 3097858 
rwq = 0 
CCDLc_limit_alone = 2018699 
WTRc_limit_alone = 19189508 
RTWc_limit_alone = 14290338 

Commands details: 
total_CMD = 88322074 
n_nop = 78118659 
Read = 3135979 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128782 
n_act = 3277539 
n_pre = 3277523 
n_ref = 0 
n_req = 3875987 
total_req = 4264761 

Dual Bus Interface Util: 
issued_total_row = 6555062 
issued_total_col = 4264761 
Row_Bus_Util =  0.074218 
CoL_Bus_Util = 0.048286 
Either_Row_CoL_Bus_Util = 0.115525 
Issued_on_Two_Bus_Simul_Util = 0.006979 
issued_two_Eff = 0.060412 
queue_avg = 4.063837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78047241 n_act=3303010 n_pre=3302994 n_ref_event=0 n_req=3899235 n_rd=3155804 n_rd_L2_A=0 n_write=0 n_wr_bk=1135816 bw_util=0.1944
n_activity=60548563 dram_eff=0.2835
bk0: 194806a 68177849i bk1: 192875a 68366088i bk2: 200115a 67879773i bk3: 197688a 68063126i bk4: 198481a 68174290i bk5: 196274a 68362524i bk6: 197808a 68284576i bk7: 194745a 68576973i bk8: 193546a 68689419i bk9: 198352a 68204520i bk10: 199521a 67972084i bk11: 197528a 68083366i bk12: 197581a 68078792i bk13: 198000a 68045533i bk14: 199096a 67752502i bk15: 199388a 67753714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.152908
Row_Buffer_Locality_read = 0.166887
Row_Buffer_Locality_write = 0.093569
Bank_Level_Parallism = 5.720301
Bank_Level_Parallism_Col = 2.321252
Bank_Level_Parallism_Ready = 1.505018
write_to_read_ratio_blp_rw_average = 0.246626
GrpLevelPara = 1.896080 

BW Util details:
bwutil = 0.194362 
total_CMD = 88322074 
util_bw = 17166480 
Wasted_Col = 34763963 
Wasted_Row = 5305905 
Idle = 31085726 

BW Util Bottlenecks: 
RCDc_limit = 45224616 
RCDWRc_limit = 6480692 
WTRc_limit = 19984784 
RTWc_limit = 14910830 
CCDLc_limit = 3104551 
rwq = 0 
CCDLc_limit_alone = 2017134 
WTRc_limit_alone = 19420606 
RTWc_limit_alone = 14387591 

Commands details: 
total_CMD = 88322074 
n_nop = 78047241 
Read = 3155804 
Write = 0 
L2_Alloc = 0 
L2_WB = 1135816 
n_act = 3303010 
n_pre = 3302994 
n_ref = 0 
n_req = 3899235 
total_req = 4291620 

Dual Bus Interface Util: 
issued_total_row = 6606004 
issued_total_col = 4291620 
Row_Bus_Util =  0.074794 
CoL_Bus_Util = 0.048591 
Either_Row_CoL_Bus_Util = 0.116334 
Issued_on_Two_Bus_Simul_Util = 0.007051 
issued_two_Eff = 0.060613 
queue_avg = 3.795915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79591
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78074061 n_act=3294393 n_pre=3294377 n_ref_event=0 n_req=3891352 n_rd=3145639 n_rd_L2_A=0 n_write=0 n_wr_bk=1137814 bw_util=0.194
n_activity=60458154 dram_eff=0.2834
bk0: 196428a 67813355i bk1: 192926a 68098370i bk2: 193676a 68341697i bk3: 196125a 68138799i bk4: 195133a 68211897i bk5: 199106a 67774668i bk6: 194567a 68387368i bk7: 196602a 68111977i bk8: 195426a 68256637i bk9: 195207a 68196418i bk10: 195015a 68169190i bk11: 202986a 67445249i bk12: 195984a 68068989i bk13: 198431a 67858845i bk14: 198569a 67661103i bk15: 199458a 67574856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153407
Row_Buffer_Locality_read = 0.167554
Row_Buffer_Locality_write = 0.093728
Bank_Level_Parallism = 5.773446
Bank_Level_Parallism_Col = 2.326671
Bank_Level_Parallism_Ready = 1.510855
write_to_read_ratio_blp_rw_average = 0.247830
GrpLevelPara = 1.898904 

BW Util details:
bwutil = 0.193992 
total_CMD = 88322074 
util_bw = 17133812 
Wasted_Col = 34654714 
Wasted_Row = 5337007 
Idle = 31196541 

BW Util Bottlenecks: 
RCDc_limit = 45014992 
RCDWRc_limit = 6502640 
WTRc_limit = 19978353 
RTWc_limit = 14934028 
CCDLc_limit = 3090687 
rwq = 0 
CCDLc_limit_alone = 2006655 
WTRc_limit_alone = 19415758 
RTWc_limit_alone = 14412591 

Commands details: 
total_CMD = 88322074 
n_nop = 78074061 
Read = 3145639 
Write = 0 
L2_Alloc = 0 
L2_WB = 1137814 
n_act = 3294393 
n_pre = 3294377 
n_ref = 0 
n_req = 3891352 
total_req = 4283453 

Dual Bus Interface Util: 
issued_total_row = 6588770 
issued_total_col = 4283453 
Row_Bus_Util =  0.074599 
CoL_Bus_Util = 0.048498 
Either_Row_CoL_Bus_Util = 0.116030 
Issued_on_Two_Bus_Simul_Util = 0.007067 
issued_two_Eff = 0.060910 
queue_avg = 4.002115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00211
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78072759 n_act=3295635 n_pre=3295619 n_ref_event=0 n_req=3895322 n_rd=3151703 n_rd_L2_A=0 n_write=0 n_wr_bk=1132906 bw_util=0.194
n_activity=60463801 dram_eff=0.2834
bk0: 194988a 67956716i bk1: 193235a 68188780i bk2: 193137a 68242248i bk3: 198673a 67812215i bk4: 199666a 67839373i bk5: 201240a 67596308i bk6: 193872a 68246638i bk7: 195989a 68190737i bk8: 194819a 68370798i bk9: 197224a 68023431i bk10: 201447a 67547617i bk11: 202073a 67475228i bk12: 194147a 68424049i bk13: 196445a 68207312i bk14: 199338a 67511164i bk15: 195410a 67914782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153951
Row_Buffer_Locality_read = 0.168090
Row_Buffer_Locality_write = 0.094023
Bank_Level_Parallism = 5.780406
Bank_Level_Parallism_Col = 2.322927
Bank_Level_Parallism_Ready = 1.504474
write_to_read_ratio_blp_rw_average = 0.247457
GrpLevelPara = 1.897655 

BW Util details:
bwutil = 0.194045 
total_CMD = 88322074 
util_bw = 17138436 
Wasted_Col = 34677192 
Wasted_Row = 5329286 
Idle = 31177160 

BW Util Bottlenecks: 
RCDc_limit = 45077141 
RCDWRc_limit = 6482332 
WTRc_limit = 19904012 
RTWc_limit = 14927957 
CCDLc_limit = 3099348 
rwq = 0 
CCDLc_limit_alone = 2014408 
WTRc_limit_alone = 19342851 
RTWc_limit_alone = 14404178 

Commands details: 
total_CMD = 88322074 
n_nop = 78072759 
Read = 3151703 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132906 
n_act = 3295635 
n_pre = 3295619 
n_ref = 0 
n_req = 3895322 
total_req = 4284609 

Dual Bus Interface Util: 
issued_total_row = 6591254 
issued_total_col = 4284609 
Row_Bus_Util =  0.074627 
CoL_Bus_Util = 0.048511 
Either_Row_CoL_Bus_Util = 0.116045 
Issued_on_Two_Bus_Simul_Util = 0.007094 
issued_two_Eff = 0.061131 
queue_avg = 4.110699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78087127 n_act=3290311 n_pre=3290295 n_ref_event=0 n_req=3888899 n_rd=3146122 n_rd_L2_A=0 n_write=0 n_wr_bk=1131424 bw_util=0.1937
n_activity=60515187 dram_eff=0.2827
bk0: 194740a 68159299i bk1: 194189a 68076916i bk2: 199119a 67774235i bk3: 200019a 67724847i bk4: 196216a 68180441i bk5: 198037a 67982416i bk6: 193586a 68581659i bk7: 193080a 68566103i bk8: 196281a 68252937i bk9: 195298a 68342935i bk10: 201701a 67583518i bk11: 200476a 67648990i bk12: 195705a 68146399i bk13: 194404a 68358939i bk14: 198366a 67739817i bk15: 194905a 67994820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153922
Row_Buffer_Locality_read = 0.168150
Row_Buffer_Locality_write = 0.093661
Bank_Level_Parallism = 5.747873
Bank_Level_Parallism_Col = 2.316592
Bank_Level_Parallism_Ready = 1.503605
write_to_read_ratio_blp_rw_average = 0.246858
GrpLevelPara = 1.893318 

BW Util details:
bwutil = 0.193725 
total_CMD = 88322074 
util_bw = 17110184 
Wasted_Col = 34728556 
Wasted_Row = 5357369 
Idle = 31125965 

BW Util Bottlenecks: 
RCDc_limit = 45040792 
RCDWRc_limit = 6487984 
WTRc_limit = 19865169 
RTWc_limit = 14871509 
CCDLc_limit = 3106474 
rwq = 0 
CCDLc_limit_alone = 2025174 
WTRc_limit_alone = 19308389 
RTWc_limit_alone = 14346989 

Commands details: 
total_CMD = 88322074 
n_nop = 78087127 
Read = 3146122 
Write = 0 
L2_Alloc = 0 
L2_WB = 1131424 
n_act = 3290311 
n_pre = 3290295 
n_ref = 0 
n_req = 3888899 
total_req = 4277546 

Dual Bus Interface Util: 
issued_total_row = 6580606 
issued_total_col = 4277546 
Row_Bus_Util =  0.074507 
CoL_Bus_Util = 0.048431 
Either_Row_CoL_Bus_Util = 0.115882 
Issued_on_Two_Bus_Simul_Util = 0.007056 
issued_two_Eff = 0.060890 
queue_avg = 4.041371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78080303 n_act=3292705 n_pre=3292689 n_ref_event=0 n_req=3890297 n_rd=3146364 n_rd_L2_A=0 n_write=0 n_wr_bk=1133603 bw_util=0.1938
n_activity=60487787 dram_eff=0.283
bk0: 194021a 68177392i bk1: 193261a 68200259i bk2: 201067a 67681041i bk3: 195035a 68170817i bk4: 199516a 67950152i bk5: 201811a 67623100i bk6: 196129a 68235039i bk7: 193558a 68534912i bk8: 195568a 68304923i bk9: 195047a 68508482i bk10: 200933a 67572852i bk11: 203110a 67446801i bk12: 192406a 68540308i bk13: 193477a 68435598i bk14: 196096a 68033931i bk15: 195329a 68105532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153611
Row_Buffer_Locality_read = 0.167812
Row_Buffer_Locality_write = 0.093550
Bank_Level_Parallism = 5.743831
Bank_Level_Parallism_Col = 2.319810
Bank_Level_Parallism_Ready = 1.506830
write_to_read_ratio_blp_rw_average = 0.247576
GrpLevelPara = 1.894776 

BW Util details:
bwutil = 0.193835 
total_CMD = 88322074 
util_bw = 17119868 
Wasted_Col = 34710724 
Wasted_Row = 5338208 
Idle = 31153274 

BW Util Bottlenecks: 
RCDc_limit = 45060928 
RCDWRc_limit = 6491821 
WTRc_limit = 19883241 
RTWc_limit = 14906503 
CCDLc_limit = 3088173 
rwq = 0 
CCDLc_limit_alone = 2009011 
WTRc_limit_alone = 19324028 
RTWc_limit_alone = 14386554 

Commands details: 
total_CMD = 88322074 
n_nop = 78080303 
Read = 3146364 
Write = 0 
L2_Alloc = 0 
L2_WB = 1133603 
n_act = 3292705 
n_pre = 3292689 
n_ref = 0 
n_req = 3890297 
total_req = 4279967 

Dual Bus Interface Util: 
issued_total_row = 6585394 
issued_total_col = 4279967 
Row_Bus_Util =  0.074561 
CoL_Bus_Util = 0.048459 
Either_Row_CoL_Bus_Util = 0.115959 
Issued_on_Two_Bus_Simul_Util = 0.007060 
issued_two_Eff = 0.060887 
queue_avg = 3.978341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97834
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78075954 n_act=3294536 n_pre=3294520 n_ref_event=0 n_req=3893043 n_rd=3151071 n_rd_L2_A=0 n_write=0 n_wr_bk=1131757 bw_util=0.194
n_activity=60528867 dram_eff=0.283
bk0: 196559a 67818626i bk1: 196308a 67931650i bk2: 192982a 68429605i bk3: 196558a 68193285i bk4: 198868a 67961353i bk5: 198829a 67882493i bk6: 195903a 68274392i bk7: 198354a 67998967i bk8: 193194a 68691293i bk9: 193609a 68682358i bk10: 199462a 67724725i bk11: 198923a 67852919i bk12: 193672a 68328639i bk13: 197903a 67957158i bk14: 199071a 67634877i bk15: 200876a 67433808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153738
Row_Buffer_Locality_read = 0.167844
Row_Buffer_Locality_write = 0.093830
Bank_Level_Parallism = 5.753625
Bank_Level_Parallism_Col = 2.320332
Bank_Level_Parallism_Ready = 1.506081
write_to_read_ratio_blp_rw_average = 0.246918
GrpLevelPara = 1.895909 

BW Util details:
bwutil = 0.193964 
total_CMD = 88322074 
util_bw = 17131312 
Wasted_Col = 34714696 
Wasted_Row = 5354846 
Idle = 31121220 

BW Util Bottlenecks: 
RCDc_limit = 45105725 
RCDWRc_limit = 6473614 
WTRc_limit = 19881391 
RTWc_limit = 14898844 
CCDLc_limit = 3087028 
rwq = 0 
CCDLc_limit_alone = 2006811 
WTRc_limit_alone = 19322094 
RTWc_limit_alone = 14377924 

Commands details: 
total_CMD = 88322074 
n_nop = 78075954 
Read = 3151071 
Write = 0 
L2_Alloc = 0 
L2_WB = 1131757 
n_act = 3294536 
n_pre = 3294520 
n_ref = 0 
n_req = 3893043 
total_req = 4282828 

Dual Bus Interface Util: 
issued_total_row = 6589056 
issued_total_col = 4282828 
Row_Bus_Util =  0.074603 
CoL_Bus_Util = 0.048491 
Either_Row_CoL_Bus_Util = 0.116009 
Issued_on_Two_Bus_Simul_Util = 0.007085 
issued_two_Eff = 0.061073 
queue_avg = 4.012561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01256
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78067515 n_act=3297244 n_pre=3297228 n_ref_event=0 n_req=3897533 n_rd=3154352 n_rd_L2_A=0 n_write=0 n_wr_bk=1132943 bw_util=0.1942
n_activity=60521134 dram_eff=0.2834
bk0: 193756a 68190559i bk1: 192214a 68231720i bk2: 199173a 67670374i bk3: 198036a 67824934i bk4: 199655a 67815131i bk5: 199430a 67824465i bk6: 192208a 68553640i bk7: 192322a 68447307i bk8: 195278a 68392124i bk9: 195228a 68200498i bk10: 201633a 67466472i bk11: 202756a 67392763i bk12: 198418a 67913733i bk13: 196063a 67986749i bk14: 199031a 67573541i bk15: 199151a 67534425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.154018
Row_Buffer_Locality_read = 0.168138
Row_Buffer_Locality_write = 0.094087
Bank_Level_Parallism = 5.785513
Bank_Level_Parallism_Col = 2.323631
Bank_Level_Parallism_Ready = 1.504155
write_to_read_ratio_blp_rw_average = 0.247424
GrpLevelPara = 1.898867 

BW Util details:
bwutil = 0.194166 
total_CMD = 88322074 
util_bw = 17149180 
Wasted_Col = 34695828 
Wasted_Row = 5345004 
Idle = 31132062 

BW Util Bottlenecks: 
RCDc_limit = 45102523 
RCDWRc_limit = 6479710 
WTRc_limit = 19905983 
RTWc_limit = 14939098 
CCDLc_limit = 3097614 
rwq = 0 
CCDLc_limit_alone = 2014170 
WTRc_limit_alone = 19346606 
RTWc_limit_alone = 14415031 

Commands details: 
total_CMD = 88322074 
n_nop = 78067515 
Read = 3154352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132943 
n_act = 3297244 
n_pre = 3297228 
n_ref = 0 
n_req = 3897533 
total_req = 4287295 

Dual Bus Interface Util: 
issued_total_row = 6594472 
issued_total_col = 4287295 
Row_Bus_Util =  0.074664 
CoL_Bus_Util = 0.048542 
Either_Row_CoL_Bus_Util = 0.116104 
Issued_on_Two_Bus_Simul_Util = 0.007101 
issued_two_Eff = 0.061164 
queue_avg = 4.128526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12853
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78013816 n_act=3317310 n_pre=3317294 n_ref_event=0 n_req=3918919 n_rd=3170974 n_rd_L2_A=0 n_write=0 n_wr_bk=1139678 bw_util=0.1952
n_activity=60557748 dram_eff=0.2847
bk0: 195082a 67688742i bk1: 192745a 68044947i bk2: 200056a 67403533i bk3: 195156a 67840503i bk4: 200552a 67542393i bk5: 202046a 67354394i bk6: 194409a 68082775i bk7: 196853a 67970025i bk8: 196411a 67937247i bk9: 195252a 67990235i bk10: 204407a 67006617i bk11: 203391a 67046714i bk12: 199840a 67502366i bk13: 199751a 67502606i bk14: 195913a 67712208i bk15: 199110a 67408855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153514
Row_Buffer_Locality_read = 0.167535
Row_Buffer_Locality_write = 0.094071
Bank_Level_Parallism = 5.865004
Bank_Level_Parallism_Col = 2.329371
Bank_Level_Parallism_Ready = 1.502871
write_to_read_ratio_blp_rw_average = 0.247490
GrpLevelPara = 1.903724 

BW Util details:
bwutil = 0.195224 
total_CMD = 88322074 
util_bw = 17242608 
Wasted_Col = 34756329 
Wasted_Row = 5275486 
Idle = 31047651 

BW Util Bottlenecks: 
RCDc_limit = 45278271 
RCDWRc_limit = 6511770 
WTRc_limit = 20115986 
RTWc_limit = 15037207 
CCDLc_limit = 3138841 
rwq = 0 
CCDLc_limit_alone = 2048598 
WTRc_limit_alone = 19551839 
RTWc_limit_alone = 14511111 

Commands details: 
total_CMD = 88322074 
n_nop = 78013816 
Read = 3170974 
Write = 0 
L2_Alloc = 0 
L2_WB = 1139678 
n_act = 3317310 
n_pre = 3317294 
n_ref = 0 
n_req = 3918919 
total_req = 4310652 

Dual Bus Interface Util: 
issued_total_row = 6634604 
issued_total_col = 4310652 
Row_Bus_Util =  0.075118 
CoL_Bus_Util = 0.048806 
Either_Row_CoL_Bus_Util = 0.116712 
Issued_on_Two_Bus_Simul_Util = 0.007212 
issued_two_Eff = 0.061795 
queue_avg = 4.337969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78085484 n_act=3291149 n_pre=3291133 n_ref_event=0 n_req=3890581 n_rd=3146305 n_rd_L2_A=0 n_write=0 n_wr_bk=1133594 bw_util=0.1938
n_activity=60470065 dram_eff=0.2831
bk0: 193077a 68177416i bk1: 190630a 68463979i bk2: 200135a 67533537i bk3: 197903a 67813814i bk4: 199558a 67882045i bk5: 196803a 68025791i bk6: 195797a 68313130i bk7: 195427a 68334978i bk8: 190884a 68677483i bk9: 193351a 68408947i bk10: 203685a 67213394i bk11: 201312a 67407958i bk12: 196173a 68234153i bk13: 196021a 68191971i bk14: 197783a 67681557i bk15: 197766a 67677698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.154073
Row_Buffer_Locality_read = 0.168242
Row_Buffer_Locality_write = 0.094173
Bank_Level_Parallism = 5.774145
Bank_Level_Parallism_Col = 2.320945
Bank_Level_Parallism_Ready = 1.504115
write_to_read_ratio_blp_rw_average = 0.247682
GrpLevelPara = 1.896664 

BW Util details:
bwutil = 0.193831 
total_CMD = 88322074 
util_bw = 17119596 
Wasted_Col = 34661303 
Wasted_Row = 5350321 
Idle = 31190854 

BW Util Bottlenecks: 
RCDc_limit = 45004667 
RCDWRc_limit = 6489234 
WTRc_limit = 19891192 
RTWc_limit = 14911412 
CCDLc_limit = 3089631 
rwq = 0 
CCDLc_limit_alone = 2005429 
WTRc_limit_alone = 19331510 
RTWc_limit_alone = 14386892 

Commands details: 
total_CMD = 88322074 
n_nop = 78085484 
Read = 3146305 
Write = 0 
L2_Alloc = 0 
L2_WB = 1133594 
n_act = 3291149 
n_pre = 3291133 
n_ref = 0 
n_req = 3890581 
total_req = 4279899 

Dual Bus Interface Util: 
issued_total_row = 6582282 
issued_total_col = 4279899 
Row_Bus_Util =  0.074526 
CoL_Bus_Util = 0.048458 
Either_Row_CoL_Bus_Util = 0.115901 
Issued_on_Two_Bus_Simul_Util = 0.007083 
issued_two_Eff = 0.061113 
queue_avg = 4.107794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78090444 n_act=3287709 n_pre=3287693 n_ref_event=0 n_req=3885458 n_rd=3147753 n_rd_L2_A=0 n_write=0 n_wr_bk=1128442 bw_util=0.1937
n_activity=60557259 dram_eff=0.2825
bk0: 190537a 68663149i bk1: 192185a 68517685i bk2: 193127a 68690008i bk3: 196406a 68391225i bk4: 196047a 68379686i bk5: 201127a 67820295i bk6: 196139a 68428943i bk7: 196867a 68363549i bk8: 194382a 68706543i bk9: 195744a 68454583i bk10: 200622a 67856607i bk11: 204531a 67477298i bk12: 198089a 68223891i bk13: 195385a 68516909i bk14: 196376a 68198679i bk15: 200189a 67816668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153843
Row_Buffer_Locality_read = 0.167773
Row_Buffer_Locality_write = 0.094401
Bank_Level_Parallism = 5.684238
Bank_Level_Parallism_Col = 2.313345
Bank_Level_Parallism_Ready = 1.504934
write_to_read_ratio_blp_rw_average = 0.246129
GrpLevelPara = 1.890680 

BW Util details:
bwutil = 0.193664 
total_CMD = 88322074 
util_bw = 17104780 
Wasted_Col = 34756857 
Wasted_Row = 5376836 
Idle = 31083601 

BW Util Bottlenecks: 
RCDc_limit = 45130417 
RCDWRc_limit = 6436925 
WTRc_limit = 19771116 
RTWc_limit = 14798909 
CCDLc_limit = 3079887 
rwq = 0 
CCDLc_limit_alone = 2003742 
WTRc_limit_alone = 19213079 
RTWc_limit_alone = 14280801 

Commands details: 
total_CMD = 88322074 
n_nop = 78090444 
Read = 3147753 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128442 
n_act = 3287709 
n_pre = 3287693 
n_ref = 0 
n_req = 3885458 
total_req = 4276195 

Dual Bus Interface Util: 
issued_total_row = 6575402 
issued_total_col = 4276195 
Row_Bus_Util =  0.074448 
CoL_Bus_Util = 0.048416 
Either_Row_CoL_Bus_Util = 0.115845 
Issued_on_Two_Bus_Simul_Util = 0.007019 
issued_two_Eff = 0.060593 
queue_avg = 3.846366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84637
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88322074 n_nop=78130002 n_act=3272854 n_pre=3272838 n_ref_event=0 n_req=3867831 n_rd=3129461 n_rd_L2_A=0 n_write=0 n_wr_bk=1128196 bw_util=0.1928
n_activity=60449445 dram_eff=0.2817
bk0: 192450a 68627619i bk1: 193128a 68423306i bk2: 194729a 68578369i bk3: 191868a 68781968i bk4: 195649a 68469780i bk5: 199277a 68094543i bk6: 195898a 68560915i bk7: 192226a 68864871i bk8: 193194a 68842688i bk9: 192274a 68981955i bk10: 202382a 67875397i bk11: 201045a 67942520i bk12: 197148a 68305890i bk13: 193379a 68791620i bk14: 198446a 68184660i bk15: 196368a 68082155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.153827
Row_Buffer_Locality_read = 0.167929
Row_Buffer_Locality_write = 0.094057
Bank_Level_Parallism = 5.644742
Bank_Level_Parallism_Col = 2.310669
Bank_Level_Parallism_Ready = 1.506228
write_to_read_ratio_blp_rw_average = 0.246240
GrpLevelPara = 1.888136 

BW Util details:
bwutil = 0.192824 
total_CMD = 88322074 
util_bw = 17030628 
Wasted_Col = 34680097 
Wasted_Row = 5400090 
Idle = 31211259 

BW Util Bottlenecks: 
RCDc_limit = 44909154 
RCDWRc_limit = 6452709 
WTRc_limit = 19768601 
RTWc_limit = 14709547 
CCDLc_limit = 3065850 
rwq = 0 
CCDLc_limit_alone = 1992793 
WTRc_limit_alone = 19210592 
RTWc_limit_alone = 14194499 

Commands details: 
total_CMD = 88322074 
n_nop = 78130002 
Read = 3129461 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128196 
n_act = 3272854 
n_pre = 3272838 
n_ref = 0 
n_req = 3867831 
total_req = 4257657 

Dual Bus Interface Util: 
issued_total_row = 6545692 
issued_total_col = 4257657 
Row_Bus_Util =  0.074112 
CoL_Bus_Util = 0.048206 
Either_Row_CoL_Bus_Util = 0.115397 
Issued_on_Two_Bus_Simul_Util = 0.006921 
issued_two_Eff = 0.059976 
queue_avg = 3.701313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3325084, Miss = 1700027, Miss_rate = 0.511, Pending_hits = 3343, Reservation_fails = 1788
L2_cache_bank[1]: Access = 3275695, Miss = 1699072, Miss_rate = 0.519, Pending_hits = 3036, Reservation_fails = 1466
L2_cache_bank[2]: Access = 3319570, Miss = 1712514, Miss_rate = 0.516, Pending_hits = 2973, Reservation_fails = 1190
L2_cache_bank[3]: Access = 3292924, Miss = 1706410, Miss_rate = 0.518, Pending_hits = 3101, Reservation_fails = 1513
L2_cache_bank[4]: Access = 3322160, Miss = 1696358, Miss_rate = 0.511, Pending_hits = 2880, Reservation_fails = 2289
L2_cache_bank[5]: Access = 3303568, Miss = 1712401, Miss_rate = 0.518, Pending_hits = 3038, Reservation_fails = 2106
L2_cache_bank[6]: Access = 3292142, Miss = 1702975, Miss_rate = 0.517, Pending_hits = 2925, Reservation_fails = 1134
L2_cache_bank[7]: Access = 3326538, Miss = 1711849, Miss_rate = 0.515, Pending_hits = 3085, Reservation_fails = 1416
L2_cache_bank[8]: Access = 3323689, Miss = 1707274, Miss_rate = 0.514, Pending_hits = 3179, Reservation_fails = 1825
L2_cache_bank[9]: Access = 3330008, Miss = 1701968, Miss_rate = 0.511, Pending_hits = 2996, Reservation_fails = 2430
L2_cache_bank[10]: Access = 3309733, Miss = 1707297, Miss_rate = 0.516, Pending_hits = 2939, Reservation_fails = 1457
L2_cache_bank[11]: Access = 3281715, Miss = 1702189, Miss_rate = 0.519, Pending_hits = 2871, Reservation_fails = 1372
L2_cache_bank[12]: Access = 3308003, Miss = 1701266, Miss_rate = 0.514, Pending_hits = 2929, Reservation_fails = 1305
L2_cache_bank[13]: Access = 3315123, Miss = 1712900, Miss_rate = 0.517, Pending_hits = 3071, Reservation_fails = 895
L2_cache_bank[14]: Access = 6030936, Miss = 1710711, Miss_rate = 0.284, Pending_hits = 3034, Reservation_fails = 1014
L2_cache_bank[15]: Access = 3326247, Miss = 1706759, Miss_rate = 0.513, Pending_hits = 3017, Reservation_fails = 995
L2_cache_bank[16]: Access = 6794866, Miss = 1718230, Miss_rate = 0.253, Pending_hits = 3477, Reservation_fails = 1605
L2_cache_bank[17]: Access = 3313438, Miss = 1715864, Miss_rate = 0.518, Pending_hits = 3092, Reservation_fails = 2008
L2_cache_bank[18]: Access = 3312515, Miss = 1708652, Miss_rate = 0.516, Pending_hits = 3002, Reservation_fails = 2465
L2_cache_bank[19]: Access = 3263647, Miss = 1700773, Miss_rate = 0.521, Pending_hits = 3102, Reservation_fails = 1037
L2_cache_bank[20]: Access = 3290062, Miss = 1696879, Miss_rate = 0.516, Pending_hits = 2928, Reservation_fails = 1540
L2_cache_bank[21]: Access = 3311009, Miss = 1713994, Miss_rate = 0.518, Pending_hits = 3141, Reservation_fails = 1266
L2_cache_bank[22]: Access = 3286856, Miss = 1701456, Miss_rate = 0.518, Pending_hits = 2918, Reservation_fails = 1903
L2_cache_bank[23]: Access = 3271113, Miss = 1691125, Miss_rate = 0.517, Pending_hits = 2825, Reservation_fails = 710
L2_total_cache_accesses = 85526641
L2_total_cache_misses = 40938943
L2_total_cache_miss_rate = 0.4787
L2_total_cache_pending_hits = 72902
L2_total_cache_reservation_fails = 36729
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38943389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23645531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14135996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72902
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5571407
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 789358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2368058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 76797818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8728823
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36659
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=85526641
icnt_total_pkts_simt_to_mem=85526641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 85526641
Req_Network_cycles = 34440697
Req_Network_injected_packets_per_cycle =       2.4833 
Req_Network_conflicts_per_cycle =       0.3509
Req_Network_conflicts_per_cycle_util =       0.5394
Req_Bank_Level_Parallism =       3.8174
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1094
Req_Network_out_buffer_full_per_cycle =       0.0005
Req_Network_out_buffer_avg_util =       3.6426

Reply_Network_injected_packets_num = 85526641
Reply_Network_cycles = 34440697
Reply_Network_injected_packets_per_cycle =        2.4833
Reply_Network_conflicts_per_cycle =        0.9879
Reply_Network_conflicts_per_cycle_util =       1.5137
Reply_Bank_Level_Parallism =       3.8051
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1821
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0828
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 18 hrs, 54 min, 46 sec (154486 sec)
gpgpu_simulation_rate = 11413 (inst/sec)
gpgpu_simulation_rate = 222 (cycle/sec)
gpgpu_silicon_slowdown = 6148648x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 7541868
gpu_sim_insn = 443591027
gpu_ipc =      58.8171
gpu_tot_sim_cycle = 41982565
gpu_tot_sim_insn = 2206756409
gpu_tot_ipc =      52.5636
gpu_tot_issued_cta = 227232
gpu_occupancy = 52.8329% 
gpu_tot_occupancy = 50.2638% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.4965
partiton_level_parallism_total  =       2.6653
partiton_level_parallism_util =       3.7968
partiton_level_parallism_util_total  =       3.8125
L2_BW  =     152.7290 GB/Sec
L2_BW_total  =     116.4213 GB/Sec
gpu_total_sim_rate=10892

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7246356, Miss = 2986600, Miss_rate = 0.412, Pending_hits = 61972, Reservation_fails = 311121
	L1D_cache_core[1]: Access = 7078627, Miss = 2887563, Miss_rate = 0.408, Pending_hits = 58638, Reservation_fails = 315371
	L1D_cache_core[2]: Access = 6837472, Miss = 2798449, Miss_rate = 0.409, Pending_hits = 58956, Reservation_fails = 307589
	L1D_cache_core[3]: Access = 7149290, Miss = 2866820, Miss_rate = 0.401, Pending_hits = 59623, Reservation_fails = 299567
	L1D_cache_core[4]: Access = 7104901, Miss = 3010716, Miss_rate = 0.424, Pending_hits = 61663, Reservation_fails = 336772
	L1D_cache_core[5]: Access = 7071816, Miss = 2828492, Miss_rate = 0.400, Pending_hits = 58746, Reservation_fails = 292398
	L1D_cache_core[6]: Access = 7005459, Miss = 2782338, Miss_rate = 0.397, Pending_hits = 57725, Reservation_fails = 300385
	L1D_cache_core[7]: Access = 6962356, Miss = 2731899, Miss_rate = 0.392, Pending_hits = 57124, Reservation_fails = 269981
	L1D_cache_core[8]: Access = 7189799, Miss = 2959521, Miss_rate = 0.412, Pending_hits = 58750, Reservation_fails = 321916
	L1D_cache_core[9]: Access = 6679642, Miss = 2611126, Miss_rate = 0.391, Pending_hits = 58694, Reservation_fails = 270234
	L1D_cache_core[10]: Access = 7305379, Miss = 2908599, Miss_rate = 0.398, Pending_hits = 59804, Reservation_fails = 297852
	L1D_cache_core[11]: Access = 7091050, Miss = 2972597, Miss_rate = 0.419, Pending_hits = 61827, Reservation_fails = 354615
	L1D_cache_core[12]: Access = 7001987, Miss = 2864482, Miss_rate = 0.409, Pending_hits = 59607, Reservation_fails = 312421
	L1D_cache_core[13]: Access = 7319443, Miss = 3006012, Miss_rate = 0.411, Pending_hits = 59453, Reservation_fails = 332787
	L1D_cache_core[14]: Access = 7151592, Miss = 2900642, Miss_rate = 0.406, Pending_hits = 60809, Reservation_fails = 316045
	L1D_cache_core[15]: Access = 6059865, Miss = 2209040, Miss_rate = 0.365, Pending_hits = 52621, Reservation_fails = 241237
	L1D_cache_core[16]: Access = 7121542, Miss = 2931795, Miss_rate = 0.412, Pending_hits = 59518, Reservation_fails = 328391
	L1D_cache_core[17]: Access = 7065764, Miss = 2909801, Miss_rate = 0.412, Pending_hits = 60999, Reservation_fails = 316855
	L1D_cache_core[18]: Access = 7037323, Miss = 2891177, Miss_rate = 0.411, Pending_hits = 59189, Reservation_fails = 332453
	L1D_cache_core[19]: Access = 7338994, Miss = 2961943, Miss_rate = 0.404, Pending_hits = 59909, Reservation_fails = 323979
	L1D_cache_core[20]: Access = 7144773, Miss = 2854436, Miss_rate = 0.400, Pending_hits = 59957, Reservation_fails = 325986
	L1D_cache_core[21]: Access = 6961967, Miss = 2853570, Miss_rate = 0.410, Pending_hits = 58990, Reservation_fails = 317323
	L1D_cache_core[22]: Access = 7162494, Miss = 2928326, Miss_rate = 0.409, Pending_hits = 60507, Reservation_fails = 333682
	L1D_cache_core[23]: Access = 6422644, Miss = 2478442, Miss_rate = 0.386, Pending_hits = 55761, Reservation_fails = 265760
	L1D_cache_core[24]: Access = 6963771, Miss = 2813454, Miss_rate = 0.404, Pending_hits = 59502, Reservation_fails = 320649
	L1D_cache_core[25]: Access = 6952576, Miss = 2849524, Miss_rate = 0.410, Pending_hits = 60396, Reservation_fails = 320764
	L1D_cache_core[26]: Access = 7197169, Miss = 2971541, Miss_rate = 0.413, Pending_hits = 60537, Reservation_fails = 360682
	L1D_cache_core[27]: Access = 7122550, Miss = 2862318, Miss_rate = 0.402, Pending_hits = 58922, Reservation_fails = 321555
	L1D_cache_core[28]: Access = 6757830, Miss = 2691167, Miss_rate = 0.398, Pending_hits = 57239, Reservation_fails = 285185
	L1D_cache_core[29]: Access = 6857256, Miss = 2679726, Miss_rate = 0.391, Pending_hits = 57402, Reservation_fails = 269185
	L1D_total_cache_accesses = 210361687
	L1D_total_cache_misses = 85002116
	L1D_total_cache_miss_rate = 0.4041
	L1D_total_cache_pending_hits = 1774840
	L1D_total_cache_reservation_fails = 9302740
	L1D_cache_data_port_util = 0.125
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119274644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1774840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62456578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5863565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16585478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1774840
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4310087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2970053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2990007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200091540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10270147

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5707251
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439166
ctas_completed 227232, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
292508, 266842, 302109, 291230, 292578, 291116, 277742, 288243, 270357, 274966, 300705, 294148, 288606, 278922, 267283, 263926, 274408, 248180, 254688, 274871, 271963, 255199, 286954, 307623, 299317, 282183, 288758, 282526, 274248, 301870, 286743, 286692, 
gpgpu_n_tot_thrd_icount = 8470630240
gpgpu_n_tot_w_icount = 264707195
gpgpu_n_stall_shd_mem = 63890808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 101626953
gpgpu_n_mem_write_global = 10270147
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 298241816
gpgpu_n_store_insn = 44488511
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460523520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51982601
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11908207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42961664	W0_Idle:404234103	W0_Scoreboard:-1057330942	W1:100851129	W2:33333039	W3:17907411	W4:11720506	W5:8542037	W6:6678690	W7:5467546	W8:4560971	W9:3911521	W10:3427193	W11:2984870	W12:2683510	W13:2367282	W14:2112685	W15:1903361	W16:1664151	W17:1479923	W18:1290614	W19:1115751	W20:979614	W21:824965	W22:704317	W23:584573	W24:498497	W25:413700	W26:344597	W27:291865	W28:256382	W29:240960	W30:242144	W31:242104	W32:45081287
single_issue_nums: WS0:66055883	WS1:65852665	WS2:66438225	WS3:66360422	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 632336448 {8:79042056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 410805880 {40:10270147,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 903395880 {40:22584897,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3161682240 {40:79042056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 82161176 {8:10270147,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 903395880 {40:22584897,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 3 
mrq_lat_table:34779371 	917912 	1659318 	3385688 	6788131 	5973793 	4195296 	2406193 	981804 	274713 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54888525 	51291170 	2979701 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20874220 	1318098 	201761 	81008 	85148831 	1365840 	181984 	90347 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	93343399 	11512535 	4182301 	1785756 	725021 	275094 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4715 	36821 	51 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.186994  1.192369  1.184729  1.187706  1.183108  1.185583  1.188828  1.187021  1.185628  1.184932  1.182011  1.186247  1.186053  1.191198  1.183300  1.188439 
dram[1]:  1.187012  1.188128  1.184261  1.184899  1.184171  1.184152  1.186331  1.187806  1.185732  1.185512  1.184366  1.185364  1.187715  1.187403  1.183450  1.183237 
dram[2]:  1.185680  1.186946  1.186707  1.186472  1.184095  1.183447  1.187600  1.185820  1.185038  1.185364  1.186203  1.184799  1.188976  1.186608  1.185180  1.184321 
dram[3]:  1.187079  1.188081  1.187365  1.185101  1.184875  1.184132  1.187660  1.187117  1.186033  1.184106  1.185411  1.185073  1.189892  1.189743  1.184837  1.187002 
dram[4]:  1.186723  1.188886  1.183370  1.184852  1.185660  1.184128  1.187533  1.188026  1.183199  1.184390  1.182631  1.184838  1.188114  1.189724  1.185014  1.187064 
dram[5]:  1.187293  1.187335  1.184806  1.186619  1.185007  1.183517  1.185869  1.188746  1.183576  1.185259  1.183024  1.183282  1.189273  1.190215  1.186108  1.186955 
dram[6]:  1.188631  1.188008  1.187590  1.183996  1.183993  1.184124  1.188292  1.185078  1.188813  1.187135  1.183182  1.183379  1.191511  1.188537  1.185984  1.186621 
dram[7]:  1.190683  1.188765  1.183902  1.185179  1.186098  1.183761  1.189680  1.186729  1.186731  1.186770  1.182741  1.184315  1.189966  1.189005  1.186378  1.185366 
dram[8]:  1.185341  1.189045  1.183695  1.187670  1.184044  1.184792  1.185179  1.186041  1.184175  1.187254  1.182005  1.184848  1.185411  1.187200  1.185931  1.185656 
dram[9]:  1.187938  1.189905  1.183238  1.186171  1.186737  1.185597  1.186157  1.187188  1.186858  1.185158  1.183339  1.185512  1.190441  1.191885  1.185240  1.186422 
dram[10]:  1.189197  1.188517  1.187488  1.185822  1.186040  1.181832  1.186357  1.185908  1.186051  1.185282  1.185040  1.183142  1.189098  1.190497  1.186913  1.185030 
dram[11]:  1.187506  1.187292  1.186708  1.186952  1.185688  1.184721  1.186168  1.186684  1.186360  1.188112  1.183618  1.183879  1.188549  1.190316  1.186302  1.184443 
average row locality = 61426965/51784733 = 1.186198
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    268244    264443    269219    270398    271786    271915    262319    265802    265454    267038    269459    268157    267158    266776    270578    268095 
dram[1]:    268251    265511    275566    273135    272799    270812    269943    266046    264706    269751    269540    267071    267486    266774    271516    272640 
dram[2]:    269916    266189    268175    271728    270289    272761    265486    269876    266925    266392    264269    273704    265169    268437    270081    272167 
dram[3]:    268652    266180    267656    274268    274066    275674    266468    268673    265824    269236    271581    271920    263813    266192    271624    267608 
dram[4]:    266907    266449    274685    275335    269702    270821    265505    265526    268928    267823    272161    270822    265076    263648    270032    268142 
dram[5]:    266686    266614    275326    268847    272898    276049    268909    266398    268613    267637    271565    273012    262386    262361    269582    267275 
dram[6]:    268987    268387    267463    271694    273124    272628    267535    271089    264532    264642    269028    268442    261183    267172    271536    271957 
dram[7]:    265537    264930    275014    273929    273102    273941    264132    264513    265786    266121    272288    272933    267272    265764    270536    271221 
dram[8]:    267968    265128    276626    270971    274473    275490    266766    269180    267564    265385    273804    272132    269290    269788    269157    273474 
dram[9]:    265764    263571    276762    272865    272649    271333    268798    267368    262907    266226    274103    270707    265695    264780    271246    270066 
dram[10]:    264293    264511    266744    271713    268589    274798    268783    269668    265339    266216    270626    274262    267225    264783    269478    273195 
dram[11]:    265073    265032    270071    266901    268041    273464    268980    263940    263993    262842    271639    271060    266425    262606    271171    268092 
total dram reads = 51633114
bank skew: 276762/261183 = 1.06
chip skew: 4327196/4279330 = 1.01
number of total write accesses:
dram[0]:     77736     78002     78663     77663     77423     77213     77178     77988     77093     77064     78340     77610     76950     76940     78741     78946 
dram[1]:     79173     78597     79038     79103     76989     76829     77432     76776     76750     77303     77805     78232     78842     77784     79326     79669 
dram[2]:     79800     79897     78605     77769     76763     78709     77592     78161     76981     77753     77945     77787     78065     77565     79505     79348 
dram[3]:     79096     78865     78918     79452     76853     78687     78141     77540     76044     77012     77351     77407     76973     77022     79411     79609 
dram[4]:     78544     78997     78394     79360     77162     78331     76667     76432     76215     75889     78213     78406     78053     77400     78761     79195 
dram[5]:     79214     78698     78916     78924     77329     77603     77845     76924     77145     75605     78585     78530     77096     77168     79257     78435 
dram[6]:     79040     78604     77877     78576     77350     77294     76557     78489     74890     75536     78774     78199     78426     77934     78830     79414 
dram[7]:     77098     78233     79249     78504     77183     77059     77506     77626     76621     77188     78298     77489     77260     78741     79332     79892 
dram[8]:     79268     78545     79098     79223     77262     77773     78222     77912     77382     77334     78500     78569     78390     77702     79171     78412 
dram[9]:     78739     78166     80148     78737     76962     77719     77020     77039     77313     76649     78978     78347     76740     76775     79778     78783 
dram[10]:     78581     78811     77533     77714     77880     78964     77220     77481     76589     76896     77733     78046     76626     76270     78024     78991 
dram[11]:     78068     79015     77905     77677     78096     77984     77282     77267     76377     76093     78248     77328     77516     76631     78203     79691 
total dram writes = 14967582
bank skew: 80148/74890 = 1.07
chip skew: 1252763/1243359 = 1.01
average mf latency per bank:
dram[0]:        551       586       574       606       570       594       544       572       558       578       543       569       558       582       562       586
dram[1]:        536       529       567       566       559       556       539       532       538       535       534       519       546       541       542       536
dram[2]:        551       539       586       573       561       549       542       538       544       531       532       534       547       543       544       548
dram[3]:        547       557       563       555       553       548       540       531       538       536       532       534       543       550       548       547
dram[4]:        558       549       571       588       555       552       541       551       552       546       542       540       551       554       552       553
dram[5]:        545       545       577       573       557       555       544       541       548       542       536       537       551       550       552       548
dram[6]:        553       552       581       577       554       552       542       542       552       542       534       537       557       554       551       549
dram[7]:        564       553       580       586       560       558       540       532       538       539       543       539      2874       558       546       544
dram[8]:        561       547       597       581       566       562      3043       541       554       545       545       542       565       558       553       549
dram[9]:        545       545       569       571       552       555       541       550       537       541       539       543       557       560       539       542
dram[10]:        548       544       578       582       553       553       542       540       545       542       545       539       555       549       547       545
dram[11]:        535       527       559       553       531       541       531       522       529       534       521       524       542       541       533       530
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94356757 n_act=4298847 n_pre=4298831 n_ref_event=0 n_req=5100538 n_rd=4286841 n_rd_L2_A=0 n_write=0 n_wr_bk=1243550 bw_util=0.2055
n_activity=78953409 dram_eff=0.2802
bk0: 268244a 82316122i bk1: 264443a 82779533i bk2: 269219a 82377754i bk3: 270398a 82409488i bk4: 271786a 82266654i bk5: 271915a 82224850i bk6: 262319a 83267540i bk7: 265802a 82825679i bk8: 265454a 82916183i bk9: 267038a 82681630i bk10: 269459a 82275480i bk11: 268157a 82405290i bk12: 267158a 82657218i bk13: 266776a 82707169i bk14: 270578a 82084316i bk15: 268095a 82375678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157178
Row_Buffer_Locality_read = 0.170285
Row_Buffer_Locality_write = 0.088125
Bank_Level_Parallism = 5.440880
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.414200
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.205471 
total_CMD = 107662958 
util_bw = 22121564 
Wasted_Col = 45650416 
Wasted_Row = 7176207 
Idle = 32714771 

BW Util Bottlenecks: 
RCDc_limit = 61157319 
RCDWRc_limit = 7114972 
WTRc_limit = 22742993 
RTWc_limit = 17107530 
CCDLc_limit = 4144864 
rwq = 0 
CCDLc_limit_alone = 2877547 
WTRc_limit_alone = 22093687 
RTWc_limit_alone = 16489519 

Commands details: 
total_CMD = 107662958 
n_nop = 94356757 
Read = 4286841 
Write = 0 
L2_Alloc = 0 
L2_WB = 1243550 
n_act = 4298847 
n_pre = 4298831 
n_ref = 0 
n_req = 5100538 
total_req = 5530391 

Dual Bus Interface Util: 
issued_total_row = 8597678 
issued_total_col = 5530391 
Row_Bus_Util =  0.079857 
CoL_Bus_Util = 0.051368 
Either_Row_CoL_Bus_Util = 0.123591 
Issued_on_Two_Bus_Simul_Util = 0.007634 
issued_two_Eff = 0.061766 
queue_avg = 3.768999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.769
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94280859 n_act=4325415 n_pre=4325399 n_ref_event=0 n_req=5128139 n_rd=4311547 n_rd_L2_A=0 n_write=0 n_wr_bk=1249648 bw_util=0.2066
n_activity=78948506 dram_eff=0.2818
bk0: 268251a 82279100i bk1: 265511a 82524955i bk2: 275566a 81853826i bk3: 273135a 82048047i bk4: 272799a 82208259i bk5: 270812a 82370274i bk6: 269943a 82532866i bk7: 266046a 82914004i bk8: 264706a 83027057i bk9: 269751a 82546222i bk10: 269540a 82350222i bk11: 267071a 82516463i bk12: 267486a 82510557i bk13: 266774a 82553460i bk14: 271516a 81987227i bk15: 272640a 81903301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156533
Row_Buffer_Locality_read = 0.169669
Row_Buffer_Locality_write = 0.087176
Bank_Level_Parallism = 5.471599
Bank_Level_Parallism_Col = 2.237325
Bank_Level_Parallism_Ready = 1.413288
write_to_read_ratio_blp_rw_average = 0.213843
GrpLevelPara = 1.854452 

BW Util details:
bwutil = 0.206615 
total_CMD = 107662958 
util_bw = 22244780 
Wasted_Col = 45672935 
Wasted_Row = 7064609 
Idle = 32680634 

BW Util Bottlenecks: 
RCDc_limit = 61435628 
RCDWRc_limit = 7132327 
WTRc_limit = 22969832 
RTWc_limit = 17201718 
CCDLc_limit = 4154204 
rwq = 0 
CCDLc_limit_alone = 2879555 
WTRc_limit_alone = 22314192 
RTWc_limit_alone = 16582709 

Commands details: 
total_CMD = 107662958 
n_nop = 94280859 
Read = 4311547 
Write = 0 
L2_Alloc = 0 
L2_WB = 1249648 
n_act = 4325415 
n_pre = 4325399 
n_ref = 0 
n_req = 5128139 
total_req = 5561195 

Dual Bus Interface Util: 
issued_total_row = 8650814 
issued_total_col = 5561195 
Row_Bus_Util =  0.080351 
CoL_Bus_Util = 0.051654 
Either_Row_CoL_Bus_Util = 0.124296 
Issued_on_Two_Bus_Simul_Util = 0.007708 
issued_two_Eff = 0.062016 
queue_avg = 3.562625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94304692 n_act=4318335 n_pre=4318319 n_ref_event=0 n_req=5120763 n_rd=4301564 n_rd_L2_A=0 n_write=0 n_wr_bk=1252245 bw_util=0.2063
n_activity=78851241 dram_eff=0.2817
bk0: 269916a 81924357i bk1: 266189a 82204523i bk2: 268175a 82374397i bk3: 271728a 82109285i bk4: 270289a 82194324i bk5: 272761a 81905475i bk6: 265486a 82698753i bk7: 269876a 82252400i bk8: 266925a 82553341i bk9: 266392a 82548566i bk10: 264269a 82618632i bk11: 273704a 81769898i bk12: 265169a 82568610i bk13: 268437a 82263260i bk14: 270081a 81950283i bk15: 272167a 81755713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156701
Row_Buffer_Locality_read = 0.169919
Row_Buffer_Locality_write = 0.087293
Bank_Level_Parallism = 5.512957
Bank_Level_Parallism_Col = 2.241117
Bank_Level_Parallism_Ready = 1.417320
write_to_read_ratio_blp_rw_average = 0.214543
GrpLevelPara = 1.856405 

BW Util details:
bwutil = 0.206341 
total_CMD = 107662958 
util_bw = 22215236 
Wasted_Col = 45564449 
Wasted_Row = 7088802 
Idle = 32794471 

BW Util Bottlenecks: 
RCDc_limit = 61239503 
RCDWRc_limit = 7155847 
WTRc_limit = 22979728 
RTWc_limit = 17208485 
CCDLc_limit = 4141918 
rwq = 0 
CCDLc_limit_alone = 2870508 
WTRc_limit_alone = 22324614 
RTWc_limit_alone = 16592189 

Commands details: 
total_CMD = 107662958 
n_nop = 94304692 
Read = 4301564 
Write = 0 
L2_Alloc = 0 
L2_WB = 1252245 
n_act = 4318335 
n_pre = 4318319 
n_ref = 0 
n_req = 5120763 
total_req = 5553809 

Dual Bus Interface Util: 
issued_total_row = 8636654 
issued_total_col = 5553809 
Row_Bus_Util =  0.080219 
CoL_Bus_Util = 0.051585 
Either_Row_CoL_Bus_Util = 0.124075 
Issued_on_Two_Bus_Simul_Util = 0.007730 
issued_two_Eff = 0.062298 
queue_avg = 3.728137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94297458 n_act=4321508 n_pre=4321492 n_ref_event=0 n_req=5127260 n_rd=4309435 n_rd_L2_A=0 n_write=0 n_wr_bk=1248381 bw_util=0.2065
n_activity=78857067 dram_eff=0.2819
bk0: 268652a 82028734i bk1: 266180a 82293554i bk2: 267656a 82288818i bk3: 274268a 81720060i bk4: 274066a 81888396i bk5: 275674a 81620242i bk6: 266468a 82440825i bk7: 268673a 82378066i bk8: 265824a 82726935i bk9: 269236a 82255839i bk10: 271581a 81884113i bk11: 271920a 81853909i bk12: 263813a 82833138i bk13: 266192a 82624002i bk14: 271624a 81757852i bk15: 267608a 82120570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157151
Row_Buffer_Locality_read = 0.170373
Row_Buffer_Locality_write = 0.087475
Bank_Level_Parallism = 5.523709
Bank_Level_Parallism_Col = 2.239941
Bank_Level_Parallism_Ready = 1.412897
write_to_read_ratio_blp_rw_average = 0.214490
GrpLevelPara = 1.856472 

BW Util details:
bwutil = 0.206489 
total_CMD = 107662958 
util_bw = 22231264 
Wasted_Col = 45587385 
Wasted_Row = 7072914 
Idle = 32771395 

BW Util Bottlenecks: 
RCDc_limit = 61310776 
RCDWRc_limit = 7140791 
WTRc_limit = 22926316 
RTWc_limit = 17237556 
CCDLc_limit = 4154022 
rwq = 0 
CCDLc_limit_alone = 2879314 
WTRc_limit_alone = 22272519 
RTWc_limit_alone = 16616645 

Commands details: 
total_CMD = 107662958 
n_nop = 94297458 
Read = 4309435 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248381 
n_act = 4321508 
n_pre = 4321492 
n_ref = 0 
n_req = 5127260 
total_req = 5557816 

Dual Bus Interface Util: 
issued_total_row = 8643000 
issued_total_col = 5557816 
Row_Bus_Util =  0.080278 
CoL_Bus_Util = 0.051622 
Either_Row_CoL_Bus_Util = 0.124142 
Issued_on_Two_Bus_Simul_Util = 0.007759 
issued_two_Eff = 0.062498 
queue_avg = 3.825770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94315353 n_act=4315735 n_pre=4315719 n_ref_event=0 n_req=5117877 n_rd=4301562 n_rd_L2_A=0 n_write=0 n_wr_bk=1246019 bw_util=0.2061
n_activity=78907092 dram_eff=0.2812
bk0: 266907a 82314159i bk1: 266449a 82265631i bk2: 274685a 81710117i bk3: 275335a 81692126i bk4: 269702a 82277368i bk5: 270821a 82129391i bk6: 265505a 82785801i bk7: 265526a 82755042i bk8: 268928a 82400416i bk9: 267823a 82542073i bk10: 272161a 81879136i bk11: 270822a 81984682i bk12: 265076a 82614602i bk13: 263648a 82819200i bk14: 270032a 81992322i bk15: 268142a 82129305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156733
Row_Buffer_Locality_read = 0.169934
Row_Buffer_Locality_write = 0.087172
Bank_Level_Parallism = 5.499732
Bank_Level_Parallism_Col = 2.234628
Bank_Level_Parallism_Ready = 1.411945
write_to_read_ratio_blp_rw_average = 0.213886
GrpLevelPara = 1.852929 

BW Util details:
bwutil = 0.206109 
total_CMD = 107662958 
util_bw = 22190324 
Wasted_Col = 45642270 
Wasted_Row = 7099976 
Idle = 32730388 

BW Util Bottlenecks: 
RCDc_limit = 61293226 
RCDWRc_limit = 7140907 
WTRc_limit = 22879238 
RTWc_limit = 17172446 
CCDLc_limit = 4159086 
rwq = 0 
CCDLc_limit_alone = 2887930 
WTRc_limit_alone = 22229644 
RTWc_limit_alone = 16550884 

Commands details: 
total_CMD = 107662958 
n_nop = 94315353 
Read = 4301562 
Write = 0 
L2_Alloc = 0 
L2_WB = 1246019 
n_act = 4315735 
n_pre = 4315719 
n_ref = 0 
n_req = 5117877 
total_req = 5547581 

Dual Bus Interface Util: 
issued_total_row = 8631454 
issued_total_col = 5547581 
Row_Bus_Util =  0.080171 
CoL_Bus_Util = 0.051527 
Either_Row_CoL_Bus_Util = 0.123976 
Issued_on_Two_Bus_Simul_Util = 0.007723 
issued_two_Eff = 0.062291 
queue_avg = 3.769683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.76968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94309365 n_act=4318027 n_pre=4318011 n_ref_event=0 n_req=5121310 n_rd=4304158 n_rd_L2_A=0 n_write=0 n_wr_bk=1247274 bw_util=0.2063
n_activity=78879216 dram_eff=0.2815
bk0: 266686a 82347507i bk1: 266614a 82307849i bk2: 275326a 81731811i bk3: 268847a 82231278i bk4: 272898a 82055047i bk5: 276049a 81671918i bk6: 268909a 82391057i bk7: 266398a 82712787i bk8: 268613a 82426864i bk9: 267637a 82718555i bk10: 271565a 81887396i bk11: 273012a 81797282i bk12: 262386a 82929674i bk13: 262361a 82904012i bk14: 269582a 82142842i bk15: 267275a 82331831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156851
Row_Buffer_Locality_read = 0.170091
Row_Buffer_Locality_write = 0.087111
Bank_Level_Parallism = 5.498344
Bank_Level_Parallism_Col = 2.236895
Bank_Level_Parallism_Ready = 1.414211
write_to_read_ratio_blp_rw_average = 0.214404
GrpLevelPara = 1.853951 

BW Util details:
bwutil = 0.206252 
total_CMD = 107662958 
util_bw = 22205728 
Wasted_Col = 45613267 
Wasted_Row = 7082907 
Idle = 32761056 

BW Util Bottlenecks: 
RCDc_limit = 61298692 
RCDWRc_limit = 7142077 
WTRc_limit = 22877001 
RTWc_limit = 17196687 
CCDLc_limit = 4141517 
rwq = 0 
CCDLc_limit_alone = 2874736 
WTRc_limit_alone = 22226304 
RTWc_limit_alone = 16580603 

Commands details: 
total_CMD = 107662958 
n_nop = 94309365 
Read = 4304158 
Write = 0 
L2_Alloc = 0 
L2_WB = 1247274 
n_act = 4318027 
n_pre = 4318011 
n_ref = 0 
n_req = 5121310 
total_req = 5551432 

Dual Bus Interface Util: 
issued_total_row = 8636038 
issued_total_col = 5551432 
Row_Bus_Util =  0.080214 
CoL_Bus_Util = 0.051563 
Either_Row_CoL_Bus_Util = 0.124031 
Issued_on_Two_Bus_Simul_Util = 0.007745 
issued_two_Eff = 0.062446 
queue_avg = 3.721062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72106
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94324483 n_act=4310436 n_pre=4310420 n_ref_event=0 n_req=5114470 n_rd=4299399 n_rd_L2_A=0 n_write=0 n_wr_bk=1245790 bw_util=0.206
n_activity=78920754 dram_eff=0.2811
bk0: 268987a 82062223i bk1: 268387a 82188938i bk2: 267463a 82506476i bk3: 271694a 82200620i bk4: 273124a 82079737i bk5: 272628a 82037571i bk6: 267535a 82609840i bk7: 271089a 82220022i bk8: 264532a 83029552i bk9: 264642a 83046240i bk10: 269028a 82175553i bk11: 268442a 82291595i bk12: 261183a 82949660i bk13: 267172a 82438855i bk14: 271536a 81895608i bk15: 271957a 81806388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157208
Row_Buffer_Locality_read = 0.170451
Row_Buffer_Locality_write = 0.087348
Bank_Level_Parallism = 5.483846
Bank_Level_Parallism_Col = 2.234822
Bank_Level_Parallism_Ready = 1.414382
write_to_read_ratio_blp_rw_average = 0.213946
GrpLevelPara = 1.852947 

BW Util details:
bwutil = 0.206020 
total_CMD = 107662958 
util_bw = 22180756 
Wasted_Col = 45608391 
Wasted_Row = 7137040 
Idle = 32736771 

BW Util Bottlenecks: 
RCDc_limit = 61240155 
RCDWRc_limit = 7125417 
WTRc_limit = 22859462 
RTWc_limit = 17155976 
CCDLc_limit = 4128877 
rwq = 0 
CCDLc_limit_alone = 2862918 
WTRc_limit_alone = 22208948 
RTWc_limit_alone = 16540531 

Commands details: 
total_CMD = 107662958 
n_nop = 94324483 
Read = 4299399 
Write = 0 
L2_Alloc = 0 
L2_WB = 1245790 
n_act = 4310436 
n_pre = 4310420 
n_ref = 0 
n_req = 5114470 
total_req = 5545189 

Dual Bus Interface Util: 
issued_total_row = 8620856 
issued_total_col = 5545189 
Row_Bus_Util =  0.080073 
CoL_Bus_Util = 0.051505 
Either_Row_CoL_Bus_Util = 0.123891 
Issued_on_Two_Bus_Simul_Util = 0.007687 
issued_two_Eff = 0.062044 
queue_avg = 3.722759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94305993 n_act=4317694 n_pre=4317678 n_ref_event=0 n_req=5123381 n_rd=4307019 n_rd_L2_A=0 n_write=0 n_wr_bk=1247279 bw_util=0.2064
n_activity=78909687 dram_eff=0.2816
bk0: 265537a 82481249i bk1: 264930a 82402877i bk2: 275014a 81615806i bk3: 273929a 81765439i bk4: 273102a 81944177i bk5: 273941a 81886641i bk6: 264132a 82839456i bk7: 264513a 82688490i bk8: 265786a 82770570i bk9: 266121a 82571742i bk10: 272288a 81804751i bk11: 272933a 81751735i bk12: 267272a 82456288i bk13: 265764a 82430661i bk14: 270536a 81879761i bk15: 271221a 81784117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157257
Row_Buffer_Locality_read = 0.170457
Row_Buffer_Locality_write = 0.087613
Bank_Level_Parallism = 5.517250
Bank_Level_Parallism_Col = 2.238277
Bank_Level_Parallism_Ready = 1.412302
write_to_read_ratio_blp_rw_average = 0.214368
GrpLevelPara = 1.855921 

BW Util details:
bwutil = 0.206359 
total_CMD = 107662958 
util_bw = 22217192 
Wasted_Col = 45601104 
Wasted_Row = 7099918 
Idle = 32744744 

BW Util Bottlenecks: 
RCDc_limit = 61291994 
RCDWRc_limit = 7130810 
WTRc_limit = 22887354 
RTWc_limit = 17217512 
CCDLc_limit = 4150459 
rwq = 0 
CCDLc_limit_alone = 2878079 
WTRc_limit_alone = 22234768 
RTWc_limit_alone = 16597718 

Commands details: 
total_CMD = 107662958 
n_nop = 94305993 
Read = 4307019 
Write = 0 
L2_Alloc = 0 
L2_WB = 1247279 
n_act = 4317694 
n_pre = 4317678 
n_ref = 0 
n_req = 5123381 
total_req = 5554298 

Dual Bus Interface Util: 
issued_total_row = 8635372 
issued_total_col = 5554298 
Row_Bus_Util =  0.080207 
CoL_Bus_Util = 0.051590 
Either_Row_CoL_Bus_Util = 0.124063 
Issued_on_Two_Bus_Simul_Util = 0.007734 
issued_two_Eff = 0.062342 
queue_avg = 3.831298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94243091 n_act=4341992 n_pre=4341976 n_ref_event=0 n_req=5147453 n_rd=4327196 n_rd_L2_A=0 n_write=0 n_wr_bk=1252763 bw_util=0.2073
n_activity=78948537 dram_eff=0.2827
bk0: 267968a 81791600i bk1: 265128a 82252525i bk2: 276626a 81265467i bk3: 270971a 81787082i bk4: 274473a 81642946i bk5: 275490a 81474670i bk6: 266766a 82290203i bk7: 269180a 82192291i bk8: 267564a 82270653i bk9: 265385a 82449843i bk10: 273804a 81438088i bk11: 272132a 81545390i bk12: 269290a 81960598i bk13: 269788a 81923598i bk14: 269157a 81873075i bk15: 273474a 81466402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.156478
Row_Buffer_Locality_read = 0.169504
Row_Buffer_Locality_write = 0.087755
Bank_Level_Parallism = 5.583551
Bank_Level_Parallism_Col = 2.243258
Bank_Level_Parallism_Ready = 1.411554
write_to_read_ratio_blp_rw_average = 0.214154
GrpLevelPara = 1.860276 

BW Util details:
bwutil = 0.207312 
total_CMD = 107662958 
util_bw = 22319836 
Wasted_Col = 45675271 
Wasted_Row = 7019273 
Idle = 32648578 

BW Util Bottlenecks: 
RCDc_limit = 61548806 
RCDWRc_limit = 7154063 
WTRc_limit = 23096955 
RTWc_limit = 17300025 
CCDLc_limit = 4187433 
rwq = 0 
CCDLc_limit_alone = 2909851 
WTRc_limit_alone = 22439941 
RTWc_limit_alone = 16679457 

Commands details: 
total_CMD = 107662958 
n_nop = 94243091 
Read = 4327196 
Write = 0 
L2_Alloc = 0 
L2_WB = 1252763 
n_act = 4341992 
n_pre = 4341976 
n_ref = 0 
n_req = 5147453 
total_req = 5579959 

Dual Bus Interface Util: 
issued_total_row = 8683968 
issued_total_col = 5579959 
Row_Bus_Util =  0.080659 
CoL_Bus_Util = 0.051828 
Either_Row_CoL_Bus_Util = 0.124647 
Issued_on_Two_Bus_Simul_Util = 0.007840 
issued_two_Eff = 0.062896 
queue_avg = 4.003687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94311653 n_act=4316481 n_pre=4316465 n_ref_event=0 n_req=5122406 n_rd=4304840 n_rd_L2_A=0 n_write=0 n_wr_bk=1247893 bw_util=0.2063
n_activity=78855989 dram_eff=0.2817
bk0: 265764a 82297487i bk1: 263571a 82567049i bk2: 276762a 81365549i bk3: 272865a 81805240i bk4: 272649a 82022818i bk5: 271333a 82036523i bk6: 268798a 82461811i bk7: 267368a 82570494i bk8: 262907a 82908068i bk9: 266226a 82574663i bk10: 274103a 81538026i bk11: 270707a 81829509i bk12: 265695a 82674248i bk13: 264780a 82692614i bk14: 271246a 81776819i bk15: 270066a 81894228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157333
Row_Buffer_Locality_read = 0.170537
Row_Buffer_Locality_write = 0.087812
Bank_Level_Parallism = 5.522588
Bank_Level_Parallism_Col = 2.237723
Bank_Level_Parallism_Ready = 1.412125
write_to_read_ratio_blp_rw_average = 0.214438
GrpLevelPara = 1.855609 

BW Util details:
bwutil = 0.206301 
total_CMD = 107662958 
util_bw = 22210932 
Wasted_Col = 45564533 
Wasted_Row = 7087172 
Idle = 32800321 

BW Util Bottlenecks: 
RCDc_limit = 61243325 
RCDWRc_limit = 7140199 
WTRc_limit = 22878462 
RTWc_limit = 17201809 
CCDLc_limit = 4142442 
rwq = 0 
CCDLc_limit_alone = 2870945 
WTRc_limit_alone = 22227145 
RTWc_limit_alone = 16581629 

Commands details: 
total_CMD = 107662958 
n_nop = 94311653 
Read = 4304840 
Write = 0 
L2_Alloc = 0 
L2_WB = 1247893 
n_act = 4316481 
n_pre = 4316465 
n_ref = 0 
n_req = 5122406 
total_req = 5552733 

Dual Bus Interface Util: 
issued_total_row = 8632946 
issued_total_col = 5552733 
Row_Bus_Util =  0.080185 
CoL_Bus_Util = 0.051575 
Either_Row_CoL_Bus_Util = 0.124010 
Issued_on_Two_Bus_Simul_Util = 0.007750 
issued_two_Eff = 0.062494 
queue_avg = 3.835273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83527
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94328144 n_act=4308737 n_pre=4308721 n_ref_event=0 n_req=5111734 n_rd=4300223 n_rd_L2_A=0 n_write=0 n_wr_bk=1243359 bw_util=0.206
n_activity=78953389 dram_eff=0.2809
bk0: 264293a 82743878i bk1: 264511a 82697420i bk2: 266744a 82861101i bk3: 271713a 82409685i bk4: 268589a 82590470i bk5: 274798a 81932354i bk6: 268783a 82654991i bk7: 269668a 82553134i bk8: 265339a 83047445i bk9: 266216a 82866759i bk10: 270626a 82242144i bk11: 274262a 81921650i bk12: 267225a 82700129i bk13: 264783a 83022195i bk14: 269478a 82403572i bk15: 273195a 82012518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157089
Row_Buffer_Locality_read = 0.170162
Row_Buffer_Locality_write = 0.087813
Bank_Level_Parallism = 5.437609
Bank_Level_Parallism_Col = 2.230579
Bank_Level_Parallism_Ready = 1.412920
write_to_read_ratio_blp_rw_average = 0.213483
GrpLevelPara = 1.849788 

BW Util details:
bwutil = 0.205961 
total_CMD = 107662958 
util_bw = 22174328 
Wasted_Col = 45671723 
Wasted_Row = 7134721 
Idle = 32682186 

BW Util Bottlenecks: 
RCDc_limit = 61323089 
RCDWRc_limit = 7093048 
WTRc_limit = 22777094 
RTWc_limit = 17088511 
CCDLc_limit = 4129015 
rwq = 0 
CCDLc_limit_alone = 2864528 
WTRc_limit_alone = 22126849 
RTWc_limit_alone = 16474269 

Commands details: 
total_CMD = 107662958 
n_nop = 94328144 
Read = 4300223 
Write = 0 
L2_Alloc = 0 
L2_WB = 1243359 
n_act = 4308737 
n_pre = 4308721 
n_ref = 0 
n_req = 5111734 
total_req = 5543582 

Dual Bus Interface Util: 
issued_total_row = 8617458 
issued_total_col = 5543582 
Row_Bus_Util =  0.080041 
CoL_Bus_Util = 0.051490 
Either_Row_CoL_Bus_Util = 0.123857 
Issued_on_Two_Bus_Simul_Util = 0.007674 
issued_two_Eff = 0.061960 
queue_avg = 3.593496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5935
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=107662958 n_nop=94371783 n_act=4291526 n_pre=4291510 n_ref_event=0 n_req=5091634 n_rd=4279330 n_rd_L2_A=0 n_write=0 n_wr_bk=1243381 bw_util=0.2052
n_activity=78834286 dram_eff=0.2802
bk0: 265073a 82789637i bk1: 265032a 82664459i bk2: 270071a 82579404i bk3: 266901a 82788845i bk4: 268041a 82683232i bk5: 273464a 82209308i bk6: 268980a 82688544i bk7: 263940a 83143821i bk8: 263993a 83229465i bk9: 262842a 83409110i bk10: 271639a 82323721i bk11: 271060a 82323220i bk12: 266425a 82806683i bk13: 262606a 83252106i bk14: 271171a 82389561i bk15: 268092a 82374180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.157142
Row_Buffer_Locality_read = 0.170361
Row_Buffer_Locality_write = 0.087498
Bank_Level_Parallism = 5.407573
Bank_Level_Parallism_Col = 2.228890
Bank_Level_Parallism_Ready = 1.414075
write_to_read_ratio_blp_rw_average = 0.213507
GrpLevelPara = 1.847973 

BW Util details:
bwutil = 0.205185 
total_CMD = 107662958 
util_bw = 22090844 
Wasted_Col = 45571333 
Wasted_Row = 7168784 
Idle = 32831997 

BW Util Bottlenecks: 
RCDc_limit = 61061522 
RCDWRc_limit = 7109690 
WTRc_limit = 22781943 
RTWc_limit = 16997393 
CCDLc_limit = 4111866 
rwq = 0 
CCDLc_limit_alone = 2850637 
WTRc_limit_alone = 22131315 
RTWc_limit_alone = 16386792 

Commands details: 
total_CMD = 107662958 
n_nop = 94371783 
Read = 4279330 
Write = 0 
L2_Alloc = 0 
L2_WB = 1243381 
n_act = 4291526 
n_pre = 4291510 
n_ref = 0 
n_req = 5091634 
total_req = 5522711 

Dual Bus Interface Util: 
issued_total_row = 8583036 
issued_total_col = 5522711 
Row_Bus_Util =  0.079721 
CoL_Bus_Util = 0.051296 
Either_Row_CoL_Bus_Util = 0.123452 
Issued_on_Two_Bus_Simul_Util = 0.007566 
issued_two_Eff = 0.061287 
queue_avg = 3.476295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.47629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4371055, Miss = 2280001, Miss_rate = 0.522, Pending_hits = 5502, Reservation_fails = 3141
L2_cache_bank[1]: Access = 4289320, Miss = 2278408, Miss_rate = 0.531, Pending_hits = 4207, Reservation_fails = 2647
L2_cache_bank[2]: Access = 4365398, Miss = 2295591, Miss_rate = 0.526, Pending_hits = 4294, Reservation_fails = 1720
L2_cache_bank[3]: Access = 4312370, Miss = 2287524, Miss_rate = 0.530, Pending_hits = 4392, Reservation_fails = 2220
L2_cache_bank[4]: Access = 4372754, Miss = 2276094, Miss_rate = 0.521, Pending_hits = 4228, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4329905, Miss = 2297038, Miss_rate = 0.531, Pending_hits = 4499, Reservation_fails = 3365
L2_cache_bank[6]: Access = 4341076, Miss = 2285469, Miss_rate = 0.526, Pending_hits = 4216, Reservation_fails = 1993
L2_cache_bank[7]: Access = 4361855, Miss = 2295535, Miss_rate = 0.526, Pending_hits = 4364, Reservation_fails = 2104
L2_cache_bank[8]: Access = 4371740, Miss = 2288780, Miss_rate = 0.524, Pending_hits = 5390, Reservation_fails = 2806
L2_cache_bank[9]: Access = 4365400, Miss = 2284350, Miss_rate = 0.523, Pending_hits = 4257, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4357658, Miss = 2291750, Miss_rate = 0.526, Pending_hits = 4312, Reservation_fails = 2458
L2_cache_bank[11]: Access = 4300302, Miss = 2283978, Miss_rate = 0.531, Pending_hits = 4169, Reservation_fails = 1986
L2_cache_bank[12]: Access = 4348153, Miss = 2279168, Miss_rate = 0.524, Pending_hits = 4200, Reservation_fails = 2274
L2_cache_bank[13]: Access = 4338712, Miss = 2291779, Miss_rate = 0.528, Pending_hits = 4430, Reservation_fails = 1260
L2_cache_bank[14]: Access = 7766224, Miss = 2289454, Miss_rate = 0.295, Pending_hits = 4288, Reservation_fails = 1384
L2_cache_bank[15]: Access = 4362543, Miss = 2289139, Miss_rate = 0.525, Pending_hits = 4334, Reservation_fails = 1473
L2_cache_bank[16]: Access = 8672196, Miss = 2301434, Miss_rate = 0.265, Pending_hits = 5741, Reservation_fails = 2124
L2_cache_bank[17]: Access = 4340776, Miss = 2297332, Miss_rate = 0.529, Pending_hits = 4425, Reservation_fails = 2772
L2_cache_bank[18]: Access = 4363867, Miss = 2293708, Miss_rate = 0.526, Pending_hits = 4321, Reservation_fails = 2866
L2_cache_bank[19]: Access = 4282914, Miss = 2282700, Miss_rate = 0.533, Pending_hits = 4395, Reservation_fails = 1652
L2_cache_bank[20]: Access = 4330951, Miss = 2276861, Miss_rate = 0.526, Pending_hits = 4263, Reservation_fails = 1927
L2_cache_bank[21]: Access = 4337699, Miss = 2294930, Miss_rate = 0.529, Pending_hits = 4474, Reservation_fails = 1515
L2_cache_bank[22]: Access = 4322329, Miss = 2281177, Miss_rate = 0.528, Pending_hits = 4206, Reservation_fails = 2430
L2_cache_bank[23]: Access = 4291903, Miss = 2269721, Miss_rate = 0.529, Pending_hits = 4166, Reservation_fails = 1292
L2_total_cache_accesses = 111897100
L2_total_cache_misses = 54891921
L2_total_cache_miss_rate = 0.4906
L2_total_cache_pending_hits = 107073
L2_total_cache_reservation_fails = 54119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49886766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31763498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19869616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 107073
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7011340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 814707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2444100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101626953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10270147
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 54049
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=111897100
icnt_total_pkts_simt_to_mem=111897100
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111897100
Req_Network_cycles = 41982565
Req_Network_injected_packets_per_cycle =       2.6653 
Req_Network_conflicts_per_cycle =       0.3547
Req_Network_conflicts_per_cycle_util =       0.5074
Req_Bank_Level_Parallism =       3.8125
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0997
Req_Network_out_buffer_full_per_cycle =       0.0004
Req_Network_out_buffer_avg_util =       3.0144

Reply_Network_injected_packets_num = 111897100
Reply_Network_cycles = 41982565
Reply_Network_injected_packets_per_cycle =        2.6653
Reply_Network_conflicts_per_cycle =        1.0368
Reply_Network_conflicts_per_cycle_util =       1.4778
Reply_Bank_Level_Parallism =       3.7989
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1814
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0888
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 8 hrs, 16 min, 38 sec (202598 sec)
gpgpu_simulation_rate = 10892 (inst/sec)
gpgpu_simulation_rate = 207 (cycle/sec)
gpgpu_silicon_slowdown = 6594202x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z9bc_updateiPiPb'
Destroy streams for kernel 13: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 13 
gpu_sim_cycle = 184376
gpu_sim_insn = 94806823
gpu_ipc =     514.2037
gpu_tot_sim_cycle = 42166941
gpu_tot_sim_insn = 2301563232
gpu_tot_ipc =      54.5822
gpu_tot_issued_cta = 246168
gpu_occupancy = 91.8998% 
gpu_tot_occupancy = 50.4892% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6785
partiton_level_parallism_total  =       2.6741
partiton_level_parallism_util =       4.8807
partiton_level_parallism_util_total  =       3.8189
L2_BW  =     204.3559 GB/Sec
L2_BW_total  =     116.8058 GB/Sec
gpu_total_sim_rate=11255

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7275131, Miss = 3011828, Miss_rate = 0.414, Pending_hits = 61972, Reservation_fails = 322560
	L1D_cache_core[1]: Access = 7106998, Miss = 2912460, Miss_rate = 0.410, Pending_hits = 58638, Reservation_fails = 328080
	L1D_cache_core[2]: Access = 6866227, Miss = 2823632, Miss_rate = 0.411, Pending_hits = 58956, Reservation_fails = 318983
	L1D_cache_core[3]: Access = 7178010, Miss = 2892042, Miss_rate = 0.403, Pending_hits = 59623, Reservation_fails = 311136
	L1D_cache_core[4]: Access = 7133849, Miss = 3036099, Miss_rate = 0.426, Pending_hits = 61663, Reservation_fails = 348193
	L1D_cache_core[5]: Access = 7100533, Miss = 2853678, Miss_rate = 0.402, Pending_hits = 58746, Reservation_fails = 304080
	L1D_cache_core[6]: Access = 7034048, Miss = 2807445, Miss_rate = 0.399, Pending_hits = 57725, Reservation_fails = 312937
	L1D_cache_core[7]: Access = 6991079, Miss = 2757086, Miss_rate = 0.394, Pending_hits = 57124, Reservation_fails = 281418
	L1D_cache_core[8]: Access = 7218288, Miss = 2984543, Miss_rate = 0.413, Pending_hits = 58750, Reservation_fails = 334773
	L1D_cache_core[9]: Access = 6708633, Miss = 2636514, Miss_rate = 0.393, Pending_hits = 58694, Reservation_fails = 281265
	L1D_cache_core[10]: Access = 7334231, Miss = 2933859, Miss_rate = 0.400, Pending_hits = 59804, Reservation_fails = 308797
	L1D_cache_core[11]: Access = 7119950, Miss = 2997976, Miss_rate = 0.421, Pending_hits = 61827, Reservation_fails = 365985
	L1D_cache_core[12]: Access = 7030934, Miss = 2889874, Miss_rate = 0.411, Pending_hits = 59607, Reservation_fails = 323300
	L1D_cache_core[13]: Access = 7348309, Miss = 3031394, Miss_rate = 0.413, Pending_hits = 59453, Reservation_fails = 343851
	L1D_cache_core[14]: Access = 7180337, Miss = 2925902, Miss_rate = 0.407, Pending_hits = 60809, Reservation_fails = 327919
	L1D_cache_core[15]: Access = 6088535, Miss = 2234149, Miss_rate = 0.367, Pending_hits = 52621, Reservation_fails = 253103
	L1D_cache_core[16]: Access = 7150513, Miss = 2957227, Miss_rate = 0.414, Pending_hits = 59518, Reservation_fails = 339561
	L1D_cache_core[17]: Access = 7094380, Miss = 2934943, Miss_rate = 0.414, Pending_hits = 60999, Reservation_fails = 329005
	L1D_cache_core[18]: Access = 7066075, Miss = 2916396, Miss_rate = 0.413, Pending_hits = 59189, Reservation_fails = 343939
	L1D_cache_core[19]: Access = 7367712, Miss = 2987126, Miss_rate = 0.405, Pending_hits = 59909, Reservation_fails = 335771
	L1D_cache_core[20]: Access = 7173514, Miss = 2879701, Miss_rate = 0.401, Pending_hits = 59957, Reservation_fails = 337670
	L1D_cache_core[21]: Access = 6990879, Miss = 2878919, Miss_rate = 0.412, Pending_hits = 58990, Reservation_fails = 328690
	L1D_cache_core[22]: Access = 7191189, Miss = 2953516, Miss_rate = 0.411, Pending_hits = 60507, Reservation_fails = 345122
	L1D_cache_core[23]: Access = 6451292, Miss = 2503583, Miss_rate = 0.388, Pending_hits = 55761, Reservation_fails = 277548
	L1D_cache_core[24]: Access = 6992432, Miss = 2838598, Miss_rate = 0.406, Pending_hits = 59502, Reservation_fails = 332648
	L1D_cache_core[25]: Access = 6981485, Miss = 2874909, Miss_rate = 0.412, Pending_hits = 60396, Reservation_fails = 332003
	L1D_cache_core[26]: Access = 7225972, Miss = 2996799, Miss_rate = 0.415, Pending_hits = 60537, Reservation_fails = 372283
	L1D_cache_core[27]: Access = 7151466, Miss = 2887738, Miss_rate = 0.404, Pending_hits = 58922, Reservation_fails = 332882
	L1D_cache_core[28]: Access = 6786343, Miss = 2716232, Miss_rate = 0.400, Pending_hits = 57239, Reservation_fails = 298018
	L1D_cache_core[29]: Access = 6885942, Miss = 2704890, Miss_rate = 0.393, Pending_hits = 57402, Reservation_fails = 281462
	L1D_total_cache_accesses = 211224286
	L1D_total_cache_misses = 85759058
	L1D_total_cache_miss_rate = 0.4060
	L1D_total_cache_pending_hits = 1774840
	L1D_total_cache_reservation_fails = 9652982
	L1D_cache_data_port_util = 0.125
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119274644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1774840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62645932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6213801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17153066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1774840
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4415744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2970053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2990007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200848482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10375804

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6057487
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439172
ctas_completed 246168, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
296186, 270510, 305773, 294898, 296258, 294768, 281416, 291909, 274067, 278668, 304407, 297842, 292298, 282620, 270987, 267620, 278116, 251880, 258384, 278585, 275655, 258881, 290636, 311299, 303013, 285875, 292458, 286228, 277942, 305568, 290437, 290398, 
gpgpu_n_tot_thrd_icount = 8583944992
gpgpu_n_tot_w_icount = 268248281
gpgpu_n_stall_shd_mem = 63890808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102383895
gpgpu_n_mem_write_global = 10375804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 307345723
gpgpu_n_store_insn = 45299639
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 475066368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51982601
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11908207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43944988	W0_Idle:404344259	W0_Scoreboard:-1040473612	W1:100893257	W2:33360759	W3:17927383	W4:11736840	W5:8555733	W6:6690824	W7:5477940	W8:4570725	W9:3920551	W10:3436239	W11:2993186	W12:2691464	W13:2375738	W14:2121277	W15:1911825	W16:1673411	W17:1489117	W18:1300344	W19:1126175	W20:991510	W21:837653	W22:719305	W23:603541	W24:523449	W25:446076	W26:386459	W27:346519	W28:327966	W29:331104	W30:355580	W31:386998	W32:47739333
single_issue_nums: WS0:66941125	WS1:66737805	WS2:67323511	WS3:67245840	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 638391984 {8:79798998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 415032160 {40:10375804,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 903395880 {40:22584897,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3191959920 {40:79798998,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 83006432 {8:10375804,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 903395880 {40:22584897,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 3 
mrq_lat_table:35128894 	981254 	1730141 	3462751 	6893496 	6046313 	4234798 	2414458 	982501 	274713 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54993069 	52043794 	2985132 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20874220 	1318098 	201761 	81008 	85962842 	1411979 	184328 	90452 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	93912482 	11682314 	4269653 	1817728 	729349 	275179 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4715 	37000 	52 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.201692  1.207297  1.199176  1.202163  1.197280  1.199805  1.203939  1.201938  1.199974  1.199222  1.196300  1.200700  1.200870  1.206159  1.197439  1.202814 
dram[1]:  1.201673  1.202997  1.198411  1.199164  1.198376  1.198428  1.201079  1.202738  1.200127  1.199658  1.198669  1.199809  1.202505  1.202273  1.197603  1.197349 
dram[2]:  1.200249  1.201703  1.201184  1.200827  1.198332  1.197591  1.202540  1.200469  1.199325  1.199632  1.200792  1.199003  1.203942  1.201414  1.199460  1.198444 
dram[3]:  1.201735  1.202835  1.201848  1.199263  1.199022  1.198076  1.202531  1.201865  1.200367  1.198220  1.199709  1.199377  1.204985  1.204707  1.198982  1.201372 
dram[4]:  1.201489  1.203608  1.197488  1.199022  1.199987  1.198371  1.202496  1.202967  1.197359  1.198673  1.196808  1.199115  1.203071  1.204789  1.199270  1.201422 
dram[5]:  1.202068  1.202053  1.198932  1.201030  1.199144  1.197531  1.200582  1.203582  1.197774  1.199638  1.197235  1.197474  1.204409  1.205348  1.200405  1.201402 
dram[6]:  1.203269  1.202742  1.202122  1.198280  1.198197  1.198305  1.203132  1.199678  1.203326  1.201636  1.197551  1.197724  1.206686  1.203443  1.200176  1.200801 
dram[7]:  1.205621  1.203656  1.198004  1.199347  1.200311  1.197926  1.204633  1.201605  1.201112  1.201139  1.196944  1.198595  1.204876  1.203932  1.200560  1.199537 
dram[8]:  1.199997  1.203866  1.197685  1.202020  1.198115  1.198805  1.199975  1.200742  1.198378  1.201633  1.196158  1.199099  1.200109  1.201929  1.200199  1.199732 
dram[9]:  1.202699  1.204868  1.197293  1.200407  1.200930  1.199866  1.200943  1.202031  1.201330  1.199511  1.197447  1.199820  1.205422  1.206937  1.199441  1.200722 
dram[10]:  1.204112  1.203421  1.202085  1.200133  1.200388  1.195796  1.201090  1.200580  1.200435  1.199597  1.199414  1.197313  1.204015  1.205593  1.201220  1.199144 
dram[11]:  1.202357  1.202091  1.201052  1.201512  1.200087  1.198819  1.200898  1.201612  1.200814  1.202680  1.197908  1.198244  1.203467  1.205479  1.200506  1.198737 
average row locality = 62214065/51815606 = 1.200682
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    272164    268356    273163    274329    275727    275858    266249    269738    269351    270933    273353    272054    271102    270727    274524    272045 
dram[1]:    272179    269444    279508    277072    276746    274762    273880    269976    268601    273641    273436    270963    271438    270722    275467    276592 
dram[2]:    273836    270112    272106    275661    274235    276706    269420    273808    270818    270282    268165    277601    269122    272388    274038    276114 
dram[3]:    272574    270094    271594    278206    278017    279622    270407    272607    269713    273124    275482    275819    267767    270141    275571    271554 
dram[4]:    270830    270364    278620    279278    273654    274771    269443    269457    272821    271714    276059    274712    269028    267595    273989    272096 
dram[5]:    270606    270530    279262    272787    276851    280003    272837    270331    272503    271536    275460    276905    266337    266310    273530    271222 
dram[6]:    272912    272314    271403    275625    277082    276579    271469    275015    268428    268538    272928    272331    265128    271124    275484    275905 
dram[7]:    269457    268852    278942    277857    277057    277893    268050    268437    269677    270013    276183    276829    271224    269715    274500    275175 
dram[8]:    271882    269035    280552    274913    278422    279446    270691    273105    271456    269276    277704    276028    273246    273747    273112    277430 
dram[9]:    269676    267482    280701    276809    276601    275285    272727    271299    266796    270121    278002    274606    269645    268732    275202    274026 
dram[10]:    268211    268437    270688    275654    272538    278741    272708    273592    269226    270105    274519    278159    271175    268737    273432    277148 
dram[11]:    268986    268943    274014    270842    271993    277397    272906    267868    267881    266730    275535    274951    270377    266555    275125    272047 
total dram reads = 52387346
bank skew: 280701/265128 = 1.06
chip skew: 4390045/4342150 = 1.01
number of total write accesses:
dram[0]:     78266     78538     79187     78195     77905     77724     77641     78445     77527     77492     78770     78053     77410     77382     79250     79446 
dram[1]:     79697     79137     79557     79624     77489     77324     77909     77244     77185     77735     78219     78649     79319     78248     79804     80157 
dram[2]:     80321     80424     79150     78308     77276     79231     78049     78614     77428     78177     78351     78212     78516     78023     80014     79851 
dram[3]:     79627     79392     79467     79970     77368     79185     78600     77995     76513     77446     77769     77829     77441     77498     79907     80083 
dram[4]:     79073     79497     78930     79906     77668     78845     77140     76892     76656     76306     78624     78824     78519     77856     79264     79686 
dram[5]:     79725     79219     79439     79471     77837     78117     78332     77371     77575     76033     79009     78969     77556     77640     79749     78932 
dram[6]:     79546     79140     78431     79093     77878     77807     77024     78946     75298     75979     79202     78592     78898     78406     79321     79899 
dram[7]:     77605     78751     79796     79029     77688     77567     77972     78087     77052     77630     78714     77912     77725     79206     79826     80389 
dram[8]:     79798     79081     79624     79761     77774     78275     78681     78364     77801     77771     78924     78972     78844     78156     79657     78907 
dram[9]:     79256     78697     80675     79248     77464     78238     77466     77496     77758     77062     79375     78755     77187     77230     80279     79274 
dram[10]:     79083     79317     78046     78218     78390     79466     77675     77948     77021     77317     78137     78431     77079     76716     78517     79500 
dram[11]:     78593     79529     78410     78215     78577     78490     77727     77694     76811     76537     78668     77760     78011     77078     78686     80181 
total dram writes = 15059310
bank skew: 80675/75298 = 1.07
chip skew: 1260390/1250861 = 1.01
average mf latency per bank:
dram[0]:        548       583       572       603       567       591       542       570       555       576       541       567       556       580       560       583
dram[1]:        533       527       565       563       556       554       537       529       536       533       532       517       544       539       540       534
dram[2]:        548       537       583       571       558       546       540       536       542       529       529       532       544       541       542       546
dram[3]:        545       555       561       552       551       546       538       528       536       533       530       532       541       548       545       545
dram[4]:        555       546       568       585       553       549       539       549       550       544       540       538       549       552       550       550
dram[5]:        543       542       574       571       554       553       542       539       546       540       534       535       549       547       550       546
dram[6]:        551       550       578       575       552       550       540       540       550       540       532       535       555       552       549       547
dram[7]:        561       550       577       583       558       556       537       530       536       537       541       537      2842       555       544       542
dram[8]:        559       545       595       578       563       559      3009       539       552       542       543       540       562       556       550       546
dram[9]:        543       543       567       568       550       553       538       548       535       539       537       541       555       557       537       540
dram[10]:        545       541       576       579       550       551       540       537       543       540       543       537       553       547       545       542
dram[11]:        533       525       557       550       529       539       529       520       527       532       519       522       540       539       531       528
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94753977 n_act=4301433 n_pre=4301417 n_ref_event=0 n_req=5166132 n_rd=4349673 n_rd_L2_A=0 n_write=0 n_wr_bk=1251231 bw_util=0.2072
n_activity=79373400 dram_eff=0.2823
bk0: 272164a 82739545i bk1: 268356a 83202953i bk2: 273163a 82794745i bk3: 274329a 82827582i bk4: 275727a 82683956i bk5: 275858a 82642363i bk6: 266249a 83693954i bk7: 269738a 83251211i bk8: 269351a 83335837i bk9: 270933a 83103605i bk10: 273353a 82699944i bk11: 272054a 82830902i bk12: 271102a 83079632i bk13: 270727a 83127556i bk14: 274524a 82498440i bk15: 272045a 82794100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167378
Row_Buffer_Locality_read = 0.181810
Row_Buffer_Locality_write = 0.090496
Bank_Level_Parallism = 5.427322
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.412493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.207180 
total_CMD = 108135782 
util_bw = 22403616 
Wasted_Col = 45726880 
Wasted_Row = 7187582 
Idle = 32817704 

BW Util Bottlenecks: 
RCDc_limit = 61182222 
RCDWRc_limit = 7118097 
WTRc_limit = 22767584 
RTWc_limit = 17154148 
CCDLc_limit = 4186414 
rwq = 0 
CCDLc_limit_alone = 2913514 
WTRc_limit_alone = 22116857 
RTWc_limit_alone = 16531975 

Commands details: 
total_CMD = 108135782 
n_nop = 94753977 
Read = 4349673 
Write = 0 
L2_Alloc = 0 
L2_WB = 1251231 
n_act = 4301433 
n_pre = 4301417 
n_ref = 0 
n_req = 5166132 
total_req = 5600904 

Dual Bus Interface Util: 
issued_total_row = 8602850 
issued_total_col = 5600904 
Row_Bus_Util =  0.079556 
CoL_Bus_Util = 0.051795 
Either_Row_CoL_Bus_Util = 0.123750 
Issued_on_Two_Bus_Simul_Util = 0.007601 
issued_two_Eff = 0.061423 
queue_avg = 3.776535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77653
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94678069 n_act=4328004 n_pre=4327988 n_ref_event=0 n_req=5193769 n_rd=4374427 n_rd_L2_A=0 n_write=0 n_wr_bk=1257297 bw_util=0.2083
n_activity=79360641 dram_eff=0.2839
bk0: 272179a 82704219i bk1: 269444a 82944119i bk2: 279508a 82271566i bk3: 277072a 82467053i bk4: 276746a 82627324i bk5: 274762a 82787607i bk6: 273880a 82961949i bk7: 269976a 83339168i bk8: 268601a 83447842i bk9: 273641a 82967131i bk10: 273436a 82778660i bk11: 270963a 82942081i bk12: 271438a 82933761i bk13: 270722a 82975374i bk14: 275467a 82407138i bk15: 276592a 82320784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166693
Row_Buffer_Locality_read = 0.181141
Row_Buffer_Locality_write = 0.089554
Bank_Level_Parallism = 5.458442
Bank_Level_Parallism_Col = 2.238358
Bank_Level_Parallism_Ready = 1.411765
write_to_read_ratio_blp_rw_average = 0.213951
GrpLevelPara = 1.855576 

BW Util details:
bwutil = 0.208320 
total_CMD = 108135782 
util_bw = 22526896 
Wasted_Col = 45740423 
Wasted_Row = 7076731 
Idle = 32791732 

BW Util Bottlenecks: 
RCDc_limit = 61461060 
RCDWRc_limit = 7134970 
WTRc_limit = 22993832 
RTWc_limit = 17243373 
CCDLc_limit = 4186010 
rwq = 0 
CCDLc_limit_alone = 2906826 
WTRc_limit_alone = 22336981 
RTWc_limit_alone = 16621040 

Commands details: 
total_CMD = 108135782 
n_nop = 94678069 
Read = 4374427 
Write = 0 
L2_Alloc = 0 
L2_WB = 1257297 
n_act = 4328004 
n_pre = 4327988 
n_ref = 0 
n_req = 5193769 
total_req = 5631724 

Dual Bus Interface Util: 
issued_total_row = 8655992 
issued_total_col = 5631724 
Row_Bus_Util =  0.080047 
CoL_Bus_Util = 0.052080 
Either_Row_CoL_Bus_Util = 0.124452 
Issued_on_Two_Bus_Simul_Util = 0.007676 
issued_two_Eff = 0.061675 
queue_avg = 3.571112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94701936 n_act=4320897 n_pre=4320881 n_ref_event=0 n_req=5186350 n_rd=4364412 n_rd_L2_A=0 n_write=0 n_wr_bk=1259945 bw_util=0.208
n_activity=79264110 dram_eff=0.2838
bk0: 273836a 82350963i bk1: 270112a 82629829i bk2: 272106a 82791299i bk3: 275661a 82527476i bk4: 274235a 82611713i bk5: 276706a 82324095i bk6: 269420a 83126756i bk7: 273808a 82677634i bk8: 270818a 82971735i bk9: 270282a 82969261i bk10: 268165a 83047675i bk11: 277601a 82198195i bk12: 269122a 82994239i bk13: 272388a 82686180i bk14: 274038a 82368404i bk15: 276114a 82173824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166871
Row_Buffer_Locality_read = 0.181414
Row_Buffer_Locality_write = 0.089649
Bank_Level_Parallism = 5.499568
Bank_Level_Parallism_Col = 2.242067
Bank_Level_Parallism_Ready = 1.415729
write_to_read_ratio_blp_rw_average = 0.214656
GrpLevelPara = 1.857499 

BW Util details:
bwutil = 0.208048 
total_CMD = 108135782 
util_bw = 22497428 
Wasted_Col = 45631289 
Wasted_Row = 7100958 
Idle = 32906107 

BW Util Bottlenecks: 
RCDc_limit = 61265157 
RCDWRc_limit = 7158613 
WTRc_limit = 23004154 
RTWc_limit = 17250355 
CCDLc_limit = 4172960 
rwq = 0 
CCDLc_limit_alone = 2897007 
WTRc_limit_alone = 22347810 
RTWc_limit_alone = 16630746 

Commands details: 
total_CMD = 108135782 
n_nop = 94701936 
Read = 4364412 
Write = 0 
L2_Alloc = 0 
L2_WB = 1259945 
n_act = 4320897 
n_pre = 4320881 
n_ref = 0 
n_req = 5186350 
total_req = 5624357 

Dual Bus Interface Util: 
issued_total_row = 8641778 
issued_total_col = 5624357 
Row_Bus_Util =  0.079916 
CoL_Bus_Util = 0.052012 
Either_Row_CoL_Bus_Util = 0.124231 
Issued_on_Two_Bus_Simul_Util = 0.007697 
issued_two_Eff = 0.061955 
queue_avg = 3.735899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94694550 n_act=4324136 n_pre=4324120 n_ref_event=0 n_req=5192897 n_rd=4372292 n_rd_L2_A=0 n_write=0 n_wr_bk=1256090 bw_util=0.2082
n_activity=79269148 dram_eff=0.284
bk0: 272574a 82452474i bk1: 270094a 82717266i bk2: 271594a 82704902i bk3: 278206a 82135095i bk4: 278017a 82307164i bk5: 279622a 82037977i bk6: 270407a 82866273i bk7: 272607a 82803497i bk8: 269713a 83146053i bk9: 273124a 82674763i bk10: 275482a 82312794i bk11: 275819a 82279250i bk12: 267767a 83254691i bk13: 270141a 83043572i bk14: 275571a 82175567i bk15: 271554a 82537479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167298
Row_Buffer_Locality_read = 0.181834
Row_Buffer_Locality_write = 0.089847
Bank_Level_Parallism = 5.510001
Bank_Level_Parallism_Col = 2.240969
Bank_Level_Parallism_Ready = 1.411257
write_to_read_ratio_blp_rw_average = 0.214590
GrpLevelPara = 1.857628 

BW Util details:
bwutil = 0.208197 
total_CMD = 108135782 
util_bw = 22513528 
Wasted_Col = 45657432 
Wasted_Row = 7085398 
Idle = 32879424 

BW Util Bottlenecks: 
RCDc_limit = 61336927 
RCDWRc_limit = 7143747 
WTRc_limit = 22950138 
RTWc_limit = 17281604 
CCDLc_limit = 4187796 
rwq = 0 
CCDLc_limit_alone = 2908548 
WTRc_limit_alone = 22295059 
RTWc_limit_alone = 16657435 

Commands details: 
total_CMD = 108135782 
n_nop = 94694550 
Read = 4372292 
Write = 0 
L2_Alloc = 0 
L2_WB = 1256090 
n_act = 4324136 
n_pre = 4324120 
n_ref = 0 
n_req = 5192897 
total_req = 5628382 

Dual Bus Interface Util: 
issued_total_row = 8648256 
issued_total_col = 5628382 
Row_Bus_Util =  0.079976 
CoL_Bus_Util = 0.052049 
Either_Row_CoL_Bus_Util = 0.124300 
Issued_on_Two_Bus_Simul_Util = 0.007726 
issued_two_Eff = 0.062152 
queue_avg = 3.832455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94712572 n_act=4318310 n_pre=4318294 n_ref_event=0 n_req=5183471 n_rd=4364431 n_rd_L2_A=0 n_write=0 n_wr_bk=1253686 bw_util=0.2078
n_activity=79327149 dram_eff=0.2833
bk0: 270830a 82741106i bk1: 270364a 82690955i bk2: 278620a 82126498i bk3: 279278a 82109494i bk4: 273654a 82695648i bk5: 274771a 82547478i bk6: 269443a 83213578i bk7: 269457a 83182044i bk8: 272821a 82821028i bk9: 271714a 82964185i bk10: 276059a 82306873i bk11: 274712a 82411697i bk12: 269028a 83039264i bk13: 267595a 83241855i bk14: 273989a 82410195i bk15: 272096a 82547950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166908
Row_Buffer_Locality_read = 0.181430
Row_Buffer_Locality_write = 0.089523
Bank_Level_Parallism = 5.485520
Bank_Level_Parallism_Col = 2.235156
Bank_Level_Parallism_Ready = 1.410047
write_to_read_ratio_blp_rw_average = 0.213996
GrpLevelPara = 1.853710 

BW Util details:
bwutil = 0.207817 
total_CMD = 108135782 
util_bw = 22472468 
Wasted_Col = 45720384 
Wasted_Row = 7110852 
Idle = 32832078 

BW Util Bottlenecks: 
RCDc_limit = 61318790 
RCDWRc_limit = 7144021 
WTRc_limit = 22902938 
RTWc_limit = 17219398 
CCDLc_limit = 4200852 
rwq = 0 
CCDLc_limit_alone = 2924335 
WTRc_limit_alone = 22252133 
RTWc_limit_alone = 16593686 

Commands details: 
total_CMD = 108135782 
n_nop = 94712572 
Read = 4364431 
Write = 0 
L2_Alloc = 0 
L2_WB = 1253686 
n_act = 4318310 
n_pre = 4318294 
n_ref = 0 
n_req = 5183471 
total_req = 5618117 

Dual Bus Interface Util: 
issued_total_row = 8636604 
issued_total_col = 5618117 
Row_Bus_Util =  0.079868 
CoL_Bus_Util = 0.051954 
Either_Row_CoL_Bus_Util = 0.124133 
Issued_on_Two_Bus_Simul_Util = 0.007690 
issued_two_Eff = 0.061946 
queue_avg = 3.776755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77676
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94706601 n_act=4320594 n_pre=4320578 n_ref_event=0 n_req=5186908 n_rd=4367010 n_rd_L2_A=0 n_write=0 n_wr_bk=1254974 bw_util=0.208
n_activity=79291952 dram_eff=0.2836
bk0: 270606a 82773456i bk1: 270530a 82730282i bk2: 279262a 82152644i bk3: 272787a 82646349i bk4: 276851a 82473477i bk5: 280003a 82090321i bk6: 272837a 82817611i bk7: 270331a 83137802i bk8: 272503a 82848506i bk9: 271536a 83139302i bk10: 275460a 82314546i bk11: 276905a 82224676i bk12: 266337a 83353141i bk13: 266310a 83325726i bk14: 273530a 82562737i bk15: 271222a 82749911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167019
Row_Buffer_Locality_read = 0.181578
Row_Buffer_Locality_write = 0.089476
Bank_Level_Parallism = 5.484900
Bank_Level_Parallism_Col = 2.237847
Bank_Level_Parallism_Ready = 1.412682
write_to_read_ratio_blp_rw_average = 0.214524
GrpLevelPara = 1.854985 

BW Util details:
bwutil = 0.207960 
total_CMD = 108135782 
util_bw = 22487936 
Wasted_Col = 45682249 
Wasted_Row = 7094978 
Idle = 32870619 

BW Util Bottlenecks: 
RCDc_limit = 61324190 
RCDWRc_limit = 7145232 
WTRc_limit = 22900913 
RTWc_limit = 17239295 
CCDLc_limit = 4173985 
rwq = 0 
CCDLc_limit_alone = 2902784 
WTRc_limit_alone = 22249058 
RTWc_limit_alone = 16619949 

Commands details: 
total_CMD = 108135782 
n_nop = 94706601 
Read = 4367010 
Write = 0 
L2_Alloc = 0 
L2_WB = 1254974 
n_act = 4320594 
n_pre = 4320578 
n_ref = 0 
n_req = 5186908 
total_req = 5621984 

Dual Bus Interface Util: 
issued_total_row = 8641172 
issued_total_col = 5621984 
Row_Bus_Util =  0.079910 
CoL_Bus_Util = 0.051990 
Either_Row_CoL_Bus_Util = 0.124188 
Issued_on_Two_Bus_Simul_Util = 0.007712 
issued_two_Eff = 0.062102 
queue_avg = 3.728469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72847
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94721796 n_act=4312972 n_pre=4312956 n_ref_event=0 n_req=5180057 n_rd=4362265 n_rd_L2_A=0 n_write=0 n_wr_bk=1253460 bw_util=0.2077
n_activity=79334765 dram_eff=0.2831
bk0: 272912a 82488537i bk1: 272314a 82613975i bk2: 271403a 82923278i bk3: 275625a 82619335i bk4: 277082a 82497921i bk5: 276579a 82457081i bk6: 271469a 83036716i bk7: 275015a 82643719i bk8: 268428a 83450600i bk9: 268538a 83467777i bk10: 272928a 82604579i bk11: 272331a 82718486i bk12: 265128a 83373519i bk13: 271124a 82864224i bk14: 275484a 82314462i bk15: 275905a 82226097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167389
Row_Buffer_Locality_read = 0.181949
Row_Buffer_Locality_write = 0.089723
Bank_Level_Parallism = 5.470449
Bank_Level_Parallism_Col = 2.235718
Bank_Level_Parallism_Ready = 1.412744
write_to_read_ratio_blp_rw_average = 0.214070
GrpLevelPara = 1.854007 

BW Util details:
bwutil = 0.207729 
total_CMD = 108135782 
util_bw = 22462900 
Wasted_Col = 45676553 
Wasted_Row = 7149039 
Idle = 32847290 

BW Util Bottlenecks: 
RCDc_limit = 61265052 
RCDWRc_limit = 7128329 
WTRc_limit = 22883452 
RTWc_limit = 17198290 
CCDLc_limit = 4160334 
rwq = 0 
CCDLc_limit_alone = 2890015 
WTRc_limit_alone = 22231792 
RTWc_limit_alone = 16579631 

Commands details: 
total_CMD = 108135782 
n_nop = 94721796 
Read = 4362265 
Write = 0 
L2_Alloc = 0 
L2_WB = 1253460 
n_act = 4312972 
n_pre = 4312956 
n_ref = 0 
n_req = 5180057 
total_req = 5615725 

Dual Bus Interface Util: 
issued_total_row = 8625928 
issued_total_col = 5615725 
Row_Bus_Util =  0.079769 
CoL_Bus_Util = 0.051932 
Either_Row_CoL_Bus_Util = 0.124048 
Issued_on_Two_Bus_Simul_Util = 0.007654 
issued_two_Eff = 0.061702 
queue_avg = 3.729093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72909
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94703253 n_act=4320259 n_pre=4320243 n_ref_event=0 n_req=5188975 n_rd=4369861 n_rd_L2_A=0 n_write=0 n_wr_bk=1254949 bw_util=0.2081
n_activity=79322608 dram_eff=0.2836
bk0: 269457a 82907622i bk1: 268852a 82827082i bk2: 278942a 82033372i bk3: 277857a 82180885i bk4: 277057a 82362143i bk5: 277893a 82303949i bk6: 268050a 83265926i bk7: 268437a 83113508i bk8: 269677a 83191858i bk9: 270013a 82993293i bk10: 276183a 82233617i bk11: 276829a 82179971i bk12: 271224a 82881346i bk13: 269715a 82852145i bk14: 274500a 82294579i bk15: 275175a 82199206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167416
Row_Buffer_Locality_read = 0.181930
Row_Buffer_Locality_write = 0.089981
Bank_Level_Parallism = 5.503575
Bank_Level_Parallism_Col = 2.239206
Bank_Level_Parallism_Ready = 1.410687
write_to_read_ratio_blp_rw_average = 0.214450
GrpLevelPara = 1.856968 

BW Util details:
bwutil = 0.208065 
total_CMD = 108135782 
util_bw = 22499240 
Wasted_Col = 45670519 
Wasted_Row = 7111669 
Idle = 32854354 

BW Util Bottlenecks: 
RCDc_limit = 61317539 
RCDWRc_limit = 7133744 
WTRc_limit = 22912780 
RTWc_limit = 17258874 
CCDLc_limit = 4183890 
rwq = 0 
CCDLc_limit_alone = 2906868 
WTRc_limit_alone = 22258942 
RTWc_limit_alone = 16635690 

Commands details: 
total_CMD = 108135782 
n_nop = 94703253 
Read = 4369861 
Write = 0 
L2_Alloc = 0 
L2_WB = 1254949 
n_act = 4320259 
n_pre = 4320243 
n_ref = 0 
n_req = 5188975 
total_req = 5624810 

Dual Bus Interface Util: 
issued_total_row = 8640502 
issued_total_col = 5624810 
Row_Bus_Util =  0.079904 
CoL_Bus_Util = 0.052016 
Either_Row_CoL_Bus_Util = 0.124219 
Issued_on_Two_Bus_Simul_Util = 0.007701 
issued_two_Eff = 0.061997 
queue_avg = 3.838116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83812
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94640263 n_act=4344623 n_pre=4344607 n_ref_event=0 n_req=5213057 n_rd=4390045 n_rd_L2_A=0 n_write=0 n_wr_bk=1260390 bw_util=0.209
n_activity=79368048 dram_eff=0.2848
bk0: 271882a 82213998i bk1: 269035a 82675642i bk2: 280552a 81680593i bk3: 274913a 82204001i bk4: 278422a 82060144i bk5: 279446a 81891909i bk6: 270691a 82717163i bk7: 273105a 82619512i bk8: 271456a 82691993i bk9: 269276a 82873057i bk10: 277704a 81865257i bk11: 276028a 81974142i bk12: 273246a 82383990i bk13: 273747a 82346089i bk14: 273112a 82288884i bk15: 277430a 81883175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166588
Row_Buffer_Locality_read = 0.180927
Row_Buffer_Locality_write = 0.090106
Bank_Level_Parallism = 5.569085
Bank_Level_Parallism_Col = 2.243911
Bank_Level_Parallism_Ready = 1.409855
write_to_read_ratio_blp_rw_average = 0.214302
GrpLevelPara = 1.861155 

BW Util details:
bwutil = 0.209013 
total_CMD = 108135782 
util_bw = 22601740 
Wasted_Col = 45752989 
Wasted_Row = 7030978 
Idle = 32750075 

BW Util Bottlenecks: 
RCDc_limit = 61574740 
RCDWRc_limit = 7157264 
WTRc_limit = 23120033 
RTWc_limit = 17348204 
CCDLc_limit = 4228555 
rwq = 0 
CCDLc_limit_alone = 2945569 
WTRc_limit_alone = 22461753 
RTWc_limit_alone = 16723498 

Commands details: 
total_CMD = 108135782 
n_nop = 94640263 
Read = 4390045 
Write = 0 
L2_Alloc = 0 
L2_WB = 1260390 
n_act = 4344623 
n_pre = 4344607 
n_ref = 0 
n_req = 5213057 
total_req = 5650435 

Dual Bus Interface Util: 
issued_total_row = 8689230 
issued_total_col = 5650435 
Row_Bus_Util =  0.080355 
CoL_Bus_Util = 0.052253 
Either_Row_CoL_Bus_Util = 0.124802 
Issued_on_Two_Bus_Simul_Util = 0.007806 
issued_two_Eff = 0.062550 
queue_avg = 4.010286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01029
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94709069 n_act=4319012 n_pre=4318996 n_ref_event=0 n_req=5187984 n_rd=4367710 n_rd_L2_A=0 n_write=0 n_wr_bk=1255460 bw_util=0.208
n_activity=79268932 dram_eff=0.2838
bk0: 269676a 82724818i bk1: 267482a 82992986i bk2: 280701a 81784357i bk3: 276809a 82224382i bk4: 276601a 82442415i bk5: 275285a 82456101i bk6: 272727a 82891255i bk7: 271299a 82995055i bk8: 266796a 83329775i bk9: 270121a 82996149i bk10: 278002a 81967502i bk11: 274606a 82254306i bk12: 269645a 83099047i bk13: 268732a 83115866i bk14: 275202a 82194508i bk15: 274026a 82310583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167497
Row_Buffer_Locality_read = 0.182018
Row_Buffer_Locality_write = 0.090180
Bank_Level_Parallism = 5.508999
Bank_Level_Parallism_Col = 2.238586
Bank_Level_Parallism_Ready = 1.410527
write_to_read_ratio_blp_rw_average = 0.214527
GrpLevelPara = 1.856617 

BW Util details:
bwutil = 0.208004 
total_CMD = 108135782 
util_bw = 22492680 
Wasted_Col = 45632710 
Wasted_Row = 7099189 
Idle = 32911203 

BW Util Bottlenecks: 
RCDc_limit = 61269038 
RCDWRc_limit = 7143001 
WTRc_limit = 22903359 
RTWc_limit = 17243008 
CCDLc_limit = 4174413 
rwq = 0 
CCDLc_limit_alone = 2898318 
WTRc_limit_alone = 22250740 
RTWc_limit_alone = 16619532 

Commands details: 
total_CMD = 108135782 
n_nop = 94709069 
Read = 4367710 
Write = 0 
L2_Alloc = 0 
L2_WB = 1255460 
n_act = 4319012 
n_pre = 4318996 
n_ref = 0 
n_req = 5187984 
total_req = 5623170 

Dual Bus Interface Util: 
issued_total_row = 8638008 
issued_total_col = 5623170 
Row_Bus_Util =  0.079881 
CoL_Bus_Util = 0.052001 
Either_Row_CoL_Bus_Util = 0.124165 
Issued_on_Two_Bus_Simul_Util = 0.007717 
issued_two_Eff = 0.062150 
queue_avg = 3.840982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84098
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94725609 n_act=4311291 n_pre=4311275 n_ref_event=0 n_req=5177296 n_rd=4363070 n_rd_L2_A=0 n_write=0 n_wr_bk=1250861 bw_util=0.2077
n_activity=79366820 dram_eff=0.2829
bk0: 268211a 83170605i bk1: 268437a 83123129i bk2: 270688a 83278628i bk3: 275654a 82829905i bk4: 272538a 83007685i bk5: 278741a 82350635i bk6: 272708a 83081479i bk7: 273592a 82976118i bk8: 269226a 83468948i bk9: 270105a 83289964i bk10: 274519a 82672394i bk11: 278159a 82352155i bk12: 271175a 83126707i bk13: 268737a 83447504i bk14: 273432a 82823265i bk15: 277148a 82431279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167270
Row_Buffer_Locality_read = 0.181658
Row_Buffer_Locality_write = 0.090170
Bank_Level_Parallism = 5.424447
Bank_Level_Parallism_Col = 2.231370
Bank_Level_Parallism_Ready = 1.411202
write_to_read_ratio_blp_rw_average = 0.213594
GrpLevelPara = 1.850731 

BW Util details:
bwutil = 0.207662 
total_CMD = 108135782 
util_bw = 22455724 
Wasted_Col = 45740295 
Wasted_Row = 7145931 
Idle = 32793832 

BW Util Bottlenecks: 
RCDc_limit = 61348786 
RCDWRc_limit = 7095914 
WTRc_limit = 22801568 
RTWc_limit = 17130829 
CCDLc_limit = 4160027 
rwq = 0 
CCDLc_limit_alone = 2891168 
WTRc_limit_alone = 22150141 
RTWc_limit_alone = 16513397 

Commands details: 
total_CMD = 108135782 
n_nop = 94725609 
Read = 4363070 
Write = 0 
L2_Alloc = 0 
L2_WB = 1250861 
n_act = 4311291 
n_pre = 4311275 
n_ref = 0 
n_req = 5177296 
total_req = 5613931 

Dual Bus Interface Util: 
issued_total_row = 8622566 
issued_total_col = 5613931 
Row_Bus_Util =  0.079738 
CoL_Bus_Util = 0.051916 
Either_Row_CoL_Bus_Util = 0.124012 
Issued_on_Two_Bus_Simul_Util = 0.007642 
issued_two_Eff = 0.061619 
queue_avg = 3.600387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60039
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108135782 n_nop=94769186 n_act=4294075 n_pre=4294059 n_ref_event=0 n_req=5157169 n_rd=4342150 n_rd_L2_A=0 n_write=0 n_wr_bk=1250967 bw_util=0.2069
n_activity=79244879 dram_eff=0.2823
bk0: 268986a 83215595i bk1: 268943a 83091601i bk2: 274014a 82996398i bk3: 270842a 83206051i bk4: 271993a 83103581i bk5: 277397a 82627795i bk6: 272906a 83114990i bk7: 267868a 83567764i bk8: 267881a 83649360i bk9: 266730a 83828874i bk10: 275535a 82752554i bk11: 274951a 82750359i bk12: 270377a 83226115i bk13: 266555a 83674567i bk14: 275125a 82806542i bk15: 272047a 82790800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.167358
Row_Buffer_Locality_read = 0.181901
Row_Buffer_Locality_write = 0.089876
Bank_Level_Parallism = 5.394531
Bank_Level_Parallism_Col = 2.229934
Bank_Level_Parallism_Ready = 1.412537
write_to_read_ratio_blp_rw_average = 0.213538
GrpLevelPara = 1.849187 

BW Util details:
bwutil = 0.206892 
total_CMD = 108135782 
util_bw = 22372468 
Wasted_Col = 45638558 
Wasted_Row = 7180646 
Idle = 32944110 

BW Util Bottlenecks: 
RCDc_limit = 61087312 
RCDWRc_limit = 7112431 
WTRc_limit = 22805913 
RTWc_limit = 17036134 
CCDLc_limit = 4144217 
rwq = 0 
CCDLc_limit_alone = 2878935 
WTRc_limit_alone = 22154120 
RTWc_limit_alone = 16422645 

Commands details: 
total_CMD = 108135782 
n_nop = 94769186 
Read = 4342150 
Write = 0 
L2_Alloc = 0 
L2_WB = 1250967 
n_act = 4294075 
n_pre = 4294059 
n_ref = 0 
n_req = 5157169 
total_req = 5593117 

Dual Bus Interface Util: 
issued_total_row = 8588134 
issued_total_col = 5593117 
Row_Bus_Util =  0.079420 
CoL_Bus_Util = 0.051723 
Either_Row_CoL_Bus_Util = 0.123609 
Issued_on_Two_Bus_Simul_Util = 0.007534 
issued_two_Eff = 0.060947 
queue_avg = 3.485852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4406988, Miss = 2311417, Miss_rate = 0.524, Pending_hits = 5502, Reservation_fails = 3141
L2_cache_bank[1]: Access = 4325315, Miss = 2309824, Miss_rate = 0.534, Pending_hits = 4207, Reservation_fails = 2647
L2_cache_bank[2]: Access = 4401350, Miss = 2327039, Miss_rate = 0.529, Pending_hits = 4294, Reservation_fails = 1720
L2_cache_bank[3]: Access = 4348321, Miss = 2318956, Miss_rate = 0.533, Pending_hits = 4392, Reservation_fails = 2220
L2_cache_bank[4]: Access = 4408719, Miss = 2307524, Miss_rate = 0.523, Pending_hits = 4228, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4365880, Miss = 2328456, Miss_rate = 0.533, Pending_hits = 4499, Reservation_fails = 3365
L2_cache_bank[6]: Access = 4377085, Miss = 2316910, Miss_rate = 0.529, Pending_hits = 4216, Reservation_fails = 1993
L2_cache_bank[7]: Access = 4397752, Miss = 2326951, Miss_rate = 0.529, Pending_hits = 4364, Reservation_fails = 2104
L2_cache_bank[8]: Access = 4407724, Miss = 2320228, Miss_rate = 0.526, Pending_hits = 5390, Reservation_fails = 2806
L2_cache_bank[9]: Access = 4401311, Miss = 2315771, Miss_rate = 0.526, Pending_hits = 4257, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4393611, Miss = 2323171, Miss_rate = 0.529, Pending_hits = 4312, Reservation_fails = 2458
L2_cache_bank[11]: Access = 4336243, Miss = 2315409, Miss_rate = 0.534, Pending_hits = 4169, Reservation_fails = 1986
L2_cache_bank[12]: Access = 4384116, Miss = 2310614, Miss_rate = 0.527, Pending_hits = 4200, Reservation_fails = 2274
L2_cache_bank[13]: Access = 4374712, Miss = 2323199, Miss_rate = 0.531, Pending_hits = 4430, Reservation_fails = 1260
L2_cache_bank[14]: Access = 7802164, Miss = 2320877, Miss_rate = 0.297, Pending_hits = 4288, Reservation_fails = 1384
L2_cache_bank[15]: Access = 4398464, Miss = 2320558, Miss_rate = 0.528, Pending_hits = 4334, Reservation_fails = 1473
L2_cache_bank[16]: Access = 8708115, Miss = 2332851, Miss_rate = 0.268, Pending_hits = 5741, Reservation_fails = 2124
L2_cache_bank[17]: Access = 4376706, Miss = 2328764, Miss_rate = 0.532, Pending_hits = 4425, Reservation_fails = 2772
L2_cache_bank[18]: Access = 4399777, Miss = 2325134, Miss_rate = 0.528, Pending_hits = 4321, Reservation_fails = 2866
L2_cache_bank[19]: Access = 4318845, Miss = 2314144, Miss_rate = 0.536, Pending_hits = 4395, Reservation_fails = 1652
L2_cache_bank[20]: Access = 4366847, Miss = 2308281, Miss_rate = 0.529, Pending_hits = 4263, Reservation_fails = 1927
L2_cache_bank[21]: Access = 4373583, Miss = 2326357, Miss_rate = 0.532, Pending_hits = 4474, Reservation_fails = 1515
L2_cache_bank[22]: Access = 4358236, Miss = 2312601, Miss_rate = 0.531, Pending_hits = 4206, Reservation_fails = 2430
L2_cache_bank[23]: Access = 4327835, Miss = 2301117, Miss_rate = 0.532, Pending_hits = 4166, Reservation_fails = 1292
L2_total_cache_accesses = 112759699
L2_total_cache_misses = 55646153
L2_total_cache_miss_rate = 0.4935
L2_total_cache_pending_hits = 107073
L2_total_cache_reservation_fails = 54119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49889476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31951015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20436331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 107073
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7116997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 814707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2444100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102383895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10375804
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 54049
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=112759699
icnt_total_pkts_simt_to_mem=112759699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 112759699
Req_Network_cycles = 42166941
Req_Network_injected_packets_per_cycle =       2.6741 
Req_Network_conflicts_per_cycle =       0.3556
Req_Network_conflicts_per_cycle_util =       0.5078
Req_Bank_Level_Parallism =       3.8189
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1002
Req_Network_out_buffer_full_per_cycle =       0.0004
Req_Network_out_buffer_avg_util =       3.0021

Reply_Network_injected_packets_num = 112759699
Reply_Network_cycles = 42166941
Reply_Network_injected_packets_per_cycle =        2.6741
Reply_Network_conflicts_per_cycle =        1.0519
Reply_Network_conflicts_per_cycle_util =       1.4968
Reply_Bank_Level_Parallism =       3.8053
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1827
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0891
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 8 hrs, 47 min, 55 sec (204475 sec)
gpgpu_simulation_rate = 11255 (inst/sec)
gpgpu_simulation_rate = 206 (cycle/sec)
gpgpu_silicon_slowdown = 6626213x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 1831630
gpu_sim_insn = 206575138
gpu_ipc =     112.7821
gpu_tot_sim_cycle = 43998571
gpu_tot_sim_insn = 2508138370
gpu_tot_ipc =      57.0050
gpu_tot_issued_cta = 265104
gpu_occupancy = 44.3922% 
gpu_tot_occupancy = 50.1750% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8402
partiton_level_parallism_total  =       2.6394
partiton_level_parallism_util =       2.2905
partiton_level_parallism_util_total  =       3.7464
L2_BW  =      80.3808 GB/Sec
L2_BW_total  =     115.2895 GB/Sec
gpu_total_sim_rate=11569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7576736, Miss = 3102245, Miss_rate = 0.409, Pending_hits = 75474, Reservation_fails = 326117
	L1D_cache_core[1]: Access = 7373063, Miss = 3001353, Miss_rate = 0.407, Pending_hits = 72434, Reservation_fails = 331351
	L1D_cache_core[2]: Access = 7194777, Miss = 2919125, Miss_rate = 0.406, Pending_hits = 73433, Reservation_fails = 322769
	L1D_cache_core[3]: Access = 7465067, Miss = 2981535, Miss_rate = 0.399, Pending_hits = 73538, Reservation_fails = 314663
	L1D_cache_core[4]: Access = 7459743, Miss = 3131834, Miss_rate = 0.420, Pending_hits = 75885, Reservation_fails = 352289
	L1D_cache_core[5]: Access = 7373617, Miss = 2942034, Miss_rate = 0.399, Pending_hits = 72507, Reservation_fails = 307898
	L1D_cache_core[6]: Access = 7347437, Miss = 2900290, Miss_rate = 0.395, Pending_hits = 71458, Reservation_fails = 315908
	L1D_cache_core[7]: Access = 7324317, Miss = 2848881, Miss_rate = 0.389, Pending_hits = 70057, Reservation_fails = 285197
	L1D_cache_core[8]: Access = 7503285, Miss = 3077112, Miss_rate = 0.410, Pending_hits = 73029, Reservation_fails = 338961
	L1D_cache_core[9]: Access = 7022236, Miss = 2727369, Miss_rate = 0.388, Pending_hits = 72558, Reservation_fails = 285208
	L1D_cache_core[10]: Access = 7611743, Miss = 3020230, Miss_rate = 0.397, Pending_hits = 73031, Reservation_fails = 312068
	L1D_cache_core[11]: Access = 7396401, Miss = 3088131, Miss_rate = 0.418, Pending_hits = 75776, Reservation_fails = 369480
	L1D_cache_core[12]: Access = 7309431, Miss = 2979591, Miss_rate = 0.408, Pending_hits = 73328, Reservation_fails = 326254
	L1D_cache_core[13]: Access = 7632120, Miss = 3122794, Miss_rate = 0.409, Pending_hits = 73590, Reservation_fails = 347354
	L1D_cache_core[14]: Access = 7482981, Miss = 3017784, Miss_rate = 0.403, Pending_hits = 74707, Reservation_fails = 331420
	L1D_cache_core[15]: Access = 6357732, Miss = 2320496, Miss_rate = 0.365, Pending_hits = 65935, Reservation_fails = 256706
	L1D_cache_core[16]: Access = 7435280, Miss = 3048746, Miss_rate = 0.410, Pending_hits = 73741, Reservation_fails = 343339
	L1D_cache_core[17]: Access = 7379097, Miss = 3024706, Miss_rate = 0.410, Pending_hits = 74935, Reservation_fails = 333033
	L1D_cache_core[18]: Access = 7356317, Miss = 3005874, Miss_rate = 0.409, Pending_hits = 72947, Reservation_fails = 347086
	L1D_cache_core[19]: Access = 7669688, Miss = 3074962, Miss_rate = 0.401, Pending_hits = 73055, Reservation_fails = 339235
	L1D_cache_core[20]: Access = 7482779, Miss = 2972543, Miss_rate = 0.397, Pending_hits = 74153, Reservation_fails = 341018
	L1D_cache_core[21]: Access = 7279025, Miss = 2968065, Miss_rate = 0.408, Pending_hits = 72661, Reservation_fails = 332038
	L1D_cache_core[22]: Access = 7471744, Miss = 3036966, Miss_rate = 0.406, Pending_hits = 72444, Reservation_fails = 347615
	L1D_cache_core[23]: Access = 6738966, Miss = 2595038, Miss_rate = 0.385, Pending_hits = 70064, Reservation_fails = 281244
	L1D_cache_core[24]: Access = 7287603, Miss = 2927366, Miss_rate = 0.402, Pending_hits = 72900, Reservation_fails = 336324
	L1D_cache_core[25]: Access = 7296737, Miss = 2971516, Miss_rate = 0.407, Pending_hits = 74264, Reservation_fails = 336050
	L1D_cache_core[26]: Access = 7528644, Miss = 3090204, Miss_rate = 0.410, Pending_hits = 75018, Reservation_fails = 375965
	L1D_cache_core[27]: Access = 7430477, Miss = 2976801, Miss_rate = 0.401, Pending_hits = 72582, Reservation_fails = 336444
	L1D_cache_core[28]: Access = 7076476, Miss = 2807602, Miss_rate = 0.397, Pending_hits = 71272, Reservation_fails = 301381
	L1D_cache_core[29]: Access = 7171824, Miss = 2794600, Miss_rate = 0.390, Pending_hits = 70955, Reservation_fails = 284809
	L1D_total_cache_accesses = 220035343
	L1D_total_cache_misses = 88475793
	L1D_total_cache_miss_rate = 0.4021
	L1D_total_cache_pending_hits = 2187731
	L1D_total_cache_reservation_fails = 9759224
	L1D_cache_data_port_util = 0.124
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124726213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2187731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64161854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6320042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18254912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2187731
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4645606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3039792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3019235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209330710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10704633

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6163728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439173
ctas_completed 265104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
316265, 290444, 329067, 314383, 317521, 317086, 305016, 315951, 294644, 299666, 324307, 318700, 311730, 302628, 291516, 287663, 298487, 272234, 278890, 298026, 297327, 279847, 310565, 333437, 323053, 306424, 313269, 305941, 298253, 323346, 308043, 309778, 
gpgpu_n_tot_thrd_icount = 9224804352
gpgpu_n_tot_w_icount = 288275136
gpgpu_n_stall_shd_mem = 65535739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 105425667
gpgpu_n_mem_write_global = 10704633
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 328827503
gpgpu_n_store_insn = 46354893
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 533237760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53386793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12148946
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49250981	W0_Idle:414977042	W0_Scoreboard:-860690211	W1:107432124	W2:35813157	W3:19299153	W4:12628098	W5:9184915	W6:7168311	W7:5845766	W8:4889994	W9:4185750	W10:3667564	W11:3197666	W12:2865610	W13:2520546	W14:2254473	W15:2021261	W16:1767341	W17:1569275	W18:1366648	W19:1187848	W20:1038494	W21:883920	W22:760508	W23:647389	W24:569037	W25:493826	W26:440155	W27:409301	W28:403206	W29:418698	W30:466356	W31:526923	W32:52351823
single_issue_nums: WS0:71919759	WS1:71756556	WS2:72346127	WS3:72252694	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 659334128 {8:82416766,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 428185320 {40:10704633,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 920356040 {40:23008901,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3296670640 {40:82416766,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 85637064 {8:10704633,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 920356040 {40:23008901,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:36932146 	1029925 	1794167 	3612171 	7337185 	6185129 	4258216 	2415457 	982501 	274713 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55814502 	54592645 	2985449 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21290393 	1325656 	202030 	81012 	88898965 	1422446 	184335 	90452 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	97060586 	11844531 	4318850 	1828362 	729797 	275180 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4721 	38821 	52 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.215074  1.220814  1.212751  1.216148  1.211011  1.213174  1.217283  1.215730  1.213700  1.213041  1.209945  1.214602  1.214969  1.220519  1.211118  1.216343 
dram[1]:  1.215318  1.216467  1.212607  1.213077  1.211871  1.212097  1.214624  1.216416  1.214155  1.214016  1.212222  1.213885  1.216698  1.216581  1.211260  1.211404 
dram[2]:  1.214172  1.215505  1.215073  1.214556  1.212057  1.211018  1.216349  1.214540  1.213738  1.214086  1.214733  1.213279  1.218615  1.215692  1.213458  1.211904 
dram[3]:  1.214902  1.216315  1.215408  1.212568  1.212605  1.211562  1.216432  1.215053  1.214871  1.212175  1.213540  1.212888  1.219734  1.219095  1.212818  1.215457 
dram[4]:  1.215251  1.217339  1.211242  1.212941  1.213615  1.212011  1.216391  1.216810  1.211255  1.212634  1.210707  1.213061  1.217090  1.218821  1.212407  1.215294 
dram[5]:  1.215799  1.216092  1.212439  1.214253  1.212949  1.211000  1.214093  1.217565  1.211673  1.213689  1.211295  1.211041  1.218512  1.219897  1.213749  1.215229 
dram[6]:  1.216170  1.215753  1.216253  1.212209  1.211949  1.211713  1.217008  1.213051  1.217617  1.216266  1.211527  1.211764  1.221521  1.217798  1.213307  1.214234 
dram[7]:  1.219133  1.217184  1.211945  1.213036  1.213889  1.211431  1.218455  1.215271  1.215237  1.215222  1.211143  1.211964  1.218847  1.218017  1.214485  1.213011 
dram[8]:  1.213488  1.217655  1.211158  1.215682  1.211898  1.212323  1.213731  1.214309  1.212490  1.215721  1.209805  1.212936  1.213903  1.216290  1.213787  1.213342 
dram[9]:  1.216472  1.218539  1.210396  1.214197  1.214192  1.213397  1.214754  1.215808  1.215873  1.213545  1.211114  1.213585  1.219898  1.221469  1.212919  1.214415 
dram[10]:  1.217739  1.217694  1.215469  1.213434  1.214356  1.209221  1.214647  1.214778  1.214067  1.213525  1.213345  1.210883  1.218221  1.219770  1.215153  1.213021 
dram[11]:  1.216001  1.216021  1.214731  1.215390  1.213914  1.212191  1.214882  1.215923  1.215123  1.216725  1.211733  1.212416  1.217890  1.219563  1.214472  1.212499 
average row locality = 64886356/53426220 = 1.214504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    285744    282154    286887    287748    289070    288981    279087    282649    282554    283993    286249    284842    284359    283890    287768    285155 
dram[1]:    285796    283172    293090    290795    289865    288256    287054    283104    281882    286554    285868    283611    284523    283732    288806    289747 
dram[2]:    287575    283526    285861    289508    287692    289914    282442    286917    283902    283443    280917    290483    282164    285384    287026    289251 
dram[3]:    286351    283919    285392    291842    291030    292820    283771    285810    282656    286259    288096    288593    280734    283442    288789    284850 
dram[4]:    284512    284059    292241    292686    286886    287749    282479    282618    286246    284825    288815    287380    282264    280583    287098    285443 
dram[5]:    284332    284359    292752    286146    289884    293129    286136    283537    285785    284600    288200    289551    279470    279460    286926    284635 
dram[6]:    286614    286037    285168    289582    290194    289751    284486    288396    281625    281834    285681    285123    277982    284118    288757    289233 
dram[7]:    283057    282556    292698    291720    290079    291060    281176    281632    282658    283019    289238    289739    284142    282744    287552    288413 
dram[8]:    285464    282584    294228    288549    291407    292500    283869    286362    284468    282372    290456    288562    286204    286875    286631    290696 
dram[9]:    283449    281351    294222    290224    289538    288508    286077    284462    280044    283396    290817    287314    282664    281827    288394    287370 
dram[10]:    281956    282070    284289    289130    285743    291915    285869    286775    282231    282999    287411    291069    284071    281919    286802    290537 
dram[11]:    282630    282227    287721    284602    285024    290335    286210    280913    280990    279684    288148    287963    283452    280126    288374    285332 
total dram reads = 54927595
bank skew: 294228/277982 = 1.06
chip skew: 4601227/4553731 = 1.01
number of total write accesses:
dram[0]:     79688     79883     80556     79589     79191     79017     79066     79851     78921     78859     80215     79515     78966     78919     80704     80899 
dram[1]:     81080     80531     80904     80923     78768     78607     79355     78684     78540     79137     79626     80072     80837     79758     81236     81624 
dram[2]:     81659     81774     80430     79678     78565     80538     79440     80021     78771     79598     79788     79626     79989     79568     81455     81332 
dram[3]:     81014     80745     80863     81338     78663     80453     79961     79465     77917     78835     79205     79206     78916     79073     81430     81585 
dram[4]:     80424     80860     80301     81230     78983     80171     78514     78206     78044     77757     80057     80232     80069     79370     80790     81180 
dram[5]:     81061     80604     80759     80850     79155     79443     79733     78750     78963     77498     80399     80406     79046     79148     81174     80445 
dram[6]:     80947     80529     79814     80480     79166     79177     78390     80346     76747     77414     80635     80070     80396     79933     80825     81404 
dram[7]:     78985     80110     81161     80359     78996     78868     79353     79452     78451     79042     80134     79378     79288     80688     81343     81893 
dram[8]:     81147     80447     80945     81113     79066     79590     80061     79770     79177     79235     80345     80369     80351     79722     81187     80379 
dram[9]:     80655     80086     82034     80576     78815     79528     78933     78907     79137     78460     80882     80247     78671     78774     81730     80704 
dram[10]:     80443     80669     79373     79546     79733     80805     79005     79326     78414     78662     79592     79848     78548     78240     80002     80975 
dram[11]:     79986     80887     79735     79560     79915     79774     79084     79094     78138     77954     80052     79170     79517     78631     80146     81649 
total dram writes = 15329334
bank skew: 82034/76747 = 1.07
chip skew: 1282904/1273181 = 1.01
average mf latency per bank:
dram[0]:        541       574       564       594       560       583       535       562       548       568       535       559       549       572       552       575
dram[1]:        527       520       558       556       549       547       531       523       529       526       526       512       537       532       533       528
dram[2]:        541       531       575       563       551       540       533       530       535       523       523       526       538       534       536       539
dram[3]:        538       547       553       545       544       539       531       522       530       527       524       526       534       541       539       538
dram[4]:        548       539       560       577       546       542       532       542       543       537       534       532       542       545       543       543
dram[5]:        536       535       567       563       547       546       535       532       539       533       528       528       542       541       543       539
dram[6]:        544       543       570       567       545       543       533       533       543       533       526       529       548       545       542       540
dram[7]:        554       543       569       575       551       549       531       524       530       530       535       530      2815       548       537       535
dram[8]:        551       538       586       570       556       552      2971       532       545       536       537       534       555       549       543       540
dram[9]:        536       536       559       561       543       546       532       541       528       532       530       534       548       550       531       533
dram[10]:        538       535       568       571       543       544       533       531       536       533       536       530       546       540       538       536
dram[11]:        526       519       550       543       523       533       523       514       521       525       513       516       533       532       524       522
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98958533 n_act=4436029 n_pre=4436013 n_ref_event=0 n_req=5388634 n_rd=4561130 n_rd_L2_A=0 n_write=0 n_wr_bk=1273839 bw_util=0.2069
n_activity=83619985 dram_eff=0.2791
bk0: 285744a 86862031i bk1: 282154a 87317492i bk2: 286887a 86909985i bk3: 287748a 86965702i bk4: 289070a 86825572i bk5: 288981a 86793997i bk6: 279087a 87847766i bk7: 282649a 87411196i bk8: 282554a 87478481i bk9: 283993a 87263082i bk10: 286249a 86861051i bk11: 284842a 86998348i bk12: 284359a 87220919i bk13: 283890a 87283331i bk14: 287768a 86648855i bk15: 285155a 86948229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176780
Row_Buffer_Locality_read = 0.192529
Row_Buffer_Locality_write = 0.089977
Bank_Level_Parallism = 5.289722
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.400128
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.206853 
total_CMD = 112832938 
util_bw = 23339876 
Wasted_Col = 47697176 
Wasted_Row = 7984760 
Idle = 33811126 

BW Util Bottlenecks: 
RCDc_limit = 63464990 
RCDWRc_limit = 7220505 
WTRc_limit = 23065271 
RTWc_limit = 17424019 
CCDLc_limit = 4374146 
rwq = 0 
CCDLc_limit_alone = 3077004 
WTRc_limit_alone = 22403418 
RTWc_limit_alone = 16788730 

Commands details: 
total_CMD = 112832938 
n_nop = 98958533 
Read = 4561130 
Write = 0 
L2_Alloc = 0 
L2_WB = 1273839 
n_act = 4436029 
n_pre = 4436013 
n_ref = 0 
n_req = 5388634 
total_req = 5834969 

Dual Bus Interface Util: 
issued_total_row = 8872042 
issued_total_col = 5834969 
Row_Bus_Util =  0.078630 
CoL_Bus_Util = 0.051713 
Either_Row_CoL_Bus_Util = 0.122964 
Issued_on_Two_Bus_Simul_Util = 0.007379 
issued_two_Eff = 0.060010 
queue_avg = 3.656079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98884233 n_act=4461810 n_pre=4461794 n_ref_event=0 n_req=5416207 n_rd=4585855 n_rd_L2_A=0 n_write=0 n_wr_bk=1279682 bw_util=0.2079
n_activity=83590031 dram_eff=0.2807
bk0: 285796a 86830551i bk1: 283172a 87060676i bk2: 293090a 86406825i bk3: 290795a 86596143i bk4: 289865a 86781483i bk5: 288256a 86920668i bk6: 287054a 87104001i bk7: 283104a 87485271i bk8: 281882a 87591497i bk9: 286554a 87139233i bk10: 285868a 86960548i bk11: 283611a 87122544i bk12: 284523a 87091464i bk13: 283732a 87137175i bk14: 288806a 86548319i bk15: 289747a 86476176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176211
Row_Buffer_Locality_read = 0.191997
Row_Buffer_Locality_write = 0.089032
Bank_Level_Parallism = 5.320508
Bank_Level_Parallism_Col = 2.213389
Bank_Level_Parallism_Ready = 1.399599
write_to_read_ratio_blp_rw_average = 0.209923
GrpLevelPara = 1.839742 

BW Util details:
bwutil = 0.207937 
total_CMD = 112832938 
util_bw = 23462148 
Wasted_Col = 47697266 
Wasted_Row = 7864562 
Idle = 33808962 

BW Util Bottlenecks: 
RCDc_limit = 63727840 
RCDWRc_limit = 7237073 
WTRc_limit = 23295518 
RTWc_limit = 17516012 
CCDLc_limit = 4373497 
rwq = 0 
CCDLc_limit_alone = 3069866 
WTRc_limit_alone = 22627246 
RTWc_limit_alone = 16880653 

Commands details: 
total_CMD = 112832938 
n_nop = 98884233 
Read = 4585855 
Write = 0 
L2_Alloc = 0 
L2_WB = 1279682 
n_act = 4461810 
n_pre = 4461794 
n_ref = 0 
n_req = 5416207 
total_req = 5865537 

Dual Bus Interface Util: 
issued_total_row = 8923604 
issued_total_col = 5865537 
Row_Bus_Util =  0.079087 
CoL_Bus_Util = 0.051984 
Either_Row_CoL_Bus_Util = 0.123623 
Issued_on_Two_Bus_Simul_Util = 0.007448 
issued_two_Eff = 0.060252 
queue_avg = 3.459661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.45966
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98909054 n_act=4454282 n_pre=4454266 n_ref_event=0 n_req=5408767 n_rd=4576005 n_rd_L2_A=0 n_write=0 n_wr_bk=1282232 bw_util=0.2077
n_activity=83495690 dram_eff=0.2806
bk0: 287575a 86476912i bk1: 283526a 86774147i bk2: 285861a 86919342i bk3: 289508a 86642955i bk4: 287692a 86746701i bk5: 289914a 86471209i bk6: 282442a 87280598i bk7: 286917a 86836616i bk8: 283902a 87133719i bk9: 283443a 87127679i bk10: 280917a 87214697i bk11: 290483a 86374616i bk12: 282164a 87162298i bk13: 285384a 86849240i bk14: 287026a 86531843i bk15: 289251a 86324740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176470
Row_Buffer_Locality_read = 0.192353
Row_Buffer_Locality_write = 0.089191
Bank_Level_Parallism = 5.358987
Bank_Level_Parallism_Col = 2.216710
Bank_Level_Parallism_Ready = 1.403360
write_to_read_ratio_blp_rw_average = 0.210541
GrpLevelPara = 1.841476 

BW Util details:
bwutil = 0.207678 
total_CMD = 112832938 
util_bw = 23432948 
Wasted_Col = 47586801 
Wasted_Row = 7890805 
Idle = 33922384 

BW Util Bottlenecks: 
RCDc_limit = 63530414 
RCDWRc_limit = 7258877 
WTRc_limit = 23305429 
RTWc_limit = 17514627 
CCDLc_limit = 4358975 
rwq = 0 
CCDLc_limit_alone = 3059286 
WTRc_limit_alone = 22638088 
RTWc_limit_alone = 16882279 

Commands details: 
total_CMD = 112832938 
n_nop = 98909054 
Read = 4576005 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282232 
n_act = 4454282 
n_pre = 4454266 
n_ref = 0 
n_req = 5408767 
total_req = 5858237 

Dual Bus Interface Util: 
issued_total_row = 8908548 
issued_total_col = 5858237 
Row_Bus_Util =  0.078953 
CoL_Bus_Util = 0.051920 
Either_Row_CoL_Bus_Util = 0.123403 
Issued_on_Two_Bus_Simul_Util = 0.007470 
issued_two_Eff = 0.060536 
queue_avg = 3.617083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98898568 n_act=4458750 n_pre=4458734 n_ref_event=0 n_req=5415999 n_rd=4584354 n_rd_L2_A=0 n_write=0 n_wr_bk=1278669 bw_util=0.2078
n_activity=83513717 dram_eff=0.2808
bk0: 286351a 86565311i bk1: 283919a 86826740i bk2: 285392a 86816795i bk3: 291842a 86252023i bk4: 291030a 86466986i bk5: 292820a 86187014i bk6: 283771a 87006796i bk7: 285810a 86941494i bk8: 282656a 87311493i bk9: 286259a 86827244i bk10: 288096a 86487036i bk11: 288593a 86450268i bk12: 280734a 87426736i bk13: 283442a 87192275i bk14: 288789a 86326691i bk15: 284850a 86685140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176745
Row_Buffer_Locality_read = 0.192596
Row_Buffer_Locality_write = 0.089369
Bank_Level_Parallism = 5.368982
Bank_Level_Parallism_Col = 2.215731
Bank_Level_Parallism_Ready = 1.399009
write_to_read_ratio_blp_rw_average = 0.210518
GrpLevelPara = 1.841652 

BW Util details:
bwutil = 0.207848 
total_CMD = 112832938 
util_bw = 23452092 
Wasted_Col = 47624377 
Wasted_Row = 7878527 
Idle = 33877942 

BW Util Bottlenecks: 
RCDc_limit = 63618950 
RCDWRc_limit = 7246243 
WTRc_limit = 23250813 
RTWc_limit = 17554046 
CCDLc_limit = 4376920 
rwq = 0 
CCDLc_limit_alone = 3073048 
WTRc_limit_alone = 22584429 
RTWc_limit_alone = 16916558 

Commands details: 
total_CMD = 112832938 
n_nop = 98898568 
Read = 4584354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1278669 
n_act = 4458750 
n_pre = 4458734 
n_ref = 0 
n_req = 5415999 
total_req = 5863023 

Dual Bus Interface Util: 
issued_total_row = 8917484 
issued_total_col = 5863023 
Row_Bus_Util =  0.079033 
CoL_Bus_Util = 0.051962 
Either_Row_CoL_Bus_Util = 0.123496 
Issued_on_Two_Bus_Simul_Util = 0.007499 
issued_two_Eff = 0.060723 
queue_avg = 3.710379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98917983 n_act=4452416 n_pre=4452400 n_ref_event=0 n_req=5405927 n_rd=4575884 n_rd_L2_A=0 n_write=0 n_wr_bk=1276188 bw_util=0.2075
n_activity=83565662 dram_eff=0.2801
bk0: 284512a 86867665i bk1: 284059a 86812954i bk2: 292241a 86257670i bk3: 292686a 86254700i bk4: 286886a 86844188i bk5: 287749a 86707609i bk6: 282479a 87369718i bk7: 282618a 87336003i bk8: 286246a 86957615i bk9: 284825a 87119559i bk10: 288815a 86479359i bk11: 287380a 86593386i bk12: 282264a 87184533i bk13: 280583a 87405455i bk14: 287098a 86552810i bk15: 285443a 86690542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176383
Row_Buffer_Locality_read = 0.192224
Row_Buffer_Locality_write = 0.089053
Bank_Level_Parallism = 5.345037
Bank_Level_Parallism_Col = 2.209702
Bank_Level_Parallism_Ready = 1.397756
write_to_read_ratio_blp_rw_average = 0.209924
GrpLevelPara = 1.837645 

BW Util details:
bwutil = 0.207460 
total_CMD = 112832938 
util_bw = 23408288 
Wasted_Col = 47689105 
Wasted_Row = 7902543 
Idle = 33833002 

BW Util Bottlenecks: 
RCDc_limit = 63597786 
RCDWRc_limit = 7246432 
WTRc_limit = 23201664 
RTWc_limit = 17487124 
CCDLc_limit = 4388000 
rwq = 0 
CCDLc_limit_alone = 3088182 
WTRc_limit_alone = 22540253 
RTWc_limit_alone = 16848717 

Commands details: 
total_CMD = 112832938 
n_nop = 98917983 
Read = 4575884 
Write = 0 
L2_Alloc = 0 
L2_WB = 1276188 
n_act = 4452416 
n_pre = 4452400 
n_ref = 0 
n_req = 5405927 
total_req = 5852072 

Dual Bus Interface Util: 
issued_total_row = 8904816 
issued_total_col = 5852072 
Row_Bus_Util =  0.078920 
CoL_Bus_Util = 0.051865 
Either_Row_CoL_Bus_Util = 0.123324 
Issued_on_Two_Bus_Simul_Util = 0.007462 
issued_two_Eff = 0.060506 
queue_avg = 3.655860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98911197 n_act=4455003 n_pre=4454987 n_ref_event=0 n_req=5409703 n_rd=4578902 n_rd_L2_A=0 n_write=0 n_wr_bk=1277434 bw_util=0.2076
n_activity=83531559 dram_eff=0.2804
bk0: 284332a 86896527i bk1: 284359a 86850197i bk2: 292752a 86283701i bk3: 286146a 86782055i bk4: 289884a 86635465i bk5: 293129a 86246177i bk6: 286136a 86955607i bk7: 283537a 87287272i bk8: 285785a 86995365i bk9: 284600a 87294411i bk10: 288200a 86491344i bk11: 289551a 86398139i bk12: 279470a 87507564i bk13: 279460a 87485307i bk14: 286926a 86697837i bk15: 284635a 86887176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176479
Row_Buffer_Locality_read = 0.192354
Row_Buffer_Locality_write = 0.088989
Bank_Level_Parallism = 5.344881
Bank_Level_Parallism_Col = 2.212522
Bank_Level_Parallism_Ready = 1.400337
write_to_read_ratio_blp_rw_average = 0.210416
GrpLevelPara = 1.838978 

BW Util details:
bwutil = 0.207611 
total_CMD = 112832938 
util_bw = 23425344 
Wasted_Col = 47647507 
Wasted_Row = 7886715 
Idle = 33873372 

BW Util Bottlenecks: 
RCDc_limit = 63605208 
RCDWRc_limit = 7246619 
WTRc_limit = 23196229 
RTWc_limit = 17505180 
CCDLc_limit = 4361640 
rwq = 0 
CCDLc_limit_alone = 3066707 
WTRc_limit_alone = 22533260 
RTWc_limit_alone = 16873216 

Commands details: 
total_CMD = 112832938 
n_nop = 98911197 
Read = 4578902 
Write = 0 
L2_Alloc = 0 
L2_WB = 1277434 
n_act = 4455003 
n_pre = 4454987 
n_ref = 0 
n_req = 5409703 
total_req = 5856336 

Dual Bus Interface Util: 
issued_total_row = 8909990 
issued_total_col = 5856336 
Row_Bus_Util =  0.078966 
CoL_Bus_Util = 0.051903 
Either_Row_CoL_Bus_Util = 0.123384 
Issued_on_Two_Bus_Simul_Util = 0.007485 
issued_two_Eff = 0.060667 
queue_avg = 3.610047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61005
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98924827 n_act=4447860 n_pre=4447844 n_ref_event=0 n_req=5403498 n_rd=4574581 n_rd_L2_A=0 n_write=0 n_wr_bk=1276273 bw_util=0.2074
n_activity=83578118 dram_eff=0.28
bk0: 286614a 86598895i bk1: 286037a 86728137i bk2: 285168a 87041420i bk3: 289582a 86728986i bk4: 290194a 86652379i bk5: 289751a 86602287i bk6: 284486a 87191041i bk7: 288396a 86780775i bk8: 281625a 87599880i bk9: 281834a 87616064i bk10: 285681a 86774383i bk11: 285123a 86889003i bk12: 277982a 87550366i bk13: 284118a 87029874i bk14: 288757a 86450408i bk15: 289233a 86363144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176855
Row_Buffer_Locality_read = 0.192730
Row_Buffer_Locality_write = 0.089248
Bank_Level_Parallism = 5.331561
Bank_Level_Parallism_Col = 2.210701
Bank_Level_Parallism_Ready = 1.400449
write_to_read_ratio_blp_rw_average = 0.210030
GrpLevelPara = 1.838127 

BW Util details:
bwutil = 0.207417 
total_CMD = 112832938 
util_bw = 23403416 
Wasted_Col = 47645116 
Wasted_Row = 7938419 
Idle = 33845987 

BW Util Bottlenecks: 
RCDc_limit = 63548034 
RCDWRc_limit = 7231022 
WTRc_limit = 23185778 
RTWc_limit = 17471493 
CCDLc_limit = 4350393 
rwq = 0 
CCDLc_limit_alone = 3055390 
WTRc_limit_alone = 22522755 
RTWc_limit_alone = 16839513 

Commands details: 
total_CMD = 112832938 
n_nop = 98924827 
Read = 4574581 
Write = 0 
L2_Alloc = 0 
L2_WB = 1276273 
n_act = 4447860 
n_pre = 4447844 
n_ref = 0 
n_req = 5403498 
total_req = 5850854 

Dual Bus Interface Util: 
issued_total_row = 8895704 
issued_total_col = 5850854 
Row_Bus_Util =  0.078840 
CoL_Bus_Util = 0.051854 
Either_Row_CoL_Bus_Util = 0.123263 
Issued_on_Two_Bus_Simul_Util = 0.007431 
issued_two_Eff = 0.060285 
queue_avg = 3.611553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98908116 n_act=4454533 n_pre=4454517 n_ref_event=0 n_req=5411632 n_rd=4581483 n_rd_L2_A=0 n_write=0 n_wr_bk=1277501 bw_util=0.2077
n_activity=83560468 dram_eff=0.2805
bk0: 283057a 87032719i bk1: 282556a 86946431i bk2: 292698a 86158422i bk3: 291720a 86299859i bk4: 290079a 86522333i bk5: 291060a 86455361i bk6: 281176a 87415254i bk7: 281632a 87260158i bk8: 282658a 87355672i bk9: 283019a 87156238i bk10: 289238a 86395158i bk11: 289739a 86340845i bk12: 284142a 87045851i bk13: 282744a 87012637i bk14: 287552a 86453040i bk15: 288413a 86344147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176860
Row_Buffer_Locality_read = 0.192689
Row_Buffer_Locality_write = 0.089497
Bank_Level_Parallism = 5.362603
Bank_Level_Parallism_Col = 2.213819
Bank_Level_Parallism_Ready = 1.398423
write_to_read_ratio_blp_rw_average = 0.210381
GrpLevelPara = 1.840824 

BW Util details:
bwutil = 0.207705 
total_CMD = 112832938 
util_bw = 23435936 
Wasted_Col = 47633327 
Wasted_Row = 7904975 
Idle = 33858700 

BW Util Bottlenecks: 
RCDc_limit = 63593870 
RCDWRc_limit = 7236153 
WTRc_limit = 23208443 
RTWc_limit = 17525208 
CCDLc_limit = 4371401 
rwq = 0 
CCDLc_limit_alone = 3070004 
WTRc_limit_alone = 22543562 
RTWc_limit_alone = 16888692 

Commands details: 
total_CMD = 112832938 
n_nop = 98908116 
Read = 4581483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1277501 
n_act = 4454533 
n_pre = 4454517 
n_ref = 0 
n_req = 5411632 
total_req = 5858984 

Dual Bus Interface Util: 
issued_total_row = 8909050 
issued_total_col = 5858984 
Row_Bus_Util =  0.078958 
CoL_Bus_Util = 0.051926 
Either_Row_CoL_Bus_Util = 0.123411 
Issued_on_Two_Bus_Simul_Util = 0.007473 
issued_two_Eff = 0.060555 
queue_avg = 3.714963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71496
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98846640 n_act=4478500 n_pre=4478484 n_ref_event=0 n_req=5435294 n_rd=4601227 n_rd_L2_A=0 n_write=0 n_wr_bk=1282904 bw_util=0.2086
n_activity=83609360 dram_eff=0.2815
bk0: 285464a 86343325i bk1: 282584a 86807601i bk2: 294228a 85807664i bk3: 288549a 86329187i bk4: 291407a 86224477i bk5: 292500a 86047928i bk6: 283869a 86864734i bk7: 286362a 86760245i bk8: 284468a 86857263i bk9: 282372a 87030439i bk10: 290456a 86039267i bk11: 288562a 86160452i bk12: 286204a 86543566i bk13: 286875a 86502924i bk14: 286631a 86418292i bk15: 290696a 86031538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176034
Row_Buffer_Locality_read = 0.191704
Row_Buffer_Locality_write = 0.089584
Bank_Level_Parallism = 5.424792
Bank_Level_Parallism_Col = 2.218178
Bank_Level_Parallism_Ready = 1.397569
write_to_read_ratio_blp_rw_average = 0.210284
GrpLevelPara = 1.844685 

BW Util details:
bwutil = 0.208596 
total_CMD = 112832938 
util_bw = 23536524 
Wasted_Col = 47719338 
Wasted_Row = 7825082 
Idle = 33751994 

BW Util Bottlenecks: 
RCDc_limit = 63848022 
RCDWRc_limit = 7260297 
WTRc_limit = 23415302 
RTWc_limit = 17617191 
CCDLc_limit = 4416476 
rwq = 0 
CCDLc_limit_alone = 3109176 
WTRc_limit_alone = 22745783 
RTWc_limit_alone = 16979410 

Commands details: 
total_CMD = 112832938 
n_nop = 98846640 
Read = 4601227 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282904 
n_act = 4478500 
n_pre = 4478484 
n_ref = 0 
n_req = 5435294 
total_req = 5884131 

Dual Bus Interface Util: 
issued_total_row = 8956984 
issued_total_col = 5884131 
Row_Bus_Util =  0.079383 
CoL_Bus_Util = 0.052149 
Either_Row_CoL_Bus_Util = 0.123956 
Issued_on_Two_Bus_Simul_Util = 0.007576 
issued_two_Eff = 0.061118 
queue_avg = 3.879552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87955
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98913194 n_act=4453540 n_pre=4453524 n_ref_event=0 n_req=5411051 n_rd=4579657 n_rd_L2_A=0 n_write=0 n_wr_bk=1278139 bw_util=0.2077
n_activity=83513873 dram_eff=0.2806
bk0: 283449a 86842034i bk1: 281351a 87101874i bk2: 294222a 85909673i bk3: 290224a 86367477i bk4: 289538a 86599980i bk5: 288508a 86604312i bk6: 286077a 87023774i bk7: 284462a 87144040i bk8: 280044a 87484297i bk9: 283396a 87144642i bk10: 290817a 86130066i bk11: 287314a 86425957i bk12: 282664a 87264007i bk13: 281827a 87277371i bk14: 288394a 86344081i bk15: 287370a 86450343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176955
Row_Buffer_Locality_read = 0.192799
Row_Buffer_Locality_write = 0.089678
Bank_Level_Parallism = 5.367520
Bank_Level_Parallism_Col = 2.213209
Bank_Level_Parallism_Ready = 1.398275
write_to_read_ratio_blp_rw_average = 0.210441
GrpLevelPara = 1.840538 

BW Util details:
bwutil = 0.207663 
total_CMD = 112832938 
util_bw = 23431184 
Wasted_Col = 47603044 
Wasted_Row = 7891762 
Idle = 33906948 

BW Util Bottlenecks: 
RCDc_limit = 63551478 
RCDWRc_limit = 7245610 
WTRc_limit = 23204625 
RTWc_limit = 17516136 
CCDLc_limit = 4362640 
rwq = 0 
CCDLc_limit_alone = 3062077 
WTRc_limit_alone = 22540653 
RTWc_limit_alone = 16879545 

Commands details: 
total_CMD = 112832938 
n_nop = 98913194 
Read = 4579657 
Write = 0 
L2_Alloc = 0 
L2_WB = 1278139 
n_act = 4453540 
n_pre = 4453524 
n_ref = 0 
n_req = 5411051 
total_req = 5857796 

Dual Bus Interface Util: 
issued_total_row = 8907064 
issued_total_col = 5857796 
Row_Bus_Util =  0.078940 
CoL_Bus_Util = 0.051916 
Either_Row_CoL_Bus_Util = 0.123366 
Issued_on_Two_Bus_Simul_Util = 0.007490 
issued_two_Eff = 0.060713 
queue_avg = 3.718663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71866
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98930713 n_act=4445612 n_pre=4445596 n_ref_event=0 n_req=5399999 n_rd=4574786 n_rd_L2_A=0 n_write=0 n_wr_bk=1273181 bw_util=0.2073
n_activity=83608372 dram_eff=0.2798
bk0: 281956a 87285244i bk1: 282070a 87257417i bk2: 284289a 87397087i bk3: 289130a 86962161i bk4: 285743a 87157388i bk5: 291915a 86497237i bk6: 285869a 87227473i bk7: 286775a 87130827i bk8: 282231a 87621784i bk9: 282999a 87459692i bk10: 287411a 86835751i bk11: 291069a 86516648i bk12: 284071a 87295070i bk13: 281919a 87594920i bk14: 286802a 86964243i bk15: 290537a 86573075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176738
Row_Buffer_Locality_read = 0.192450
Row_Buffer_Locality_write = 0.089639
Bank_Level_Parallism = 5.287329
Bank_Level_Parallism_Col = 2.206434
Bank_Level_Parallism_Ready = 1.398947
write_to_read_ratio_blp_rw_average = 0.209569
GrpLevelPara = 1.834899 

BW Util details:
bwutil = 0.207314 
total_CMD = 112832938 
util_bw = 23391868 
Wasted_Col = 47707180 
Wasted_Row = 7939315 
Idle = 33794575 

BW Util Bottlenecks: 
RCDc_limit = 63627933 
RCDWRc_limit = 7198130 
WTRc_limit = 23096174 
RTWc_limit = 17403778 
CCDLc_limit = 4348298 
rwq = 0 
CCDLc_limit_alone = 3055013 
WTRc_limit_alone = 22433826 
RTWc_limit_alone = 16772841 

Commands details: 
total_CMD = 112832938 
n_nop = 98930713 
Read = 4574786 
Write = 0 
L2_Alloc = 0 
L2_WB = 1273181 
n_act = 4445612 
n_pre = 4445596 
n_ref = 0 
n_req = 5399999 
total_req = 5847967 

Dual Bus Interface Util: 
issued_total_row = 8891208 
issued_total_col = 5847967 
Row_Bus_Util =  0.078800 
CoL_Bus_Util = 0.051829 
Either_Row_CoL_Bus_Util = 0.123211 
Issued_on_Two_Bus_Simul_Util = 0.007418 
issued_two_Eff = 0.060203 
queue_avg = 3.487309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48731
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=112832938 n_nop=98975475 n_act=4427885 n_pre=4427869 n_ref_event=0 n_req=5379645 n_rd=4553731 n_rd_L2_A=0 n_write=0 n_wr_bk=1273292 bw_util=0.2066
n_activity=83477293 dram_eff=0.2792
bk0: 282630a 87337332i bk1: 282227a 87237248i bk2: 287721a 87119643i bk3: 284602a 87327457i bk4: 285024a 87261258i bk5: 290335a 86791199i bk6: 286210a 87260879i bk7: 280913a 87727674i bk8: 280990a 87807863i bk9: 279684a 87989188i bk10: 288148a 86934700i bk11: 287963a 86915120i bk12: 283452a 87387835i bk13: 280126a 87800377i bk14: 288374a 86952946i bk15: 285332a 86934091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176919
Row_Buffer_Locality_read = 0.192788
Row_Buffer_Locality_write = 0.089421
Bank_Level_Parallism = 5.259089
Bank_Level_Parallism_Col = 2.205145
Bank_Level_Parallism_Ready = 1.400209
write_to_read_ratio_blp_rw_average = 0.209476
GrpLevelPara = 1.833564 

BW Util details:
bwutil = 0.206572 
total_CMD = 112832938 
util_bw = 23308092 
Wasted_Col = 47591892 
Wasted_Row = 7974041 
Idle = 33958913 

BW Util Bottlenecks: 
RCDc_limit = 63356136 
RCDWRc_limit = 7213305 
WTRc_limit = 23104989 
RTWc_limit = 17302824 
CCDLc_limit = 4330999 
rwq = 0 
CCDLc_limit_alone = 3041548 
WTRc_limit_alone = 22441921 
RTWc_limit_alone = 16676441 

Commands details: 
total_CMD = 112832938 
n_nop = 98975475 
Read = 4553731 
Write = 0 
L2_Alloc = 0 
L2_WB = 1273292 
n_act = 4427885 
n_pre = 4427869 
n_ref = 0 
n_req = 5379645 
total_req = 5827023 

Dual Bus Interface Util: 
issued_total_row = 8855754 
issued_total_col = 5827023 
Row_Bus_Util =  0.078486 
CoL_Bus_Util = 0.051643 
Either_Row_CoL_Bus_Util = 0.122814 
Issued_on_Two_Bus_Simul_Util = 0.007314 
issued_two_Eff = 0.059557 
queue_avg = 3.378064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4539606, Miss = 2418138, Miss_rate = 0.533, Pending_hits = 6417, Reservation_fails = 3380
L2_cache_bank[1]: Access = 4455850, Miss = 2415832, Miss_rate = 0.542, Pending_hits = 4481, Reservation_fails = 2647
L2_cache_bank[2]: Access = 4531606, Miss = 2433304, Miss_rate = 0.537, Pending_hits = 4598, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4477549, Miss = 2425391, Miss_rate = 0.542, Pending_hits = 4691, Reservation_fails = 2465
L2_cache_bank[4]: Access = 4538950, Miss = 2413999, Miss_rate = 0.532, Pending_hits = 4522, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4497020, Miss = 2434846, Miss_rate = 0.541, Pending_hits = 4808, Reservation_fails = 3606
L2_cache_bank[6]: Access = 4508594, Miss = 2423240, Miss_rate = 0.537, Pending_hits = 4524, Reservation_fails = 2337
L2_cache_bank[7]: Access = 4528526, Miss = 2433955, Miss_rate = 0.537, Pending_hits = 4670, Reservation_fails = 2357
L2_cache_bank[8]: Access = 4539150, Miss = 2426961, Miss_rate = 0.535, Pending_hits = 6227, Reservation_fails = 3161
L2_cache_bank[9]: Access = 4531379, Miss = 2421763, Miss_rate = 0.534, Pending_hits = 4549, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4524290, Miss = 2429906, Miss_rate = 0.537, Pending_hits = 4600, Reservation_fails = 2712
L2_cache_bank[11]: Access = 4466530, Miss = 2421838, Miss_rate = 0.542, Pending_hits = 4494, Reservation_fails = 2247
L2_cache_bank[12]: Access = 4515129, Miss = 2416923, Miss_rate = 0.535, Pending_hits = 4500, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4506623, Miss = 2430478, Miss_rate = 0.539, Pending_hits = 4761, Reservation_fails = 1405
L2_cache_bank[14]: Access = 8043392, Miss = 2427023, Miss_rate = 0.302, Pending_hits = 4597, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4529350, Miss = 2427302, Miss_rate = 0.536, Pending_hits = 4621, Reservation_fails = 1708
L2_cache_bank[16]: Access = 8962021, Miss = 2439147, Miss_rate = 0.272, Pending_hits = 6600, Reservation_fails = 2189
L2_cache_bank[17]: Access = 4506743, Miss = 2434920, Miss_rate = 0.540, Pending_hits = 4735, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4530375, Miss = 2431625, Miss_rate = 0.537, Pending_hits = 4615, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4449439, Miss = 2420872, Miss_rate = 0.544, Pending_hits = 4664, Reservation_fails = 1774
L2_cache_bank[20]: Access = 4496987, Miss = 2414792, Miss_rate = 0.537, Pending_hits = 4563, Reservation_fails = 2514
L2_cache_bank[21]: Access = 4504259, Miss = 2432834, Miss_rate = 0.540, Pending_hits = 4773, Reservation_fails = 1638
L2_cache_bank[22]: Access = 4488328, Miss = 2418969, Miss_rate = 0.539, Pending_hits = 4505, Reservation_fails = 2612
L2_cache_bank[23]: Access = 4458604, Miss = 2407602, Miss_rate = 0.540, Pending_hits = 4452, Reservation_fails = 1415
L2_total_cache_accesses = 116130300
L2_total_cache_misses = 58201660
L2_total_cache_miss_rate = 0.5012
L2_total_cache_pending_hits = 115967
L2_total_cache_reservation_fails = 58976
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50382105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 115967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33288579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21639016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 115967
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7430568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 818522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2455543
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105425667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10704633
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 58906
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=116130300
icnt_total_pkts_simt_to_mem=116130300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 116130300
Req_Network_cycles = 43998571
Req_Network_injected_packets_per_cycle =       2.6394 
Req_Network_conflicts_per_cycle =       0.3450
Req_Network_conflicts_per_cycle_util =       0.4897
Req_Bank_Level_Parallism =       3.7464
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0966
Req_Network_out_buffer_full_per_cycle =       0.0004
Req_Network_out_buffer_avg_util =       2.8803

Reply_Network_injected_packets_num = 116130300
Reply_Network_cycles = 43998571
Reply_Network_injected_packets_per_cycle =        2.6394
Reply_Network_conflicts_per_cycle =        1.0265
Reply_Network_conflicts_per_cycle_util =       1.4519
Reply_Bank_Level_Parallism =       3.7335
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1764
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0880
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 12 hrs, 13 min, 17 sec (216797 sec)
gpgpu_simulation_rate = 11569 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 6757425x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z9bc_updateiPiPb'
Destroy streams for kernel 15: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 15 
gpu_sim_cycle = 167136
gpu_sim_insn = 94728073
gpu_ipc =     566.7724
gpu_tot_sim_cycle = 44165707
gpu_tot_sim_insn = 2602866443
gpu_tot_ipc =      58.9341
gpu_tot_issued_cta = 284040
gpu_occupancy = 89.4975% 
gpu_tot_occupancy = 50.3565% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7246
partiton_level_parallism_total  =       2.6473
partiton_level_parallism_util =       4.9399
partiton_level_parallism_util_total  =       3.7525
L2_BW  =     206.3688 GB/Sec
L2_BW_total  =     115.6341 GB/Sec
gpu_total_sim_rate=11907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7602946, Miss = 3127321, Miss_rate = 0.411, Pending_hits = 75474, Reservation_fails = 337072
	L1D_cache_core[1]: Access = 7399346, Miss = 3026591, Miss_rate = 0.409, Pending_hits = 72434, Reservation_fails = 342533
	L1D_cache_core[2]: Access = 7221016, Miss = 2944311, Miss_rate = 0.408, Pending_hits = 73433, Reservation_fails = 334417
	L1D_cache_core[3]: Access = 7491558, Miss = 3007008, Miss_rate = 0.401, Pending_hits = 73538, Reservation_fails = 325834
	L1D_cache_core[4]: Access = 7486082, Miss = 3157069, Miss_rate = 0.422, Pending_hits = 75885, Reservation_fails = 363322
	L1D_cache_core[5]: Access = 7399950, Miss = 2967273, Miss_rate = 0.401, Pending_hits = 72507, Reservation_fails = 318528
	L1D_cache_core[6]: Access = 7373733, Miss = 2925487, Miss_rate = 0.397, Pending_hits = 71458, Reservation_fails = 326315
	L1D_cache_core[7]: Access = 7350696, Miss = 2874161, Miss_rate = 0.391, Pending_hits = 70057, Reservation_fails = 296096
	L1D_cache_core[8]: Access = 7529556, Miss = 3102308, Miss_rate = 0.412, Pending_hits = 73029, Reservation_fails = 349839
	L1D_cache_core[9]: Access = 7048354, Miss = 2752445, Miss_rate = 0.391, Pending_hits = 72558, Reservation_fails = 296617
	L1D_cache_core[10]: Access = 7638150, Miss = 3045510, Miss_rate = 0.399, Pending_hits = 73031, Reservation_fails = 322821
	L1D_cache_core[11]: Access = 7422713, Miss = 3113407, Miss_rate = 0.419, Pending_hits = 75776, Reservation_fails = 380691
	L1D_cache_core[12]: Access = 7335772, Miss = 3004869, Miss_rate = 0.410, Pending_hits = 73328, Reservation_fails = 337095
	L1D_cache_core[13]: Access = 7658373, Miss = 3147952, Miss_rate = 0.411, Pending_hits = 73590, Reservation_fails = 358256
	L1D_cache_core[14]: Access = 7509467, Miss = 3043180, Miss_rate = 0.405, Pending_hits = 74707, Reservation_fails = 342253
	L1D_cache_core[15]: Access = 6384073, Miss = 2345773, Miss_rate = 0.367, Pending_hits = 65935, Reservation_fails = 267008
	L1D_cache_core[16]: Access = 7461396, Miss = 3073778, Miss_rate = 0.412, Pending_hits = 73741, Reservation_fails = 354285
	L1D_cache_core[17]: Access = 7405548, Miss = 3050104, Miss_rate = 0.412, Pending_hits = 74935, Reservation_fails = 343551
	L1D_cache_core[18]: Access = 7382528, Miss = 3031032, Miss_rate = 0.411, Pending_hits = 72947, Reservation_fails = 357909
	L1D_cache_core[19]: Access = 7696110, Miss = 3100277, Miss_rate = 0.403, Pending_hits = 73055, Reservation_fails = 349690
	L1D_cache_core[20]: Access = 7509093, Miss = 2997778, Miss_rate = 0.399, Pending_hits = 74153, Reservation_fails = 352025
	L1D_cache_core[21]: Access = 7305520, Miss = 2993501, Miss_rate = 0.410, Pending_hits = 72661, Reservation_fails = 342979
	L1D_cache_core[22]: Access = 7498342, Miss = 3062478, Miss_rate = 0.408, Pending_hits = 72444, Reservation_fails = 358147
	L1D_cache_core[23]: Access = 6765185, Miss = 2620198, Miss_rate = 0.387, Pending_hits = 70064, Reservation_fails = 292259
	L1D_cache_core[24]: Access = 7313768, Miss = 2952445, Miss_rate = 0.404, Pending_hits = 72900, Reservation_fails = 347494
	L1D_cache_core[25]: Access = 7323162, Miss = 2996873, Miss_rate = 0.409, Pending_hits = 74264, Reservation_fails = 346604
	L1D_cache_core[26]: Access = 7555094, Miss = 3115600, Miss_rate = 0.412, Pending_hits = 75018, Reservation_fails = 386880
	L1D_cache_core[27]: Access = 7456621, Miss = 3001839, Miss_rate = 0.403, Pending_hits = 72582, Reservation_fails = 347126
	L1D_cache_core[28]: Access = 7102791, Miss = 2832832, Miss_rate = 0.399, Pending_hits = 71272, Reservation_fails = 312555
	L1D_cache_core[29]: Access = 7198044, Miss = 2819717, Miss_rate = 0.392, Pending_hits = 70955, Reservation_fails = 295450
	L1D_total_cache_accesses = 220824987
	L1D_total_cache_misses = 89233117
	L1D_total_cache_miss_rate = 0.4041
	L1D_total_cache_pending_hits = 2187731
	L1D_total_cache_reservation_fails = 10085651
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124726213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2187731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64351212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6646466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18822878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2187731
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4677926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3039792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3019235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210088034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10736953

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6490152
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 284040, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
319803, 293986, 332583, 317925, 321071, 320630, 308556, 319503, 298128, 303168, 327801, 322194, 315246, 306134, 295024, 291175, 302007, 275766, 282416, 301546, 300857, 283379, 314089, 336963, 326559, 309938, 316777, 309441, 301765, 326856, 311535, 313282, 
gpgpu_n_tot_thrd_icount = 9333498880
gpgpu_n_tot_w_icount = 291671840
gpgpu_n_stall_shd_mem = 65535739
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 106182991
gpgpu_n_mem_write_global = 10736953
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 338053473
gpgpu_n_store_insn = 46476956
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 547780608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53386793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12148946
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50207541	W0_Idle:415034261	W0_Scoreboard:-845684834	W1:107461406	W2:35823529	W3:19305437	W4:12632544	W5:9188311	W6:7171301	W7:5848426	W8:4892596	W9:4187890	W10:3669688	W11:3199942	W12:2867566	W13:2522554	W14:2256489	W15:2023817	W16:1769785	W17:1572249	W18:1370240	W19:1192468	W20:1044194	W21:891534	W22:770720	W23:662429	W24:590673	W25:524258	W26:482675	W27:466127	W28:478526	W29:514568	W30:587226	W31:680895	W32:55021777
single_issue_nums: WS0:72768905	WS1:72605756	WS2:73195119	WS3:73102060	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 665392720 {8:83174090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 429478120 {40:10736953,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 920356040 {40:23008901,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3326963600 {40:83174090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 85895624 {8:10736953,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 920356040 {40:23008901,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:37274407 	1097526 	1874807 	3701886 	7449244 	6244981 	4274494 	2418302 	982734 	274713 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55846036 	55347269 	2988935 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21290393 	1325656 	202030 	81012 	89652787 	1455704 	186686 	90665 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	97567000 	12012195 	4404506 	1855379 	732656 	275214 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4722 	38982 	53 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.229049  1.235024  1.226465  1.229925  1.224538  1.226752  1.231648  1.229885  1.227378  1.226608  1.223551  1.228394  1.229096  1.234699  1.224544  1.229960 
dram[1]:  1.229271  1.230562  1.226076  1.226616  1.225409  1.225695  1.228578  1.230596  1.227836  1.227494  1.225885  1.227702  1.230781  1.230716  1.224683  1.224809 
dram[2]:  1.228036  1.229612  1.228838  1.228197  1.225627  1.224512  1.230545  1.228515  1.227308  1.227714  1.228574  1.226834  1.232868  1.229808  1.226983  1.225354 
dram[3]:  1.228795  1.230358  1.229177  1.225992  1.226127  1.224996  1.230530  1.229082  1.228579  1.225669  1.227134  1.226462  1.234040  1.233314  1.226307  1.229123 
dram[4]:  1.229310  1.231388  1.224714  1.226388  1.227263  1.225585  1.230616  1.231008  1.224742  1.226219  1.224240  1.226746  1.231357  1.233157  1.225948  1.228963 
dram[5]:  1.229831  1.230109  1.225916  1.227984  1.226488  1.224449  1.228058  1.231724  1.225177  1.227364  1.224919  1.224556  1.232886  1.234251  1.227305  1.228934 
dram[6]:  1.230094  1.229707  1.230066  1.225818  1.225469  1.225252  1.231102  1.226900  1.231445  1.230069  1.225215  1.225499  1.235976  1.231986  1.226765  1.227654 
dram[7]:  1.233351  1.231338  1.225418  1.226570  1.227449  1.224886  1.232663  1.229428  1.228898  1.228868  1.224679  1.225576  1.233043  1.232249  1.227988  1.226407 
dram[8]:  1.227376  1.231748  1.224506  1.229316  1.225361  1.225715  1.227768  1.228286  1.226005  1.229403  1.223338  1.226576  1.227917  1.230335  1.227327  1.226805 
dram[9]:  1.230551  1.232741  1.223766  1.227731  1.227747  1.226963  1.228767  1.229891  1.229626  1.227133  1.224592  1.227283  1.234187  1.235828  1.226312  1.227981 
dram[10]:  1.231880  1.231801  1.229322  1.227067  1.228066  1.222645  1.228653  1.228739  1.227769  1.227126  1.227014  1.224414  1.232486  1.234145  1.228742  1.226452 
dram[11]:  1.230110  1.230144  1.228365  1.229200  1.227612  1.225645  1.228879  1.230127  1.228876  1.230582  1.225403  1.226158  1.232079  1.233965  1.228019  1.226083 
average row locality = 65657840/53454667 = 1.228290
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    289689    286098    290848    291710    293035    292948    283026    286589    286457    287894    290152    288746    288321    287854    291732    289122 
dram[1]:    289742    287120    297053    294758    293832    292223    290990    287040    285786    290457    289769    287512    288484    287696    292771    293715 
dram[2]:    291520    287472    289824    293468    291656    293881    286381    290855    287805    287346    284818    294386    286128    289348    290994    293218 
dram[3]:    290295    287864    289355    295806    294993    296788    287711    289749    286559    290160    291998    292497    284694    287404    292755    288814 
dram[4]:    288459    288001    296201    296646    290853    291715    286416    286555    290150    288729    292719    291283    286227    284546    291066    289411 
dram[5]:    288278    288304    296712    290107    293852    297097    290074    287477    289687    288503    292104    293453    283432    283419    290894    288602 
dram[6]:    290561    289981    289131    293542    294159    293715    288423    292332    285527    285737    289582    289027    281945    288081    292724    293198 
dram[7]:    287003    286500    296666    295687    294047    295026    285105    285564    286561    286921    293140    293640    288106    286707    291520    292376 
dram[8]:    289404    286524    298195    292516    295375    296465    287803    290294    288368    286275    294358    292464    290170    290842    290597    294663 
dram[9]:    287390    285294    298189    294191    293505    292474    290011    288396    283942    287298    294721    291217    286628    285794    292359    291337 
dram[10]:    285896    286010    288257    293096    289705    295881    289802    290707    286134    286902    291314    294971    288038    285887    290769    294503 
dram[11]:    286572    286169    291687    288568    288991    294299    290144    284845    284892    283587    292052    291865    287419    284091    292339    289297 
total dram reads = 55684665
bank skew: 298195/281945 = 1.06
chip skew: 4664313/4616817 = 1.01
number of total write accesses:
dram[0]:     79821     80021     80710     79732     79377     79229     79175     79971     78999     78919     80293     79592     79045     78988     80833     81039 
dram[1]:     81211     80648     81067     81096     78961     78780     79473     78809     78632     79212     79701     80145     80935     79839     81366     81761 
dram[2]:     81803     81906     80597     79839     78760     80745     79558     80147     78846     79677     79868     79703     80077     79642     81605     81475 
dram[3]:     81137     80857     81025     81481     78880     80650     80076     79579     78006     78907     79280     79265     78994     79156     81569     81734 
dram[4]:     80561     81002     80462     81381     79186     80376     78633     78331     78122     77838     80132     80305     80164     79451     80945     81320 
dram[5]:     81197     80723     80923     81000     79342     79637     79840     78860     79050     77576     80490     80471     79121     79235     81329     80583 
dram[6]:     81071     80666     79966     80644     79352     79388     78500     80449     76824     77487     80717     80146     80484     80013     80947     81533 
dram[7]:     79112     80238     81319     80524     79195     79066     79459     79561     78518     79130     80206     79451     79384     80794     81495     82017 
dram[8]:     81262     80588     81106     81268     79258     79786     80170     79889     79251     79308     80436     80450     80437     79811     81326     80521 
dram[9]:     80787     80210     82200     80743     79005     79722     79033     79001     79220     78517     80958     80334     78742     78857     81880     80863 
dram[10]:     80573     80789     79540     79699     79925     81017     79106     79442     78484     78729     79665     79928     78634     78326     80119     81115 
dram[11]:     80113     81029     79897     79713     80139     79958     79185     79200     78204     78045     80136     79264     79585     78716     80296     81778 
total dram writes = 15352754
bank skew: 82200/76824 = 1.07
chip skew: 1284867/1275091 = 1.01
average mf latency per bank:
dram[0]:        539       572       562       592       558       580       533       560       546       566       533       557       547       569       550       573
dram[1]:        525       518       556       554       547       545       529       521       528       525       524       510       536       531       531       526
dram[2]:        540       529       573       561       549       538       531       528       533       521       522       524       536       533       534       538
dram[3]:        536       545       551       543       542       537       529       521       528       525       522       524       533       539       537       537
dram[4]:        546       537       558       575       544       540       530       540       541       536       532       530       540       543       541       541
dram[5]:        534       533       565       561       545       544       533       531       538       532       526       527       540       539       541       537
dram[6]:        542       541       567       564       543       541       531       531       541       532       524       527       546       543       540       539
dram[7]:        552       541       567       573       549       547       529       522       528       528       533       529      2788       546       535       534
dram[8]:        549       536       584       567       554       550      2942       531       543       534       535       532       553       547       542       538
dram[9]:        534       534       557       559       541       544       530       539       526       530       529       533       546       548       529       532
dram[10]:        536       533       566       569       542       542       531       529       534       531       535       529       544       538       536       534
dram[11]:        525       517       547       541       521       531       521       513       519       524       512       514       532       530       523       520
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99317449 n_act=4438425 n_pre=4438409 n_ref_event=0 n_req=5452920 n_rd=4624221 n_rd_L2_A=0 n_write=0 n_wr_bk=1275744 bw_util=0.2084
n_activity=84004161 dram_eff=0.2809
bk0: 289689a 87253183i bk1: 286098a 87708240i bk2: 290848a 87293003i bk3: 291710a 87349958i bk4: 293035a 87208607i bk5: 292948a 87174247i bk6: 283026a 88240252i bk7: 286589a 87800813i bk8: 286457a 87866432i bk9: 287894a 87652042i bk10: 290152a 87253728i bk11: 288746a 87392434i bk12: 288321a 87613661i bk13: 287854a 87675442i bk14: 291732a 87034346i bk15: 289122a 87331766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186046
Row_Buffer_Locality_read = 0.203128
Row_Buffer_Locality_write = 0.090729
Bank_Level_Parallism = 5.277215
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.398391
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.208366 
total_CMD = 113261551 
util_bw = 23599860 
Wasted_Col = 47765271 
Wasted_Row = 7995289 
Idle = 33901131 

BW Util Bottlenecks: 
RCDc_limit = 63490221 
RCDWRc_limit = 7222843 
WTRc_limit = 23075970 
RTWc_limit = 17457144 
CCDLc_limit = 4412382 
rwq = 0 
CCDLc_limit_alone = 3111793 
WTRc_limit_alone = 22413766 
RTWc_limit_alone = 16818759 

Commands details: 
total_CMD = 113261551 
n_nop = 99317449 
Read = 4624221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1275744 
n_act = 4438425 
n_pre = 4438409 
n_ref = 0 
n_req = 5452920 
total_req = 5899965 

Dual Bus Interface Util: 
issued_total_row = 8876834 
issued_total_col = 5899965 
Row_Bus_Util =  0.078375 
CoL_Bus_Util = 0.052092 
Either_Row_CoL_Bus_Util = 0.123114 
Issued_on_Two_Bus_Simul_Util = 0.007352 
issued_two_Eff = 0.059717 
queue_avg = 3.657832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99243090 n_act=4464204 n_pre=4464188 n_ref_event=0 n_req=5480487 n_rd=4648948 n_rd_L2_A=0 n_write=0 n_wr_bk=1281636 bw_util=0.2094
n_activity=83969847 dram_eff=0.2825
bk0: 289742a 87222185i bk1: 287120a 87451609i bk2: 297053a 86792825i bk3: 294758a 86977734i bk4: 293832a 87165241i bk5: 292223a 87306503i bk6: 290990a 87496759i bk7: 287040a 87874210i bk8: 285786a 87979155i bk9: 290457a 87527070i bk10: 289769a 87356587i bk11: 287512a 87518191i bk12: 288484a 87482964i bk13: 287696a 87526757i bk14: 292771a 86934784i bk15: 293715a 86860062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185437
Row_Buffer_Locality_read = 0.202545
Row_Buffer_Locality_write = 0.089789
Bank_Level_Parallism = 5.308253
Bank_Level_Parallism_Col = 2.212868
Bank_Level_Parallism_Ready = 1.398067
write_to_read_ratio_blp_rw_average = 0.209733
GrpLevelPara = 1.839822 

BW Util details:
bwutil = 0.209447 
total_CMD = 113261551 
util_bw = 23722336 
Wasted_Col = 47759364 
Wasted_Row = 7875577 
Idle = 33904274 

BW Util Bottlenecks: 
RCDc_limit = 63753498 
RCDWRc_limit = 7239183 
WTRc_limit = 23307106 
RTWc_limit = 17546277 
CCDLc_limit = 4404366 
rwq = 0 
CCDLc_limit_alone = 3097931 
WTRc_limit_alone = 22638444 
RTWc_limit_alone = 16908504 

Commands details: 
total_CMD = 113261551 
n_nop = 99243090 
Read = 4648948 
Write = 0 
L2_Alloc = 0 
L2_WB = 1281636 
n_act = 4464204 
n_pre = 4464188 
n_ref = 0 
n_req = 5480487 
total_req = 5930584 

Dual Bus Interface Util: 
issued_total_row = 8928392 
issued_total_col = 5930584 
Row_Bus_Util =  0.078830 
CoL_Bus_Util = 0.052362 
Either_Row_CoL_Bus_Util = 0.123771 
Issued_on_Two_Bus_Simul_Util = 0.007421 
issued_two_Eff = 0.059958 
queue_avg = 3.462331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.46233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99267857 n_act=4456676 n_pre=4456660 n_ref_event=0 n_req=5473098 n_rd=4639100 n_rd_L2_A=0 n_write=0 n_wr_bk=1284248 bw_util=0.2092
n_activity=83875153 dram_eff=0.2825
bk0: 291520a 86866595i bk1: 287472a 87164528i bk2: 289824a 87303527i bk3: 293468a 87025952i bk4: 291656a 87131223i bk5: 293881a 86852577i bk6: 286381a 87672413i bk7: 290855a 87226449i bk8: 287805a 87521853i bk9: 287346a 87516758i bk10: 284818a 87608692i bk11: 294386a 86768625i bk12: 286128a 87556306i bk13: 289348a 87240707i bk14: 290994a 86916400i bk15: 293218a 86709896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185712
Row_Buffer_Locality_read = 0.202918
Row_Buffer_Locality_write = 0.090004
Bank_Level_Parallism = 5.346764
Bank_Level_Parallism_Col = 2.216303
Bank_Level_Parallism_Ready = 1.401866
write_to_read_ratio_blp_rw_average = 0.210343
GrpLevelPara = 1.841628 

BW Util details:
bwutil = 0.209192 
total_CMD = 113261551 
util_bw = 23693392 
Wasted_Col = 47647026 
Wasted_Row = 7901822 
Idle = 34019311 

BW Util Bottlenecks: 
RCDc_limit = 63555749 
RCDWRc_limit = 7260907 
WTRc_limit = 23317627 
RTWc_limit = 17543010 
CCDLc_limit = 4388461 
rwq = 0 
CCDLc_limit_alone = 3086067 
WTRc_limit_alone = 22649858 
RTWc_limit_alone = 16908385 

Commands details: 
total_CMD = 113261551 
n_nop = 99267857 
Read = 4639100 
Write = 0 
L2_Alloc = 0 
L2_WB = 1284248 
n_act = 4456676 
n_pre = 4456660 
n_ref = 0 
n_req = 5473098 
total_req = 5923348 

Dual Bus Interface Util: 
issued_total_row = 8913336 
issued_total_col = 5923348 
Row_Bus_Util =  0.078697 
CoL_Bus_Util = 0.052298 
Either_Row_CoL_Bus_Util = 0.123552 
Issued_on_Two_Bus_Simul_Util = 0.007443 
issued_two_Eff = 0.060241 
queue_avg = 3.619153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61915
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99257528 n_act=4461107 n_pre=4461091 n_ref_event=0 n_req=5480262 n_rd=4647442 n_rd_L2_A=0 n_write=0 n_wr_bk=1280596 bw_util=0.2094
n_activity=83892990 dram_eff=0.2826
bk0: 290295a 86956458i bk1: 287864a 87217212i bk2: 289355a 87198535i bk3: 295806a 86635100i bk4: 294993a 86848540i bk5: 296788a 86571832i bk6: 287711a 87397707i bk7: 289749a 87330102i bk8: 286559a 87698794i bk9: 290160a 87215032i bk10: 291998a 86879459i bk11: 292497a 86845602i bk12: 284694a 87818822i bk13: 287404a 87584111i bk14: 292755a 86710511i bk15: 288814a 87068789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185968
Row_Buffer_Locality_read = 0.203142
Row_Buffer_Locality_write = 0.090135
Bank_Level_Parallism = 5.356472
Bank_Level_Parallism_Col = 2.215321
Bank_Level_Parallism_Ready = 1.397542
write_to_read_ratio_blp_rw_average = 0.210284
GrpLevelPara = 1.841813 

BW Util details:
bwutil = 0.209357 
total_CMD = 113261551 
util_bw = 23712152 
Wasted_Col = 47686419 
Wasted_Row = 7889909 
Idle = 33973071 

BW Util Bottlenecks: 
RCDc_limit = 63644729 
RCDWRc_limit = 7248482 
WTRc_limit = 23261650 
RTWc_limit = 17581870 
CCDLc_limit = 4408474 
rwq = 0 
CCDLc_limit_alone = 3102011 
WTRc_limit_alone = 22594912 
RTWc_limit_alone = 16942145 

Commands details: 
total_CMD = 113261551 
n_nop = 99257528 
Read = 4647442 
Write = 0 
L2_Alloc = 0 
L2_WB = 1280596 
n_act = 4461107 
n_pre = 4461091 
n_ref = 0 
n_req = 5480262 
total_req = 5928038 

Dual Bus Interface Util: 
issued_total_row = 8922198 
issued_total_col = 5928038 
Row_Bus_Util =  0.078775 
CoL_Bus_Util = 0.052339 
Either_Row_CoL_Bus_Util = 0.123643 
Issued_on_Two_Bus_Simul_Util = 0.007471 
issued_two_Eff = 0.060426 
queue_avg = 3.713228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99276810 n_act=4454790 n_pre=4454774 n_ref_event=0 n_req=5470263 n_rd=4638977 n_rd_L2_A=0 n_write=0 n_wr_bk=1278209 bw_util=0.209
n_activity=83949606 dram_eff=0.2819
bk0: 288459a 87256281i bk1: 288001a 87201816i bk2: 296201a 86641786i bk3: 296646a 86637828i bk4: 290853a 87227866i bk5: 291715a 87091524i bk6: 286416a 87762411i bk7: 286555a 87723752i bk8: 290150a 87345242i bk9: 288729a 87507472i bk10: 292719a 86873567i bk11: 291283a 86987656i bk12: 286227a 87576010i bk13: 284546a 87796813i bk14: 291066a 86936542i bk15: 289411a 87076352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185635
Row_Buffer_Locality_read = 0.202794
Row_Buffer_Locality_write = 0.089878
Bank_Level_Parallism = 5.332366
Bank_Level_Parallism_Col = 2.209124
Bank_Level_Parallism_Ready = 1.396116
write_to_read_ratio_blp_rw_average = 0.209745
GrpLevelPara = 1.837656 

BW Util details:
bwutil = 0.208974 
total_CMD = 113261551 
util_bw = 23668744 
Wasted_Col = 47756733 
Wasted_Row = 7912813 
Idle = 33923261 

BW Util Bottlenecks: 
RCDc_limit = 63623036 
RCDWRc_limit = 7248620 
WTRc_limit = 23212887 
RTWc_limit = 17520003 
CCDLc_limit = 4425299 
rwq = 0 
CCDLc_limit_alone = 3122388 
WTRc_limit_alone = 22550961 
RTWc_limit_alone = 16879018 

Commands details: 
total_CMD = 113261551 
n_nop = 99276810 
Read = 4638977 
Write = 0 
L2_Alloc = 0 
L2_WB = 1278209 
n_act = 4454790 
n_pre = 4454774 
n_ref = 0 
n_req = 5470263 
total_req = 5917186 

Dual Bus Interface Util: 
issued_total_row = 8909564 
issued_total_col = 5917186 
Row_Bus_Util =  0.078664 
CoL_Bus_Util = 0.052244 
Either_Row_CoL_Bus_Util = 0.123473 
Issued_on_Two_Bus_Simul_Util = 0.007434 
issued_two_Eff = 0.060209 
queue_avg = 3.658331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99270198 n_act=4457331 n_pre=4457315 n_ref_event=0 n_req=5473990 n_rd=4641995 n_rd_L2_A=0 n_write=0 n_wr_bk=1279377 bw_util=0.2091
n_activity=83909494 dram_eff=0.2823
bk0: 288278a 87288279i bk1: 288304a 87241702i bk2: 296712a 86666885i bk3: 290107a 87163496i bk4: 293852a 87019299i bk5: 297097a 86629208i bk6: 290074a 87350122i bk7: 287477a 87678192i bk8: 289687a 87385516i bk9: 288503a 87683838i bk10: 292104a 86886325i bk11: 293453a 86791918i bk12: 283432a 87902335i bk13: 283419a 87875189i bk14: 290894a 87082212i bk15: 288602a 87270987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185725
Row_Buffer_Locality_read = 0.202922
Row_Buffer_Locality_write = 0.089781
Bank_Level_Parallism = 5.332652
Bank_Level_Parallism_Col = 2.212078
Bank_Level_Parallism_Ready = 1.398834
write_to_read_ratio_blp_rw_average = 0.210224
GrpLevelPara = 1.839112 

BW Util details:
bwutil = 0.209122 
total_CMD = 113261551 
util_bw = 23685488 
Wasted_Col = 47707870 
Wasted_Row = 7897306 
Idle = 33970887 

BW Util Bottlenecks: 
RCDc_limit = 63630114 
RCDWRc_limit = 7248548 
WTRc_limit = 23207709 
RTWc_limit = 17533968 
CCDLc_limit = 4391123 
rwq = 0 
CCDLc_limit_alone = 3093734 
WTRc_limit_alone = 22544358 
RTWc_limit_alone = 16899930 

Commands details: 
total_CMD = 113261551 
n_nop = 99270198 
Read = 4641995 
Write = 0 
L2_Alloc = 0 
L2_WB = 1279377 
n_act = 4457331 
n_pre = 4457315 
n_ref = 0 
n_req = 5473990 
total_req = 5921372 

Dual Bus Interface Util: 
issued_total_row = 8914646 
issued_total_col = 5921372 
Row_Bus_Util =  0.078708 
CoL_Bus_Util = 0.052281 
Either_Row_CoL_Bus_Util = 0.123531 
Issued_on_Two_Bus_Simul_Util = 0.007458 
issued_two_Eff = 0.060371 
queue_avg = 3.612138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61214
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99283829 n_act=4450204 n_pre=4450188 n_ref_event=0 n_req=5467767 n_rd=4637665 n_rd_L2_A=0 n_write=0 n_wr_bk=1278187 bw_util=0.2089
n_activity=83957494 dram_eff=0.2818
bk0: 290561a 86990640i bk1: 289981a 87118482i bk2: 289131a 87424679i bk3: 293542a 87112524i bk4: 294159a 87036897i bk5: 293715a 86982936i bk6: 288423a 87582708i bk7: 292332a 87172847i bk8: 285527a 87988266i bk9: 285737a 88003928i bk10: 289582a 87168978i bk11: 289027a 87281674i bk12: 281945a 87942922i bk13: 288081a 87420644i bk14: 292724a 86835528i bk15: 293198a 86746902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186102
Row_Buffer_Locality_read = 0.203299
Row_Buffer_Locality_write = 0.090024
Bank_Level_Parallism = 5.319443
Bank_Level_Parallism_Col = 2.210353
Bank_Level_Parallism_Ready = 1.398951
write_to_read_ratio_blp_rw_average = 0.209867
GrpLevelPara = 1.838246 

BW Util details:
bwutil = 0.208927 
total_CMD = 113261551 
util_bw = 23663408 
Wasted_Col = 47705713 
Wasted_Row = 7949811 
Idle = 33942619 

BW Util Bottlenecks: 
RCDc_limit = 63573129 
RCDWRc_limit = 7232984 
WTRc_limit = 23196779 
RTWc_limit = 17501912 
CCDLc_limit = 4380257 
rwq = 0 
CCDLc_limit_alone = 3082469 
WTRc_limit_alone = 22533451 
RTWc_limit_alone = 16867452 

Commands details: 
total_CMD = 113261551 
n_nop = 99283829 
Read = 4637665 
Write = 0 
L2_Alloc = 0 
L2_WB = 1278187 
n_act = 4450204 
n_pre = 4450188 
n_ref = 0 
n_req = 5467767 
total_req = 5915852 

Dual Bus Interface Util: 
issued_total_row = 8900392 
issued_total_col = 5915852 
Row_Bus_Util =  0.078583 
CoL_Bus_Util = 0.052232 
Either_Row_CoL_Bus_Util = 0.123411 
Issued_on_Two_Bus_Simul_Util = 0.007403 
issued_two_Eff = 0.059990 
queue_avg = 3.614178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61418
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99266996 n_act=4456915 n_pre=4456899 n_ref_event=0 n_req=5475941 n_rd=4644569 n_rd_L2_A=0 n_write=0 n_wr_bk=1279469 bw_util=0.2092
n_activity=83939487 dram_eff=0.2823
bk0: 287003a 87425790i bk1: 286500a 87335472i bk2: 296666a 86542340i bk3: 295687a 86682429i bk4: 294047a 86905640i bk5: 295026a 86836795i bk6: 285105a 87807292i bk7: 285564a 87649465i bk8: 286561a 87743691i bk9: 286921a 87543341i bk10: 293140a 86788958i bk11: 293640a 86733868i bk12: 288106a 87436189i bk13: 286707a 87402385i bk14: 291520a 86835054i bk15: 292376a 86729554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186091
Row_Buffer_Locality_read = 0.203241
Row_Buffer_Locality_write = 0.090286
Bank_Level_Parallism = 5.350207
Bank_Level_Parallism_Col = 2.213455
Bank_Level_Parallism_Ready = 1.396929
write_to_read_ratio_blp_rw_average = 0.210168
GrpLevelPara = 1.841049 

BW Util details:
bwutil = 0.209216 
total_CMD = 113261551 
util_bw = 23696152 
Wasted_Col = 47695222 
Wasted_Row = 7915956 
Idle = 33954221 

BW Util Bottlenecks: 
RCDc_limit = 63619037 
RCDWRc_limit = 7238151 
WTRc_limit = 23220314 
RTWc_limit = 17554788 
CCDLc_limit = 4402818 
rwq = 0 
CCDLc_limit_alone = 3098601 
WTRc_limit_alone = 22555023 
RTWc_limit_alone = 16915862 

Commands details: 
total_CMD = 113261551 
n_nop = 99266996 
Read = 4644569 
Write = 0 
L2_Alloc = 0 
L2_WB = 1279469 
n_act = 4456915 
n_pre = 4456899 
n_ref = 0 
n_req = 5475941 
total_req = 5924038 

Dual Bus Interface Util: 
issued_total_row = 8913814 
issued_total_col = 5924038 
Row_Bus_Util =  0.078701 
CoL_Bus_Util = 0.052304 
Either_Row_CoL_Bus_Util = 0.123560 
Issued_on_Two_Bus_Simul_Util = 0.007446 
issued_two_Eff = 0.060259 
queue_avg = 3.717493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71749
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99205525 n_act=4480879 n_pre=4480863 n_ref_event=0 n_req=5499577 n_rd=4664313 n_rd_L2_A=0 n_write=0 n_wr_bk=1284867 bw_util=0.2101
n_activity=83993645 dram_eff=0.2833
bk0: 289404a 86733277i bk1: 286524a 87195802i bk2: 298195a 86191373i bk3: 292516a 86713464i bk4: 295375a 86607177i bk5: 296465a 86431648i bk6: 287803a 87255457i bk7: 290294a 87148649i bk8: 288368a 87246435i bk9: 286275a 87419964i bk10: 294358a 86434189i bk11: 292464a 86554658i bk12: 290170a 86935678i bk13: 290842a 86894321i bk14: 290597a 86800799i bk15: 294663a 86415749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185232
Row_Buffer_Locality_read = 0.202225
Row_Buffer_Locality_write = 0.090337
Bank_Level_Parallism = 5.411761
Bank_Level_Parallism_Col = 2.217548
Bank_Level_Parallism_Ready = 1.395937
write_to_read_ratio_blp_rw_average = 0.210129
GrpLevelPara = 1.844646 

BW Util details:
bwutil = 0.210104 
total_CMD = 113261551 
util_bw = 23796720 
Wasted_Col = 47787739 
Wasted_Row = 7835448 
Idle = 33841644 

BW Util Bottlenecks: 
RCDc_limit = 63872416 
RCDWRc_limit = 7262473 
WTRc_limit = 23425817 
RTWc_limit = 17650271 
CCDLc_limit = 4454616 
rwq = 0 
CCDLc_limit_alone = 3143928 
WTRc_limit_alone = 22755980 
RTWc_limit_alone = 17009420 

Commands details: 
total_CMD = 113261551 
n_nop = 99205525 
Read = 4664313 
Write = 0 
L2_Alloc = 0 
L2_WB = 1284867 
n_act = 4480879 
n_pre = 4480863 
n_ref = 0 
n_req = 5499577 
total_req = 5949180 

Dual Bus Interface Util: 
issued_total_row = 8961742 
issued_total_col = 5949180 
Row_Bus_Util =  0.079124 
CoL_Bus_Util = 0.052526 
Either_Row_CoL_Bus_Util = 0.124102 
Issued_on_Two_Bus_Simul_Util = 0.007548 
issued_two_Eff = 0.060821 
queue_avg = 3.881267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88127
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99272143 n_act=4455909 n_pre=4455893 n_ref_event=0 n_req=5475326 n_rd=4642746 n_rd_L2_A=0 n_write=0 n_wr_bk=1280072 bw_util=0.2092
n_activity=83893092 dram_eff=0.2824
bk0: 287390a 87233338i bk1: 285294a 87490977i bk2: 298189a 86294244i bk3: 294191a 86749243i bk4: 293505a 86983220i bk5: 292474a 86987062i bk6: 290011a 87417040i bk7: 288396a 87534098i bk8: 283942a 87872725i bk9: 287298a 87531462i bk10: 294721a 86526508i bk11: 291217a 86818214i bk12: 286628a 87657393i bk13: 285794a 87667420i bk14: 292359a 86729768i bk15: 291337a 86834349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186184
Row_Buffer_Locality_read = 0.203355
Row_Buffer_Locality_write = 0.090433
Bank_Level_Parallism = 5.355333
Bank_Level_Parallism_Col = 2.212862
Bank_Level_Parallism_Ready = 1.396913
write_to_read_ratio_blp_rw_average = 0.210251
GrpLevelPara = 1.840705 

BW Util details:
bwutil = 0.209173 
total_CMD = 113261551 
util_bw = 23691272 
Wasted_Col = 47663866 
Wasted_Row = 7902287 
Idle = 34004126 

BW Util Bottlenecks: 
RCDc_limit = 63576675 
RCDWRc_limit = 7247655 
WTRc_limit = 23216227 
RTWc_limit = 17544055 
CCDLc_limit = 4393030 
rwq = 0 
CCDLc_limit_alone = 3089878 
WTRc_limit_alone = 22551865 
RTWc_limit_alone = 16905265 

Commands details: 
total_CMD = 113261551 
n_nop = 99272143 
Read = 4642746 
Write = 0 
L2_Alloc = 0 
L2_WB = 1280072 
n_act = 4455909 
n_pre = 4455893 
n_ref = 0 
n_req = 5475326 
total_req = 5922818 

Dual Bus Interface Util: 
issued_total_row = 8911802 
issued_total_col = 5922818 
Row_Bus_Util =  0.078683 
CoL_Bus_Util = 0.052293 
Either_Row_CoL_Bus_Util = 0.123514 
Issued_on_Two_Bus_Simul_Util = 0.007462 
issued_two_Eff = 0.060418 
queue_avg = 3.720372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72037
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99289725 n_act=4447954 n_pre=4447938 n_ref_event=0 n_req=5464267 n_rd=4637872 n_rd_L2_A=0 n_write=0 n_wr_bk=1275091 bw_util=0.2088
n_activity=83986020 dram_eff=0.2816
bk0: 285896a 87677112i bk1: 286010a 87648902i bk2: 288257a 87779914i bk3: 293096a 87345637i bk4: 289705a 87539600i bk5: 295881a 86879494i bk6: 289802a 87621016i bk7: 290707a 87520986i bk8: 286134a 88009862i bk9: 286902a 87847125i bk10: 291314a 87229858i bk11: 294971a 86911292i bk12: 288038a 87688811i bk13: 285887a 87987422i bk14: 290769a 87350703i bk15: 294503a 86958646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.185993
Row_Buffer_Locality_read = 0.203026
Row_Buffer_Locality_write = 0.090400
Bank_Level_Parallism = 5.275485
Bank_Level_Parallism_Col = 2.206063
Bank_Level_Parallism_Ready = 1.397478
write_to_read_ratio_blp_rw_average = 0.209393
GrpLevelPara = 1.835106 

BW Util details:
bwutil = 0.208825 
total_CMD = 113261551 
util_bw = 23651852 
Wasted_Col = 47766619 
Wasted_Row = 7949589 
Idle = 33893491 

BW Util Bottlenecks: 
RCDc_limit = 63652708 
RCDWRc_limit = 7200050 
WTRc_limit = 23106620 
RTWc_limit = 17433056 
CCDLc_limit = 4377906 
rwq = 0 
CCDLc_limit_alone = 3082119 
WTRc_limit_alone = 22443953 
RTWc_limit_alone = 16799936 

Commands details: 
total_CMD = 113261551 
n_nop = 99289725 
Read = 4637872 
Write = 0 
L2_Alloc = 0 
L2_WB = 1275091 
n_act = 4447954 
n_pre = 4447938 
n_ref = 0 
n_req = 5464267 
total_req = 5912963 

Dual Bus Interface Util: 
issued_total_row = 8895892 
issued_total_col = 5912963 
Row_Bus_Util =  0.078543 
CoL_Bus_Util = 0.052206 
Either_Row_CoL_Bus_Util = 0.123359 
Issued_on_Two_Bus_Simul_Util = 0.007390 
issued_two_Eff = 0.059908 
queue_avg = 3.490600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4906
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=113261551 n_nop=99334346 n_act=4430273 n_pre=4430257 n_ref_event=0 n_req=5443942 n_rd=4616817 n_rd_L2_A=0 n_write=0 n_wr_bk=1275258 bw_util=0.2081
n_activity=83855426 dram_eff=0.2811
bk0: 286572a 87730094i bk1: 286169a 87627762i bk2: 291687a 87504088i bk3: 288568a 87711649i bk4: 288991a 87644242i bk5: 294299a 87175112i bk6: 290144a 87652533i bk7: 284845a 88116858i bk8: 284892a 88195095i bk9: 283587a 88375056i bk10: 292052a 87329854i bk11: 291865a 87307276i bk12: 287419a 87781880i bk13: 284091a 88188298i bk14: 292339a 87338891i bk15: 289297a 87319347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.186201
Row_Buffer_Locality_read = 0.203401
Row_Buffer_Locality_write = 0.090197
Bank_Level_Parallism = 5.246975
Bank_Level_Parallism_Col = 2.204669
Bank_Level_Parallism_Ready = 1.398651
write_to_read_ratio_blp_rw_average = 0.209263
GrpLevelPara = 1.833710 

BW Util details:
bwutil = 0.208087 
total_CMD = 113261551 
util_bw = 23568300 
Wasted_Col = 47653858 
Wasted_Row = 7984831 
Idle = 34054562 

BW Util Bottlenecks: 
RCDc_limit = 63381187 
RCDWRc_limit = 7215578 
WTRc_limit = 23116594 
RTWc_limit = 17330876 
CCDLc_limit = 4362637 
rwq = 0 
CCDLc_limit_alone = 3070721 
WTRc_limit_alone = 22453172 
RTWc_limit_alone = 16702382 

Commands details: 
total_CMD = 113261551 
n_nop = 99334346 
Read = 4616817 
Write = 0 
L2_Alloc = 0 
L2_WB = 1275258 
n_act = 4430273 
n_pre = 4430257 
n_ref = 0 
n_req = 5443942 
total_req = 5892075 

Dual Bus Interface Util: 
issued_total_row = 8860530 
issued_total_col = 5892075 
Row_Bus_Util =  0.078231 
CoL_Bus_Util = 0.052022 
Either_Row_CoL_Bus_Util = 0.122965 
Issued_on_Two_Bus_Simul_Util = 0.007288 
issued_two_Eff = 0.059265 
queue_avg = 3.381530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4572484, Miss = 2449680, Miss_rate = 0.536, Pending_hits = 6417, Reservation_fails = 3380
L2_cache_bank[1]: Access = 4488712, Miss = 2447381, Miss_rate = 0.545, Pending_hits = 4481, Reservation_fails = 2647
L2_cache_bank[2]: Access = 4564506, Miss = 2464847, Miss_rate = 0.540, Pending_hits = 4598, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4510384, Miss = 2456941, Miss_rate = 0.545, Pending_hits = 4691, Reservation_fails = 2465
L2_cache_bank[4]: Access = 4571872, Miss = 2445546, Miss_rate = 0.535, Pending_hits = 4522, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4529950, Miss = 2466394, Miss_rate = 0.544, Pending_hits = 4808, Reservation_fails = 3606
L2_cache_bank[6]: Access = 4541507, Miss = 2454781, Miss_rate = 0.541, Pending_hits = 4524, Reservation_fails = 2337
L2_cache_bank[7]: Access = 4561410, Miss = 2465502, Miss_rate = 0.541, Pending_hits = 4670, Reservation_fails = 2357
L2_cache_bank[8]: Access = 4572112, Miss = 2458511, Miss_rate = 0.538, Pending_hits = 6227, Reservation_fails = 3161
L2_cache_bank[9]: Access = 4564303, Miss = 2453306, Miss_rate = 0.537, Pending_hits = 4549, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4557215, Miss = 2461454, Miss_rate = 0.540, Pending_hits = 4600, Reservation_fails = 2712
L2_cache_bank[11]: Access = 4499419, Miss = 2453383, Miss_rate = 0.545, Pending_hits = 4494, Reservation_fails = 2247
L2_cache_bank[12]: Access = 4548037, Miss = 2448468, Miss_rate = 0.538, Pending_hits = 4500, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4539542, Miss = 2462017, Miss_rate = 0.542, Pending_hits = 4761, Reservation_fails = 1405
L2_cache_bank[14]: Access = 8076306, Miss = 2458571, Miss_rate = 0.304, Pending_hits = 4597, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4562267, Miss = 2458840, Miss_rate = 0.539, Pending_hits = 4621, Reservation_fails = 1708
L2_cache_bank[16]: Access = 8994893, Miss = 2470690, Miss_rate = 0.275, Pending_hits = 6600, Reservation_fails = 2189
L2_cache_bank[17]: Access = 4539658, Miss = 2466463, Miss_rate = 0.543, Pending_hits = 4735, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4563263, Miss = 2463165, Miss_rate = 0.540, Pending_hits = 4615, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4482304, Miss = 2452421, Miss_rate = 0.547, Pending_hits = 4664, Reservation_fails = 1774
L2_cache_bank[20]: Access = 4529868, Miss = 2446335, Miss_rate = 0.540, Pending_hits = 4563, Reservation_fails = 2514
L2_cache_bank[21]: Access = 4537175, Miss = 2464377, Miss_rate = 0.543, Pending_hits = 4773, Reservation_fails = 1638
L2_cache_bank[22]: Access = 4521236, Miss = 2450516, Miss_rate = 0.542, Pending_hits = 4505, Reservation_fails = 2612
L2_cache_bank[23]: Access = 4491521, Miss = 2439141, Miss_rate = 0.543, Pending_hits = 4452, Reservation_fails = 1415
L2_total_cache_accesses = 116919944
L2_total_cache_misses = 58958730
L2_total_cache_miss_rate = 0.5043
L2_total_cache_pending_hits = 115967
L2_total_cache_reservation_fails = 58976
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50382359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 115967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33477709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22206956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 115967
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7462888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 818522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2455543
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 106182991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10736953
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 58906
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=116919944
icnt_total_pkts_simt_to_mem=116919944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 116919944
Req_Network_cycles = 44165707
Req_Network_injected_packets_per_cycle =       2.6473 
Req_Network_conflicts_per_cycle =       0.3459
Req_Network_conflicts_per_cycle_util =       0.4902
Req_Bank_Level_Parallism =       3.7525
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0971
Req_Network_out_buffer_full_per_cycle =       0.0004
Req_Network_out_buffer_avg_util =       2.8701

Reply_Network_injected_packets_num = 116919944
Reply_Network_cycles = 44165707
Reply_Network_injected_packets_per_cycle =        2.6473
Reply_Network_conflicts_per_cycle =        1.0414
Reply_Network_conflicts_per_cycle_util =       1.4711
Reply_Bank_Level_Parallism =       3.7396
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1776
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0882
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 12 hrs, 43 min, 19 sec (218599 sec)
gpgpu_simulation_rate = 11907 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 6757425x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 601720
gpu_sim_insn = 160395144
gpu_ipc =     266.5611
gpu_tot_sim_cycle = 44767427
gpu_tot_sim_insn = 2763261587
gpu_tot_ipc =      61.7248
gpu_tot_issued_cta = 302976
gpu_occupancy = 44.1773% 
gpu_tot_occupancy = 50.2551% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2395
partiton_level_parallism_total  =       2.6284
partiton_level_parallism_util =       1.8151
partiton_level_parallism_util_total  =       3.7273
L2_BW  =      54.1413 GB/Sec
L2_BW_total  =     114.8076 GB/Sec
gpu_total_sim_rate=12380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7658450, Miss = 3148677, Miss_rate = 0.411, Pending_hits = 77776, Reservation_fails = 337335
	L1D_cache_core[1]: Access = 7447931, Miss = 3048559, Miss_rate = 0.409, Pending_hits = 74905, Reservation_fails = 342733
	L1D_cache_core[2]: Access = 7266488, Miss = 2965091, Miss_rate = 0.408, Pending_hits = 75574, Reservation_fails = 334618
	L1D_cache_core[3]: Access = 7551393, Miss = 3028246, Miss_rate = 0.401, Pending_hits = 75647, Reservation_fails = 326099
	L1D_cache_core[4]: Access = 7533518, Miss = 3178234, Miss_rate = 0.422, Pending_hits = 78224, Reservation_fails = 363581
	L1D_cache_core[5]: Access = 7447950, Miss = 2988402, Miss_rate = 0.401, Pending_hits = 74978, Reservation_fails = 318787
	L1D_cache_core[6]: Access = 7416431, Miss = 2946318, Miss_rate = 0.397, Pending_hits = 73921, Reservation_fails = 326615
	L1D_cache_core[7]: Access = 7396977, Miss = 2893624, Miss_rate = 0.391, Pending_hits = 72059, Reservation_fails = 296301
	L1D_cache_core[8]: Access = 7574816, Miss = 3123380, Miss_rate = 0.412, Pending_hits = 75381, Reservation_fails = 350179
	L1D_cache_core[9]: Access = 7090192, Miss = 2772641, Miss_rate = 0.391, Pending_hits = 74631, Reservation_fails = 296702
	L1D_cache_core[10]: Access = 7687432, Miss = 3066416, Miss_rate = 0.399, Pending_hits = 75383, Reservation_fails = 323081
	L1D_cache_core[11]: Access = 7468144, Miss = 3134294, Miss_rate = 0.420, Pending_hits = 77999, Reservation_fails = 380870
	L1D_cache_core[12]: Access = 7380258, Miss = 3025039, Miss_rate = 0.410, Pending_hits = 75493, Reservation_fails = 337243
	L1D_cache_core[13]: Access = 7717529, Miss = 3170685, Miss_rate = 0.411, Pending_hits = 75817, Reservation_fails = 358473
	L1D_cache_core[14]: Access = 7554694, Miss = 3063883, Miss_rate = 0.406, Pending_hits = 76936, Reservation_fails = 342599
	L1D_cache_core[15]: Access = 6427762, Miss = 2366727, Miss_rate = 0.368, Pending_hits = 68132, Reservation_fails = 267270
	L1D_cache_core[16]: Access = 7503717, Miss = 3093451, Miss_rate = 0.412, Pending_hits = 75905, Reservation_fails = 354468
	L1D_cache_core[17]: Access = 7449648, Miss = 3071580, Miss_rate = 0.412, Pending_hits = 77281, Reservation_fails = 344000
	L1D_cache_core[18]: Access = 7426039, Miss = 3052001, Miss_rate = 0.411, Pending_hits = 75302, Reservation_fails = 358243
	L1D_cache_core[19]: Access = 7750127, Miss = 3122019, Miss_rate = 0.403, Pending_hits = 75449, Reservation_fails = 349969
	L1D_cache_core[20]: Access = 7556735, Miss = 3019679, Miss_rate = 0.400, Pending_hits = 76600, Reservation_fails = 352213
	L1D_cache_core[21]: Access = 7348377, Miss = 3014483, Miss_rate = 0.410, Pending_hits = 74896, Reservation_fails = 343191
	L1D_cache_core[22]: Access = 7540504, Miss = 3083521, Miss_rate = 0.409, Pending_hits = 74661, Reservation_fails = 358302
	L1D_cache_core[23]: Access = 6806390, Miss = 2640888, Miss_rate = 0.388, Pending_hits = 72209, Reservation_fails = 292518
	L1D_cache_core[24]: Access = 7364722, Miss = 2973283, Miss_rate = 0.404, Pending_hits = 75130, Reservation_fails = 347637
	L1D_cache_core[25]: Access = 7374895, Miss = 3018618, Miss_rate = 0.409, Pending_hits = 76734, Reservation_fails = 346943
	L1D_cache_core[26]: Access = 7608668, Miss = 3136869, Miss_rate = 0.412, Pending_hits = 77317, Reservation_fails = 387086
	L1D_cache_core[27]: Access = 7502667, Miss = 3022979, Miss_rate = 0.403, Pending_hits = 74961, Reservation_fails = 347370
	L1D_cache_core[28]: Access = 7152031, Miss = 2853522, Miss_rate = 0.399, Pending_hits = 73601, Reservation_fails = 312807
	L1D_cache_core[29]: Access = 7242334, Miss = 2841449, Miss_rate = 0.392, Pending_hits = 73370, Reservation_fails = 295732
	L1D_total_cache_accesses = 222246819
	L1D_total_cache_misses = 89864558
	L1D_total_cache_miss_rate = 0.4043
	L1D_total_cache_pending_hits = 2256272
	L1D_total_cache_reservation_fails = 10092965
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125396679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2256272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64630401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6653780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19160079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2256272
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4729310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3050070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3024008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 211443431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10803388

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6497466
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 302976, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
328171, 302418, 342488, 325966, 329608, 328882, 317368, 328590, 307639, 312673, 337344, 331719, 323231, 314431, 302540, 298311, 308825, 284842, 289430, 309283, 307442, 291103, 322144, 343481, 335493, 317382, 325102, 317721, 309736, 334328, 319668, 321790, 
gpgpu_n_tot_thrd_icount = 9587545344
gpgpu_n_tot_w_icount = 299610792
gpgpu_n_stall_shd_mem = 65694142
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 106862387
gpgpu_n_mem_write_global = 10803388
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 348905024
gpgpu_n_store_insn = 46634773
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 605952000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53520645
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12173497
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55372816	W0_Idle:419256070	W0_Scoreboard:-792850114	W1:109072434	W2:36232282	W3:19512764	W4:12764009	W5:9278757	W6:7241330	W7:5900907	W8:4933649	W9:4221270	W10:3696937	W11:3223185	W12:2885043	W13:2537641	W14:2269164	W15:2033896	W16:1778689	W17:1580748	W18:1380582	W19:1201171	W20:1051799	W21:901157	W22:781367	W23:677027	W24:610415	W25:550735	W26:519056	W27:515350	W28:542865	W29:595558	W30:688707	W31:809874	W32:59622424
single_issue_nums: WS0:74742019	WS1:74595465	WS2:75186741	WS3:75086567	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 670323840 {8:83790480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432135520 {40:10803388,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 922876280 {40:23071907,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3351619200 {40:83790480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86427104 {8:10803388,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 922876280 {40:23071907,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:37732137 	1114008 	1888349 	3735120 	7554281 	6264181 	4276921 	2418455 	982734 	274713 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55977172 	55961956 	2988943 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21352620 	1326409 	202055 	81013 	90335083 	1456233 	186686 	90665 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	98289859 	12030042 	4408865 	1856137 	732664 	275214 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4740 	39561 	53 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.235739  1.241686  1.233454  1.236957  1.231283  1.233660  1.238522  1.236477  1.234031  1.233375  1.230027  1.234805  1.235879  1.241426  1.231050  1.236616 
dram[1]:  1.235919  1.237291  1.232928  1.233541  1.232173  1.232563  1.234938  1.237229  1.234652  1.234154  1.232309  1.234464  1.237643  1.237529  1.231326  1.231249 
dram[2]:  1.234707  1.236456  1.235679  1.235175  1.232513  1.231303  1.237174  1.234967  1.234095  1.234490  1.235013  1.233047  1.239750  1.236374  1.233701  1.231866 
dram[3]:  1.235558  1.237032  1.235982  1.232843  1.232948  1.231750  1.237273  1.235758  1.235447  1.232430  1.233504  1.233078  1.240947  1.239926  1.232998  1.235967 
dram[4]:  1.236037  1.238283  1.231520  1.233107  1.234325  1.232302  1.236904  1.237572  1.231317  1.233196  1.230481  1.233200  1.238233  1.240096  1.232434  1.235656 
dram[5]:  1.236444  1.236770  1.232742  1.235085  1.233293  1.231286  1.234517  1.238335  1.231891  1.234129  1.231377  1.231008  1.239726  1.240953  1.234082  1.235781 
dram[6]:  1.236714  1.236232  1.236920  1.232704  1.232567  1.232100  1.237644  1.233144  1.238331  1.236933  1.231730  1.232005  1.242758  1.238695  1.233148  1.234090 
dram[7]:  1.240130  1.238125  1.232183  1.233328  1.234391  1.231744  1.239253  1.236143  1.235550  1.235482  1.231057  1.231778  1.239810  1.238957  1.234743  1.233036 
dram[8]:  1.233868  1.238541  1.231134  1.236159  1.232218  1.232467  1.234407  1.234723  1.232716  1.236321  1.229750  1.232971  1.234576  1.236973  1.233837  1.233333 
dram[9]:  1.237120  1.239369  1.230407  1.234539  1.234530  1.233521  1.235458  1.236423  1.236690  1.233877  1.230819  1.233553  1.240931  1.242696  1.232795  1.234597 
dram[10]:  1.238627  1.238630  1.236283  1.233829  1.235138  1.229386  1.235047  1.235399  1.234578  1.233729  1.233394  1.230743  1.239262  1.241038  1.235388  1.232974 
dram[11]:  1.236923  1.237000  1.235193  1.236085  1.234530  1.232498  1.235420  1.236740  1.235784  1.237327  1.231999  1.232648  1.238956  1.240637  1.234712  1.232845 
average row locality = 66305645/53689516 = 1.234983
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    292902    289315    294151    295085    296201    296115    286189    289758    289550    290963    293303    291830    291475    290997    295005    292333 
dram[1]:    292919    290269    300388    298036    296975    295425    294165    290169    288931    293490    292850    290636    291683    290885    296089    296897 
dram[2]:    294722    290673    293145    296822    294830    297043    289585    294015    290873    290452    287987    297477    289333    292486    294245    296456 
dram[3]:    293496    291022    292700    299106    298180    299993    290948    292975    289744    293252    295154    295719    287893    290677    295968    292120 
dram[4]:    291603    291225    299548    299956    294040    294907    289535    289722    293232    291894    295885    294421    289431    287813    294301    292633 
dram[5]:    291436    291533    300047    293517    296994    300319    293260    290680    292838    291538    295195    296576    286633    286550    294146    291875 
dram[6]:    293818    293247    292455    296884    297337    296901    291613    295578    288536    288829    292749    292154    285130    291340    295950    296393 
dram[7]:    290218    289740    299979    298990    297236    298225    288293    288731    289660    290041    296252    296661    291304    289878    294751    295614 
dram[8]:    292605    289724    301491    295740    298580    299617    290974    293595    291371    289337    297404    295499    293363    293997    293877    297877 
dram[9]:    290632    288468    301484    297472    296693    295667    293289    291582    287074    290563    297868    294303    289835    288975    295658    294575 
dram[10]:    289081    289249    291551    296336    292906    299113    292941    293876    289271    289998    294396    298190    291220    289101    293999    297731 
dram[11]:    289864    289487    294989    291847    292153    297480    293331    287984    287957    286714    295174    295061    290572    287292    295551    292541 
total dram reads = 56297985
bank skew: 301491/285130 = 1.06
chip skew: 4715051/4667997 = 1.01
number of total write accesses:
dram[0]:     80214     80453     81010     80024     79635     79523     79451     80244     79305     79232     80615     79949     79410     79332     81215     81403 
dram[1]:     81615     81061     81388     81365     79236     79053     79746     79067     78960     79519     80042     80495     81291     80197     81770     82133 
dram[2]:     82208     82304     80902     80124     79049     81028     79832     80455     79171     79995     80193     80065     80423     80018     82011     81872 
dram[3]:     81558     81250     81313     81784     79159     80924     80370     79864     78333     79213     79649     79626     79354     79509     81991     82110 
dram[4]:     80965     81396     80782     81690     79474     80675     78922     78614     78464     78144     80510     80666     80525     79830     81335     81732 
dram[5]:     81622     81128     81208     81308     79639     79911     80115     79126     79385     77923     80836     80828     79460     79606     81743     80994 
dram[6]:     81474     81068     80261     80929     79601     79657     78806     80752     77164     77815     81057     80512     80858     80358     81336     81929 
dram[7]:     79518     80655     81645     80812     79494     79339     79743     79843     78845     79450     80553     79789     79753     81153     81859     82419 
dram[8]:     81701     80979     81388     81572     79514     80039     80452     80203     79545     79633     80761     80787     80794     80173     81736     80897 
dram[9]:     81202     80617     82501     81044     79283     80000     79341     79303     79521     78811     81318     80697     79088     79187     82282     81235 
dram[10]:     80988     81199     79838     80006     80167     81291     79411     79731     78809     79044     80022     80326     78987     78701     80517     81524 
dram[11]:     80506     81453     80184     80003     80422     80221     79464     79497     78522     78366     80476     79615     79921     79095     80688     82196 
total dram writes = 15417407
bank skew: 82501/77164 = 1.07
chip skew: 1290174/1280561 = 1.01
average mf latency per bank:
dram[0]:        538       570       560       589       556       578       532       558       544       564       531       555       545       567       548       571
dram[1]:        524       517       554       552       546       543       527       520       526       523       522       508       534       529       530       524
dram[2]:        538       527       571       559       547       536       530       527       532       520       520       522       534       531       532       536
dram[3]:        534       544       549       542       540       536       528       519       526       524       520       522       531       537       535       535
dram[4]:        544       536       556       573       542       539       529       538       539       534       530       528       538       541       539       540
dram[5]:        532       532       563       559       544       543       532       529       536       530       525       525       538       537       539       535
dram[6]:        540       539       565       562       541       540       530       530       539       530       523       525       544       541       538       537
dram[7]:        550       540       565       571       547       545       527       521       526       527       531       527      2776       544       533       532
dram[8]:        547       534       582       566       552       548      2928       529       541       532       533       530       551       545       540       536
dram[9]:        533       533       555       557       540       542       528       537       525       528       527       531       544       546       527       530
dram[10]:        535       531       564       567       540       540       530       528       532       530       533       527       542       536       534       532
dram[11]:        523       516       546       540       520       529       519       511       517       522       510       513       530       528       521       518
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100766280 n_act=4457820 n_pre=4457804 n_ref_event=0 n_req=5506692 n_rd=4675172 n_rd_L2_A=0 n_write=0 n_wr_bk=1281015 bw_util=0.2075
n_activity=85065297 dram_eff=0.2801
bk0: 292902a 88712740i bk1: 289315a 89165067i bk2: 294151a 88753701i bk3: 295085a 88809276i bk4: 296201a 88676120i bk5: 296115a 88641566i bk6: 286189a 89706336i bk7: 289758a 89264133i bk8: 289550a 89331846i bk9: 290963a 89119904i bk10: 293303a 88716327i bk11: 291830a 88855037i bk12: 291475a 89075832i bk13: 290997a 89139900i bk14: 295005a 88489821i bk15: 292333a 88792846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190472
Row_Buffer_Locality_read = 0.208198
Row_Buffer_Locality_write = 0.090811
Bank_Level_Parallism = 5.243468
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.395481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.207524 
total_CMD = 114804641 
util_bw = 23824748 
Wasted_Col = 48125771 
Wasted_Row = 8205593 
Idle = 34648529 

BW Util Bottlenecks: 
RCDc_limit = 63822169 
RCDWRc_limit = 7248812 
WTRc_limit = 23114640 
RTWc_limit = 17514641 
CCDLc_limit = 4453334 
rwq = 0 
CCDLc_limit_alone = 3148330 
WTRc_limit_alone = 22451017 
RTWc_limit_alone = 16873260 

Commands details: 
total_CMD = 114804641 
n_nop = 100766280 
Read = 4675172 
Write = 0 
L2_Alloc = 0 
L2_WB = 1281015 
n_act = 4457820 
n_pre = 4457804 
n_ref = 0 
n_req = 5506692 
total_req = 5956187 

Dual Bus Interface Util: 
issued_total_row = 8915624 
issued_total_col = 5956187 
Row_Bus_Util =  0.077659 
CoL_Bus_Util = 0.051881 
Either_Row_CoL_Bus_Util = 0.122280 
Issued_on_Two_Bus_Simul_Util = 0.007260 
issued_two_Eff = 0.059369 
queue_avg = 3.615583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100692156 n_act=4483482 n_pre=4483466 n_ref_event=0 n_req=5534194 n_rd=4699807 n_rd_L2_A=0 n_write=0 n_wr_bk=1286938 bw_util=0.2086
n_activity=85028967 dram_eff=0.2816
bk0: 292919a 88683176i bk1: 290269a 88913764i bk2: 300388a 88252503i bk3: 298036a 88442152i bk4: 296975a 88633685i bk5: 295425a 88772606i bk6: 294165a 88957838i bk7: 290169a 89340114i bk8: 288931a 89443822i bk9: 293490a 88996963i bk10: 292850a 88820245i bk11: 290636a 88984229i bk12: 291683a 88947877i bk13: 290885a 88990076i bk14: 296089a 88389975i bk15: 296897a 88320539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.189858
Row_Buffer_Locality_read = 0.207605
Row_Buffer_Locality_write = 0.089895
Bank_Level_Parallism = 5.274352
Bank_Level_Parallism_Col = 2.206853
Bank_Level_Parallism_Ready = 1.395155
write_to_read_ratio_blp_rw_average = 0.209343
GrpLevelPara = 1.835916 

BW Util details:
bwutil = 0.208589 
total_CMD = 114804641 
util_bw = 23946980 
Wasted_Col = 48116658 
Wasted_Row = 8084624 
Idle = 34656379 

BW Util Bottlenecks: 
RCDc_limit = 64083041 
RCDWRc_limit = 7265330 
WTRc_limit = 23344726 
RTWc_limit = 17603086 
CCDLc_limit = 4445339 
rwq = 0 
CCDLc_limit_alone = 3134565 
WTRc_limit_alone = 22674792 
RTWc_limit_alone = 16962246 

Commands details: 
total_CMD = 114804641 
n_nop = 100692156 
Read = 4699807 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286938 
n_act = 4483482 
n_pre = 4483466 
n_ref = 0 
n_req = 5534194 
total_req = 5986745 

Dual Bus Interface Util: 
issued_total_row = 8966948 
issued_total_col = 5986745 
Row_Bus_Util =  0.078106 
CoL_Bus_Util = 0.052147 
Either_Row_CoL_Bus_Util = 0.122926 
Issued_on_Two_Bus_Simul_Util = 0.007327 
issued_two_Eff = 0.059607 
queue_avg = 3.422529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100716039 n_act=4476266 n_pre=4476250 n_ref_event=0 n_req=5527086 n_rd=4690144 n_rd_L2_A=0 n_write=0 n_wr_bk=1289650 bw_util=0.2083
n_activity=84945358 dram_eff=0.2816
bk0: 294722a 88326886i bk1: 290673a 88625655i bk2: 293145a 88762197i bk3: 296822a 88485990i bk4: 294830a 88598388i bk5: 297043a 88320192i bk6: 289585a 89134628i bk7: 294015a 88687353i bk8: 290873a 88989809i bk9: 290452a 88981904i bk10: 287987a 89069141i bk11: 297477a 88230277i bk12: 289333a 89019447i bk13: 292486a 88702344i bk14: 294245a 88375203i bk15: 296456a 88167475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190122
Row_Buffer_Locality_read = 0.207973
Row_Buffer_Locality_write = 0.090086
Bank_Level_Parallism = 5.312142
Bank_Level_Parallism_Col = 2.210196
Bank_Level_Parallism_Ready = 1.398913
write_to_read_ratio_blp_rw_average = 0.209966
GrpLevelPara = 1.837663 

BW Util details:
bwutil = 0.208347 
total_CMD = 114804641 
util_bw = 23919176 
Wasted_Col = 48009702 
Wasted_Row = 8113297 
Idle = 34762466 

BW Util Bottlenecks: 
RCDc_limit = 63888957 
RCDWRc_limit = 7288118 
WTRc_limit = 23354975 
RTWc_limit = 17602897 
CCDLc_limit = 4429293 
rwq = 0 
CCDLc_limit_alone = 3122679 
WTRc_limit_alone = 22686021 
RTWc_limit_alone = 16965237 

Commands details: 
total_CMD = 114804641 
n_nop = 100716039 
Read = 4690144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289650 
n_act = 4476266 
n_pre = 4476250 
n_ref = 0 
n_req = 5527086 
total_req = 5979794 

Dual Bus Interface Util: 
issued_total_row = 8952516 
issued_total_col = 5979794 
Row_Bus_Util =  0.077980 
CoL_Bus_Util = 0.052087 
Either_Row_CoL_Bus_Util = 0.122718 
Issued_on_Two_Bus_Simul_Util = 0.007349 
issued_two_Eff = 0.059886 
queue_avg = 3.577304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100705064 n_act=4480770 n_pre=4480754 n_ref_event=0 n_req=5534594 n_rd=4698947 n_rd_L2_A=0 n_write=0 n_wr_bk=1286007 bw_util=0.2085
n_activity=84967552 dram_eff=0.2818
bk0: 293496a 88417103i bk1: 291022a 88679487i bk2: 292700a 88657113i bk3: 299106a 88096984i bk4: 298180a 88314447i bk5: 299993a 88039140i bk6: 290948a 88859143i bk7: 292975a 88790952i bk8: 289744a 89161999i bk9: 293252a 88683813i bk10: 295154a 88339220i bk11: 295719a 88306326i bk12: 287893a 89281306i bk13: 290677a 89041440i bk14: 295968a 88170416i bk15: 292120a 88526418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190407
Row_Buffer_Locality_read = 0.208218
Row_Buffer_Locality_write = 0.090251
Bank_Level_Parallism = 5.321520
Bank_Level_Parallism_Col = 2.209232
Bank_Level_Parallism_Ready = 1.394644
write_to_read_ratio_blp_rw_average = 0.209848
GrpLevelPara = 1.837850 

BW Util details:
bwutil = 0.208527 
total_CMD = 114804641 
util_bw = 23939816 
Wasted_Col = 48050506 
Wasted_Row = 8103237 
Idle = 34711082 

BW Util Bottlenecks: 
RCDc_limit = 63982072 
RCDWRc_limit = 7274345 
WTRc_limit = 23302361 
RTWc_limit = 17638367 
CCDLc_limit = 4449674 
rwq = 0 
CCDLc_limit_alone = 3138789 
WTRc_limit_alone = 22634219 
RTWc_limit_alone = 16995624 

Commands details: 
total_CMD = 114804641 
n_nop = 100705064 
Read = 4698947 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286007 
n_act = 4480770 
n_pre = 4480754 
n_ref = 0 
n_req = 5534594 
total_req = 5984954 

Dual Bus Interface Util: 
issued_total_row = 8961524 
issued_total_col = 5984954 
Row_Bus_Util =  0.078059 
CoL_Bus_Util = 0.052132 
Either_Row_CoL_Bus_Util = 0.122814 
Issued_on_Two_Bus_Simul_Util = 0.007377 
issued_two_Eff = 0.060066 
queue_avg = 3.670198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100724579 n_act=4474454 n_pre=4474438 n_ref_event=0 n_req=5524336 n_rd=4690146 n_rd_L2_A=0 n_write=0 n_wr_bk=1283724 bw_util=0.2081
n_activity=85026411 dram_eff=0.281
bk0: 291603a 88719797i bk1: 291225a 88663221i bk2: 299548a 88099051i bk3: 299956a 88098393i bk4: 294040a 88696697i bk5: 294907a 88556045i bk6: 289535a 89223217i bk7: 289722a 89186298i bk8: 293232a 88809871i bk9: 291894a 88975819i bk10: 295885a 88331628i bk11: 294421a 88449531i bk12: 289431a 89038277i bk13: 287813a 89255560i bk14: 294301a 88393107i bk15: 292633a 88535882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190047
Row_Buffer_Locality_read = 0.207840
Row_Buffer_Locality_write = 0.090005
Bank_Level_Parallism = 5.297394
Bank_Level_Parallism_Col = 2.202964
Bank_Level_Parallism_Ready = 1.393205
write_to_read_ratio_blp_rw_average = 0.209356
GrpLevelPara = 1.833629 

BW Util details:
bwutil = 0.208140 
total_CMD = 114804641 
util_bw = 23895480 
Wasted_Col = 48123908 
Wasted_Row = 8127136 
Idle = 34658117 

BW Util Bottlenecks: 
RCDc_limit = 63961063 
RCDWRc_limit = 7275383 
WTRc_limit = 23250293 
RTWc_limit = 17578847 
CCDLc_limit = 4467368 
rwq = 0 
CCDLc_limit_alone = 3159921 
WTRc_limit_alone = 22587098 
RTWc_limit_alone = 16934595 

Commands details: 
total_CMD = 114804641 
n_nop = 100724579 
Read = 4690146 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283724 
n_act = 4474454 
n_pre = 4474438 
n_ref = 0 
n_req = 5524336 
total_req = 5973870 

Dual Bus Interface Util: 
issued_total_row = 8948892 
issued_total_col = 5973870 
Row_Bus_Util =  0.077949 
CoL_Bus_Util = 0.052035 
Either_Row_CoL_Bus_Util = 0.122644 
Issued_on_Two_Bus_Simul_Util = 0.007340 
issued_two_Eff = 0.059851 
queue_avg = 3.615924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61592
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100718420 n_act=4476832 n_pre=4476816 n_ref_event=0 n_req=5528010 n_rd=4693137 n_rd_L2_A=0 n_write=0 n_wr_bk=1284832 bw_util=0.2083
n_activity=84979579 dram_eff=0.2814
bk0: 291436a 88749044i bk1: 291533a 88699380i bk2: 300047a 88127590i bk3: 293517a 88621531i bk4: 296994a 88487889i bk5: 300319a 88096113i bk6: 293260a 88811644i bk7: 290680a 89140194i bk8: 292838a 88847959i bk9: 291538a 89153489i bk10: 295195a 88351493i bk11: 296576a 88255286i bk12: 286633a 89365454i bk13: 286550a 89336119i bk14: 294146a 88540398i bk15: 291875a 88729776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190155
Row_Buffer_Locality_read = 0.207989
Row_Buffer_Locality_write = 0.089901
Bank_Level_Parallism = 5.298147
Bank_Level_Parallism_Col = 2.206016
Bank_Level_Parallism_Ready = 1.395924
write_to_read_ratio_blp_rw_average = 0.209819
GrpLevelPara = 1.835155 

BW Util details:
bwutil = 0.208283 
total_CMD = 114804641 
util_bw = 23911876 
Wasted_Col = 48069855 
Wasted_Row = 8108569 
Idle = 34714341 

BW Util Bottlenecks: 
RCDc_limit = 63963774 
RCDWRc_limit = 7274791 
WTRc_limit = 23245710 
RTWc_limit = 17590592 
CCDLc_limit = 4432205 
rwq = 0 
CCDLc_limit_alone = 3130488 
WTRc_limit_alone = 22580952 
RTWc_limit_alone = 16953633 

Commands details: 
total_CMD = 114804641 
n_nop = 100718420 
Read = 4693137 
Write = 0 
L2_Alloc = 0 
L2_WB = 1284832 
n_act = 4476832 
n_pre = 4476816 
n_ref = 0 
n_req = 5528010 
total_req = 5977969 

Dual Bus Interface Util: 
issued_total_row = 8953648 
issued_total_col = 5977969 
Row_Bus_Util =  0.077990 
CoL_Bus_Util = 0.052071 
Either_Row_CoL_Bus_Util = 0.122697 
Issued_on_Two_Bus_Simul_Util = 0.007364 
issued_two_Eff = 0.060016 
queue_avg = 3.570385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57038
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100731417 n_act=4470010 n_pre=4469994 n_ref_event=0 n_req=5521908 n_rd=4688914 n_rd_L2_A=0 n_write=0 n_wr_bk=1283577 bw_util=0.2081
n_activity=85032816 dram_eff=0.2809
bk0: 293818a 88447682i bk1: 293247a 88573979i bk2: 292455a 88882798i bk3: 296884a 88572107i bk4: 297337a 88507605i bk5: 296901a 88450709i bk6: 291613a 89043888i bk7: 295578a 88628210i bk8: 288536a 89458799i bk9: 288829a 89471505i bk10: 292749a 88630504i bk11: 292154a 88744127i bk12: 285130a 89404344i bk13: 291340a 88878615i bk14: 295950a 88292545i bk15: 296393a 88205635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190495
Row_Buffer_Locality_read = 0.208329
Row_Buffer_Locality_write = 0.090109
Bank_Level_Parallism = 5.284824
Bank_Level_Parallism_Col = 2.204215
Bank_Level_Parallism_Ready = 1.396018
write_to_read_ratio_blp_rw_average = 0.209439
GrpLevelPara = 1.834241 

BW Util details:
bwutil = 0.208092 
total_CMD = 114804641 
util_bw = 23889964 
Wasted_Col = 48072786 
Wasted_Row = 8162461 
Idle = 34679430 

BW Util Bottlenecks: 
RCDc_limit = 63913255 
RCDWRc_limit = 7259842 
WTRc_limit = 23235579 
RTWc_limit = 17559632 
CCDLc_limit = 4421739 
rwq = 0 
CCDLc_limit_alone = 3119532 
WTRc_limit_alone = 22570883 
RTWc_limit_alone = 16922121 

Commands details: 
total_CMD = 114804641 
n_nop = 100731417 
Read = 4688914 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283577 
n_act = 4470010 
n_pre = 4469994 
n_ref = 0 
n_req = 5521908 
total_req = 5972491 

Dual Bus Interface Util: 
issued_total_row = 8940004 
issued_total_col = 5972491 
Row_Bus_Util =  0.077871 
CoL_Bus_Util = 0.052023 
Either_Row_CoL_Bus_Util = 0.122584 
Issued_on_Two_Bus_Simul_Util = 0.007310 
issued_two_Eff = 0.059636 
queue_avg = 3.572470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57247
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100715417 n_act=4476411 n_pre=4476395 n_ref_event=0 n_req=5529802 n_rd=4695573 n_rd_L2_A=0 n_write=0 n_wr_bk=1284870 bw_util=0.2084
n_activity=85004522 dram_eff=0.2814
bk0: 290218a 88886167i bk1: 289740a 88796060i bk2: 299979a 88001269i bk3: 298990a 88142832i bk4: 297236a 88371604i bk5: 298225a 88302779i bk6: 288293a 89269101i bk7: 288731a 89114221i bk8: 289660a 89207817i bk9: 290041a 89008057i bk10: 296252a 88253356i bk11: 296661a 88201041i bk12: 291304a 88898381i bk13: 289878a 88864435i bk14: 294751a 88296621i bk15: 295614a 88188639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190493
Row_Buffer_Locality_read = 0.208276
Row_Buffer_Locality_write = 0.090403
Bank_Level_Parallism = 5.315535
Bank_Level_Parallism_Col = 2.207380
Bank_Level_Parallism_Ready = 1.394049
write_to_read_ratio_blp_rw_average = 0.209768
GrpLevelPara = 1.837094 

BW Util details:
bwutil = 0.208369 
total_CMD = 114804641 
util_bw = 23921772 
Wasted_Col = 48056197 
Wasted_Row = 8127624 
Idle = 34699048 

BW Util Bottlenecks: 
RCDc_limit = 63952463 
RCDWRc_limit = 7264495 
WTRc_limit = 23258361 
RTWc_limit = 17612033 
CCDLc_limit = 4443572 
rwq = 0 
CCDLc_limit_alone = 3135204 
WTRc_limit_alone = 22591873 
RTWc_limit_alone = 16970153 

Commands details: 
total_CMD = 114804641 
n_nop = 100715417 
Read = 4695573 
Write = 0 
L2_Alloc = 0 
L2_WB = 1284870 
n_act = 4476411 
n_pre = 4476395 
n_ref = 0 
n_req = 5529802 
total_req = 5980443 

Dual Bus Interface Util: 
issued_total_row = 8952806 
issued_total_col = 5980443 
Row_Bus_Util =  0.077983 
CoL_Bus_Util = 0.052092 
Either_Row_CoL_Bus_Util = 0.122723 
Issued_on_Two_Bus_Simul_Util = 0.007352 
issued_two_Eff = 0.059906 
queue_avg = 3.674174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67417
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100654706 n_act=4500176 n_pre=4500160 n_ref_event=0 n_req=5553133 n_rd=4715051 n_rd_L2_A=0 n_write=0 n_wr_bk=1290174 bw_util=0.2092
n_activity=85045392 dram_eff=0.2824
bk0: 292605a 88190004i bk1: 289724a 88656732i bk2: 301491a 87651514i bk3: 295740a 88178005i bk4: 298580a 88073322i bk5: 299617a 87901359i bk6: 290974a 88718775i bk7: 293595a 88601994i bk8: 291371a 88717453i bk9: 289337a 88889609i bk10: 297404a 87901272i bk11: 295499a 88022108i bk12: 293363a 88397440i bk13: 293997a 88358095i bk14: 293877a 88254851i bk15: 297877a 87875746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.189615
Row_Buffer_Locality_read = 0.207246
Row_Buffer_Locality_write = 0.090424
Bank_Level_Parallism = 5.377176
Bank_Level_Parallism_Col = 2.211618
Bank_Level_Parallism_Ready = 1.393114
write_to_read_ratio_blp_rw_average = 0.209724
GrpLevelPara = 1.840784 

BW Util details:
bwutil = 0.209233 
total_CMD = 114804641 
util_bw = 24020900 
Wasted_Col = 48143581 
Wasted_Row = 8043510 
Idle = 34596650 

BW Util Bottlenecks: 
RCDc_limit = 64201269 
RCDWRc_limit = 7288409 
WTRc_limit = 23463596 
RTWc_limit = 17707331 
CCDLc_limit = 4495048 
rwq = 0 
CCDLc_limit_alone = 3179933 
WTRc_limit_alone = 22792390 
RTWc_limit_alone = 17063422 

Commands details: 
total_CMD = 114804641 
n_nop = 100654706 
Read = 4715051 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290174 
n_act = 4500176 
n_pre = 4500160 
n_ref = 0 
n_req = 5553133 
total_req = 6005225 

Dual Bus Interface Util: 
issued_total_row = 9000336 
issued_total_col = 6005225 
Row_Bus_Util =  0.078397 
CoL_Bus_Util = 0.052308 
Either_Row_CoL_Bus_Util = 0.123252 
Issued_on_Two_Bus_Simul_Util = 0.007453 
issued_two_Eff = 0.060469 
queue_avg = 3.835918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83592
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100719252 n_act=4475892 n_pre=4475876 n_ref_event=0 n_req=5529590 n_rd=4694138 n_rd_L2_A=0 n_write=0 n_wr_bk=1285430 bw_util=0.2083
n_activity=84972367 dram_eff=0.2815
bk0: 290632a 88689064i bk1: 288468a 88950381i bk2: 301484a 87752486i bk3: 297472a 88210951i bk4: 296693a 88449337i bk5: 295667a 88450253i bk6: 293289a 88876349i bk7: 291582a 88995894i bk8: 287074a 89341036i bk9: 290563a 88991144i bk10: 297868a 87986150i bk11: 294303a 88281191i bk12: 289835a 89117427i bk13: 288975a 89130932i bk14: 295658a 88183290i bk15: 294575a 88293353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190556
Row_Buffer_Locality_read = 0.208358
Row_Buffer_Locality_write = 0.090537
Bank_Level_Parallism = 5.320060
Bank_Level_Parallism_Col = 2.206681
Bank_Level_Parallism_Ready = 1.394006
write_to_read_ratio_blp_rw_average = 0.209801
GrpLevelPara = 1.836685 

BW Util details:
bwutil = 0.208339 
total_CMD = 114804641 
util_bw = 23918272 
Wasted_Col = 48033865 
Wasted_Row = 8116962 
Idle = 34735542 

BW Util Bottlenecks: 
RCDc_limit = 63920266 
RCDWRc_limit = 7273980 
WTRc_limit = 23255055 
RTWc_limit = 17601572 
CCDLc_limit = 4434364 
rwq = 0 
CCDLc_limit_alone = 3126917 
WTRc_limit_alone = 22589457 
RTWc_limit_alone = 16959723 

Commands details: 
total_CMD = 114804641 
n_nop = 100719252 
Read = 4694138 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285430 
n_act = 4475892 
n_pre = 4475876 
n_ref = 0 
n_req = 5529590 
total_req = 5979568 

Dual Bus Interface Util: 
issued_total_row = 8951768 
issued_total_col = 5979568 
Row_Bus_Util =  0.077974 
CoL_Bus_Util = 0.052085 
Either_Row_CoL_Bus_Util = 0.122690 
Issued_on_Two_Bus_Simul_Util = 0.007369 
issued_two_Eff = 0.060058 
queue_avg = 3.677303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6773
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100737776 n_act=4467573 n_pre=4467557 n_ref_event=0 n_req=5518276 n_rd=4688959 n_rd_L2_A=0 n_write=0 n_wr_bk=1280561 bw_util=0.208
n_activity=85053533 dram_eff=0.2807
bk0: 289081a 89137374i bk1: 289249a 89108254i bk2: 291551a 89241206i bk3: 296336a 88807783i bk4: 292906a 89008725i bk5: 299113a 88343779i bk6: 292941a 89081770i bk7: 293876a 88985911i bk8: 289271a 89474430i bk9: 289998a 89313381i bk10: 294396a 88693915i bk11: 298190a 88367059i bk12: 291220a 89150547i bk13: 289101a 89447348i bk14: 293999a 88808690i bk15: 297731a 88416432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190404
Row_Buffer_Locality_read = 0.208074
Row_Buffer_Locality_write = 0.090501
Bank_Level_Parallism = 5.241575
Bank_Level_Parallism_Col = 2.200047
Bank_Level_Parallism_Ready = 1.394562
write_to_read_ratio_blp_rw_average = 0.209016
GrpLevelPara = 1.831201 

BW Util details:
bwutil = 0.207989 
total_CMD = 114804641 
util_bw = 23878080 
Wasted_Col = 48130267 
Wasted_Row = 8160272 
Idle = 34636022 

BW Util Bottlenecks: 
RCDc_limit = 63986881 
RCDWRc_limit = 7227175 
WTRc_limit = 23144939 
RTWc_limit = 17492818 
CCDLc_limit = 4420158 
rwq = 0 
CCDLc_limit_alone = 3119912 
WTRc_limit_alone = 22481007 
RTWc_limit_alone = 16856504 

Commands details: 
total_CMD = 114804641 
n_nop = 100737776 
Read = 4688959 
Write = 0 
L2_Alloc = 0 
L2_WB = 1280561 
n_act = 4467573 
n_pre = 4467557 
n_ref = 0 
n_req = 5518276 
total_req = 5969520 

Dual Bus Interface Util: 
issued_total_row = 8935130 
issued_total_col = 5969520 
Row_Bus_Util =  0.077829 
CoL_Bus_Util = 0.051997 
Either_Row_CoL_Bus_Util = 0.122529 
Issued_on_Two_Bus_Simul_Util = 0.007297 
issued_two_Eff = 0.059557 
queue_avg = 3.450557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.45056
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114804641 n_nop=100782551 n_act=4449830 n_pre=4449814 n_ref_event=0 n_req=5498024 n_rd=4667997 n_rd_L2_A=0 n_write=0 n_wr_bk=1280629 bw_util=0.2073
n_activity=84916859 dram_eff=0.2802
bk0: 289864a 89187484i bk1: 289487a 89081565i bk2: 294989a 88964533i bk3: 291847a 89173168i bk4: 292153a 89111283i bk5: 297480a 88641804i bk6: 293331a 89114308i bk7: 287984a 89580687i bk8: 287957a 89664909i bk9: 286714a 89839870i bk10: 295174a 88796060i bk11: 295061a 88766906i bk12: 290572a 89246541i bk13: 287292a 89646512i bk14: 295551a 88799818i bk15: 292541a 88778101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.190649
Row_Buffer_Locality_read = 0.208499
Row_Buffer_Locality_write = 0.090266
Bank_Level_Parallism = 5.213435
Bank_Level_Parallism_Col = 2.198668
Bank_Level_Parallism_Ready = 1.395728
write_to_read_ratio_blp_rw_average = 0.208870
GrpLevelPara = 1.829815 

BW Util details:
bwutil = 0.207261 
total_CMD = 114804641 
util_bw = 23794504 
Wasted_Col = 48014609 
Wasted_Row = 8195090 
Idle = 34800438 

BW Util Bottlenecks: 
RCDc_limit = 63713857 
RCDWRc_limit = 7242753 
WTRc_limit = 23154650 
RTWc_limit = 17389071 
CCDLc_limit = 4403478 
rwq = 0 
CCDLc_limit_alone = 3107203 
WTRc_limit_alone = 22490053 
RTWc_limit_alone = 16757393 

Commands details: 
total_CMD = 114804641 
n_nop = 100782551 
Read = 4667997 
Write = 0 
L2_Alloc = 0 
L2_WB = 1280629 
n_act = 4449830 
n_pre = 4449814 
n_ref = 0 
n_req = 5498024 
total_req = 5948626 

Dual Bus Interface Util: 
issued_total_row = 8899644 
issued_total_col = 5948626 
Row_Bus_Util =  0.077520 
CoL_Bus_Util = 0.051815 
Either_Row_CoL_Bus_Util = 0.122139 
Issued_on_Two_Bus_Simul_Util = 0.007196 
issued_two_Eff = 0.058920 
queue_avg = 3.343009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4602168, Miss = 2475288, Miss_rate = 0.538, Pending_hits = 6548, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4518161, Miss = 2472908, Miss_rate = 0.547, Pending_hits = 4508, Reservation_fails = 2647
L2_cache_bank[2]: Access = 4594029, Miss = 2490512, Miss_rate = 0.542, Pending_hits = 4646, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4539523, Miss = 2482319, Miss_rate = 0.547, Pending_hits = 4733, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4601232, Miss = 2471232, Miss_rate = 0.537, Pending_hits = 4574, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4559204, Miss = 2491936, Miss_rate = 0.547, Pending_hits = 4859, Reservation_fails = 3606
L2_cache_bank[6]: Access = 4571523, Miss = 2480596, Miss_rate = 0.543, Pending_hits = 4563, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4591279, Miss = 2491376, Miss_rate = 0.543, Pending_hits = 4707, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4601947, Miss = 2484087, Miss_rate = 0.540, Pending_hits = 6357, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4594292, Miss = 2479083, Miss_rate = 0.540, Pending_hits = 4597, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4586620, Miss = 2487062, Miss_rate = 0.542, Pending_hits = 4658, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4529350, Miss = 2479101, Miss_rate = 0.547, Pending_hits = 4548, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4577545, Miss = 2474096, Miss_rate = 0.540, Pending_hits = 4536, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4569399, Miss = 2487822, Miss_rate = 0.544, Pending_hits = 4813, Reservation_fails = 1405
L2_cache_bank[14]: Access = 8122910, Miss = 2484209, Miss_rate = 0.306, Pending_hits = 4645, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4591651, Miss = 2484395, Miss_rate = 0.541, Pending_hits = 4663, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9042320, Miss = 2496181, Miss_rate = 0.276, Pending_hits = 6715, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4569038, Miss = 2491902, Miss_rate = 0.545, Pending_hits = 4779, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4593081, Miss = 2489049, Miss_rate = 0.542, Pending_hits = 4658, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4512080, Miss = 2478121, Miss_rate = 0.549, Pending_hits = 4702, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4559282, Miss = 2471881, Miss_rate = 0.542, Pending_hits = 4607, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4567045, Miss = 2490109, Miss_rate = 0.545, Pending_hits = 4817, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4550746, Miss = 2476103, Miss_rate = 0.544, Pending_hits = 4554, Reservation_fails = 2735
L2_cache_bank[23]: Access = 4521350, Miss = 2464918, Miss_rate = 0.545, Pending_hits = 4508, Reservation_fails = 1519
L2_total_cache_accesses = 117665775
L2_total_cache_misses = 59574286
L2_total_cache_miss_rate = 0.5063
L2_total_cache_pending_hits = 117295
L2_total_cache_reservation_fails = 61488
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50447107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33746190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22551795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117295
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7527087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457219
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 106862387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10803388
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61418
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=117665775
icnt_total_pkts_simt_to_mem=117665775
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 117665775
Req_Network_cycles = 44767427
Req_Network_injected_packets_per_cycle =       2.6284 
Req_Network_conflicts_per_cycle =       0.3418
Req_Network_conflicts_per_cycle_util =       0.4847
Req_Bank_Level_Parallism =       3.7273
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0959
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.8322

Reply_Network_injected_packets_num = 117665775
Reply_Network_cycles = 44767427
Reply_Network_injected_packets_per_cycle =        2.6284
Reply_Network_conflicts_per_cycle =        1.0294
Reply_Network_conflicts_per_cycle_util =       1.4549
Reply_Bank_Level_Parallism =       3.7147
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1753
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0876
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 13 hrs, 59 min, 49 sec (223189 sec)
gpgpu_simulation_rate = 12380 (inst/sec)
gpgpu_simulation_rate = 200 (cycle/sec)
gpgpu_silicon_slowdown = 6825000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z9bc_updateiPiPb'
Destroy streams for kernel 17: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 17 
gpu_sim_cycle = 153520
gpu_sim_insn = 94713272
gpu_ipc =     616.9442
gpu_tot_sim_cycle = 44920947
gpu_tot_sim_insn = 2857974859
gpu_tot_ipc =      63.6223
gpu_tot_issued_cta = 321912
gpu_occupancy = 93.5959% 
gpu_tot_occupancy = 50.4347% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9789
partiton_level_parallism_total  =       2.6364
partiton_level_parallism_util =       5.2164
partiton_level_parallism_util_total  =       3.7341
L2_BW  =     217.4787 GB/Sec
L2_BW_total  =     115.1585 GB/Sec
gpu_total_sim_rate=12706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7683922, Miss = 3173910, Miss_rate = 0.413, Pending_hits = 77776, Reservation_fails = 348032
	L1D_cache_core[1]: Access = 7473458, Miss = 3073875, Miss_rate = 0.411, Pending_hits = 74905, Reservation_fails = 353168
	L1D_cache_core[2]: Access = 7291990, Miss = 2990370, Miss_rate = 0.410, Pending_hits = 75574, Reservation_fails = 345354
	L1D_cache_core[3]: Access = 7576852, Miss = 3053481, Miss_rate = 0.403, Pending_hits = 75647, Reservation_fails = 336730
	L1D_cache_core[4]: Access = 7558782, Miss = 3203272, Miss_rate = 0.424, Pending_hits = 78224, Reservation_fails = 374958
	L1D_cache_core[5]: Access = 7473420, Miss = 3013639, Miss_rate = 0.403, Pending_hits = 74978, Reservation_fails = 329205
	L1D_cache_core[6]: Access = 7441788, Miss = 2971437, Miss_rate = 0.399, Pending_hits = 73921, Reservation_fails = 337554
	L1D_cache_core[7]: Access = 7422553, Miss = 2918981, Miss_rate = 0.393, Pending_hits = 72059, Reservation_fails = 306840
	L1D_cache_core[8]: Access = 7600146, Miss = 3148458, Miss_rate = 0.414, Pending_hits = 75381, Reservation_fails = 360828
	L1D_cache_core[9]: Access = 7115613, Miss = 2797799, Miss_rate = 0.393, Pending_hits = 74631, Reservation_fails = 307093
	L1D_cache_core[10]: Access = 7713095, Miss = 3091844, Miss_rate = 0.401, Pending_hits = 75383, Reservation_fails = 333198
	L1D_cache_core[11]: Access = 7493464, Miss = 3159371, Miss_rate = 0.422, Pending_hits = 77999, Reservation_fails = 391298
	L1D_cache_core[12]: Access = 7405890, Miss = 3050438, Miss_rate = 0.412, Pending_hits = 75493, Reservation_fails = 347887
	L1D_cache_core[13]: Access = 7742990, Miss = 3195924, Miss_rate = 0.413, Pending_hits = 75817, Reservation_fails = 369006
	L1D_cache_core[14]: Access = 7580122, Miss = 3089080, Miss_rate = 0.408, Pending_hits = 76936, Reservation_fails = 353372
	L1D_cache_core[15]: Access = 6453094, Miss = 2391840, Miss_rate = 0.371, Pending_hits = 68132, Reservation_fails = 278162
	L1D_cache_core[16]: Access = 7529206, Miss = 3118689, Miss_rate = 0.414, Pending_hits = 75905, Reservation_fails = 365307
	L1D_cache_core[17]: Access = 7475197, Miss = 3096899, Miss_rate = 0.414, Pending_hits = 77281, Reservation_fails = 354514
	L1D_cache_core[18]: Access = 7451672, Miss = 3077399, Miss_rate = 0.413, Pending_hits = 75302, Reservation_fails = 369022
	L1D_cache_core[19]: Access = 7775798, Miss = 3147459, Miss_rate = 0.405, Pending_hits = 75449, Reservation_fails = 360581
	L1D_cache_core[20]: Access = 7582242, Miss = 3044954, Miss_rate = 0.402, Pending_hits = 76600, Reservation_fails = 362667
	L1D_cache_core[21]: Access = 7373968, Miss = 3039880, Miss_rate = 0.412, Pending_hits = 74896, Reservation_fails = 354160
	L1D_cache_core[22]: Access = 7565865, Miss = 3108641, Miss_rate = 0.411, Pending_hits = 74661, Reservation_fails = 369304
	L1D_cache_core[23]: Access = 6831960, Miss = 2666206, Miss_rate = 0.390, Pending_hits = 72209, Reservation_fails = 303388
	L1D_cache_core[24]: Access = 7390115, Miss = 2998439, Miss_rate = 0.406, Pending_hits = 75130, Reservation_fails = 358576
	L1D_cache_core[25]: Access = 7400499, Miss = 3043978, Miss_rate = 0.411, Pending_hits = 76734, Reservation_fails = 357194
	L1D_cache_core[26]: Access = 7634258, Miss = 3162226, Miss_rate = 0.414, Pending_hits = 77317, Reservation_fails = 397361
	L1D_cache_core[27]: Access = 7528154, Miss = 3048219, Miss_rate = 0.405, Pending_hits = 74961, Reservation_fails = 358353
	L1D_cache_core[28]: Access = 7177455, Miss = 2878721, Miss_rate = 0.401, Pending_hits = 73601, Reservation_fails = 323907
	L1D_cache_core[29]: Access = 7267613, Miss = 2866486, Miss_rate = 0.394, Pending_hits = 73370, Reservation_fails = 307125
	L1D_total_cache_accesses = 223011181
	L1D_total_cache_misses = 90621915
	L1D_total_cache_miss_rate = 0.4064
	L1D_total_cache_pending_hits = 2256272
	L1D_total_cache_reservation_fails = 10414144
	L1D_cache_data_port_util = 0.121
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125396679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2256272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64819759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6974959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19728078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2256272
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4736315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3050070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3024008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 212200788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10810393

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6818645
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 321912, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
331663, 305910, 345978, 329450, 333094, 332358, 320852, 332078, 311145, 316193, 340844, 335233, 326743, 317937, 306050, 301821, 312313, 288334, 292920, 312771, 310944, 294591, 325630, 346975, 338943, 320834, 328558, 321167, 313182, 337776, 323116, 325238, 
gpgpu_n_tot_thrd_icount = 9694626048
gpgpu_n_tot_w_icount = 302957064
gpgpu_n_stall_shd_mem = 65694142
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 107619744
gpgpu_n_mem_write_global = 10810393
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 358148871
gpgpu_n_store_insn = 46652650
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 620494848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53520645
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12173497
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56326638	W0_Idle:419291273	W0_Scoreboard:-779388003	W1:109080598	W2:36234764	W3:19514236	W4:12765199	W5:9279707	W6:7242314	W7:5901845	W8:4934521	W9:4222088	W10:3697889	W11:3224097	W12:2885973	W13:2538733	W14:2270440	W15:2035458	W16:1780693	W17:1583160	W18:1383660	W19:1205099	W20:1057261	W21:908523	W22:791053	W23:691891	W24:631777	W25:581195	W26:561792	W27:572582	W28:618857	W29:692194	W30:810513	W31:964852	W32:62294100
single_issue_nums: WS0:75578643	WS1:75432001	WS2:76023305	WS3:75923115	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676382696 {8:84547837,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432415720 {40:10810393,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 922876280 {40:23071907,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3381913480 {40:84547837,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86483144 {8:10810393,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 922876280 {40:23071907,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:38043647 	1178658 	1970754 	3832645 	7680211 	6327925 	4290225 	2421165 	983114 	274714 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55984056 	56715503 	2992874 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21352620 	1326409 	202055 	81013 	91063580 	1489754 	189029 	90666 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	98766126 	12195682 	4497773 	1886463 	735780 	275319 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4740 	39709 	54 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.249555  1.255755  1.246933  1.250490  1.244626  1.247013  1.252689  1.250464  1.247505  1.246787  1.243502  1.248396  1.249852  1.255473  1.244327  1.250040 
dram[1]:  1.249732  1.251219  1.246141  1.246862  1.245484  1.245986  1.248764  1.251222  1.248182  1.247517  1.245845  1.248106  1.251559  1.251525  1.244529  1.244476 
dram[2]:  1.248442  1.250348  1.249147  1.248596  1.245916  1.244577  1.251208  1.248743  1.247478  1.247931  1.248743  1.246385  1.253831  1.250289  1.247027  1.245089 
dram[3]:  1.249351  1.250937  1.249525  1.246120  1.246238  1.244936  1.251186  1.249620  1.248952  1.245742  1.246968  1.246542  1.255139  1.253967  1.246247  1.249399 
dram[4]:  1.249918  1.252146  1.244738  1.246364  1.247766  1.245728  1.250929  1.251602  1.244663  1.246620  1.243882  1.246724  1.252264  1.254252  1.245770  1.249087 
dram[5]:  1.250349  1.250674  1.245965  1.248586  1.246629  1.244500  1.248321  1.252324  1.245177  1.247580  1.244806  1.244404  1.253925  1.255158  1.247396  1.249263 
dram[6]:  1.250496  1.250032  1.250474  1.246072  1.245883  1.245428  1.251596  1.246852  1.251953  1.250545  1.245279  1.245581  1.257023  1.252652  1.246453  1.247372 
dram[7]:  1.254128  1.252101  1.245407  1.246639  1.247773  1.245086  1.253305  1.250159  1.249047  1.248964  1.244469  1.245222  1.253797  1.252964  1.248068  1.246304 
dram[8]:  1.247621  1.252483  1.244256  1.249617  1.245562  1.245718  1.248292  1.248526  1.246114  1.249827  1.243073  1.246429  1.248415  1.250811  1.247199  1.246572 
dram[9]:  1.251015  1.253432  1.243551  1.247934  1.247950  1.246962  1.249313  1.250345  1.250260  1.247292  1.244148  1.247067  1.255051  1.256860  1.246039  1.247981 
dram[10]:  1.252579  1.252589  1.249933  1.247307  1.248693  1.242604  1.248888  1.249220  1.248091  1.247173  1.246905  1.244098  1.253272  1.255182  1.248759  1.246191 
dram[11]:  1.250857  1.250943  1.248670  1.249707  1.248016  1.245875  1.249232  1.250796  1.249378  1.250975  1.245487  1.246196  1.252978  1.254818  1.248033  1.246255 
average row locality = 67067804/53714863 = 1.248589
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    296850    293262    298113    299048    300168    300081    290129    293697    293453    294867    297207    295733    295439    294961    298971    296301 
dram[1]:    296867    294217    304351    302000    300943    299393    298105    294108    292834    297392    296754    294539    295644    294849    300054    300865 
dram[2]:    298670    294620    297108    300785    298794    301010    293525    297955    294777    294356    291891    301380    293297    296450    298213    300424 
dram[3]:    297444    294970    296664    303070    302147    303961    294887    296915    293648    297155    299058    299623    291855    294640    299934    296085 
dram[4]:    295551    295170    303511    303919    298008    298874    293475    293662    297136    295798    299788    298325    293395    291777    298269    296601 
dram[5]:    295384    295481    304011    297480    300962    304287    297200    294620    296742    295442    299099    300479    290596    290509    298114    295843 
dram[6]:    297763    297192    296419    300848    301305    300868    295552    299514    292440    292733    296653    296058    289094    295304    299918    300361 
dram[7]:    294165    293685    303947    302958    301203    302193    292229    292667    293563    293944    300155    300565    295268    293841    298719    299580 
dram[8]:    296546    293664    305459    299707    302548    303585    294910    297531    295275    293240    301306    299400    297331    297965    297844    301844 
dram[9]:    294572    292410    305452    301439    300660    299633    297225    295517    290978    294467    301772    298207    293802    292942    299624    298543 
dram[10]:    293022    293193    295519    300304    296874    303081    296876    297810    293174    293902    298300    302094    295188    293069    297966    301699 
dram[11]:    293808    293431    298957    295815    296121    301448    297266    291918    291860    290617    299078    298965    294540    291258    299516    296509 
total dram reads = 57055294
bank skew: 305459/289094 = 1.06
chip skew: 4778155/4731107 = 1.01
number of total write accesses:
dram[0]:     80282     80512     81086     80072     79753     79637     79506     80292     79325     79251     80634     79970     79431     79344     81250     81431 
dram[1]:     81674     81122     81443     81437     79336     79172     79794     79132     78974     79533     80052     80514     81302     80213     81793     82160 
dram[2]:     82270     82356     80967     80197     79161     81138     79887     80510     79190     80016     80212     80085     80438     80032     82041     81900 
dram[3]:     81609     81302     81400     81861     79271     81034     80429     79925     78349     79237     79669     79641     79372     79522     82016     82139 
dram[4]:     81024     81455     80861     81758     79607     80792     78976     78665     78477     78156     80531     80692     80539     79851     81378     81753 
dram[5]:     81684     81191     81275     81379     79748     80040     80166     79174     79402     77940     80850     80846     79475     79625     81763     81020 
dram[6]:     81525     81122     80331     80999     79727     79778     78857     80808     77178     77836     81066     80527     80869     80376     81374     81958 
dram[7]:     79578     80712     81718     80889     79616     79454     79795     79890     78859     79465     80564     79802     79778     81174     81880     82447 
dram[8]:     81764     81054     81461     81642     79639     80159     80507     80260     79551     79649     80779     80801     80809     80193     81774     80929 
dram[9]:     81260     80678     82591     81117     79399     80113     79401     79355     79539     78825     81330     80719     79106     79204     82312     81270 
dram[10]:     81049     81271     79910     80096     80291     81409     79460     79785     78820     79060     80040     80336     79006     78716     80553     81553 
dram[11]:     80566     81515     80253     80075     80548     80347     79510     79544     78536     78381     80490     79635     79935     79116     80722     82229 
total dram writes = 15426595
bank skew: 82591/77178 = 1.07
chip skew: 1290971/1281355 = 1.01
average mf latency per bank:
dram[0]:        536       568       558       587       554       576       530       556       542       562       530       553       543       565       547       569
dram[1]:        522       515       552       550       544       541       526       518       524       522       521       507       532       527       528       523
dram[2]:        536       526       569       557       545       535       528       525       530       518       518       521       532       529       530       534
dram[3]:        532       542       547       540       539       534       526       517       524       522       519       521       529       535       534       533
dram[4]:        542       534       554       571       540       537       527       536       538       532       528       527       536       539       538       538
dram[5]:        531       530       561       557       542       541       530       527       534       528       523       523       536       535       537       534
dram[6]:        538       537       563       560       539       538       528       528       537       528       521       524       542       540       537       535
dram[7]:        548       538       563       569       545       543       525       519       524       525       529       525      2750       542       532       530
dram[8]:        545       532       579       563       550       547      2901       527       539       530       532       529       549       543       538       534
dram[9]:        531       531       553       555       538       540       527       535       523       527       525       529       542       544       525       528
dram[10]:        533       529       561       565       538       538       528       526       531       528       531       525       540       534       533       531
dram[11]:        521       514       544       538       518       527       518       509       516       520       509       511       528       527       519       517
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101091897 n_act=4459964 n_pre=4459948 n_ref_event=0 n_req=5570212 n_rd=4738280 n_rd_L2_A=0 n_write=0 n_wr_bk=1281776 bw_util=0.209
n_activity=85420628 dram_eff=0.2819
bk0: 296850a 89075061i bk1: 293262a 89525286i bk2: 298113a 89104851i bk3: 299048a 89165357i bk4: 300168a 89025682i bk5: 300081a 88993440i bk6: 290129a 90066833i bk7: 293697a 89622923i bk8: 293453a 89689066i bk9: 294867a 89475110i bk10: 297207a 89079418i bk11: 295733a 89214270i bk12: 295439a 89437428i bk13: 294961a 89499680i bk14: 298971a 88844709i bk15: 296301a 89147802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199319
Row_Buffer_Locality_read = 0.218352
Row_Buffer_Locality_write = 0.090914
Bank_Level_Parallism = 5.231988
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.394146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.209033 
total_CMD = 115198336 
util_bw = 24080224 
Wasted_Col = 48176510 
Wasted_Row = 8214365 
Idle = 34727237 

BW Util Bottlenecks: 
RCDc_limit = 63845128 
RCDWRc_limit = 7249990 
WTRc_limit = 23119417 
RTWc_limit = 17527691 
CCDLc_limit = 4484634 
rwq = 0 
CCDLc_limit_alone = 3178421 
WTRc_limit_alone = 22455642 
RTWc_limit_alone = 16885253 

Commands details: 
total_CMD = 115198336 
n_nop = 101091897 
Read = 4738280 
Write = 0 
L2_Alloc = 0 
L2_WB = 1281776 
n_act = 4459964 
n_pre = 4459948 
n_ref = 0 
n_req = 5570212 
total_req = 6020056 

Dual Bus Interface Util: 
issued_total_row = 8919912 
issued_total_col = 6020056 
Row_Bus_Util =  0.077431 
CoL_Bus_Util = 0.052258 
Either_Row_CoL_Bus_Util = 0.122453 
Issued_on_Two_Bus_Simul_Util = 0.007236 
issued_two_Eff = 0.059089 
queue_avg = 3.619564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101017889 n_act=4485582 n_pre=4485566 n_ref_event=0 n_req=5597677 n_rd=4762915 n_rd_L2_A=0 n_write=0 n_wr_bk=1287651 bw_util=0.2101
n_activity=85381253 dram_eff=0.2835
bk0: 296867a 89043277i bk1: 294217a 89270950i bk2: 304351a 88608258i bk3: 302000a 88795939i bk4: 300943a 88988362i bk5: 299393a 89124149i bk6: 298105a 89319936i bk7: 294108a 89696474i bk8: 292834a 89801502i bk9: 297392a 89353987i bk10: 296754a 89184585i bk11: 294539a 89344877i bk12: 295644a 89308280i bk13: 294849a 89347707i bk14: 300054a 88746783i bk15: 300865a 88675710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.198671
Row_Buffer_Locality_read = 0.217718
Row_Buffer_Locality_write = 0.089991
Bank_Level_Parallism = 5.263036
Bank_Level_Parallism_Col = 2.206253
Bank_Level_Parallism_Ready = 1.394046
write_to_read_ratio_blp_rw_average = 0.208837
GrpLevelPara = 1.835980 

BW Util details:
bwutil = 0.210092 
total_CMD = 115198336 
util_bw = 24202264 
Wasted_Col = 48162479 
Wasted_Row = 8094238 
Idle = 34739355 

BW Util Bottlenecks: 
RCDc_limit = 64106259 
RCDWRc_limit = 7266336 
WTRc_limit = 23349254 
RTWc_limit = 17615366 
CCDLc_limit = 4470458 
rwq = 0 
CCDLc_limit_alone = 3158592 
WTRc_limit_alone = 22679116 
RTWc_limit_alone = 16973638 

Commands details: 
total_CMD = 115198336 
n_nop = 101017889 
Read = 4762915 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287651 
n_act = 4485582 
n_pre = 4485566 
n_ref = 0 
n_req = 5597677 
total_req = 6050566 

Dual Bus Interface Util: 
issued_total_row = 8971148 
issued_total_col = 6050566 
Row_Bus_Util =  0.077876 
CoL_Bus_Util = 0.052523 
Either_Row_CoL_Bus_Util = 0.123096 
Issued_on_Two_Bus_Simul_Util = 0.007303 
issued_two_Eff = 0.059326 
queue_avg = 3.426830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42683
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101041599 n_act=4478436 n_pre=4478420 n_ref_event=0 n_req=5590617 n_rd=4753255 n_rd_L2_A=0 n_write=0 n_wr_bk=1290400 bw_util=0.2099
n_activity=85297515 dram_eff=0.2834
bk0: 298670a 88689648i bk1: 294620a 88985469i bk2: 297108a 89114128i bk3: 300785a 88839932i bk4: 298794a 88951036i bk5: 301010a 88671993i bk6: 293525a 89493937i bk7: 297955a 89043697i bk8: 294777a 89345193i bk9: 294356a 89336829i bk10: 291891a 89431881i bk11: 301380a 88588609i bk12: 293297a 89379861i bk13: 296450a 89061555i bk14: 298213a 88730963i bk15: 300424a 88522262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.198937
Row_Buffer_Locality_read = 0.218092
Row_Buffer_Locality_write = 0.090206
Bank_Level_Parallism = 5.300794
Bank_Level_Parallism_Col = 2.209697
Bank_Level_Parallism_Ready = 1.397832
write_to_read_ratio_blp_rw_average = 0.209494
GrpLevelPara = 1.837813 

BW Util details:
bwutil = 0.209852 
total_CMD = 115198336 
util_bw = 24174620 
Wasted_Col = 48055557 
Wasted_Row = 8123083 
Idle = 34845076 

BW Util Bottlenecks: 
RCDc_limit = 63912057 
RCDWRc_limit = 7289058 
WTRc_limit = 23359794 
RTWc_limit = 17616128 
CCDLc_limit = 4454574 
rwq = 0 
CCDLc_limit_alone = 3146663 
WTRc_limit_alone = 22690679 
RTWc_limit_alone = 16977332 

Commands details: 
total_CMD = 115198336 
n_nop = 101041599 
Read = 4753255 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290400 
n_act = 4478436 
n_pre = 4478420 
n_ref = 0 
n_req = 5590617 
total_req = 6043655 

Dual Bus Interface Util: 
issued_total_row = 8956856 
issued_total_col = 6043655 
Row_Bus_Util =  0.077752 
CoL_Bus_Util = 0.052463 
Either_Row_CoL_Bus_Util = 0.122890 
Issued_on_Two_Bus_Simul_Util = 0.007325 
issued_two_Eff = 0.059602 
queue_avg = 3.581481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58148
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101030716 n_act=4482885 n_pre=4482869 n_ref_event=0 n_req=5598111 n_rd=4762056 n_rd_L2_A=0 n_write=0 n_wr_bk=1286776 bw_util=0.21
n_activity=85321126 dram_eff=0.2836
bk0: 297444a 88778360i bk1: 294970a 89040127i bk2: 296664a 89008826i bk3: 303070a 88448988i bk4: 302147a 88666448i bk5: 303961a 88391384i bk6: 294887a 89216635i bk7: 296915a 89149447i bk8: 293648a 89518443i bk9: 297155a 89038803i bk10: 299058a 88701633i bk11: 299623a 88668441i bk12: 291855a 89641938i bk13: 294640a 89398892i bk14: 299934a 88526837i bk15: 296085a 88881474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199215
Row_Buffer_Locality_read = 0.218324
Row_Buffer_Locality_write = 0.090370
Bank_Level_Parallism = 5.309931
Bank_Level_Parallism_Col = 2.208630
Bank_Level_Parallism_Ready = 1.393496
write_to_read_ratio_blp_rw_average = 0.209337
GrpLevelPara = 1.837943 

BW Util details:
bwutil = 0.210032 
total_CMD = 115198336 
util_bw = 24195328 
Wasted_Col = 48098453 
Wasted_Row = 8112205 
Idle = 34792350 

BW Util Bottlenecks: 
RCDc_limit = 64005287 
RCDWRc_limit = 7275380 
WTRc_limit = 23306839 
RTWc_limit = 17651536 
CCDLc_limit = 4477825 
rwq = 0 
CCDLc_limit_alone = 3165812 
WTRc_limit_alone = 22638575 
RTWc_limit_alone = 17007787 

Commands details: 
total_CMD = 115198336 
n_nop = 101030716 
Read = 4762056 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286776 
n_act = 4482885 
n_pre = 4482869 
n_ref = 0 
n_req = 5598111 
total_req = 6048832 

Dual Bus Interface Util: 
issued_total_row = 8965754 
issued_total_col = 6048832 
Row_Bus_Util =  0.077829 
CoL_Bus_Util = 0.052508 
Either_Row_CoL_Bus_Util = 0.122985 
Issued_on_Two_Bus_Simul_Util = 0.007352 
issued_two_Eff = 0.059782 
queue_avg = 3.674685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101050233 n_act=4476566 n_pre=4476550 n_ref_event=0 n_req=5587861 n_rd=4753259 n_rd_L2_A=0 n_write=0 n_wr_bk=1284515 bw_util=0.2096
n_activity=85382307 dram_eff=0.2829
bk0: 295551a 89081421i bk1: 295170a 89021739i bk2: 303511a 88450097i bk3: 303919a 88452144i bk4: 298008a 89045449i bk5: 298874a 88909403i bk6: 293475a 89582105i bk7: 293662a 89543346i bk8: 297136a 89166694i bk9: 295798a 89333562i bk10: 299788a 88693200i bk11: 298325a 88808246i bk12: 293395a 89399495i bk13: 291777a 89613426i bk14: 298269a 88748901i bk15: 296601a 88892431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.198877
Row_Buffer_Locality_read = 0.217974
Row_Buffer_Locality_write = 0.090112
Bank_Level_Parallism = 5.285817
Bank_Level_Parallism_Col = 2.202339
Bank_Level_Parallism_Ready = 1.392003
write_to_read_ratio_blp_rw_average = 0.208879
GrpLevelPara = 1.833647 

BW Util details:
bwutil = 0.209648 
total_CMD = 115198336 
util_bw = 24151096 
Wasted_Col = 48174398 
Wasted_Row = 8135547 
Idle = 34737295 

BW Util Bottlenecks: 
RCDc_limit = 63982817 
RCDWRc_limit = 7276524 
WTRc_limit = 23254913 
RTWc_limit = 17593163 
CCDLc_limit = 4498709 
rwq = 0 
CCDLc_limit_alone = 3189776 
WTRc_limit_alone = 22591553 
RTWc_limit_alone = 16947590 

Commands details: 
total_CMD = 115198336 
n_nop = 101050233 
Read = 4753259 
Write = 0 
L2_Alloc = 0 
L2_WB = 1284515 
n_act = 4476566 
n_pre = 4476550 
n_ref = 0 
n_req = 5587861 
total_req = 6037774 

Dual Bus Interface Util: 
issued_total_row = 8953116 
issued_total_col = 6037774 
Row_Bus_Util =  0.077719 
CoL_Bus_Util = 0.052412 
Either_Row_CoL_Bus_Util = 0.122815 
Issued_on_Two_Bus_Simul_Util = 0.007316 
issued_two_Eff = 0.059569 
queue_avg = 3.620231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62023
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101044082 n_act=4478950 n_pre=4478934 n_ref_event=0 n_req=5591532 n_rd=4756249 n_rd_L2_A=0 n_write=0 n_wr_bk=1285578 bw_util=0.2098
n_activity=85331645 dram_eff=0.2832
bk0: 295384a 89109209i bk1: 295481a 89058015i bk2: 304011a 88481042i bk3: 297480a 88972148i bk4: 300962a 88841845i bk5: 304287a 88449098i bk6: 297200a 89170040i bk7: 294620a 89496281i bk8: 296742a 89205686i bk9: 295442a 89508049i bk10: 299099a 88716034i bk11: 300479a 88615686i bk12: 290596a 89728417i bk13: 290509a 89693840i bk14: 298114a 88897421i bk15: 295843a 89084437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.198976
Row_Buffer_Locality_read = 0.218114
Row_Buffer_Locality_write = 0.090003
Bank_Level_Parallism = 5.286891
Bank_Level_Parallism_Col = 2.205514
Bank_Level_Parallism_Ready = 1.394878
write_to_read_ratio_blp_rw_average = 0.209351
GrpLevelPara = 1.835267 

BW Util details:
bwutil = 0.209789 
total_CMD = 115198336 
util_bw = 24167308 
Wasted_Col = 48116068 
Wasted_Row = 8117227 
Idle = 34797733 

BW Util Bottlenecks: 
RCDc_limit = 63985933 
RCDWRc_limit = 7275996 
WTRc_limit = 23250352 
RTWc_limit = 17604959 
CCDLc_limit = 4458546 
rwq = 0 
CCDLc_limit_alone = 3155478 
WTRc_limit_alone = 22585483 
RTWc_limit_alone = 16966760 

Commands details: 
total_CMD = 115198336 
n_nop = 101044082 
Read = 4756249 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285578 
n_act = 4478950 
n_pre = 4478934 
n_ref = 0 
n_req = 5591532 
total_req = 6041827 

Dual Bus Interface Util: 
issued_total_row = 8957884 
issued_total_col = 6041827 
Row_Bus_Util =  0.077761 
CoL_Bus_Util = 0.052447 
Either_Row_CoL_Bus_Util = 0.122869 
Issued_on_Two_Bus_Simul_Util = 0.007339 
issued_two_Eff = 0.059732 
queue_avg = 3.574307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57431
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101057139 n_act=4472102 n_pre=4472086 n_ref_event=0 n_req=5585406 n_rd=4752022 n_rd_L2_A=0 n_write=0 n_wr_bk=1284331 bw_util=0.2096
n_activity=85384443 dram_eff=0.2828
bk0: 297763a 88810343i bk1: 297192a 88932185i bk2: 296419a 89234701i bk3: 300848a 88923528i bk4: 301305a 88861062i bk5: 300868a 88800522i bk6: 295552a 89403591i bk7: 299514a 88982992i bk8: 292440a 89815729i bk9: 292733a 89827266i bk10: 296653a 88996781i bk11: 296058a 89104835i bk12: 289094a 89766842i bk13: 295304a 89238444i bk14: 299918a 88648085i bk15: 300361a 88561741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199324
Row_Buffer_Locality_read = 0.218458
Row_Buffer_Locality_write = 0.090220
Bank_Level_Parallism = 5.273653
Bank_Level_Parallism_Col = 2.203742
Bank_Level_Parallism_Ready = 1.395083
write_to_read_ratio_blp_rw_average = 0.208935
GrpLevelPara = 1.834413 

BW Util details:
bwutil = 0.209599 
total_CMD = 115198336 
util_bw = 24145412 
Wasted_Col = 48117569 
Wasted_Row = 8171779 
Idle = 34763576 

BW Util Bottlenecks: 
RCDc_limit = 63935674 
RCDWRc_limit = 7260737 
WTRc_limit = 23239913 
RTWc_limit = 17572182 
CCDLc_limit = 4446710 
rwq = 0 
CCDLc_limit_alone = 3143435 
WTRc_limit_alone = 22575145 
RTWc_limit_alone = 16933675 

Commands details: 
total_CMD = 115198336 
n_nop = 101057139 
Read = 4752022 
Write = 0 
L2_Alloc = 0 
L2_WB = 1284331 
n_act = 4472102 
n_pre = 4472086 
n_ref = 0 
n_req = 5585406 
total_req = 6036353 

Dual Bus Interface Util: 
issued_total_row = 8944188 
issued_total_col = 6036353 
Row_Bus_Util =  0.077642 
CoL_Bus_Util = 0.052400 
Either_Row_CoL_Bus_Util = 0.122755 
Issued_on_Two_Bus_Simul_Util = 0.007286 
issued_two_Eff = 0.059355 
queue_avg = 3.576449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57645
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101041136 n_act=4478501 n_pre=4478485 n_ref_event=0 n_req=5593308 n_rd=4758682 n_rd_L2_A=0 n_write=0 n_wr_bk=1285621 bw_util=0.2099
n_activity=85357985 dram_eff=0.2832
bk0: 294165a 89246158i bk1: 293685a 89154645i bk2: 303947a 88352703i bk3: 302958a 88494057i bk4: 301203a 88725737i bk5: 302193a 88654296i bk6: 292229a 89628647i bk7: 292667a 89474049i bk8: 293563a 89564320i bk9: 293944a 89364890i bk10: 300155a 88617103i bk11: 300565a 88563210i bk12: 295268a 89257776i bk13: 293841a 89223838i bk14: 298719a 88653763i bk15: 299580a 88543130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199311
Row_Buffer_Locality_read = 0.218395
Row_Buffer_Locality_write = 0.090500
Bank_Level_Parallism = 5.303974
Bank_Level_Parallism_Col = 2.206773
Bank_Level_Parallism_Ready = 1.392885
write_to_read_ratio_blp_rw_average = 0.209244
GrpLevelPara = 1.837210 

BW Util details:
bwutil = 0.209875 
total_CMD = 115198336 
util_bw = 24177212 
Wasted_Col = 48103319 
Wasted_Row = 8137003 
Idle = 34780802 

BW Util Bottlenecks: 
RCDc_limit = 63975389 
RCDWRc_limit = 7265631 
WTRc_limit = 23262749 
RTWc_limit = 17624444 
CCDLc_limit = 4471594 
rwq = 0 
CCDLc_limit_alone = 3162016 
WTRc_limit_alone = 22596107 
RTWc_limit_alone = 16981508 

Commands details: 
total_CMD = 115198336 
n_nop = 101041136 
Read = 4758682 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285621 
n_act = 4478501 
n_pre = 4478485 
n_ref = 0 
n_req = 5593308 
total_req = 6044303 

Dual Bus Interface Util: 
issued_total_row = 8956986 
issued_total_col = 6044303 
Row_Bus_Util =  0.077753 
CoL_Bus_Util = 0.052469 
Either_Row_CoL_Bus_Util = 0.122894 
Issued_on_Two_Bus_Simul_Util = 0.007327 
issued_two_Eff = 0.059623 
queue_avg = 3.677979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67798
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=100980387 n_act=4502271 n_pre=4502255 n_ref_event=0 n_req=5616636 n_rd=4778155 n_rd_L2_A=0 n_write=0 n_wr_bk=1290971 bw_util=0.2107
n_activity=85399508 dram_eff=0.2843
bk0: 296546a 88551657i bk1: 293664a 89015078i bk2: 305459a 88003613i bk3: 299707a 88529172i bk4: 302548a 88426291i bk5: 303585a 88250167i bk6: 294910a 89078572i bk7: 297531a 88960091i bk8: 295275a 89077206i bk9: 293240a 89246162i bk10: 301306a 88264361i bk11: 299400a 88384590i bk12: 297331a 88757756i bk13: 297965a 88715477i bk14: 297844a 88610038i bk15: 301844a 88229185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.198404
Row_Buffer_Locality_read = 0.217336
Row_Buffer_Locality_write = 0.090520
Bank_Level_Parallism = 5.365339
Bank_Level_Parallism_Col = 2.210969
Bank_Level_Parallism_Ready = 1.392005
write_to_read_ratio_blp_rw_average = 0.209231
GrpLevelPara = 1.840778 

BW Util details:
bwutil = 0.210737 
total_CMD = 115198336 
util_bw = 24276504 
Wasted_Col = 48193150 
Wasted_Row = 8052224 
Idle = 34676458 

BW Util Bottlenecks: 
RCDc_limit = 64223667 
RCDWRc_limit = 7289482 
WTRc_limit = 23468409 
RTWc_limit = 17721055 
CCDLc_limit = 4525280 
rwq = 0 
CCDLc_limit_alone = 3208866 
WTRc_limit_alone = 22797060 
RTWc_limit_alone = 17075990 

Commands details: 
total_CMD = 115198336 
n_nop = 100980387 
Read = 4778155 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290971 
n_act = 4502271 
n_pre = 4502255 
n_ref = 0 
n_req = 5616636 
total_req = 6069126 

Dual Bus Interface Util: 
issued_total_row = 9004526 
issued_total_col = 6069126 
Row_Bus_Util =  0.078165 
CoL_Bus_Util = 0.052684 
Either_Row_CoL_Bus_Util = 0.123421 
Issued_on_Two_Bus_Simul_Util = 0.007428 
issued_two_Eff = 0.060185 
queue_avg = 3.839270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83927
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101044967 n_act=4477968 n_pre=4477952 n_ref_event=0 n_req=5593113 n_rd=4757243 n_rd_L2_A=0 n_write=0 n_wr_bk=1286219 bw_util=0.2098
n_activity=85325341 dram_eff=0.2833
bk0: 294572a 89052969i bk1: 292410a 89309838i bk2: 305452a 88104378i bk3: 301439a 88562103i bk4: 300660a 88802187i bk5: 299633a 88799637i bk6: 297225a 89234495i bk7: 295517a 89353432i bk8: 290978a 89699288i bk9: 294467a 89347101i bk10: 301772a 88350569i bk11: 298207a 88641996i bk12: 293802a 89478740i bk13: 292942a 89491089i bk14: 299624a 88537684i bk15: 298543a 88646886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199378
Row_Buffer_Locality_read = 0.218479
Row_Buffer_Locality_write = 0.090667
Bank_Level_Parallism = 5.308709
Bank_Level_Parallism_Col = 2.206209
Bank_Level_Parallism_Ready = 1.392983
write_to_read_ratio_blp_rw_average = 0.209340
GrpLevelPara = 1.836827 

BW Util details:
bwutil = 0.209845 
total_CMD = 115198336 
util_bw = 24173848 
Wasted_Col = 48080121 
Wasted_Row = 8125972 
Idle = 34818395 

BW Util Bottlenecks: 
RCDc_limit = 63942450 
RCDWRc_limit = 7275081 
WTRc_limit = 23259602 
RTWc_limit = 17616640 
CCDLc_limit = 4460767 
rwq = 0 
CCDLc_limit_alone = 3152036 
WTRc_limit_alone = 22593872 
RTWc_limit_alone = 16973639 

Commands details: 
total_CMD = 115198336 
n_nop = 101044967 
Read = 4757243 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286219 
n_act = 4477968 
n_pre = 4477952 
n_ref = 0 
n_req = 5593113 
total_req = 6043462 

Dual Bus Interface Util: 
issued_total_row = 8955920 
issued_total_col = 6043462 
Row_Bus_Util =  0.077743 
CoL_Bus_Util = 0.052461 
Either_Row_CoL_Bus_Util = 0.122861 
Issued_on_Two_Bus_Simul_Util = 0.007344 
issued_two_Eff = 0.059775 
queue_avg = 3.680949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101063392 n_act=4469692 n_pre=4469676 n_ref_event=0 n_req=5581790 n_rd=4752071 n_rd_L2_A=0 n_write=0 n_wr_bk=1281355 bw_util=0.2095
n_activity=85405447 dram_eff=0.2826
bk0: 293022a 89497365i bk1: 293193a 89466026i bk2: 295519a 89593524i bk3: 300304a 89157150i bk4: 296874a 89362857i bk5: 303081a 88695587i bk6: 296876a 89442287i bk7: 297810a 89344414i bk8: 293174a 89832099i bk9: 293902a 89669865i bk10: 298300a 89056915i bk11: 302094a 88729254i bk12: 295188a 89509883i bk13: 293069a 89805033i bk14: 297966a 89161832i bk15: 301699a 88770842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199237
Row_Buffer_Locality_read = 0.218205
Row_Buffer_Locality_write = 0.090598
Bank_Level_Parallism = 5.230637
Bank_Level_Parallism_Col = 2.199653
Bank_Level_Parallism_Ready = 1.393646
write_to_read_ratio_blp_rw_average = 0.208536
GrpLevelPara = 1.831424 

BW Util details:
bwutil = 0.209497 
total_CMD = 115198336 
util_bw = 24133704 
Wasted_Col = 48175763 
Wasted_Row = 8168928 
Idle = 34719941 

BW Util Bottlenecks: 
RCDc_limit = 64009006 
RCDWRc_limit = 7228282 
WTRc_limit = 23149134 
RTWc_limit = 17506746 
CCDLc_limit = 4446108 
rwq = 0 
CCDLc_limit_alone = 3144566 
WTRc_limit_alone = 22485073 
RTWc_limit_alone = 16869265 

Commands details: 
total_CMD = 115198336 
n_nop = 101063392 
Read = 4752071 
Write = 0 
L2_Alloc = 0 
L2_WB = 1281355 
n_act = 4469692 
n_pre = 4469676 
n_ref = 0 
n_req = 5581790 
total_req = 6033426 

Dual Bus Interface Util: 
issued_total_row = 8939368 
issued_total_col = 6033426 
Row_Bus_Util =  0.077600 
CoL_Bus_Util = 0.052374 
Either_Row_CoL_Bus_Util = 0.122701 
Issued_on_Two_Bus_Simul_Util = 0.007273 
issued_two_Eff = 0.059275 
queue_avg = 3.455295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4553
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115198336 n_nop=101108198 n_act=4451946 n_pre=4451930 n_ref_event=0 n_req=5561541 n_rd=4731107 n_rd_L2_A=0 n_write=0 n_wr_bk=1281402 bw_util=0.2088
n_activity=85270057 dram_eff=0.282
bk0: 293808a 89548443i bk1: 293431a 89440440i bk2: 298957a 89316931i bk3: 295815a 89523078i bk4: 296121a 89461666i bk5: 301448a 88991751i bk6: 297266a 89473575i bk7: 291918a 89936618i bk8: 291860a 90022157i bk9: 290617a 90197038i bk10: 299078a 89160126i bk11: 298965a 89128261i bk12: 294540a 89608045i bk13: 291258a 90003479i bk14: 299516a 89155380i bk15: 296509a 89132269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.199512
Row_Buffer_Locality_read = 0.218671
Row_Buffer_Locality_write = 0.090364
Bank_Level_Parallism = 5.202275
Bank_Level_Parallism_Col = 2.198171
Bank_Level_Parallism_Ready = 1.394554
write_to_read_ratio_blp_rw_average = 0.208389
GrpLevelPara = 1.829947 

BW Util details:
bwutil = 0.208771 
total_CMD = 115198336 
util_bw = 24050036 
Wasted_Col = 48062887 
Wasted_Row = 8204158 
Idle = 34881255 

BW Util Bottlenecks: 
RCDc_limit = 63736476 
RCDWRc_limit = 7243869 
WTRc_limit = 23159741 
RTWc_limit = 17402596 
CCDLc_limit = 4431563 
rwq = 0 
CCDLc_limit_alone = 3134277 
WTRc_limit_alone = 22494996 
RTWc_limit_alone = 16770055 

Commands details: 
total_CMD = 115198336 
n_nop = 101108198 
Read = 4731107 
Write = 0 
L2_Alloc = 0 
L2_WB = 1281402 
n_act = 4451946 
n_pre = 4451930 
n_ref = 0 
n_req = 5561541 
total_req = 6012509 

Dual Bus Interface Util: 
issued_total_row = 8903876 
issued_total_col = 6012509 
Row_Bus_Util =  0.077292 
CoL_Bus_Util = 0.052193 
Either_Row_CoL_Bus_Util = 0.122312 
Issued_on_Two_Bus_Simul_Util = 0.007172 
issued_two_Eff = 0.058640 
queue_avg = 3.349111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34911

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4634016, Miss = 2506842, Miss_rate = 0.541, Pending_hits = 6548, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4550000, Miss = 2504462, Miss_rate = 0.550, Pending_hits = 4508, Reservation_fails = 2647
L2_cache_bank[2]: Access = 4625863, Miss = 2522064, Miss_rate = 0.545, Pending_hits = 4646, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4571369, Miss = 2513875, Miss_rate = 0.550, Pending_hits = 4733, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4633075, Miss = 2502787, Miss_rate = 0.540, Pending_hits = 4574, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4591065, Miss = 2523492, Miss_rate = 0.550, Pending_hits = 4859, Reservation_fails = 3606
L2_cache_bank[6]: Access = 4603384, Miss = 2512150, Miss_rate = 0.546, Pending_hits = 4563, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4623116, Miss = 2522931, Miss_rate = 0.546, Pending_hits = 4707, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4633805, Miss = 2515645, Miss_rate = 0.543, Pending_hits = 6357, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4626155, Miss = 2510638, Miss_rate = 0.543, Pending_hits = 4597, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4618460, Miss = 2518621, Miss_rate = 0.545, Pending_hits = 4658, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4561212, Miss = 2510654, Miss_rate = 0.550, Pending_hits = 4548, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4609394, Miss = 2505652, Miss_rate = 0.544, Pending_hits = 4536, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4601264, Miss = 2519374, Miss_rate = 0.548, Pending_hits = 4813, Reservation_fails = 1405
L2_cache_bank[14]: Access = 8154749, Miss = 2515765, Miss_rate = 0.309, Pending_hits = 4645, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4623488, Miss = 2515948, Miss_rate = 0.544, Pending_hits = 4663, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9074167, Miss = 2527735, Miss_rate = 0.279, Pending_hits = 6715, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4600892, Miss = 2523452, Miss_rate = 0.548, Pending_hits = 4779, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4624943, Miss = 2520601, Miss_rate = 0.545, Pending_hits = 4658, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4543951, Miss = 2509674, Miss_rate = 0.552, Pending_hits = 4702, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4591123, Miss = 2503435, Miss_rate = 0.545, Pending_hits = 4607, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4598888, Miss = 2521667, Miss_rate = 0.548, Pending_hits = 4817, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4582578, Miss = 2507658, Miss_rate = 0.547, Pending_hits = 4554, Reservation_fails = 2735
L2_cache_bank[23]: Access = 4553180, Miss = 2496473, Miss_rate = 0.548, Pending_hits = 4508, Reservation_fails = 1519
L2_total_cache_accesses = 118430137
L2_total_cache_misses = 60331595
L2_total_cache_miss_rate = 0.5094
L2_total_cache_pending_hits = 117295
L2_total_cache_reservation_fails = 61488
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50447155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33935502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23119792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117295
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7534092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457219
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107619744
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10810393
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61418
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=118430137
icnt_total_pkts_simt_to_mem=118430137
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 118430137
Req_Network_cycles = 44920947
Req_Network_injected_packets_per_cycle =       2.6364 
Req_Network_conflicts_per_cycle =       0.3429
Req_Network_conflicts_per_cycle_util =       0.4857
Req_Bank_Level_Parallism =       3.7342
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0965
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.8233

Reply_Network_injected_packets_num = 118430137
Reply_Network_cycles = 44920947
Reply_Network_injected_packets_per_cycle =        2.6364
Reply_Network_conflicts_per_cycle =        1.0447
Reply_Network_conflicts_per_cycle_util =       1.4747
Reply_Bank_Level_Parallism =       3.7215
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1766
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0879
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 14 hrs, 28 min, 45 sec (224925 sec)
gpgpu_simulation_rate = 12706 (inst/sec)
gpgpu_simulation_rate = 199 (cycle/sec)
gpgpu_silicon_slowdown = 6859296x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 308445
gpu_sim_insn = 154445623
gpu_ipc =     500.7234
gpu_tot_sim_cycle = 45229392
gpu_tot_sim_insn = 3012420482
gpu_tot_ipc =      66.6032
gpu_tot_issued_cta = 340848
gpu_occupancy = 65.7329% 
gpu_tot_occupancy = 50.5535% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2260
partiton_level_parallism_total  =       2.6268
partiton_level_parallism_util =       1.8478
partiton_level_parallism_util_total  =       3.7220
L2_BW  =      53.5527 GB/Sec
L2_BW_total  =     114.7384 GB/Sec
gpu_total_sim_rate=13225

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7702904, Miss = 3185033, Miss_rate = 0.413, Pending_hits = 78191, Reservation_fails = 348042
	L1D_cache_core[1]: Access = 7489870, Miss = 3085763, Miss_rate = 0.412, Pending_hits = 75243, Reservation_fails = 353171
	L1D_cache_core[2]: Access = 7308496, Miss = 3002125, Miss_rate = 0.411, Pending_hits = 75963, Reservation_fails = 345354
	L1D_cache_core[3]: Access = 7591815, Miss = 3064596, Miss_rate = 0.404, Pending_hits = 75984, Reservation_fails = 336730
	L1D_cache_core[4]: Access = 7575162, Miss = 3214918, Miss_rate = 0.424, Pending_hits = 78523, Reservation_fails = 374967
	L1D_cache_core[5]: Access = 7490681, Miss = 3025418, Miss_rate = 0.404, Pending_hits = 75360, Reservation_fails = 329223
	L1D_cache_core[6]: Access = 7458031, Miss = 2983671, Miss_rate = 0.400, Pending_hits = 74324, Reservation_fails = 337555
	L1D_cache_core[7]: Access = 7438620, Miss = 2930900, Miss_rate = 0.394, Pending_hits = 72350, Reservation_fails = 306840
	L1D_cache_core[8]: Access = 7615753, Miss = 3160294, Miss_rate = 0.415, Pending_hits = 75742, Reservation_fails = 360828
	L1D_cache_core[9]: Access = 7132386, Miss = 2809271, Miss_rate = 0.394, Pending_hits = 74905, Reservation_fails = 307121
	L1D_cache_core[10]: Access = 7728532, Miss = 3103739, Miss_rate = 0.402, Pending_hits = 75744, Reservation_fails = 333198
	L1D_cache_core[11]: Access = 7509062, Miss = 3171357, Miss_rate = 0.422, Pending_hits = 78370, Reservation_fails = 391298
	L1D_cache_core[12]: Access = 7421389, Miss = 3062122, Miss_rate = 0.413, Pending_hits = 75780, Reservation_fails = 347887
	L1D_cache_core[13]: Access = 7759631, Miss = 3208069, Miss_rate = 0.413, Pending_hits = 76207, Reservation_fails = 369006
	L1D_cache_core[14]: Access = 7598438, Miss = 3101368, Miss_rate = 0.408, Pending_hits = 77337, Reservation_fails = 353395
	L1D_cache_core[15]: Access = 6467841, Miss = 2403682, Miss_rate = 0.372, Pending_hits = 68376, Reservation_fails = 278162
	L1D_cache_core[16]: Access = 7545563, Miss = 3130743, Miss_rate = 0.415, Pending_hits = 76258, Reservation_fails = 365307
	L1D_cache_core[17]: Access = 7491404, Miss = 3109207, Miss_rate = 0.415, Pending_hits = 77622, Reservation_fails = 354514
	L1D_cache_core[18]: Access = 7469508, Miss = 3089180, Miss_rate = 0.414, Pending_hits = 75714, Reservation_fails = 369025
	L1D_cache_core[19]: Access = 7790675, Miss = 3159168, Miss_rate = 0.406, Pending_hits = 75719, Reservation_fails = 360581
	L1D_cache_core[20]: Access = 7600007, Miss = 3056845, Miss_rate = 0.402, Pending_hits = 76929, Reservation_fails = 362667
	L1D_cache_core[21]: Access = 7390833, Miss = 3051626, Miss_rate = 0.413, Pending_hits = 75303, Reservation_fails = 354160
	L1D_cache_core[22]: Access = 7581527, Miss = 3120809, Miss_rate = 0.412, Pending_hits = 75008, Reservation_fails = 369307
	L1D_cache_core[23]: Access = 6847363, Miss = 2677819, Miss_rate = 0.391, Pending_hits = 72543, Reservation_fails = 303388
	L1D_cache_core[24]: Access = 7405625, Miss = 3010352, Miss_rate = 0.406, Pending_hits = 75490, Reservation_fails = 358576
	L1D_cache_core[25]: Access = 7416433, Miss = 3055624, Miss_rate = 0.412, Pending_hits = 77082, Reservation_fails = 357194
	L1D_cache_core[26]: Access = 7650922, Miss = 3174491, Miss_rate = 0.415, Pending_hits = 77664, Reservation_fails = 397363
	L1D_cache_core[27]: Access = 7543304, Miss = 3060195, Miss_rate = 0.406, Pending_hits = 75339, Reservation_fails = 358353
	L1D_cache_core[28]: Access = 7194260, Miss = 2890571, Miss_rate = 0.402, Pending_hits = 73919, Reservation_fails = 323914
	L1D_cache_core[29]: Access = 7283740, Miss = 2878717, Miss_rate = 0.395, Pending_hits = 73708, Reservation_fails = 307125
	L1D_total_cache_accesses = 223499775
	L1D_total_cache_misses = 90977673
	L1D_total_cache_miss_rate = 0.4071
	L1D_total_cache_pending_hits = 2266697
	L1D_total_cache_reservation_fails = 10414251
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125508648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2266697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64930474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6975066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19970424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2266697
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4746757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3051840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3024935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 212676243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10823532

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6818752
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 340848, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
338088, 311734, 352353, 335950, 339037, 338655, 327192, 338124, 315588, 320256, 344841, 339733, 331233, 322669, 311353, 305891, 317771, 293646, 298218, 318362, 316981, 300156, 330762, 351969, 345062, 326434, 334731, 326901, 318435, 343409, 328479, 330271, 
gpgpu_n_tot_thrd_icount = 9876701600
gpgpu_n_tot_w_icount = 308646925
gpgpu_n_stall_shd_mem = 65714773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 107984766
gpgpu_n_mem_write_global = 10823532
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 367654822
gpgpu_n_store_insn = 46676879
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 678666240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53537321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12177452
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61552690	W0_Idle:420517156	W0_Scoreboard:-757927411	W1:109424167	W2:36319229	W3:19548904	W4:12786081	W5:9293870	W6:7252317	W7:5909991	W8:4941099	W9:4225829	W10:3701523	W11:3227418	W12:2888629	W13:2541570	W14:2272934	W15:2037747	W16:1782811	W17:1586158	W18:1386355	W19:1209142	W20:1062144	W21:915134	W22:799664	W23:704844	W24:649635	W25:606664	W26:597701	W27:620397	W28:682246	W29:772768	W30:912040	W31:1094015	W32:66893899
single_issue_nums: WS0:77000239	WS1:76853626	WS2:77447809	WS3:77345251	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 679207184 {8:84900898,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432941280 {40:10823532,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923354720 {40:23083868,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3396035920 {40:84900898,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86588256 {8:10823532,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923354720 {40:23083868,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:38319379 	1197691 	1983346 	3847054 	7710870 	6333058 	4291001 	2421181 	983114 	274714 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56010123 	57067597 	2992874 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21364518 	1326472 	202055 	81013 	91429763 	1489771 	189029 	90666 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	99135782 	12203862 	4498086 	1886475 	735780 	275319 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4768 	39985 	54 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.255159  1.261449  1.252565  1.256218  1.250240  1.252632  1.258356  1.255994  1.253087  1.252326  1.248903  1.253878  1.255455  1.261120  1.249921  1.255726 
dram[1]:  1.255405  1.256934  1.251703  1.252445  1.251040  1.251591  1.254248  1.256738  1.253750  1.252985  1.251293  1.253514  1.257208  1.257195  1.250134  1.250061 
dram[2]:  1.254020  1.256048  1.254789  1.254164  1.251509  1.249988  1.256786  1.254264  1.253082  1.253578  1.254312  1.251763  1.259543  1.255909  1.252541  1.250619 
dram[3]:  1.255003  1.256624  1.255167  1.251762  1.251745  1.250436  1.256753  1.255129  1.254499  1.251331  1.252295  1.251917  1.260915  1.259659  1.251844  1.255040 
dram[4]:  1.255570  1.257837  1.250291  1.251984  1.253366  1.251319  1.256412  1.257083  1.250103  1.252193  1.249182  1.252073  1.258013  1.260074  1.251366  1.254720 
dram[5]:  1.256060  1.256344  1.251464  1.254240  1.252223  1.250018  1.253772  1.257869  1.250686  1.253081  1.250164  1.249775  1.259680  1.260880  1.253030  1.254921 
dram[6]:  1.256116  1.255607  1.256181  1.251703  1.251451  1.251090  1.257186  1.252314  1.257592  1.256152  1.250722  1.250941  1.262782  1.258264  1.252048  1.252971 
dram[7]:  1.259939  1.257941  1.250857  1.252098  1.253330  1.250677  1.258846  1.255697  1.254676  1.254601  1.249846  1.250622  1.259549  1.258615  1.253649  1.251916 
dram[8]:  1.253246  1.258153  1.249757  1.255118  1.251197  1.251233  1.253791  1.254032  1.251671  1.255346  1.248457  1.251833  1.253958  1.256436  1.252759  1.252114 
dram[9]:  1.256734  1.259191  1.249027  1.253463  1.253604  1.252570  1.254885  1.255804  1.255926  1.252915  1.249422  1.252496  1.260750  1.262635  1.251632  1.253568 
dram[10]:  1.258321  1.258261  1.255590  1.252866  1.254363  1.248097  1.254381  1.254751  1.253724  1.252759  1.252346  1.249373  1.258826  1.260923  1.254357  1.251735 
dram[11]:  1.256683  1.256658  1.254190  1.255389  1.253693  1.251526  1.254855  1.256435  1.254978  1.256660  1.250824  1.251609  1.258783  1.260502  1.253632  1.251937 
average row locality = 67426154/53761576 = 1.254170
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    298732    295157    299950    300934    302022    301925    291946    295531    295209    296649    298985    297543    297274    296781    300810    298143 
dram[1]:    298721    296067    306214    303892    302797    301227    299903    295937    294629    299189    298511    296313    297476    296656    301904    302712 
dram[2]:    300553    296480    298971    302640    300609    302840    295380    299758    296584    296184    293661    303140    295113    298233    300057    302242 
dram[3]:    299353    296833    298522    304970    303974    305806    296770    298755    295441    298969    300843    301399    293669    296471    301771    297909 
dram[4]:    297408    297039    305416    305814    299862    300719    295322    295464    298916    297585    301608    300111    295238    293627    300118    298435 
dram[5]:    297249    297357    305888    299365    302808    306120    299009    296417    298539    297241    300849    302233    292416    292370    299938    297668 
dram[6]:    299615    299055    298288    302731    303145    302734    297364    301354    294278    294551    298433    297832    290935    297139    301747    302188 
dram[7]:    296072    295588    305815    304828    303047    304050    294056    294483    295382    295737    301912    302315    297130    295640    300580    301398 
dram[8]:    298412    295524    307363    301581    304408    305421    296734    299369    297062    295022    303074    301165    299165    299799    299705    303698 
dram[9]:    296434    294299    307351    303345    302502    301474    299068    297347    292772    296237    303535    300019    295633    294779    301463    300398 
dram[10]:    294915    295068    297433    302193    298720    304926    298746    299659    294968    295650    300075    303872    297018    294892    299824    303556 
dram[11]:    295701    295273    300822    297653    297966    303345    299077    293714    293617    292398    300828    300743    296349    293070    301384    298356 
total dram reads = 57407179
bank skew: 307363/290935 = 1.06
chip skew: 4807502/4760296 = 1.01
number of total write accesses:
dram[0]:     80357     80579     81129     80104     79790     79679     79542     80325     79377     79300     80676     80018     79483     79389     81308     81507 
dram[1]:     81739     81185     81470     81473     79373     79199     79820     79175     79010     79581     80097     80556     81359     80259     81864     82230 
dram[2]:     82327     82429     81004     80237     79192     81170     79912     80546     79234     80059     80255     80125     80492     80090     82115     81982 
dram[3]:     81684     81368     81441     81889     79303     81065     80461     79963     78404     79275     79716     79696     79436     79583     82081     82222 
dram[4]:     81089     81517     80893     81795     79642     80830     79024     78701     78524     78202     80586     80764     80583     79910     81460     81838 
dram[5]:     81749     81269     81302     81421     79780     80073     80193     79208     79439     77981     80894     80903     79526     79674     81830     81091 
dram[6]:     81588     81196     80360     81038     79769     79812     78884     80839     77232     77879     81120     80595     80928     80430     81443     82037 
dram[7]:     79642     80779     81754     80927     79649     79482     79828     79919     78897     79507     80625     79844     79816     81233     81965     82521 
dram[8]:     81827     81118     81491     81687     79670     80196     80550     80301     79596     79697     80828     80852     80866     80245     81844     81005 
dram[9]:     81319     80740     82631     81159     79429     80159     79436     79397     79593     78876     81387     80766     79165     79265     82386     81345 
dram[10]:     81119     81331     79948     80136     80315     81443     79503     79826     78863     79101     80086     80380     79073     78767     80622     81628 
dram[11]:     80629     81579     80297     80110     80582     80386     79540     79576     78573     78419     80530     79664     79985     79175     80802     82284 
total dram writes = 15436036
bank skew: 82631/77232 = 1.07
chip skew: 1291773/1282131 = 1.01
average mf latency per bank:
dram[0]:        535       567       557       586       553       575       529       555       541       561       529       552       542       564       546       568
dram[1]:        521       515       551       549       543       540       525       517       524       521       520       506       531       526       527       522
dram[2]:        535       525       568       556       544       534       527       524       529       517       517       520       531       528       529       533
dram[3]:        531       541       547       539       538       533       525       517       524       521       518       520       528       534       533       532
dram[4]:        541       533       553       570       539       536       526       535       537       531       528       526       535       538       537       537
dram[5]:        530       529       560       556       541       540       529       526       533       527       522       523       535       534       537       533
dram[6]:        538       536       562       560       538       537       527       527       536       527       520       523       541       539       536       534
dram[7]:        547       537       562       568       544       542       525       518       524       524       528       524      2740       541       531       529
dram[8]:        544       531       578       563       549       546      2890       526       539       530       531       528       548       542       537       534
dram[9]:        530       530       552       554       537       539       526       534       522       526       525       528       541       543       525       527
dram[10]:        532       528       560       564       537       538       527       525       530       527       530       525       539       533       532       530
dram[11]:        520       513       543       537       517       527       517       509       515       519       508       510       527       526       519       516
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101845135 n_act=4463847 n_pre=4463831 n_ref_event=0 n_req=5600066 n_rd=4767591 n_rd_L2_A=0 n_write=0 n_wr_bk=1282563 bw_util=0.2086
n_activity=85797874 dram_eff=0.2821
bk0: 298732a 89843607i bk1: 295157a 90293768i bk2: 299950a 89876831i bk3: 300934a 89936340i bk4: 302022a 89797588i bk5: 301925a 89764927i bk6: 291946a 90838323i bk7: 295531a 90392850i bk8: 295209a 90461878i bk9: 296649a 90246330i bk10: 298985a 89851222i bk11: 297543a 89984957i bk12: 297274a 90207668i bk13: 296781a 90271451i bk14: 300810a 89616316i bk15: 298143a 89918667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202894
Row_Buffer_Locality_read = 0.222435
Row_Buffer_Locality_write = 0.090984
Bank_Level_Parallism = 5.221380
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.392747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.208645 
total_CMD = 115989332 
util_bw = 24200616 
Wasted_Col = 48260534 
Wasted_Row = 8266728 
Idle = 35261454 

BW Util Bottlenecks: 
RCDc_limit = 63912858 
RCDWRc_limit = 7254234 
WTRc_limit = 23123358 
RTWc_limit = 17539587 
CCDLc_limit = 4500704 
rwq = 0 
CCDLc_limit_alone = 3193761 
WTRc_limit_alone = 22459479 
RTWc_limit_alone = 16896523 

Commands details: 
total_CMD = 115989332 
n_nop = 101845135 
Read = 4767591 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282563 
n_act = 4463847 
n_pre = 4463831 
n_ref = 0 
n_req = 5600066 
total_req = 6050154 

Dual Bus Interface Util: 
issued_total_row = 8927678 
issued_total_col = 6050154 
Row_Bus_Util =  0.076970 
CoL_Bus_Util = 0.052161 
Either_Row_CoL_Bus_Util = 0.121944 
Issued_on_Two_Bus_Simul_Util = 0.007187 
issued_two_Eff = 0.058938 
queue_avg = 3.597056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101771412 n_act=4489363 n_pre=4489347 n_ref_event=0 n_req=5627394 n_rd=4792148 n_rd_L2_A=0 n_write=0 n_wr_bk=1288390 bw_util=0.2097
n_activity=85756661 dram_eff=0.2836
bk0: 298721a 89815396i bk1: 296067a 90042022i bk2: 306214a 89381041i bk3: 303892a 89566241i bk4: 302797a 89760045i bk5: 301227a 89896501i bk6: 299903a 90092715i bk7: 295937a 90466335i bk8: 294629a 90573180i bk9: 299189a 90124425i bk10: 298511a 89957827i bk11: 296313a 90116748i bk12: 297476a 90080316i bk13: 296656a 90120227i bk14: 301904a 89518654i bk15: 302712a 89446948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202231
Row_Buffer_Locality_read = 0.221780
Row_Buffer_Locality_write = 0.090067
Bank_Level_Parallism = 5.252473
Bank_Level_Parallism_Col = 2.204289
Bank_Level_Parallism_Ready = 1.392599
write_to_read_ratio_blp_rw_average = 0.208571
GrpLevelPara = 1.834733 

BW Util details:
bwutil = 0.209693 
total_CMD = 115989332 
util_bw = 24322152 
Wasted_Col = 48244445 
Wasted_Row = 8145877 
Idle = 35276858 

BW Util Bottlenecks: 
RCDc_limit = 64173070 
RCDWRc_limit = 7270044 
WTRc_limit = 23352751 
RTWc_limit = 17626005 
CCDLc_limit = 4486132 
rwq = 0 
CCDLc_limit_alone = 3173635 
WTRc_limit_alone = 22682531 
RTWc_limit_alone = 16983728 

Commands details: 
total_CMD = 115989332 
n_nop = 101771412 
Read = 4792148 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288390 
n_act = 4489363 
n_pre = 4489347 
n_ref = 0 
n_req = 5627394 
total_req = 6080538 

Dual Bus Interface Util: 
issued_total_row = 8978710 
issued_total_col = 6080538 
Row_Bus_Util =  0.077410 
CoL_Bus_Util = 0.052423 
Either_Row_CoL_Bus_Util = 0.122580 
Issued_on_Two_Bus_Simul_Util = 0.007253 
issued_two_Eff = 0.059174 
queue_avg = 3.405549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40555
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101795126 n_act=4482245 n_pre=4482229 n_ref_event=0 n_req=5620348 n_rd=4782445 n_rd_L2_A=0 n_write=0 n_wr_bk=1291169 bw_util=0.2095
n_activity=85673238 dram_eff=0.2836
bk0: 300553a 89459871i bk1: 296480a 89756259i bk2: 298971a 89885638i bk3: 302640a 89610577i bk4: 300609a 89724115i bk5: 302840a 89442159i bk6: 295380a 90264206i bk7: 299758a 89815397i bk8: 296584a 90116824i bk9: 296184a 90107157i bk10: 293661a 90204737i bk11: 303140a 89362142i bk12: 295113a 90151581i bk13: 298233a 89833942i bk14: 300057a 89500957i bk15: 302242a 89293776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202497
Row_Buffer_Locality_read = 0.222154
Row_Buffer_Locality_write = 0.090299
Bank_Level_Parallism = 5.290119
Bank_Level_Parallism_Col = 2.207756
Bank_Level_Parallism_Ready = 1.396391
write_to_read_ratio_blp_rw_average = 0.209242
GrpLevelPara = 1.836571 

BW Util details:
bwutil = 0.209454 
total_CMD = 115989332 
util_bw = 24294456 
Wasted_Col = 48137469 
Wasted_Row = 8175414 
Idle = 35381993 

BW Util Bottlenecks: 
RCDc_limit = 63977843 
RCDWRc_limit = 7293071 
WTRc_limit = 23363583 
RTWc_limit = 17627897 
CCDLc_limit = 4470676 
rwq = 0 
CCDLc_limit_alone = 3162108 
WTRc_limit_alone = 22694408 
RTWc_limit_alone = 16988504 

Commands details: 
total_CMD = 115989332 
n_nop = 101795126 
Read = 4782445 
Write = 0 
L2_Alloc = 0 
L2_WB = 1291169 
n_act = 4482245 
n_pre = 4482229 
n_ref = 0 
n_req = 5620348 
total_req = 6073614 

Dual Bus Interface Util: 
issued_total_row = 8964474 
issued_total_col = 6073614 
Row_Bus_Util =  0.077287 
CoL_Bus_Util = 0.052364 
Either_Row_CoL_Bus_Util = 0.122375 
Issued_on_Two_Bus_Simul_Util = 0.007276 
issued_two_Eff = 0.059453 
queue_avg = 3.559282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101783676 n_act=4486849 n_pre=4486833 n_ref_event=0 n_req=5628087 n_rd=4791455 n_rd_L2_A=0 n_write=0 n_wr_bk=1287587 bw_util=0.2096
n_activity=85703001 dram_eff=0.2837
bk0: 299353a 89546384i bk1: 296833a 89810185i bk2: 298522a 89779925i bk3: 304970a 89220344i bk4: 303974a 89438787i bk5: 305806a 89163403i bk6: 296770a 89985176i bk7: 298755a 89918935i bk8: 295441a 90289069i bk9: 298969a 89809515i bk10: 300843a 89471691i bk11: 301399a 89439583i bk12: 293669a 90413923i bk13: 296471a 90169610i bk14: 301771a 89298762i bk15: 297909a 89652094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202775
Row_Buffer_Locality_read = 0.222385
Row_Buffer_Locality_write = 0.090470
Bank_Level_Parallism = 5.298879
Bank_Level_Parallism_Col = 2.206620
Bank_Level_Parallism_Ready = 1.392090
write_to_read_ratio_blp_rw_average = 0.209091
GrpLevelPara = 1.836669 

BW Util details:
bwutil = 0.209641 
total_CMD = 115989332 
util_bw = 24316168 
Wasted_Col = 48184472 
Wasted_Row = 8166562 
Idle = 35322130 

BW Util Bottlenecks: 
RCDc_limit = 64074372 
RCDWRc_limit = 7279745 
WTRc_limit = 23310902 
RTWc_limit = 17664233 
CCDLc_limit = 4494327 
rwq = 0 
CCDLc_limit_alone = 3181630 
WTRc_limit_alone = 22642574 
RTWc_limit_alone = 17019864 

Commands details: 
total_CMD = 115989332 
n_nop = 101783676 
Read = 4791455 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287587 
n_act = 4486849 
n_pre = 4486833 
n_ref = 0 
n_req = 5628087 
total_req = 6079042 

Dual Bus Interface Util: 
issued_total_row = 8973682 
issued_total_col = 6079042 
Row_Bus_Util =  0.077366 
CoL_Bus_Util = 0.052410 
Either_Row_CoL_Bus_Util = 0.122474 
Issued_on_Two_Bus_Simul_Util = 0.007303 
issued_two_Eff = 0.059629 
queue_avg = 3.651865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65186
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101803011 n_act=4480590 n_pre=4480574 n_ref_event=0 n_req=5617842 n_rd=4782682 n_rd_L2_A=0 n_write=0 n_wr_bk=1285358 bw_util=0.2093
n_activity=85768449 dram_eff=0.283
bk0: 297408a 89852432i bk1: 297039a 89791515i bk2: 305416a 89220242i bk3: 305814a 89222944i bk4: 299862a 89816894i bk5: 300719a 89681368i bk6: 295322a 90350094i bk7: 295464a 90313400i bk8: 298916a 89938717i bk9: 297585a 90105431i bk10: 301608a 89462003i bk11: 300111a 89578207i bk12: 295238a 90171600i bk13: 293627a 90384574i bk14: 300118a 89518989i bk15: 298435a 89662478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202436
Row_Buffer_Locality_read = 0.222036
Row_Buffer_Locality_write = 0.090190
Bank_Level_Parallism = 5.274728
Bank_Level_Parallism_Col = 2.200328
Bank_Level_Parallism_Ready = 1.390545
write_to_read_ratio_blp_rw_average = 0.208623
GrpLevelPara = 1.832364 

BW Util details:
bwutil = 0.209262 
total_CMD = 115989332 
util_bw = 24272160 
Wasted_Col = 48261026 
Wasted_Row = 8190996 
Idle = 35265150 

BW Util Bottlenecks: 
RCDc_limit = 64052868 
RCDWRc_limit = 7281040 
WTRc_limit = 23259188 
RTWc_limit = 17605045 
CCDLc_limit = 4515143 
rwq = 0 
CCDLc_limit_alone = 3205462 
WTRc_limit_alone = 22595707 
RTWc_limit_alone = 16958845 

Commands details: 
total_CMD = 115989332 
n_nop = 101803011 
Read = 4782682 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285358 
n_act = 4480590 
n_pre = 4480574 
n_ref = 0 
n_req = 5617842 
total_req = 6068040 

Dual Bus Interface Util: 
issued_total_row = 8961164 
issued_total_col = 6068040 
Row_Bus_Util =  0.077259 
CoL_Bus_Util = 0.052316 
Either_Row_CoL_Bus_Util = 0.122307 
Issued_on_Two_Bus_Simul_Util = 0.007267 
issued_two_Eff = 0.059415 
queue_avg = 3.597818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101797561 n_act=4482769 n_pre=4482753 n_ref_event=0 n_req=5621273 n_rd=4785467 n_rd_L2_A=0 n_write=0 n_wr_bk=1286333 bw_util=0.2094
n_activity=85706368 dram_eff=0.2834
bk0: 297249a 89879718i bk1: 297357a 89826986i bk2: 305888a 89251443i bk3: 299365a 89741527i bk4: 302808a 89613861i bk5: 306120a 89220713i bk6: 299009a 89941739i bk7: 296417a 90268104i bk8: 298539a 89978012i bk9: 297241a 90279411i bk10: 300849a 89489094i bk11: 302233a 89387837i bk12: 292416a 90500314i bk13: 292370a 90462737i bk14: 299938a 89670218i bk15: 297668a 89855538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202535
Row_Buffer_Locality_read = 0.222169
Row_Buffer_Locality_write = 0.090117
Bank_Level_Parallism = 5.276168
Bank_Level_Parallism_Col = 2.203554
Bank_Level_Parallism_Ready = 1.393474
write_to_read_ratio_blp_rw_average = 0.209096
GrpLevelPara = 1.834041 

BW Util details:
bwutil = 0.209392 
total_CMD = 115989332 
util_bw = 24287200 
Wasted_Col = 48198823 
Wasted_Row = 8169590 
Idle = 35333719 

BW Util Bottlenecks: 
RCDc_limit = 64053088 
RCDWRc_limit = 7279822 
WTRc_limit = 23253570 
RTWc_limit = 17616755 
CCDLc_limit = 4474737 
rwq = 0 
CCDLc_limit_alone = 3170917 
WTRc_limit_alone = 22588633 
RTWc_limit_alone = 16977872 

Commands details: 
total_CMD = 115989332 
n_nop = 101797561 
Read = 4785467 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286333 
n_act = 4482769 
n_pre = 4482753 
n_ref = 0 
n_req = 5621273 
total_req = 6071800 

Dual Bus Interface Util: 
issued_total_row = 8965522 
issued_total_col = 6071800 
Row_Bus_Util =  0.077296 
CoL_Bus_Util = 0.052348 
Either_Row_CoL_Bus_Util = 0.122354 
Issued_on_Two_Bus_Simul_Util = 0.007290 
issued_two_Eff = 0.059580 
queue_avg = 3.552081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55208
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101810161 n_act=4476045 n_pre=4476029 n_ref_event=0 n_req=5615347 n_rd=4781389 n_rd_L2_A=0 n_write=0 n_wr_bk=1285150 bw_util=0.2092
n_activity=85765063 dram_eff=0.2829
bk0: 299615a 89580796i bk1: 299055a 89700488i bk2: 298288a 90006043i bk3: 302731a 89693628i bk4: 303145a 89632283i bk5: 302734a 89572128i bk6: 297364a 90176808i bk7: 301354a 89753179i bk8: 294278a 90584892i bk9: 294551a 90597950i bk10: 298433a 89768448i bk11: 297832a 89875016i bk12: 290935a 90538014i bk13: 297139a 90008371i bk14: 301747a 89419304i bk15: 302188a 89332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202891
Row_Buffer_Locality_read = 0.222522
Row_Buffer_Locality_write = 0.090335
Bank_Level_Parallism = 5.262779
Bank_Level_Parallism_Col = 2.201771
Bank_Level_Parallism_Ready = 1.393665
write_to_read_ratio_blp_rw_average = 0.208686
GrpLevelPara = 1.833164 

BW Util details:
bwutil = 0.209210 
total_CMD = 115989332 
util_bw = 24266156 
Wasted_Col = 48203084 
Wasted_Row = 8225397 
Idle = 35294695 

BW Util Bottlenecks: 
RCDc_limit = 64004474 
RCDWRc_limit = 7264913 
WTRc_limit = 23244222 
RTWc_limit = 17584613 
CCDLc_limit = 4463184 
rwq = 0 
CCDLc_limit_alone = 3159176 
WTRc_limit_alone = 22579365 
RTWc_limit_alone = 16945462 

Commands details: 
total_CMD = 115989332 
n_nop = 101810161 
Read = 4781389 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285150 
n_act = 4476045 
n_pre = 4476029 
n_ref = 0 
n_req = 5615347 
total_req = 6066539 

Dual Bus Interface Util: 
issued_total_row = 8952074 
issued_total_col = 6066539 
Row_Bus_Util =  0.077180 
CoL_Bus_Util = 0.052303 
Either_Row_CoL_Bus_Util = 0.122245 
Issued_on_Two_Bus_Simul_Util = 0.007237 
issued_two_Eff = 0.059202 
queue_avg = 3.554375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55438
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101794387 n_act=4482360 n_pre=4482344 n_ref_event=0 n_req=5623176 n_rd=4788033 n_rd_L2_A=0 n_write=0 n_wr_bk=1286388 bw_util=0.2095
n_activity=85738293 dram_eff=0.2834
bk0: 296072a 90015379i bk1: 295588a 89924528i bk2: 305815a 89122816i bk3: 304828a 89263713i bk4: 303047a 89497914i bk5: 304050a 89426176i bk6: 294056a 90399580i bk7: 294483a 90244997i bk8: 295382a 90336251i bk9: 295737a 90137338i bk10: 301912a 89389422i bk11: 302315a 89336070i bk12: 297130a 90029526i bk13: 295640a 89995932i bk14: 300580a 89422860i bk15: 301398a 89314909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202878
Row_Buffer_Locality_read = 0.222465
Row_Buffer_Locality_write = 0.090576
Bank_Level_Parallism = 5.293083
Bank_Level_Parallism_Col = 2.204801
Bank_Level_Parallism_Ready = 1.391463
write_to_read_ratio_blp_rw_average = 0.208989
GrpLevelPara = 1.835953 

BW Util details:
bwutil = 0.209482 
total_CMD = 115989332 
util_bw = 24297684 
Wasted_Col = 48187329 
Wasted_Row = 8190738 
Idle = 35313581 

BW Util Bottlenecks: 
RCDc_limit = 64043096 
RCDWRc_limit = 7269659 
WTRc_limit = 23266614 
RTWc_limit = 17636099 
CCDLc_limit = 4487696 
rwq = 0 
CCDLc_limit_alone = 3177330 
WTRc_limit_alone = 22599869 
RTWc_limit_alone = 16992478 

Commands details: 
total_CMD = 115989332 
n_nop = 101794387 
Read = 4788033 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286388 
n_act = 4482360 
n_pre = 4482344 
n_ref = 0 
n_req = 5623176 
total_req = 6074421 

Dual Bus Interface Util: 
issued_total_row = 8964704 
issued_total_col = 6074421 
Row_Bus_Util =  0.077289 
CoL_Bus_Util = 0.052371 
Either_Row_CoL_Bus_Util = 0.122381 
Issued_on_Two_Bus_Simul_Util = 0.007278 
issued_two_Eff = 0.059470 
queue_avg = 3.655023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65502
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101733425 n_act=4506217 n_pre=4506201 n_ref_event=0 n_req=5646507 n_rd=4807502 n_rd_L2_A=0 n_write=0 n_wr_bk=1291773 bw_util=0.2103
n_activity=85779158 dram_eff=0.2844
bk0: 298412a 89322471i bk1: 295524a 89785193i bk2: 307363a 88773353i bk3: 301581a 89297802i bk4: 304408a 89198916i bk5: 305421a 89021774i bk6: 296734a 89848736i bk7: 299369a 89730190i bk8: 297062a 89849553i bk9: 295022a 90017378i bk10: 303074a 89037136i bk11: 301165a 89157080i bk12: 299165a 89528463i bk13: 299799a 89486432i bk14: 299705a 89379735i bk15: 303698a 88999100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.201946
Row_Buffer_Locality_read = 0.221378
Row_Buffer_Locality_write = 0.090603
Bank_Level_Parallism = 5.354250
Bank_Level_Parallism_Col = 2.208963
Bank_Level_Parallism_Ready = 1.390581
write_to_read_ratio_blp_rw_average = 0.208979
GrpLevelPara = 1.839506 

BW Util details:
bwutil = 0.210339 
total_CMD = 115989332 
util_bw = 24397100 
Wasted_Col = 48278457 
Wasted_Row = 8105612 
Idle = 35208163 

BW Util Bottlenecks: 
RCDc_limit = 64293381 
RCDWRc_limit = 7293512 
WTRc_limit = 23472272 
RTWc_limit = 17732718 
CCDLc_limit = 4541315 
rwq = 0 
CCDLc_limit_alone = 3224119 
WTRc_limit_alone = 22800812 
RTWc_limit_alone = 17086982 

Commands details: 
total_CMD = 115989332 
n_nop = 101733425 
Read = 4807502 
Write = 0 
L2_Alloc = 0 
L2_WB = 1291773 
n_act = 4506217 
n_pre = 4506201 
n_ref = 0 
n_req = 5646507 
total_req = 6099275 

Dual Bus Interface Util: 
issued_total_row = 9012418 
issued_total_col = 6099275 
Row_Bus_Util =  0.077700 
CoL_Bus_Util = 0.052585 
Either_Row_CoL_Bus_Util = 0.122907 
Issued_on_Two_Bus_Simul_Util = 0.007378 
issued_two_Eff = 0.060030 
queue_avg = 3.815243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81524
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101797897 n_act=4481920 n_pre=4481904 n_ref_event=0 n_req=5623092 n_rd=4786656 n_rd_L2_A=0 n_write=0 n_wr_bk=1287053 bw_util=0.2095
n_activity=85707515 dram_eff=0.2835
bk0: 296434a 89824065i bk1: 294299a 90079059i bk2: 307351a 88873229i bk3: 303345a 89330161i bk4: 302502a 89574944i bk5: 301474a 89570453i bk6: 299068a 90005705i bk7: 297347a 90122477i bk8: 292772a 90471227i bk9: 296237a 90119628i bk10: 303535a 89121993i bk11: 300019a 89412641i bk12: 295633a 90250488i bk13: 294779a 90262122i bk14: 301463a 89308574i bk15: 300398a 89415721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202944
Row_Buffer_Locality_read = 0.222546
Row_Buffer_Locality_write = 0.090770
Bank_Level_Parallism = 5.297622
Bank_Level_Parallism_Col = 2.204213
Bank_Level_Parallism_Ready = 1.391567
write_to_read_ratio_blp_rw_average = 0.209081
GrpLevelPara = 1.835561 

BW Util details:
bwutil = 0.209458 
total_CMD = 115989332 
util_bw = 24294836 
Wasted_Col = 48166240 
Wasted_Row = 8180189 
Idle = 35348067 

BW Util Bottlenecks: 
RCDc_limit = 64011596 
RCDWRc_limit = 7279394 
WTRc_limit = 23263877 
RTWc_limit = 17628936 
CCDLc_limit = 4477155 
rwq = 0 
CCDLc_limit_alone = 3167760 
WTRc_limit_alone = 22598064 
RTWc_limit_alone = 16985354 

Commands details: 
total_CMD = 115989332 
n_nop = 101797897 
Read = 4786656 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287053 
n_act = 4481920 
n_pre = 4481904 
n_ref = 0 
n_req = 5623092 
total_req = 6073709 

Dual Bus Interface Util: 
issued_total_row = 8963824 
issued_total_col = 6073709 
Row_Bus_Util =  0.077281 
CoL_Bus_Util = 0.052364 
Either_Row_CoL_Bus_Util = 0.122351 
Issued_on_Two_Bus_Simul_Util = 0.007295 
issued_two_Eff = 0.059620 
queue_avg = 3.658163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101816141 n_act=4473744 n_pre=4473728 n_ref_event=0 n_req=5611784 n_rd=4781515 n_rd_L2_A=0 n_write=0 n_wr_bk=1282141 bw_util=0.2091
n_activity=85791843 dram_eff=0.2827
bk0: 294915a 90266901i bk1: 295068a 90235158i bk2: 297433a 90362092i bk3: 302193a 89925825i bk4: 298720a 90135562i bk5: 304926a 89466548i bk6: 298746a 90211178i bk7: 299659a 90114058i bk8: 294968a 90605229i bk9: 295650a 90443607i bk10: 300075a 89829384i bk11: 303872a 89500060i bk12: 297018a 90279406i bk13: 294892a 90576957i bk14: 299824a 89931767i bk15: 303556a 89540512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.202795
Row_Buffer_Locality_read = 0.222260
Row_Buffer_Locality_write = 0.090696
Bank_Level_Parallism = 5.219675
Bank_Level_Parallism_Col = 2.197623
Bank_Level_Parallism_Ready = 1.392186
write_to_read_ratio_blp_rw_average = 0.208265
GrpLevelPara = 1.830130 

BW Util details:
bwutil = 0.209111 
total_CMD = 115989332 
util_bw = 24254624 
Wasted_Col = 48263356 
Wasted_Row = 8224398 
Idle = 35246954 

BW Util Bottlenecks: 
RCDc_limit = 64080849 
RCDWRc_limit = 7232417 
WTRc_limit = 23153046 
RTWc_limit = 17518063 
CCDLc_limit = 4462471 
rwq = 0 
CCDLc_limit_alone = 3160253 
WTRc_limit_alone = 22488899 
RTWc_limit_alone = 16879992 

Commands details: 
total_CMD = 115989332 
n_nop = 101816141 
Read = 4781515 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282141 
n_act = 4473744 
n_pre = 4473728 
n_ref = 0 
n_req = 5611784 
total_req = 6063656 

Dual Bus Interface Util: 
issued_total_row = 8947472 
issued_total_col = 6063656 
Row_Bus_Util =  0.077140 
CoL_Bus_Util = 0.052278 
Either_Row_CoL_Bus_Util = 0.122194 
Issued_on_Two_Bus_Simul_Util = 0.007224 
issued_two_Eff = 0.059121 
queue_avg = 3.433938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43394
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=115989332 n_nop=101861991 n_act=4455627 n_pre=4455611 n_ref_event=0 n_req=5591238 n_rd=4760296 n_rd_L2_A=0 n_write=0 n_wr_bk=1282131 bw_util=0.2084
n_activity=85643531 dram_eff=0.2822
bk0: 295701a 90319827i bk1: 295273a 90211961i bk2: 300822a 90086691i bk3: 297653a 90295409i bk4: 297966a 90234119i bk5: 303345a 89762200i bk6: 299077a 90246787i bk7: 293714a 90708848i bk8: 293617a 90795955i bk9: 292398a 90970463i bk10: 300828a 89933593i bk11: 300743a 89901455i bk12: 296349a 90381930i bk13: 293070a 90774306i bk14: 301384a 89925107i bk15: 298356a 89903920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.203105
Row_Buffer_Locality_read = 0.222770
Row_Buffer_Locality_write = 0.090454
Bank_Level_Parallism = 5.191929
Bank_Level_Parallism_Col = 2.196215
Bank_Level_Parallism_Ready = 1.393090
write_to_read_ratio_blp_rw_average = 0.208133
GrpLevelPara = 1.828705 

BW Util details:
bwutil = 0.208379 
total_CMD = 115989332 
util_bw = 24169708 
Wasted_Col = 48143969 
Wasted_Row = 8254950 
Idle = 35420705 

BW Util Bottlenecks: 
RCDc_limit = 63801329 
RCDWRc_limit = 7247724 
WTRc_limit = 23163185 
RTWc_limit = 17413707 
CCDLc_limit = 4447203 
rwq = 0 
CCDLc_limit_alone = 3149274 
WTRc_limit_alone = 22498346 
RTWc_limit_alone = 16780617 

Commands details: 
total_CMD = 115989332 
n_nop = 101861991 
Read = 4760296 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282131 
n_act = 4455627 
n_pre = 4455611 
n_ref = 0 
n_req = 5591238 
total_req = 6042427 

Dual Bus Interface Util: 
issued_total_row = 8911238 
issued_total_col = 6042427 
Row_Bus_Util =  0.076828 
CoL_Bus_Util = 0.052095 
Either_Row_CoL_Bus_Util = 0.121799 
Issued_on_Two_Bus_Simul_Util = 0.007124 
issued_two_Eff = 0.058491 
queue_avg = 3.328243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4649421, Miss = 2521460, Miss_rate = 0.542, Pending_hits = 6559, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4565731, Miss = 2519191, Miss_rate = 0.552, Pending_hits = 4523, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4641213, Miss = 2536683, Miss_rate = 0.547, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4586793, Miss = 2528521, Miss_rate = 0.551, Pending_hits = 4742, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4648544, Miss = 2517456, Miss_rate = 0.542, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4606390, Miss = 2538045, Miss_rate = 0.551, Pending_hits = 4872, Reservation_fails = 3728
L2_cache_bank[6]: Access = 4618883, Miss = 2526872, Miss_rate = 0.547, Pending_hits = 4566, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4638695, Miss = 2537640, Miss_rate = 0.547, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4649545, Miss = 2530416, Miss_rate = 0.544, Pending_hits = 6372, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4641676, Miss = 2525322, Miss_rate = 0.544, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4633793, Miss = 2533225, Miss_rate = 0.547, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4576587, Miss = 2525300, Miss_rate = 0.552, Pending_hits = 4559, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4624849, Miss = 2520329, Miss_rate = 0.545, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4616820, Miss = 2534096, Miss_rate = 0.549, Pending_hits = 4824, Reservation_fails = 1527
L2_cache_bank[14]: Access = 8173372, Miss = 2530526, Miss_rate = 0.310, Pending_hits = 4650, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4638822, Miss = 2530570, Miss_rate = 0.546, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9092824, Miss = 2542455, Miss_rate = 0.280, Pending_hits = 6735, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4616306, Miss = 2538111, Miss_rate = 0.550, Pending_hits = 4787, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4640853, Miss = 2535290, Miss_rate = 0.546, Pending_hits = 4669, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4559496, Miss = 2524430, Miss_rate = 0.554, Pending_hits = 4707, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4606801, Miss = 2518231, Miss_rate = 0.547, Pending_hits = 4614, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4614463, Miss = 2536349, Miss_rate = 0.550, Pending_hits = 4821, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4597903, Miss = 2522276, Miss_rate = 0.549, Pending_hits = 4560, Reservation_fails = 2735
L2_cache_bank[23]: Access = 4568518, Miss = 2511084, Miss_rate = 0.550, Pending_hits = 4513, Reservation_fails = 1519
L2_total_cache_accesses = 118808298
L2_total_cache_misses = 60683878
L2_total_cache_miss_rate = 0.5108
L2_total_cache_pending_hits = 117504
L2_total_cache_reservation_fails = 61855
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50460083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34043982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23363197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117504
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7546833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107984766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10823532
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61785
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=118808298
icnt_total_pkts_simt_to_mem=118808298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 118808298
Req_Network_cycles = 45229392
Req_Network_injected_packets_per_cycle =       2.6268 
Req_Network_conflicts_per_cycle =       0.3408
Req_Network_conflicts_per_cycle_util =       0.4830
Req_Bank_Level_Parallism =       3.7221
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0959
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.8044

Reply_Network_injected_packets_num = 118808298
Reply_Network_cycles = 45229392
Reply_Network_injected_packets_per_cycle =        2.6268
Reply_Network_conflicts_per_cycle =        1.0385
Reply_Network_conflicts_per_cycle_util =       1.4665
Reply_Bank_Level_Parallism =       3.7094
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1755
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0876
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 15 hrs, 16 min, 15 sec (227775 sec)
gpgpu_simulation_rate = 13225 (inst/sec)
gpgpu_simulation_rate = 198 (cycle/sec)
gpgpu_silicon_slowdown = 6893939x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z9bc_updateiPiPb'
Destroy streams for kernel 19: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 19 
gpu_sim_cycle = 149152
gpu_sim_insn = 94714451
gpu_ipc =     635.0197
gpu_tot_sim_cycle = 45378544
gpu_tot_sim_insn = 3107134933
gpu_tot_ipc =      68.4715
gpu_tot_issued_cta = 359784
gpu_occupancy = 95.7595% 
gpu_tot_occupancy = 50.7332% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.0880
partiton_level_parallism_total  =       2.6349
partiton_level_parallism_util =       5.3408
partiton_level_parallism_util_total  =       3.7292
L2_BW  =     222.2420 GB/Sec
L2_BW_total  =     115.0917 GB/Sec
gpu_total_sim_rate=13539

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7728397, Miss = 3210471, Miss_rate = 0.415, Pending_hits = 78191, Reservation_fails = 358685
	L1D_cache_core[1]: Access = 7515010, Miss = 3110842, Miss_rate = 0.414, Pending_hits = 75243, Reservation_fails = 364383
	L1D_cache_core[2]: Access = 7333744, Miss = 3027322, Miss_rate = 0.413, Pending_hits = 75963, Reservation_fails = 356351
	L1D_cache_core[3]: Access = 7617113, Miss = 3089834, Miss_rate = 0.406, Pending_hits = 75984, Reservation_fails = 347298
	L1D_cache_core[4]: Access = 7600266, Miss = 3239958, Miss_rate = 0.426, Pending_hits = 78523, Reservation_fails = 386401
	L1D_cache_core[5]: Access = 7516000, Miss = 3050694, Miss_rate = 0.406, Pending_hits = 75360, Reservation_fails = 339761
	L1D_cache_core[6]: Access = 7483368, Miss = 3008950, Miss_rate = 0.402, Pending_hits = 74324, Reservation_fails = 348257
	L1D_cache_core[7]: Access = 7463825, Miss = 2956056, Miss_rate = 0.396, Pending_hits = 72350, Reservation_fails = 317718
	L1D_cache_core[8]: Access = 7640881, Miss = 3185371, Miss_rate = 0.417, Pending_hits = 75742, Reservation_fails = 371663
	L1D_cache_core[9]: Access = 7157788, Miss = 2834624, Miss_rate = 0.396, Pending_hits = 74905, Reservation_fails = 317499
	L1D_cache_core[10]: Access = 7753949, Miss = 3129098, Miss_rate = 0.404, Pending_hits = 75744, Reservation_fails = 343634
	L1D_cache_core[11]: Access = 7534421, Miss = 3196676, Miss_rate = 0.424, Pending_hits = 78370, Reservation_fails = 402186
	L1D_cache_core[12]: Access = 7446512, Miss = 3087201, Miss_rate = 0.415, Pending_hits = 75780, Reservation_fails = 358747
	L1D_cache_core[13]: Access = 7785038, Miss = 3233425, Miss_rate = 0.415, Pending_hits = 76207, Reservation_fails = 379441
	L1D_cache_core[14]: Access = 7623870, Miss = 3126762, Miss_rate = 0.410, Pending_hits = 77337, Reservation_fails = 363838
	L1D_cache_core[15]: Access = 6493245, Miss = 2429041, Miss_rate = 0.374, Pending_hits = 68376, Reservation_fails = 288088
	L1D_cache_core[16]: Access = 7570771, Miss = 3155902, Miss_rate = 0.417, Pending_hits = 76258, Reservation_fails = 376021
	L1D_cache_core[17]: Access = 7516762, Miss = 3134527, Miss_rate = 0.417, Pending_hits = 77622, Reservation_fails = 365036
	L1D_cache_core[18]: Access = 7494881, Miss = 3114500, Miss_rate = 0.416, Pending_hits = 75714, Reservation_fails = 379761
	L1D_cache_core[19]: Access = 7816044, Miss = 3184483, Miss_rate = 0.407, Pending_hits = 75719, Reservation_fails = 371183
	L1D_cache_core[20]: Access = 7625407, Miss = 3082201, Miss_rate = 0.404, Pending_hits = 76929, Reservation_fails = 372661
	L1D_cache_core[21]: Access = 7416034, Miss = 3076781, Miss_rate = 0.415, Pending_hits = 75303, Reservation_fails = 364729
	L1D_cache_core[22]: Access = 7606923, Miss = 3146169, Miss_rate = 0.414, Pending_hits = 75008, Reservation_fails = 379428
	L1D_cache_core[23]: Access = 6872506, Miss = 2702895, Miss_rate = 0.393, Pending_hits = 72543, Reservation_fails = 314454
	L1D_cache_core[24]: Access = 7430908, Miss = 3035590, Miss_rate = 0.409, Pending_hits = 75490, Reservation_fails = 369451
	L1D_cache_core[25]: Access = 7441526, Miss = 3080663, Miss_rate = 0.414, Pending_hits = 77082, Reservation_fails = 368502
	L1D_cache_core[26]: Access = 7676368, Miss = 3199884, Miss_rate = 0.417, Pending_hits = 77664, Reservation_fails = 407542
	L1D_cache_core[27]: Access = 7568481, Miss = 3085314, Miss_rate = 0.408, Pending_hits = 75339, Reservation_fails = 369359
	L1D_cache_core[28]: Access = 7219513, Miss = 2915769, Miss_rate = 0.404, Pending_hits = 73919, Reservation_fails = 334856
	L1D_cache_core[29]: Access = 7309103, Miss = 2904033, Miss_rate = 0.397, Pending_hits = 73708, Reservation_fails = 317553
	L1D_total_cache_accesses = 224258654
	L1D_total_cache_misses = 91735036
	L1D_total_cache_miss_rate = 0.4091
	L1D_total_cache_pending_hits = 2266697
	L1D_total_cache_reservation_fails = 10734486
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125508648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2266697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65119832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7295301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20538429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2266697
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4748273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3051840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3024935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 213433606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10825048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7138987
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 359784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
341612, 315258, 355875, 339472, 342559, 342177, 330714, 341654, 319070, 323738, 348319, 343213, 334713, 326149, 314833, 309369, 321273, 297146, 301718, 321860, 320483, 303650, 334262, 355471, 348564, 329936, 338233, 330405, 321935, 346909, 331981, 333767, 
gpgpu_n_tot_thrd_icount = 9983432160
gpgpu_n_tot_w_icount = 311982255
gpgpu_n_stall_shd_mem = 65714773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 108742129
gpgpu_n_mem_write_global = 10825048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 376901845
gpgpu_n_store_insn = 46680055
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 693209088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53537321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12177452
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62503885	W0_Idle:420548576	W0_Scoreboard:-744976624	W1:109426297	W2:36319939	W3:19549382	W4:12786635	W5:9294378	W6:7252917	W7:5910627	W8:4941699	W9:4226525	W10:3702313	W11:3228148	W12:2889539	W13:2542624	W14:2274070	W15:2039227	W16:1784751	W17:1588586	W18:1389421	W19:1212966	W20:1067532	W21:922544	W22:809354	W23:719688	W24:670977	W25:636898	W26:640601	W27:677789	W28:758238	W29:869598	W30:1033998	W31:1249187	W32:69565807
single_issue_nums: WS0:77834085	WS1:77687424	WS2:78281619	WS3:78179127	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685266088 {8:85658261,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433001920 {40:10825048,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923354720 {40:23083868,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3426330440 {40:85658261,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86600384 {8:10825048,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923354720 {40:23083868,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:38619370 	1260880 	2066054 	3946946 	7840900 	6402025 	4304411 	2423919 	983661 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56011630 	57820757 	2997086 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21364518 	1326472 	202055 	81013 	92150619 	1525678 	191145 	90666 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	99602119 	12364702 	4591117 	1921103 	739766 	275376 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4769 	40128 	55 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.268997  1.275492  1.266011  1.269687  1.263659  1.266067  1.272522  1.269966  1.266604  1.265738  1.262391  1.267453  1.269412  1.275138  1.263133  1.269134 
dram[1]:  1.269208  1.270859  1.264902  1.265749  1.264432  1.265081  1.268038  1.270723  1.267250  1.266313  1.264816  1.267139  1.271081  1.271179  1.263302  1.263191 
dram[2]:  1.267730  1.269914  1.268281  1.267536  1.264970  1.263328  1.270805  1.268035  1.266474  1.266989  1.268052  1.265116  1.273622  1.269815  1.265774  1.263776 
dram[3]:  1.268745  1.270510  1.268685  1.264973  1.265098  1.263697  1.270675  1.268956  1.268000  1.264665  1.265750  1.265389  1.275076  1.273698  1.265061  1.268408 
dram[4]:  1.269439  1.271723  1.263488  1.265182  1.266852  1.264760  1.270402  1.271072  1.263417  1.265626  1.262556  1.265504  1.272038  1.274211  1.264639  1.268066 
dram[5]:  1.269929  1.270190  1.264658  1.267750  1.265607  1.263256  1.267580  1.271829  1.264031  1.266541  1.263584  1.263145  1.273873  1.275056  1.266330  1.268328 
dram[6]:  1.269880  1.269388  1.269691  1.265040  1.264853  1.264529  1.271092  1.265989  1.271211  1.269732  1.264251  1.264489  1.277020  1.272229  1.265315  1.266167 
dram[7]:  1.273961  1.271909  1.264050  1.265394  1.266740  1.264069  1.272896  1.269666  1.268209  1.268074  1.263241  1.264027  1.273535  1.272652  1.266925  1.265114 
dram[8]:  1.266948  1.272077  1.262897  1.268536  1.264529  1.264570  1.267648  1.267819  1.265063  1.268880  1.261819  1.265299  1.267799  1.270312  1.266068  1.265301 
dram[9]:  1.270618  1.273205  1.262092  1.266779  1.267071  1.266058  1.268711  1.269707  1.269525  1.266373  1.262707  1.266008  1.274847  1.276766  1.264848  1.266843 
dram[10]:  1.272305  1.272221  1.269200  1.266246  1.267964  1.261406  1.268197  1.268535  1.267221  1.266241  1.265880  1.262721  1.272856  1.275054  1.267666  1.264921 
dram[11]:  1.270612  1.270578  1.267636  1.268976  1.267270  1.264923  1.268670  1.270491  1.268506  1.270278  1.264316  1.265146  1.272808  1.274691  1.266933  1.265265 
average row locality = 68187627/53785692 = 1.267765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    302680    299105    303912    304897    305989    305891    295886    299471    299113    300553    302888    301447    301238    300745    304777    302110 
dram[1]:    302669    300015    310176    307856    306765    305195    303843    299877    298533    303092    302415    300216    301436    300620    305870    306680 
dram[2]:    304501    300428    302935    306602    304577    306808    299320    303697    300487    300088    297565    307044    299077    302197    304025    306210 
dram[3]:    303301    300780    302486    308934    307941    309774    300710    302695    299345    302873    304747    305303    297631    300434    305737    301874 
dram[4]:    301355    300985    309380    309778    303830    304686    299262    299403    302820    301489    305512    304014    299202    297591    304086    302403 
dram[5]:    301197    301305    309851    303328    306775    310088    302949    300357    302443    301145    304753    306136    296379    296330    303906    301636 
dram[6]:    303563    303002    302252    306695    307113    306702    301303    305290    298182    298455    302337    301736    294899    301103    305715    306155 
dram[7]:    300019    299533    309783    308795    307015    308018    297992    298419    299285    299640    305816    306219    301094    299604    304548    305364 
dram[8]:    302353    299464    311331    305549    308376    309389    300670    303305    300966    298924    306976    305067    303133    303767    303673    307665 
dram[9]:    300376    298243    311319    307312    306470    305440    303004    301282    296675    300141    307438    303923    299600    298747    305429    304366 
dram[10]:    298857    299012    301401    306159    302688    308894    302681    303593    298871    299554    303979    307776    300986    298860    303792    307524 
dram[11]:    299645    299217    304790    301621    301934    307312    303012    297648    297520    296301    304732    304647    300317    297037    305350    302324 
total dram reads = 58164513
bank skew: 311331/294899 = 1.06
chip skew: 4870608/4823407 = 1.01
number of total write accesses:
dram[0]:     80394     80629     81182     80165     79846     79752     79583     80376     79389     79318     80693     80047     79498     79408     81337     81539 
dram[1]:     81779     81234     81528     81527     79447     79272     79861     79223     79026     79591     80114     80581     81373     80277     81902     82265 
dram[2]:     82387     82472     81066     80292     79262     81247     79960     80586     79245     80072     80264     80139     80514     80112     82154     82008 
dram[3]:     81739     81415     81504     81945     79367     81135     80517     80006     78420     79288     79738     79707     79456     79599     82109     82250 
dram[4]:     81128     81571     80950     81856     79714     80904     79071     78736     78537     78218     80616     80778     80610     79931     81490     81865 
dram[5]:     81802     81324     81362     81465     79856     80149     80240     79250     79446     77989     80906     80917     79543     79702     81857     81117 
dram[6]:     81643     81257     80425     81086     79838     79888     78925     80872     77243     77890     81132     80606     80951     80457     81475     82061 
dram[7]:     79689     80816     81810     80988     79736     79557     79863     79954     78908     79519     80631     79860     79839     81248     81996     82559 
dram[8]:     81872     81177     81551     81743     79743     80262     80584     80344     79605     79707     80847     80865     80881     80271     81870     81032 
dram[9]:     81367     80802     82692     81215     79498     80224     79470     79438     79610     78887     81396     80782     79187     79291     82422     81372 
dram[10]:     81170     81380     80003     80204     80385     81519     79544     79864     78873     79111     80100     80392     79090     78795     80649     81662 
dram[11]:     80672     81619     80356     80164     80651     80451     79582     79612     78583     78433     80543     79674     80003     79190     80837     82326 
total dram writes = 15443197
bank skew: 82692/77243 = 1.07
chip skew: 1292354/1282696 = 1.01
average mf latency per bank:
dram[0]:        533       565       555       584       551       573       527       553       540       559       527       550       540       562       544       566
dram[1]:        520       513       549       547       541       538       523       516       522       519       518       505       529       525       525       520
dram[2]:        533       523       566       554       542       532       525       522       527       516       516       519       529       527       528       532
dram[3]:        530       539       545       537       536       531       523       515       522       520       516       518       526       532       531       530
dram[4]:        540       531       552       567       538       534       524       534       535       530       526       524       533       536       535       535
dram[5]:        528       527       558       554       539       538       527       525       531       526       521       521       534       533       535       531
dram[6]:        536       535       560       558       537       535       525       525       535       526       519       521       539       537       534       533
dram[7]:        545       535       560       566       542       540       523       516       522       523       527       523      2715       540       529       528
dram[8]:        543       530       576       561       547       544      2863       525       537       528       529       526       546       540       535       532
dram[9]:        528       528       551       552       535       538       524       533       521       524       523       527       539       541       523       526
dram[10]:        530       527       559       562       535       536       525       523       528       526       529       523       537       532       530       528
dram[11]:        519       512       541       535       516       525       515       507       514       518       506       509       525       524       517       515
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102159991 n_act=4465847 n_pre=4465831 n_ref_event=0 n_req=5663514 n_rd=4830702 n_rd_L2_A=0 n_write=0 n_wr_bk=1283156 bw_util=0.2101
n_activity=86144289 dram_eff=0.2839
bk0: 302680a 90193972i bk1: 299105a 90640950i bk2: 303912a 90220318i bk3: 304897a 90277341i bk4: 305989a 90144172i bk5: 305891a 90108552i bk6: 295886a 91187062i bk7: 299471a 90740245i bk8: 299113a 90808040i bk9: 300553a 90589528i bk10: 302888a 90203026i bk11: 301447a 90332778i bk12: 301238a 90555968i bk13: 300745a 90617436i bk14: 304777a 89958842i bk15: 302110a 90262731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211471
Row_Buffer_Locality_read = 0.232223
Row_Buffer_Locality_write = 0.091100
Bank_Level_Parallism = 5.210491
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.391746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.210149 
total_CMD = 116371826 
util_bw = 24455432 
Wasted_Col = 48304881 
Wasted_Row = 8275080 
Idle = 35336433 

BW Util Bottlenecks: 
RCDc_limit = 63935027 
RCDWRc_limit = 7255095 
WTRc_limit = 23127234 
RTWc_limit = 17549474 
CCDLc_limit = 4528080 
rwq = 0 
CCDLc_limit_alone = 3220398 
WTRc_limit_alone = 22463253 
RTWc_limit_alone = 16905773 

Commands details: 
total_CMD = 116371826 
n_nop = 102159991 
Read = 4830702 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283156 
n_act = 4465847 
n_pre = 4465831 
n_ref = 0 
n_req = 5663514 
total_req = 6113858 

Dual Bus Interface Util: 
issued_total_row = 8931678 
issued_total_col = 6113858 
Row_Bus_Util =  0.076751 
CoL_Bus_Util = 0.052537 
Either_Row_CoL_Bus_Util = 0.122124 
Issued_on_Two_Bus_Simul_Util = 0.007164 
issued_two_Eff = 0.058662 
queue_avg = 3.602247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102086158 n_act=4491411 n_pre=4491395 n_ref_event=0 n_req=5690869 n_rd=4855258 n_rd_L2_A=0 n_write=0 n_wr_bk=1289000 bw_util=0.2112
n_activity=86100414 dram_eff=0.2854
bk0: 302669a 90166023i bk1: 300015a 90387262i bk2: 310176a 89723101i bk3: 307856a 89905306i bk4: 306765a 90105067i bk5: 305195a 90242088i bk6: 303843a 90443133i bk7: 299877a 90812957i bk8: 298533a 90918668i bk9: 303092a 90469539i bk10: 302415a 90307485i bk11: 300216a 90463257i bk12: 301436a 90428740i bk13: 300620a 90466429i bk14: 305870a 89859256i bk15: 306680a 89786474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.210769
Row_Buffer_Locality_read = 0.231522
Row_Buffer_Locality_write = 0.090183
Bank_Level_Parallism = 5.241868
Bank_Level_Parallism_Col = 2.204074
Bank_Level_Parallism_Ready = 1.391700
write_to_read_ratio_blp_rw_average = 0.208031
GrpLevelPara = 1.835024 

BW Util details:
bwutil = 0.211194 
total_CMD = 116371826 
util_bw = 24577032 
Wasted_Col = 48285557 
Wasted_Row = 8154301 
Idle = 35354936 

BW Util Bottlenecks: 
RCDc_limit = 64194457 
RCDWRc_limit = 7270942 
WTRc_limit = 23356306 
RTWc_limit = 17637321 
CCDLc_limit = 4510449 
rwq = 0 
CCDLc_limit_alone = 3197117 
WTRc_limit_alone = 22686020 
RTWc_limit_alone = 16994275 

Commands details: 
total_CMD = 116371826 
n_nop = 102086158 
Read = 4855258 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289000 
n_act = 4491411 
n_pre = 4491395 
n_ref = 0 
n_req = 5690869 
total_req = 6144258 

Dual Bus Interface Util: 
issued_total_row = 8982806 
issued_total_col = 6144258 
Row_Bus_Util =  0.077191 
CoL_Bus_Util = 0.052799 
Either_Row_CoL_Bus_Util = 0.122759 
Issued_on_Two_Bus_Simul_Util = 0.007230 
issued_two_Eff = 0.058898 
queue_avg = 3.410984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102109857 n_act=4484293 n_pre=4484277 n_ref_event=0 n_req=5683809 n_rd=4845561 n_rd_L2_A=0 n_write=0 n_wr_bk=1291780 bw_util=0.211
n_activity=86016176 dram_eff=0.2854
bk0: 304501a 89808064i bk1: 300428a 90103392i bk2: 302935a 90227352i bk3: 306602a 89950673i bk4: 304577a 90068190i bk5: 306808a 89785719i bk6: 299320a 90614719i bk7: 303697a 90163778i bk8: 300487a 90462598i bk9: 300088a 90450793i bk10: 297565a 90558069i bk11: 307044a 89712699i bk12: 299077a 90499938i bk13: 302197a 90180489i bk14: 304025a 89841730i bk15: 306210a 89636465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211041
Row_Buffer_Locality_read = 0.231909
Row_Buffer_Locality_write = 0.090411
Bank_Level_Parallism = 5.279288
Bank_Level_Parallism_Col = 2.207391
Bank_Level_Parallism_Ready = 1.395545
write_to_read_ratio_blp_rw_average = 0.208681
GrpLevelPara = 1.836834 

BW Util details:
bwutil = 0.210956 
total_CMD = 116371826 
util_bw = 24549364 
Wasted_Col = 48178509 
Wasted_Row = 8183118 
Idle = 35460835 

BW Util Bottlenecks: 
RCDc_limit = 63999529 
RCDWRc_limit = 7293921 
WTRc_limit = 23367385 
RTWc_limit = 17638475 
CCDLc_limit = 4494460 
rwq = 0 
CCDLc_limit_alone = 3185039 
WTRc_limit_alone = 22698096 
RTWc_limit_alone = 16998343 

Commands details: 
total_CMD = 116371826 
n_nop = 102109857 
Read = 4845561 
Write = 0 
L2_Alloc = 0 
L2_WB = 1291780 
n_act = 4484293 
n_pre = 4484277 
n_ref = 0 
n_req = 5683809 
total_req = 6137341 

Dual Bus Interface Util: 
issued_total_row = 8968570 
issued_total_col = 6137341 
Row_Bus_Util =  0.077068 
CoL_Bus_Util = 0.052739 
Either_Row_CoL_Bus_Util = 0.122555 
Issued_on_Two_Bus_Simul_Util = 0.007252 
issued_two_Eff = 0.059174 
queue_avg = 3.564503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102098520 n_act=4488853 n_pre=4488837 n_ref_event=0 n_req=5691542 n_rd=4854565 n_rd_L2_A=0 n_write=0 n_wr_bk=1288195 bw_util=0.2111
n_activity=86047298 dram_eff=0.2856
bk0: 303301a 89895544i bk1: 300780a 90156297i bk2: 302486a 90122228i bk3: 308934a 89560504i bk4: 307941a 89784402i bk5: 309774a 89507114i bk6: 300710a 90334307i bk7: 302695a 90267506i bk8: 299345a 90634542i bk9: 302873a 90154997i bk10: 304747a 89822316i bk11: 305303a 89790418i bk12: 297631a 90763446i bk13: 300434a 90518836i bk14: 305737a 89641880i bk15: 301874a 89994872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211312
Row_Buffer_Locality_read = 0.232127
Row_Buffer_Locality_write = 0.090578
Bank_Level_Parallism = 5.287712
Bank_Level_Parallism_Col = 2.206091
Bank_Level_Parallism_Ready = 1.391089
write_to_read_ratio_blp_rw_average = 0.208512
GrpLevelPara = 1.836835 

BW Util details:
bwutil = 0.211143 
total_CMD = 116371826 
util_bw = 24571040 
Wasted_Col = 48227179 
Wasted_Row = 8174901 
Idle = 35398706 

BW Util Bottlenecks: 
RCDc_limit = 64095907 
RCDWRc_limit = 7280582 
WTRc_limit = 23314004 
RTWc_limit = 17676102 
CCDLc_limit = 4521279 
rwq = 0 
CCDLc_limit_alone = 3207657 
WTRc_limit_alone = 22645531 
RTWc_limit_alone = 17030953 

Commands details: 
total_CMD = 116371826 
n_nop = 102098520 
Read = 4854565 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288195 
n_act = 4488853 
n_pre = 4488837 
n_ref = 0 
n_req = 5691542 
total_req = 6142760 

Dual Bus Interface Util: 
issued_total_row = 8977690 
issued_total_col = 6142760 
Row_Bus_Util =  0.077147 
CoL_Bus_Util = 0.052786 
Either_Row_CoL_Bus_Util = 0.122653 
Issued_on_Two_Bus_Simul_Util = 0.007280 
issued_two_Eff = 0.059352 
queue_avg = 3.656749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102117712 n_act=4482650 n_pre=4482634 n_ref_event=0 n_req=5681313 n_rd=4845796 n_rd_L2_A=0 n_write=0 n_wr_bk=1285975 bw_util=0.2108
n_activity=86113148 dram_eff=0.2848
bk0: 301355a 90201969i bk1: 300985a 90137337i bk2: 309380a 89561609i bk3: 309778a 89561217i bk4: 303830a 90161344i bk5: 304686a 90025905i bk6: 299262a 90700313i bk7: 299403a 90661453i bk8: 302820a 90281117i bk9: 301489a 90451257i bk10: 305512a 89812774i bk11: 304014a 89926887i bk12: 299202a 90519859i bk13: 297591a 90730632i bk14: 304086a 89860707i bk15: 302403a 90004742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.210983
Row_Buffer_Locality_read = 0.231794
Row_Buffer_Locality_write = 0.090289
Bank_Level_Parallism = 5.263737
Bank_Level_Parallism_Col = 2.199940
Bank_Level_Parallism_Ready = 1.389580
write_to_read_ratio_blp_rw_average = 0.208068
GrpLevelPara = 1.832571 

BW Util details:
bwutil = 0.210765 
total_CMD = 116371826 
util_bw = 24527084 
Wasted_Col = 48305444 
Wasted_Row = 8198988 
Idle = 35340310 

BW Util Bottlenecks: 
RCDc_limit = 64074426 
RCDWRc_limit = 7281903 
WTRc_limit = 23262704 
RTWc_limit = 17616529 
CCDLc_limit = 4542777 
rwq = 0 
CCDLc_limit_alone = 3232369 
WTRc_limit_alone = 22599109 
RTWc_limit_alone = 16969716 

Commands details: 
total_CMD = 116371826 
n_nop = 102117712 
Read = 4845796 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285975 
n_act = 4482650 
n_pre = 4482634 
n_ref = 0 
n_req = 5681313 
total_req = 6131771 

Dual Bus Interface Util: 
issued_total_row = 8965284 
issued_total_col = 6131771 
Row_Bus_Util =  0.077040 
CoL_Bus_Util = 0.052691 
Either_Row_CoL_Bus_Util = 0.122488 
Issued_on_Two_Bus_Simul_Util = 0.007244 
issued_two_Eff = 0.059137 
queue_avg = 3.602745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102112429 n_act=4484770 n_pre=4484754 n_ref_event=0 n_req=5684724 n_rd=4848578 n_rd_L2_A=0 n_write=0 n_wr_bk=1286925 bw_util=0.2109
n_activity=86049549 dram_eff=0.2852
bk0: 301197a 90227294i bk1: 301305a 90171972i bk2: 309851a 89592863i bk3: 303328a 90084665i bk4: 306775a 89957561i bk5: 310088a 89564916i bk6: 302949a 90291150i bk7: 300357a 90614755i bk8: 302443a 90327113i bk9: 301145a 90624276i bk10: 304753a 89841793i bk11: 306136a 89737098i bk12: 296379a 90849503i bk13: 296330a 90806683i bk14: 303906a 90013177i bk15: 301636a 90197139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211084
Row_Buffer_Locality_read = 0.231925
Row_Buffer_Locality_write = 0.090231
Bank_Level_Parallism = 5.265411
Bank_Level_Parallism_Col = 2.203258
Bank_Level_Parallism_Ready = 1.392617
write_to_read_ratio_blp_rw_average = 0.208545
GrpLevelPara = 1.834314 

BW Util details:
bwutil = 0.210893 
total_CMD = 116371826 
util_bw = 24542012 
Wasted_Col = 48239899 
Wasted_Row = 8178070 
Idle = 35411845 

BW Util Bottlenecks: 
RCDc_limit = 64074555 
RCDWRc_limit = 7280655 
WTRc_limit = 23257086 
RTWc_limit = 17628916 
CCDLc_limit = 4499230 
rwq = 0 
CCDLc_limit_alone = 3194421 
WTRc_limit_alone = 22592070 
RTWc_limit_alone = 16989123 

Commands details: 
total_CMD = 116371826 
n_nop = 102112429 
Read = 4848578 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286925 
n_act = 4484770 
n_pre = 4484754 
n_ref = 0 
n_req = 5684724 
total_req = 6135503 

Dual Bus Interface Util: 
issued_total_row = 8969524 
issued_total_col = 6135503 
Row_Bus_Util =  0.077076 
CoL_Bus_Util = 0.052723 
Either_Row_CoL_Bus_Util = 0.122533 
Issued_on_Two_Bus_Simul_Util = 0.007267 
issued_two_Eff = 0.059303 
queue_avg = 3.557664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55766
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102124973 n_act=4478067 n_pre=4478051 n_ref_event=0 n_req=5678817 n_rd=4844502 n_rd_L2_A=0 n_write=0 n_wr_bk=1285749 bw_util=0.2107
n_activity=86109071 dram_eff=0.2848
bk0: 303563a 89927900i bk1: 303002a 90044059i bk2: 302252a 90344899i bk3: 306695a 90034126i bk4: 307113a 89976726i bk5: 306702a 89916248i bk6: 301303a 90527375i bk7: 305290a 90102672i bk8: 298182a 90931806i bk9: 298455a 90943567i bk10: 302337a 90120034i bk11: 301736a 90224988i bk12: 294899a 90885740i bk13: 301103a 90354053i bk14: 305715a 89762147i bk15: 306155a 89675549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211444
Row_Buffer_Locality_read = 0.232283
Row_Buffer_Locality_write = 0.090437
Bank_Level_Parallism = 5.252104
Bank_Level_Parallism_Col = 2.201492
Bank_Level_Parallism_Ready = 1.392924
write_to_read_ratio_blp_rw_average = 0.208139
GrpLevelPara = 1.833457 

BW Util details:
bwutil = 0.210713 
total_CMD = 116371826 
util_bw = 24521004 
Wasted_Col = 48244325 
Wasted_Row = 8233428 
Idle = 35373069 

BW Util Bottlenecks: 
RCDc_limit = 64025584 
RCDWRc_limit = 7265803 
WTRc_limit = 23247589 
RTWc_limit = 17596220 
CCDLc_limit = 4487767 
rwq = 0 
CCDLc_limit_alone = 3182905 
WTRc_limit_alone = 22582659 
RTWc_limit_alone = 16956288 

Commands details: 
total_CMD = 116371826 
n_nop = 102124973 
Read = 4844502 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285749 
n_act = 4478067 
n_pre = 4478051 
n_ref = 0 
n_req = 5678817 
total_req = 6130251 

Dual Bus Interface Util: 
issued_total_row = 8956118 
issued_total_col = 6130251 
Row_Bus_Util =  0.076961 
CoL_Bus_Util = 0.052678 
Either_Row_CoL_Bus_Util = 0.122425 
Issued_on_Two_Bus_Simul_Util = 0.007214 
issued_two_Eff = 0.058926 
queue_avg = 3.559528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55953
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102109278 n_act=4484341 n_pre=4484325 n_ref_event=0 n_req=5686629 n_rd=4851144 n_rd_L2_A=0 n_write=0 n_wr_bk=1286973 bw_util=0.211
n_activity=86082816 dram_eff=0.2852
bk0: 300019a 90364599i bk1: 299533a 90273292i bk2: 309783a 89463975i bk3: 308795a 89602807i bk4: 307015a 89840903i bk5: 308018a 89770051i bk6: 297992a 90749596i bk7: 298419a 90593343i bk8: 299285a 90682028i bk9: 299640a 90480964i bk10: 305816a 89742763i bk11: 306219a 89686088i bk12: 301094a 90377905i bk13: 299604a 90341852i bk14: 304548a 89766397i bk15: 305364a 89655278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211424
Row_Buffer_Locality_read = 0.232216
Row_Buffer_Locality_write = 0.090693
Bank_Level_Parallism = 5.282008
Bank_Level_Parallism_Col = 2.204406
Bank_Level_Parallism_Ready = 1.390573
write_to_read_ratio_blp_rw_average = 0.208418
GrpLevelPara = 1.836145 

BW Util details:
bwutil = 0.210983 
total_CMD = 116371826 
util_bw = 24552468 
Wasted_Col = 48230410 
Wasted_Row = 8199320 
Idle = 35389628 

BW Util Bottlenecks: 
RCDc_limit = 64064638 
RCDWRc_limit = 7270332 
WTRc_limit = 23269839 
RTWc_limit = 17647309 
CCDLc_limit = 4514150 
rwq = 0 
CCDLc_limit_alone = 3202936 
WTRc_limit_alone = 22603019 
RTWc_limit_alone = 17002915 

Commands details: 
total_CMD = 116371826 
n_nop = 102109278 
Read = 4851144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286973 
n_act = 4484341 
n_pre = 4484325 
n_ref = 0 
n_req = 5686629 
total_req = 6138117 

Dual Bus Interface Util: 
issued_total_row = 8968666 
issued_total_col = 6138117 
Row_Bus_Util =  0.077069 
CoL_Bus_Util = 0.052746 
Either_Row_CoL_Bus_Util = 0.122560 
Issued_on_Two_Bus_Simul_Util = 0.007255 
issued_two_Eff = 0.059192 
queue_avg = 3.660580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66058
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102048384 n_act=4508174 n_pre=4508158 n_ref_event=0 n_req=5709940 n_rd=4870608 n_rd_L2_A=0 n_write=0 n_wr_bk=1292354 bw_util=0.2118
n_activity=86124353 dram_eff=0.2862
bk0: 302353a 89669659i bk1: 299464a 90128571i bk2: 311331a 89111587i bk3: 305549a 89638727i bk4: 308376a 89544365i bk5: 309389a 89365005i bk6: 300670a 90199492i bk7: 303305a 90077875i bk8: 300966a 90195961i bk9: 298924a 90364638i bk10: 306976a 89388880i bk11: 305067a 89507204i bk12: 303133a 89877853i bk13: 303767a 89832397i bk14: 303673a 89723705i bk15: 307665a 89342053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.210469
Row_Buffer_Locality_read = 0.231109
Row_Buffer_Locality_write = 0.090700
Bank_Level_Parallism = 5.342990
Bank_Level_Parallism_Col = 2.208546
Bank_Level_Parallism_Ready = 1.389785
write_to_read_ratio_blp_rw_average = 0.208406
GrpLevelPara = 1.839705 

BW Util details:
bwutil = 0.211837 
total_CMD = 116371826 
util_bw = 24651848 
Wasted_Col = 48322181 
Wasted_Row = 8113645 
Idle = 35284152 

BW Util Bottlenecks: 
RCDc_limit = 64314552 
RCDWRc_limit = 7294379 
WTRc_limit = 23475959 
RTWc_limit = 17742936 
CCDLc_limit = 4568671 
rwq = 0 
CCDLc_limit_alone = 3250689 
WTRc_limit_alone = 22804393 
RTWc_limit_alone = 17096520 

Commands details: 
total_CMD = 116371826 
n_nop = 102048384 
Read = 4870608 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292354 
n_act = 4508174 
n_pre = 4508158 
n_ref = 0 
n_req = 5709940 
total_req = 6162962 

Dual Bus Interface Util: 
issued_total_row = 9016332 
issued_total_col = 6162962 
Row_Bus_Util =  0.077479 
CoL_Bus_Util = 0.052959 
Either_Row_CoL_Bus_Util = 0.123083 
Issued_on_Two_Bus_Simul_Util = 0.007354 
issued_two_Eff = 0.059752 
queue_avg = 3.819791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81979
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102112748 n_act=4483919 n_pre=4483903 n_ref_event=0 n_req=5686544 n_rd=4849765 n_rd_L2_A=0 n_write=0 n_wr_bk=1287653 bw_util=0.211
n_activity=86051122 dram_eff=0.2853
bk0: 300376a 90170617i bk1: 298243a 90420935i bk2: 311319a 89212734i bk3: 307312a 89668985i bk4: 306470a 89922247i bk5: 305440a 89916472i bk6: 303004a 90355120i bk7: 301282a 90470429i bk8: 296675a 90815886i bk9: 300141a 90464776i bk10: 307438a 89475525i bk11: 303923a 89761256i bk12: 299600a 90597652i bk13: 298747a 90607071i bk14: 305429a 89651023i bk15: 304366a 89757919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211486
Row_Buffer_Locality_read = 0.232294
Row_Buffer_Locality_write = 0.090889
Bank_Level_Parallism = 5.286889
Bank_Level_Parallism_Col = 2.204039
Bank_Level_Parallism_Ready = 1.390768
write_to_read_ratio_blp_rw_average = 0.208540
GrpLevelPara = 1.835879 

BW Util details:
bwutil = 0.210959 
total_CMD = 116371826 
util_bw = 24549672 
Wasted_Col = 48207177 
Wasted_Row = 8188607 
Idle = 35426370 

BW Util Bottlenecks: 
RCDc_limit = 64032291 
RCDWRc_limit = 7280085 
WTRc_limit = 23267517 
RTWc_limit = 17642767 
CCDLc_limit = 4502394 
rwq = 0 
CCDLc_limit_alone = 3191830 
WTRc_limit_alone = 22601572 
RTWc_limit_alone = 16998148 

Commands details: 
total_CMD = 116371826 
n_nop = 102112748 
Read = 4849765 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287653 
n_act = 4483919 
n_pre = 4483903 
n_ref = 0 
n_req = 5686544 
total_req = 6137418 

Dual Bus Interface Util: 
issued_total_row = 8967822 
issued_total_col = 6137418 
Row_Bus_Util =  0.077062 
CoL_Bus_Util = 0.052740 
Either_Row_CoL_Bus_Util = 0.122530 
Issued_on_Two_Bus_Simul_Util = 0.007271 
issued_two_Eff = 0.059342 
queue_avg = 3.663579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102131022 n_act=4475731 n_pre=4475715 n_ref_event=0 n_req=5675235 n_rd=4844627 n_rd_L2_A=0 n_write=0 n_wr_bk=1282741 bw_util=0.2106
n_activity=86135983 dram_eff=0.2845
bk0: 298857a 90615428i bk1: 299012a 90580759i bk2: 301401a 90704737i bk3: 306159a 90264358i bk4: 302688a 90480764i bk5: 308894a 89811352i bk6: 302681a 90561450i bk7: 303593a 90461738i bk8: 298871a 90951263i bk9: 299554a 90789375i bk10: 303979a 90181474i bk11: 307776a 89848270i bk12: 300986a 90627965i bk13: 298860a 90920458i bk14: 303792a 90274288i bk15: 307524a 89883361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211358
Row_Buffer_Locality_read = 0.232028
Row_Buffer_Locality_write = 0.090797
Bank_Level_Parallism = 5.209153
Bank_Level_Parallism_Col = 2.197385
Bank_Level_Parallism_Ready = 1.391425
write_to_read_ratio_blp_rw_average = 0.207721
GrpLevelPara = 1.830426 

BW Util details:
bwutil = 0.210613 
total_CMD = 116371826 
util_bw = 24509472 
Wasted_Col = 48304549 
Wasted_Row = 8232630 
Idle = 35325175 

BW Util Bottlenecks: 
RCDc_limit = 64102311 
RCDWRc_limit = 7233224 
WTRc_limit = 23157167 
RTWc_limit = 17529970 
CCDLc_limit = 4486430 
rwq = 0 
CCDLc_limit_alone = 3183193 
WTRc_limit_alone = 22492873 
RTWc_limit_alone = 16891027 

Commands details: 
total_CMD = 116371826 
n_nop = 102131022 
Read = 4844627 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282741 
n_act = 4475731 
n_pre = 4475715 
n_ref = 0 
n_req = 5675235 
total_req = 6127368 

Dual Bus Interface Util: 
issued_total_row = 8951446 
issued_total_col = 6127368 
Row_Bus_Util =  0.076921 
CoL_Bus_Util = 0.052653 
Either_Row_CoL_Bus_Util = 0.122373 
Issued_on_Two_Bus_Simul_Util = 0.007201 
issued_two_Eff = 0.058846 
queue_avg = 3.440182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44018
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116371826 n_nop=102176852 n_act=4457636 n_pre=4457620 n_ref_event=0 n_req=5654691 n_rd=4823407 n_rd_L2_A=0 n_write=0 n_wr_bk=1282696 bw_util=0.2099
n_activity=85988423 dram_eff=0.284
bk0: 299645a 90669636i bk1: 299217a 90559614i bk2: 304790a 90426354i bk3: 301621a 90634242i bk4: 301934a 90579746i bk5: 307312a 90106838i bk6: 303012a 90597263i bk7: 297648a 91056394i bk8: 297520a 91141030i bk9: 296301a 91313698i bk10: 304732a 90285215i bk11: 304647a 90252552i bk12: 300317a 90729572i bk13: 297037a 91121286i bk14: 305350a 90266150i bk15: 302324a 90243912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.211692
Row_Buffer_Locality_read = 0.232568
Row_Buffer_Locality_write = 0.090562
Bank_Level_Parallism = 5.181280
Bank_Level_Parallism_Col = 2.195892
Bank_Level_Parallism_Ready = 1.392151
write_to_read_ratio_blp_rw_average = 0.207585
GrpLevelPara = 1.828962 

BW Util details:
bwutil = 0.209883 
total_CMD = 116371826 
util_bw = 24424412 
Wasted_Col = 48186907 
Wasted_Row = 8263527 
Idle = 35496980 

BW Util Bottlenecks: 
RCDc_limit = 63822846 
RCDWRc_limit = 7248411 
WTRc_limit = 23166886 
RTWc_limit = 17425925 
CCDLc_limit = 4473683 
rwq = 0 
CCDLc_limit_alone = 3174639 
WTRc_limit_alone = 22501929 
RTWc_limit_alone = 16791838 

Commands details: 
total_CMD = 116371826 
n_nop = 102176852 
Read = 4823407 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282696 
n_act = 4457636 
n_pre = 4457620 
n_ref = 0 
n_req = 5654691 
total_req = 6106103 

Dual Bus Interface Util: 
issued_total_row = 8915256 
issued_total_col = 6106103 
Row_Bus_Util =  0.076610 
CoL_Bus_Util = 0.052471 
Either_Row_CoL_Bus_Util = 0.121979 
Issued_on_Two_Bus_Simul_Util = 0.007101 
issued_two_Eff = 0.058217 
queue_avg = 3.334307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.33431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4681036, Miss = 2553015, Miss_rate = 0.545, Pending_hits = 6559, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4597349, Miss = 2550747, Miss_rate = 0.555, Pending_hits = 4523, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4672840, Miss = 2568235, Miss_rate = 0.550, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4618424, Miss = 2560079, Miss_rate = 0.554, Pending_hits = 4742, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4680165, Miss = 2549015, Miss_rate = 0.545, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4638017, Miss = 2569602, Miss_rate = 0.554, Pending_hits = 4872, Reservation_fails = 3728
L2_cache_bank[6]: Access = 4650503, Miss = 2558427, Miss_rate = 0.550, Pending_hits = 4566, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4670312, Miss = 2569195, Miss_rate = 0.550, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4681178, Miss = 2561975, Miss_rate = 0.547, Pending_hits = 6372, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4673286, Miss = 2556877, Miss_rate = 0.547, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4665411, Miss = 2564782, Miss_rate = 0.550, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4608207, Miss = 2556854, Miss_rate = 0.555, Pending_hits = 4559, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4656476, Miss = 2551888, Miss_rate = 0.548, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4648435, Miss = 2565650, Miss_rate = 0.552, Pending_hits = 4824, Reservation_fails = 1527
L2_cache_bank[14]: Access = 8204998, Miss = 2562084, Miss_rate = 0.312, Pending_hits = 4650, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4670429, Miss = 2562123, Miss_rate = 0.549, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9124447, Miss = 2574010, Miss_rate = 0.282, Pending_hits = 6735, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4647914, Miss = 2569662, Miss_rate = 0.553, Pending_hits = 4787, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4672474, Miss = 2566843, Miss_rate = 0.549, Pending_hits = 4669, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4591117, Miss = 2555986, Miss_rate = 0.557, Pending_hits = 4707, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4638420, Miss = 2549787, Miss_rate = 0.550, Pending_hits = 4614, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4646082, Miss = 2567905, Miss_rate = 0.553, Pending_hits = 4821, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4629522, Miss = 2553832, Miss_rate = 0.552, Pending_hits = 4560, Reservation_fails = 2735
L2_cache_bank[23]: Access = 4600135, Miss = 2542639, Miss_rate = 0.553, Pending_hits = 4513, Reservation_fails = 1519
L2_total_cache_accesses = 119567177
L2_total_cache_misses = 61441212
L2_total_cache_miss_rate = 0.5139
L2_total_cache_pending_hits = 117504
L2_total_cache_reservation_fails = 61855
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50460112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34233311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23931202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117504
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7548349
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108742129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10825048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61785
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=119567177
icnt_total_pkts_simt_to_mem=119567177
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 119567177
Req_Network_cycles = 45378544
Req_Network_injected_packets_per_cycle =       2.6349 
Req_Network_conflicts_per_cycle =       0.3421
Req_Network_conflicts_per_cycle_util =       0.4842
Req_Bank_Level_Parallism =       3.7292
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0966
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7958

Reply_Network_injected_packets_num = 119567177
Reply_Network_cycles = 45378544
Reply_Network_injected_packets_per_cycle =        2.6349
Reply_Network_conflicts_per_cycle =        1.0541
Reply_Network_conflicts_per_cycle_util =       1.4868
Reply_Bank_Level_Parallism =       3.7166
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1769
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0878
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 15 hrs, 44 min, 53 sec (229493 sec)
gpgpu_simulation_rate = 13539 (inst/sec)
gpgpu_simulation_rate = 197 (cycle/sec)
gpgpu_silicon_slowdown = 6928934x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 244338
gpu_sim_insn = 153595570
gpu_ipc =     628.6193
gpu_tot_sim_cycle = 45622882
gpu_tot_sim_insn = 3260730503
gpu_tot_ipc =      71.4714
gpu_tot_issued_cta = 378720
gpu_occupancy = 85.5335% 
gpu_tot_occupancy = 50.9383% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3043
partiton_level_parallism_total  =       2.6278
partiton_level_parallism_util =       1.9829
partiton_level_parallism_util_total  =       3.7205
L2_BW  =      56.9704 GB/Sec
L2_BW_total  =     114.7804 GB/Sec
gpu_total_sim_rate=14055

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7740783, Miss = 3220791, Miss_rate = 0.416, Pending_hits = 78271, Reservation_fails = 358685
	L1D_cache_core[1]: Access = 7526305, Miss = 3121441, Miss_rate = 0.415, Pending_hits = 75303, Reservation_fails = 364383
	L1D_cache_core[2]: Access = 7344836, Miss = 3038001, Miss_rate = 0.414, Pending_hits = 76006, Reservation_fails = 356351
	L1D_cache_core[3]: Access = 7628863, Miss = 3100390, Miss_rate = 0.406, Pending_hits = 76059, Reservation_fails = 347298
	L1D_cache_core[4]: Access = 7611455, Miss = 3250276, Miss_rate = 0.427, Pending_hits = 78571, Reservation_fails = 386401
	L1D_cache_core[5]: Access = 7527097, Miss = 3061150, Miss_rate = 0.407, Pending_hits = 75403, Reservation_fails = 339761
	L1D_cache_core[6]: Access = 7494218, Miss = 3019480, Miss_rate = 0.403, Pending_hits = 74359, Reservation_fails = 348257
	L1D_cache_core[7]: Access = 7475665, Miss = 2966534, Miss_rate = 0.397, Pending_hits = 72397, Reservation_fails = 317718
	L1D_cache_core[8]: Access = 7656508, Miss = 3196157, Miss_rate = 0.417, Pending_hits = 75830, Reservation_fails = 371712
	L1D_cache_core[9]: Access = 7169060, Miss = 2845055, Miss_rate = 0.397, Pending_hits = 74951, Reservation_fails = 317499
	L1D_cache_core[10]: Access = 7764969, Miss = 3139344, Miss_rate = 0.404, Pending_hits = 75806, Reservation_fails = 343634
	L1D_cache_core[11]: Access = 7545972, Miss = 3207289, Miss_rate = 0.425, Pending_hits = 78450, Reservation_fails = 402186
	L1D_cache_core[12]: Access = 7457879, Miss = 3097802, Miss_rate = 0.415, Pending_hits = 75844, Reservation_fails = 358747
	L1D_cache_core[13]: Access = 7796145, Miss = 3243774, Miss_rate = 0.416, Pending_hits = 76278, Reservation_fails = 379441
	L1D_cache_core[14]: Access = 7635174, Miss = 3137206, Miss_rate = 0.411, Pending_hits = 77396, Reservation_fails = 363838
	L1D_cache_core[15]: Access = 6504562, Miss = 2439543, Miss_rate = 0.375, Pending_hits = 68436, Reservation_fails = 288088
	L1D_cache_core[16]: Access = 7582388, Miss = 3166384, Miss_rate = 0.418, Pending_hits = 76351, Reservation_fails = 376021
	L1D_cache_core[17]: Access = 7528527, Miss = 3144834, Miss_rate = 0.418, Pending_hits = 77683, Reservation_fails = 365036
	L1D_cache_core[18]: Access = 7506140, Miss = 3125178, Miss_rate = 0.416, Pending_hits = 75763, Reservation_fails = 379761
	L1D_cache_core[19]: Access = 7826942, Miss = 3194554, Miss_rate = 0.408, Pending_hits = 75773, Reservation_fails = 371183
	L1D_cache_core[20]: Access = 7636613, Miss = 3092712, Miss_rate = 0.405, Pending_hits = 76977, Reservation_fails = 372661
	L1D_cache_core[21]: Access = 7427592, Miss = 3087443, Miss_rate = 0.416, Pending_hits = 75413, Reservation_fails = 364729
	L1D_cache_core[22]: Access = 7617817, Miss = 3156622, Miss_rate = 0.414, Pending_hits = 75053, Reservation_fails = 379428
	L1D_cache_core[23]: Access = 6884055, Miss = 2713133, Miss_rate = 0.394, Pending_hits = 72600, Reservation_fails = 314454
	L1D_cache_core[24]: Access = 7442699, Miss = 3045561, Miss_rate = 0.409, Pending_hits = 75537, Reservation_fails = 369451
	L1D_cache_core[25]: Access = 7453213, Miss = 3090906, Miss_rate = 0.415, Pending_hits = 77155, Reservation_fails = 368502
	L1D_cache_core[26]: Access = 7688777, Miss = 3210024, Miss_rate = 0.417, Pending_hits = 77725, Reservation_fails = 407542
	L1D_cache_core[27]: Access = 7579562, Miss = 3095888, Miss_rate = 0.408, Pending_hits = 75389, Reservation_fails = 369359
	L1D_cache_core[28]: Access = 7230710, Miss = 2926478, Miss_rate = 0.405, Pending_hits = 73989, Reservation_fails = 334856
	L1D_cache_core[29]: Access = 7320389, Miss = 2914663, Miss_rate = 0.398, Pending_hits = 73778, Reservation_fails = 317553
	L1D_total_cache_accesses = 224604915
	L1D_total_cache_misses = 92048613
	L1D_total_cache_miss_rate = 0.4098
	L1D_total_cache_pending_hits = 2268546
	L1D_total_cache_reservation_fails = 10734535
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125537192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2268546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65202578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7295350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20768721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2268546
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4750564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 213777037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10827878

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7139036
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 378720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
347225, 320881, 361520, 345132, 348149, 347798, 336245, 347280, 324765, 329323, 354067, 349024, 340317, 331865, 320414, 314960, 325838, 302786, 307288, 326455, 325039, 308206, 338818, 360104, 354120, 335414, 343718, 335831, 327370, 352329, 337800, 339202, 
gpgpu_n_tot_thrd_icount = 10152051872
gpgpu_n_tot_w_icount = 317251621
gpgpu_n_stall_shd_mem = 65719983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109057981
gpgpu_n_mem_write_global = 10827878
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 386214957
gpgpu_n_store_insn = 46684597
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 751380480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53541192
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12178791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67815910	W0_Idle:421203313	W0_Scoreboard:-730449380	W1:109505033	W2:36337462	W3:19556896	W4:12790704	W5:9297344	W6:7254908	W7:5912158	W8:4943472	W9:4228068	W10:3703659	W11:3229180	W12:2891012	W13:2543759	W14:2275131	W15:2040690	W16:1786681	W17:1590683	W18:1392416	W19:1216355	W20:1072102	W21:928719	W22:817488	W23:732178	W24:688802	W25:662133	W26:676806	W27:725743	W28:821635	W29:950428	W30:1135772	W31:1378497	W32:74165707
single_issue_nums: WS0:79148173	WS1:79004082	WS2:79600089	WS3:79499277	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 687770392 {8:85971299,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433115120 {40:10827878,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923467280 {40:23086682,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3438851960 {40:85971299,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86623024 {8:10827878,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923467280 {40:23086682,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 342 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:38873501 	1278830 	2078395 	3958501 	7856135 	6404334 	4304819 	2423919 	983661 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56017472 	58133597 	2997086 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21367329 	1326475 	202055 	81013 	92466426 	1525739 	191145 	90666 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	99905647 	12379416 	4591545 	1921115 	739766 	275376 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4779 	40358 	55 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.274559  1.281127  1.271521  1.275255  1.269173  1.271571  1.278110  1.275451  1.272119  1.271219  1.267721  1.272804  1.275001  1.280724  1.268624  1.274707 
dram[1]:  1.274756  1.276431  1.270338  1.271251  1.269935  1.270643  1.273455  1.276264  1.272781  1.271817  1.270170  1.272574  1.276647  1.276789  1.268778  1.268666 
dram[2]:  1.273269  1.275504  1.273896  1.273056  1.270511  1.268840  1.276335  1.273478  1.271973  1.272498  1.273472  1.270404  1.279271  1.275419  1.271272  1.269286 
dram[3]:  1.274241  1.276069  1.274240  1.270462  1.270592  1.269167  1.276142  1.274352  1.273532  1.270107  1.271090  1.270689  1.280791  1.279332  1.270563  1.273996 
dram[4]:  1.274999  1.277304  1.268971  1.270655  1.272416  1.270293  1.275913  1.276581  1.268867  1.271129  1.267839  1.270866  1.277645  1.279924  1.270162  1.273666 
dram[5]:  1.275467  1.275753  1.270079  1.273287  1.271137  1.268719  1.272997  1.277261  1.269472  1.272095  1.268869  1.268425  1.279581  1.280759  1.271855  1.273918 
dram[6]:  1.275428  1.274926  1.275313  1.270556  1.270411  1.270058  1.276543  1.271377  1.276815  1.275312  1.269572  1.269851  1.282738  1.277852  1.270824  1.271649 
dram[7]:  1.279561  1.277518  1.269467  1.270839  1.272295  1.269580  1.278390  1.275173  1.273777  1.273571  1.268551  1.269336  1.279140  1.278263  1.272457  1.270616 
dram[8]:  1.272500  1.277697  1.268339  1.274101  1.270055  1.270031  1.273049  1.273262  1.270579  1.274413  1.267066  1.270579  1.273352  1.275899  1.271602  1.270741 
dram[9]:  1.276200  1.278841  1.267493  1.272291  1.272584  1.271584  1.274155  1.275170  1.275136  1.271866  1.267929  1.271317  1.280473  1.282449  1.270337  1.272413 
dram[10]:  1.277892  1.277819  1.274821  1.271752  1.273543  1.266874  1.273591  1.273955  1.272764  1.271752  1.271173  1.267933  1.278480  1.280768  1.273151  1.270352 
dram[11]:  1.276207  1.276170  1.273201  1.274573  1.272880  1.270460  1.274097  1.276000  1.274087  1.275937  1.269599  1.270447  1.278455  1.280393  1.272474  1.270805 
average row locality = 68501556/53799574 = 1.273273
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    304323    300760    305588    306563    307636    307556    297491    301090    300706    302153    304461    303029    302875    302379    306426    303768 
dram[1]:    304313    301662    311829    309520    308402    306845    305451    301492    300129    304702    303995    301811    303059    302244    307510    308318 
dram[2]:    306144    302081    304594    308257    306219    308455    300935    305315    302101    301710    299137    308623    300711    303819    305674    307861 
dram[3]:    304956    302430    304148    310585    309568    311424    302336    304323    300975    304487    306318    306893    299260    302066    307395    303509 
dram[4]:    303009    302649    311046    311432    305474    306329    300885    301010    304431    303105    307101    305601    300852    299233    305724    304037 
dram[5]:    302858    302964    311509    304974    308408    311721    304558    301972    304054    302751    306331    307721    298020    297958    305550    303272 
dram[6]:    305225    304660    303909    308352    308752    308347    302912    306887    299792    300059    303911    303317    296522    302737    307343    307788 
dram[7]:    301678    301193    311440    310472    308668    309648    299591    300030    300914    301240    307389    307799    302734    301223    306180    307016 
dram[8]:    304011    301109    312975    307211    310018    311019    302268    304908    302571    300540    308548    306640    304768    305401    305304    309301 
dram[9]:    302019    299915    312980    308983    308102    307081    304610    302877    298280    301750    309004    305498    301240    300378    307060    306009 
dram[10]:    300504    300658    303077    307839    304324    310542    304301    305202    300472    301164    305558    309350    302626    300509    305448    309178 
dram[11]:    301296    300863    306467    303294    303575    308960    304641    299254    299122    297908    306301    306213    301956    298674    307002    303972 
total dram reads = 58477290
bank skew: 312980/296522 = 1.06
chip skew: 4896592/4849498 = 1.01
number of total write accesses:
dram[0]:     80419     80650     81188     80176     79850     79756     79586     80382     79392     79327     80697     80052     79504     79412     81348     81554 
dram[1]:     81802     81262     81537     81537     79453     79276     79864     79225     79029     79599     80117     80584     81380     80284     81918     82281 
dram[2]:     82409     82495     81075     80299     79269     81251     79963     80590     79249     80079     80267     80146     80519     80115     82164     82025 
dram[3]:     81764     81439     81505     81947     79374     81138     80521     80012     78426     79292     79745     79714     79461     79606     82121     82261 
dram[4]:     81156     81588     80951     81857     79719     80909     79076     78738     78541     78221     80620     80786     80616     79937     81502     81876 
dram[5]:     81822     81344     81365     81467     79860     80149     80241     79255     79451     77994     80915     80923     79552     79712     81868     81136 
dram[6]:     81667     81287     80429     81088     79840     79892     78931     80874     77245     77892     81138     80614     80959     80461     81488     82072 
dram[7]:     79705     80832     81814     80992     79739     79557     79865     79958     78914     79525     80639     79861     79849     81258     82014     82568 
dram[8]:     81901     81197     81554     81745     79744     80264     80592     80346     79609     79711     80853     80870     80886     80280     81881     81043 
dram[9]:     81394     80824     82694     81216     79506     80229     79471     79443     79612     78893     81402     80788     79199     79294     82436     81383 
dram[10]:     81185     81399     80008     80207     80389     81531     79547     79869     78876     79115     80110     80399     79097     78798     80664     81672 
dram[11]:     80695     81639     80358     80167     80660     80456     79585     79617     78586     78437     80546     79681     80015     79196     80847     82339 
total dram writes = 15444746
bank skew: 82694/77245 = 1.07
chip skew: 1292476/1282824 = 1.01
average mf latency per bank:
dram[0]:        532       564       554       583       550       572       526       552       539       558       526       550       539       561       543       565
dram[1]:        519       512       548       546       540       538       522       515       521       519       518       504       529       524       525       519
dram[2]:        532       522       565       553       541       531       524       522       527       515       515       518       529       526       527       531
dram[3]:        529       538       544       537       535       531       523       514       521       519       516       518       526       532       530       530
dram[4]:        539       530       551       567       537       534       523       533       534       529       525       523       533       535       534       534
dram[5]:        527       527       557       553       538       537       527       524       531       525       520       520       533       532       534       530
dram[6]:        535       534       560       557       536       534       525       525       534       525       518       520       538       536       533       532
dram[7]:        544       534       559       565       541       539       522       516       521       522       526       522      2705       539       528       527
dram[8]:        542       529       575       560       547       543      2853       524       536       527       528       525       546       539       534       531
dram[9]:        527       527       550       551       534       537       523       532       520       524       522       526       539       541       522       525
dram[10]:        529       526       558       561       535       535       525       523       527       525       528       522       537       531       529       528
dram[11]:        518       511       540       534       515       524       515       506       513       517       506       508       525       523       516       514
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102757911 n_act=4467073 n_pre=4467057 n_ref_event=0 n_req=5689716 n_rd=4856804 n_rd_L2_A=0 n_write=0 n_wr_bk=1283293 bw_util=0.2099
n_activity=86389909 dram_eff=0.2843
bk0: 304323a 90811127i bk1: 300760a 91257126i bk2: 305588a 90836800i bk3: 306563a 90893915i bk4: 307636a 90761880i bk5: 307556a 90724839i bk6: 297491a 91805448i bk7: 301090a 91356953i bk8: 300706a 91427280i bk9: 302153a 91206863i bk10: 304461a 90821992i bk11: 303029a 90950314i bk12: 302875a 91173671i bk13: 302379a 91234036i bk14: 306426a 90576198i bk15: 303768a 90879112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214886
Row_Buffer_Locality_read = 0.236114
Row_Buffer_Locality_write = 0.091107
Bank_Level_Parallism = 5.204773
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.390518
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.209921 
total_CMD = 116998421 
util_bw = 24560388 
Wasted_Col = 48337052 
Wasted_Row = 8292077 
Idle = 35808904 

BW Util Bottlenecks: 
RCDc_limit = 63956215 
RCDWRc_limit = 7255800 
WTRc_limit = 23127855 
RTWc_limit = 17551934 
CCDLc_limit = 4540555 
rwq = 0 
CCDLc_limit_alone = 3232730 
WTRc_limit_alone = 22463866 
RTWc_limit_alone = 16908098 

Commands details: 
total_CMD = 116998421 
n_nop = 102757911 
Read = 4856804 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283293 
n_act = 4467073 
n_pre = 4467057 
n_ref = 0 
n_req = 5689716 
total_req = 6140097 

Dual Bus Interface Util: 
issued_total_row = 8934130 
issued_total_col = 6140097 
Row_Bus_Util =  0.076361 
CoL_Bus_Util = 0.052480 
Either_Row_CoL_Bus_Util = 0.121715 
Issued_on_Two_Bus_Simul_Util = 0.007126 
issued_two_Eff = 0.058545 
queue_avg = 3.584184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102684368 n_act=4492524 n_pre=4492508 n_ref_event=0 n_req=5716996 n_rd=4881282 n_rd_L2_A=0 n_write=0 n_wr_bk=1289148 bw_util=0.211
n_activity=86340706 dram_eff=0.2859
bk0: 304313a 90783066i bk1: 301662a 91003385i bk2: 311829a 90340115i bk3: 309520a 90521811i bk4: 308402a 90722804i bk5: 306845a 90859423i bk6: 305451a 91061044i bk7: 301492a 91430833i bk8: 300129a 91537707i bk9: 304702a 91086965i bk10: 303995a 90926032i bk11: 301811a 91081077i bk12: 303059a 91046951i bk13: 302244a 91084269i bk14: 307510a 90476949i bk15: 308318a 90403791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214181
Row_Buffer_Locality_read = 0.235408
Row_Buffer_Locality_write = 0.090200
Bank_Level_Parallism = 5.236300
Bank_Level_Parallism_Col = 2.202910
Bank_Level_Parallism_Ready = 1.390482
write_to_read_ratio_blp_rw_average = 0.207788
GrpLevelPara = 1.834298 

BW Util details:
bwutil = 0.210958 
total_CMD = 116998421 
util_bw = 24681720 
Wasted_Col = 48315367 
Wasted_Row = 8169829 
Idle = 35831505 

BW Util Bottlenecks: 
RCDc_limit = 64213513 
RCDWRc_limit = 7271704 
WTRc_limit = 23356872 
RTWc_limit = 17639528 
CCDLc_limit = 4522566 
rwq = 0 
CCDLc_limit_alone = 3209129 
WTRc_limit_alone = 22686580 
RTWc_limit_alone = 16996383 

Commands details: 
total_CMD = 116998421 
n_nop = 102684368 
Read = 4881282 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289148 
n_act = 4492524 
n_pre = 4492508 
n_ref = 0 
n_req = 5716996 
total_req = 6170430 

Dual Bus Interface Util: 
issued_total_row = 8985032 
issued_total_col = 6170430 
Row_Bus_Util =  0.076796 
CoL_Bus_Util = 0.052739 
Either_Row_CoL_Bus_Util = 0.122344 
Issued_on_Two_Bus_Simul_Util = 0.007192 
issued_two_Eff = 0.058782 
queue_avg = 3.393935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102707988 n_act=4485426 n_pre=4485410 n_ref_event=0 n_req=5709989 n_rd=4871636 n_rd_L2_A=0 n_write=0 n_wr_bk=1291915 bw_util=0.2107
n_activity=86260393 dram_eff=0.2858
bk0: 306144a 90425645i bk1: 302081a 90719759i bk2: 304594a 90845354i bk3: 308257a 90567590i bk4: 306219a 90685934i bk5: 308455a 90403324i bk6: 300935a 91232517i bk7: 305315a 90780713i bk8: 302101a 91080512i bk9: 301710a 91067603i bk10: 299137a 91177035i bk11: 308623a 90330410i bk12: 300711a 91118267i bk13: 303819a 90799254i bk14: 305674a 90459316i bk15: 307861a 90253449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214460
Row_Buffer_Locality_read = 0.235805
Row_Buffer_Locality_write = 0.090423
Bank_Level_Parallism = 5.273530
Bank_Level_Parallism_Col = 2.206184
Bank_Level_Parallism_Ready = 1.394284
write_to_read_ratio_blp_rw_average = 0.208435
GrpLevelPara = 1.836070 

BW Util details:
bwutil = 0.210723 
total_CMD = 116998421 
util_bw = 24654204 
Wasted_Col = 48209694 
Wasted_Row = 8199621 
Idle = 35934902 

BW Util Bottlenecks: 
RCDc_limit = 64019514 
RCDWRc_limit = 7294720 
WTRc_limit = 23367876 
RTWc_limit = 17640675 
CCDLc_limit = 4507191 
rwq = 0 
CCDLc_limit_alone = 3197641 
WTRc_limit_alone = 22698579 
RTWc_limit_alone = 17000422 

Commands details: 
total_CMD = 116998421 
n_nop = 102707988 
Read = 4871636 
Write = 0 
L2_Alloc = 0 
L2_WB = 1291915 
n_act = 4485426 
n_pre = 4485410 
n_ref = 0 
n_req = 5709989 
total_req = 6163551 

Dual Bus Interface Util: 
issued_total_row = 8970836 
issued_total_col = 6163551 
Row_Bus_Util =  0.076675 
CoL_Bus_Util = 0.052681 
Either_Row_CoL_Bus_Util = 0.122142 
Issued_on_Two_Bus_Simul_Util = 0.007213 
issued_two_Eff = 0.059057 
queue_avg = 3.546654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102696498 n_act=4490051 n_pre=4490035 n_ref_event=0 n_req=5717747 n_rd=4880673 n_rd_L2_A=0 n_write=0 n_wr_bk=1288326 bw_util=0.2109
n_activity=86292322 dram_eff=0.286
bk0: 304956a 90511955i bk1: 302430a 90772613i bk2: 304148a 90739087i bk3: 310585a 90178038i bk4: 309568a 90402864i bk5: 311424a 90124793i bk6: 302336a 90951323i bk7: 304323a 90883341i bk8: 300975a 91251736i bk9: 304487a 90772327i bk10: 306318a 90440987i bk11: 306893a 90407805i bk12: 299260a 91381755i bk13: 302066a 91136798i bk14: 307395a 90258519i bk15: 303509a 90612115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214717
Row_Buffer_Locality_read = 0.236006
Row_Buffer_Locality_write = 0.090589
Bank_Level_Parallism = 5.281846
Bank_Level_Parallism_Col = 2.204885
Bank_Level_Parallism_Ready = 1.389859
write_to_read_ratio_blp_rw_average = 0.208261
GrpLevelPara = 1.836086 

BW Util details:
bwutil = 0.210909 
total_CMD = 116998421 
util_bw = 24675996 
Wasted_Col = 48258887 
Wasted_Row = 8192351 
Idle = 35871187 

BW Util Bottlenecks: 
RCDc_limit = 64116910 
RCDWRc_limit = 7281277 
WTRc_limit = 23314489 
RTWc_limit = 17678289 
CCDLc_limit = 4533526 
rwq = 0 
CCDLc_limit_alone = 3219834 
WTRc_limit_alone = 22646000 
RTWc_limit_alone = 17033086 

Commands details: 
total_CMD = 116998421 
n_nop = 102696498 
Read = 4880673 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288326 
n_act = 4490051 
n_pre = 4490035 
n_ref = 0 
n_req = 5717747 
total_req = 6168999 

Dual Bus Interface Util: 
issued_total_row = 8980086 
issued_total_col = 6168999 
Row_Bus_Util =  0.076754 
CoL_Bus_Util = 0.052727 
Either_Row_CoL_Bus_Util = 0.122240 
Issued_on_Two_Bus_Simul_Util = 0.007241 
issued_two_Eff = 0.059234 
queue_avg = 3.638429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102715743 n_act=4483817 n_pre=4483801 n_ref_event=0 n_req=5707522 n_rd=4871918 n_rd_L2_A=0 n_write=0 n_wr_bk=1286093 bw_util=0.2105
n_activity=86356236 dram_eff=0.2852
bk0: 303009a 90818404i bk1: 302649a 90752654i bk2: 311046a 90178713i bk3: 311432a 90178249i bk4: 305474a 90779231i bk5: 306329a 90643410i bk6: 300885a 91317195i bk7: 301010a 91278936i bk8: 304431a 90899338i bk9: 303105a 91068892i bk10: 307101a 90430619i bk11: 305601a 90544795i bk12: 300852a 91136598i bk13: 299233a 91347702i bk14: 305724a 90478073i bk15: 304037a 90622408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214402
Row_Buffer_Locality_read = 0.235687
Row_Buffer_Locality_write = 0.090304
Bank_Level_Parallism = 5.258030
Bank_Level_Parallism_Col = 2.198788
Bank_Level_Parallism_Ready = 1.388383
write_to_read_ratio_blp_rw_average = 0.207815
GrpLevelPara = 1.831853 

BW Util details:
bwutil = 0.210533 
total_CMD = 116998421 
util_bw = 24632044 
Wasted_Col = 48336107 
Wasted_Row = 8215648 
Idle = 35814622 

BW Util Bottlenecks: 
RCDc_limit = 64094862 
RCDWRc_limit = 7282443 
WTRc_limit = 23263023 
RTWc_limit = 17618608 
CCDLc_limit = 4554955 
rwq = 0 
CCDLc_limit_alone = 3244481 
WTRc_limit_alone = 22599422 
RTWc_limit_alone = 16971735 

Commands details: 
total_CMD = 116998421 
n_nop = 102715743 
Read = 4871918 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286093 
n_act = 4483817 
n_pre = 4483801 
n_ref = 0 
n_req = 5707522 
total_req = 6158011 

Dual Bus Interface Util: 
issued_total_row = 8967618 
issued_total_col = 6158011 
Row_Bus_Util =  0.076647 
CoL_Bus_Util = 0.052633 
Either_Row_CoL_Bus_Util = 0.122076 
Issued_on_Two_Bus_Simul_Util = 0.007205 
issued_two_Eff = 0.059019 
queue_avg = 3.584719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58472
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102710541 n_act=4485934 n_pre=4485918 n_ref_event=0 n_req=5710863 n_rd=4874621 n_rd_L2_A=0 n_write=0 n_wr_bk=1287054 bw_util=0.2107
n_activity=86292334 dram_eff=0.2856
bk0: 302858a 90843625i bk1: 302964a 90787994i bk2: 311509a 90210133i bk3: 304974a 90701853i bk4: 308408a 90576192i bk5: 311721a 90183044i bk6: 304558a 90909179i bk7: 301972a 91230539i bk8: 304054a 90944707i bk9: 302751a 91242498i bk10: 306331a 90459614i bk11: 307721a 90354392i bk12: 298020a 91467354i bk13: 297958a 91424552i bk14: 305550a 90630704i bk15: 303272a 90814438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214491
Row_Buffer_Locality_read = 0.235804
Row_Buffer_Locality_write = 0.090253
Bank_Level_Parallism = 5.259778
Bank_Level_Parallism_Col = 2.202105
Bank_Level_Parallism_Ready = 1.391403
write_to_read_ratio_blp_rw_average = 0.208298
GrpLevelPara = 1.833596 

BW Util details:
bwutil = 0.210658 
total_CMD = 116998421 
util_bw = 24646700 
Wasted_Col = 48270439 
Wasted_Row = 8194146 
Idle = 35887136 

BW Util Bottlenecks: 
RCDc_limit = 64094848 
RCDWRc_limit = 7281233 
WTRc_limit = 23257557 
RTWc_limit = 17631102 
CCDLc_limit = 4511179 
rwq = 0 
CCDLc_limit_alone = 3206287 
WTRc_limit_alone = 22592534 
RTWc_limit_alone = 16991233 

Commands details: 
total_CMD = 116998421 
n_nop = 102710541 
Read = 4874621 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287054 
n_act = 4485934 
n_pre = 4485918 
n_ref = 0 
n_req = 5710863 
total_req = 6161675 

Dual Bus Interface Util: 
issued_total_row = 8971852 
issued_total_col = 6161675 
Row_Bus_Util =  0.076684 
CoL_Bus_Util = 0.052665 
Either_Row_CoL_Bus_Util = 0.122120 
Issued_on_Two_Bus_Simul_Util = 0.007228 
issued_two_Eff = 0.059186 
queue_avg = 3.539852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102723285 n_act=4479145 n_pre=4479129 n_ref_event=0 n_req=5704914 n_rd=4870513 n_rd_L2_A=0 n_write=0 n_wr_bk=1285877 bw_util=0.2105
n_activity=86347151 dram_eff=0.2852
bk0: 305225a 90544226i bk1: 304660a 90659594i bk2: 303909a 90962494i bk3: 308352a 90651134i bk4: 308752a 90595402i bk5: 308347a 90533870i bk6: 302912a 91144547i bk7: 306887a 90720359i bk8: 299792a 91550499i bk9: 300059a 91561874i bk10: 303911a 90737945i bk11: 303317a 90842243i bk12: 296522a 91503922i bk13: 302737a 90971689i bk14: 307343a 90380163i bk15: 307788a 90292323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214862
Row_Buffer_Locality_read = 0.236175
Row_Buffer_Locality_write = 0.090453
Bank_Level_Parallism = 5.246560
Bank_Level_Parallism_Col = 2.200361
Bank_Level_Parallism_Ready = 1.391744
write_to_read_ratio_blp_rw_average = 0.207889
GrpLevelPara = 1.832742 

BW Util details:
bwutil = 0.210478 
total_CMD = 116998421 
util_bw = 24625560 
Wasted_Col = 48273738 
Wasted_Row = 8248562 
Idle = 35850561 

BW Util Bottlenecks: 
RCDc_limit = 64044482 
RCDWRc_limit = 7266332 
WTRc_limit = 23247913 
RTWc_limit = 17598195 
CCDLc_limit = 4500109 
rwq = 0 
CCDLc_limit_alone = 3195141 
WTRc_limit_alone = 22582971 
RTWc_limit_alone = 16958169 

Commands details: 
total_CMD = 116998421 
n_nop = 102723285 
Read = 4870513 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285877 
n_act = 4479145 
n_pre = 4479129 
n_ref = 0 
n_req = 5704914 
total_req = 6156390 

Dual Bus Interface Util: 
issued_total_row = 8958274 
issued_total_col = 6156390 
Row_Bus_Util =  0.076567 
CoL_Bus_Util = 0.052619 
Either_Row_CoL_Bus_Util = 0.122011 
Issued_on_Two_Bus_Simul_Util = 0.007176 
issued_two_Eff = 0.058811 
queue_avg = 3.541751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54175
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102707374 n_act=4485503 n_pre=4485487 n_ref_event=0 n_req=5712790 n_rd=4877215 n_rd_L2_A=0 n_write=0 n_wr_bk=1287090 bw_util=0.2107
n_activity=86326906 dram_eff=0.2856
bk0: 301678a 90980848i bk1: 301193a 90889866i bk2: 311440a 90080588i bk3: 310472a 90218252i bk4: 308668a 90459423i bk5: 309648a 90388804i bk6: 299591a 91367490i bk7: 300030a 91210664i bk8: 300914a 91299717i bk9: 301240a 91098397i bk10: 307389a 90361082i bk11: 307799a 90304232i bk12: 302734a 90995260i bk13: 301223a 90959513i bk14: 306180a 90384111i bk15: 307016a 90272135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214831
Row_Buffer_Locality_read = 0.236097
Row_Buffer_Locality_write = 0.090708
Bank_Level_Parallism = 5.276214
Bank_Level_Parallism_Col = 2.203211
Bank_Level_Parallism_Ready = 1.389368
write_to_read_ratio_blp_rw_average = 0.208172
GrpLevelPara = 1.835393 

BW Util details:
bwutil = 0.210748 
total_CMD = 116998421 
util_bw = 24657220 
Wasted_Col = 48261926 
Wasted_Row = 8216108 
Idle = 35863167 

BW Util Bottlenecks: 
RCDc_limit = 64085220 
RCDWRc_limit = 7270939 
WTRc_limit = 23270191 
RTWc_limit = 17649542 
CCDLc_limit = 4526641 
rwq = 0 
CCDLc_limit_alone = 3215337 
WTRc_limit_alone = 22603365 
RTWc_limit_alone = 17005064 

Commands details: 
total_CMD = 116998421 
n_nop = 102707374 
Read = 4877215 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287090 
n_act = 4485503 
n_pre = 4485487 
n_ref = 0 
n_req = 5712790 
total_req = 6164305 

Dual Bus Interface Util: 
issued_total_row = 8970990 
issued_total_col = 6164305 
Row_Bus_Util =  0.076676 
CoL_Bus_Util = 0.052687 
Either_Row_CoL_Bus_Util = 0.122147 
Issued_on_Two_Bus_Simul_Util = 0.007216 
issued_two_Eff = 0.059075 
queue_avg = 3.642182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64218
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102646738 n_act=4509246 n_pre=4509230 n_ref_event=0 n_req=5736012 n_rd=4896592 n_rd_L2_A=0 n_write=0 n_wr_bk=1292476 bw_util=0.2116
n_activity=86364607 dram_eff=0.2866
bk0: 304011a 90286063i bk1: 301109a 90745537i bk2: 312975a 89730186i bk3: 307211a 90255969i bk4: 310018a 90163175i bk5: 311019a 89983216i bk6: 302268a 90816529i bk7: 304908a 90695523i bk8: 302571a 90814777i bk9: 300540a 90981926i bk10: 308548a 90007176i bk11: 306640a 90125171i bk12: 304768a 90496311i bk13: 305401a 90450130i bk14: 305304a 90341773i bk15: 309301a 89959136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.213871
Row_Buffer_Locality_read = 0.234983
Row_Buffer_Locality_write = 0.090717
Bank_Level_Parallism = 5.337248
Bank_Level_Parallism_Col = 2.207359
Bank_Level_Parallism_Ready = 1.388572
write_to_read_ratio_blp_rw_average = 0.208161
GrpLevelPara = 1.838952 

BW Util details:
bwutil = 0.211595 
total_CMD = 116998421 
util_bw = 24756272 
Wasted_Col = 48352418 
Wasted_Row = 8129352 
Idle = 35760379 

BW Util Bottlenecks: 
RCDc_limit = 64333478 
RCDWRc_limit = 7294864 
WTRc_limit = 23476432 
RTWc_limit = 17744979 
CCDLc_limit = 4581379 
rwq = 0 
CCDLc_limit_alone = 3263315 
WTRc_limit_alone = 22804858 
RTWc_limit_alone = 17098489 

Commands details: 
total_CMD = 116998421 
n_nop = 102646738 
Read = 4896592 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292476 
n_act = 4509246 
n_pre = 4509230 
n_ref = 0 
n_req = 5736012 
total_req = 6189068 

Dual Bus Interface Util: 
issued_total_row = 9018476 
issued_total_col = 6189068 
Row_Bus_Util =  0.077082 
CoL_Bus_Util = 0.052899 
Either_Row_CoL_Bus_Util = 0.122666 
Issued_on_Two_Bus_Simul_Util = 0.007315 
issued_two_Eff = 0.059635 
queue_avg = 3.800525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80052
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102710938 n_act=4485053 n_pre=4485037 n_ref_event=0 n_req=5712667 n_rd=4875786 n_rd_L2_A=0 n_write=0 n_wr_bk=1287784 bw_util=0.2107
n_activity=86293423 dram_eff=0.2857
bk0: 302019a 90787674i bk1: 299915a 91036072i bk2: 312980a 89830119i bk3: 308983a 90285762i bk4: 308102a 90539995i bk5: 307081a 90534025i bk6: 304610a 90973719i bk7: 302877a 91088414i bk8: 298280a 91435249i bk9: 301750a 91082181i bk10: 309004a 90093786i bk11: 305498a 90378965i bk12: 301240a 91214584i bk13: 300378a 91224933i bk14: 307060a 90268533i bk15: 306009a 90375415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214893
Row_Buffer_Locality_read = 0.236174
Row_Buffer_Locality_write = 0.090908
Bank_Level_Parallism = 5.281169
Bank_Level_Parallism_Col = 2.202863
Bank_Level_Parallism_Ready = 1.389543
write_to_read_ratio_blp_rw_average = 0.208300
GrpLevelPara = 1.835133 

BW Util details:
bwutil = 0.210723 
total_CMD = 116998421 
util_bw = 24654280 
Wasted_Col = 48237895 
Wasted_Row = 8205043 
Idle = 35901203 

BW Util Bottlenecks: 
RCDc_limit = 64051761 
RCDWRc_limit = 7280790 
WTRc_limit = 23268015 
RTWc_limit = 17645240 
CCDLc_limit = 4514701 
rwq = 0 
CCDLc_limit_alone = 3204039 
WTRc_limit_alone = 22602057 
RTWc_limit_alone = 17000536 

Commands details: 
total_CMD = 116998421 
n_nop = 102710938 
Read = 4875786 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287784 
n_act = 4485053 
n_pre = 4485037 
n_ref = 0 
n_req = 5712667 
total_req = 6163570 

Dual Bus Interface Util: 
issued_total_row = 8970090 
issued_total_col = 6163570 
Row_Bus_Util =  0.076668 
CoL_Bus_Util = 0.052681 
Either_Row_CoL_Bus_Util = 0.122117 
Issued_on_Two_Bus_Simul_Util = 0.007232 
issued_two_Eff = 0.059225 
queue_avg = 3.645199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6452
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102728847 n_act=4477001 n_pre=4476985 n_ref_event=0 n_req=5701460 n_rd=4870752 n_rd_L2_A=0 n_write=0 n_wr_bk=1282866 bw_util=0.2104
n_activity=86382872 dram_eff=0.2849
bk0: 300504a 91231929i bk1: 300658a 91196821i bk2: 303077a 91321595i bk3: 307839a 90880393i bk4: 304324a 91098866i bk5: 310542a 90428424i bk6: 304301a 91178005i bk7: 305202a 91078493i bk8: 300472a 91569857i bk9: 301164a 91407266i bk10: 305558a 90798965i bk11: 309350a 90465632i bk12: 302626a 91245403i bk13: 300509a 91537849i bk14: 305448a 90890381i bk15: 309178a 90499317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.214762
Row_Buffer_Locality_read = 0.235903
Row_Buffer_Locality_write = 0.090806
Bank_Level_Parallism = 5.203340
Bank_Level_Parallism_Col = 2.196197
Bank_Level_Parallism_Ready = 1.390236
write_to_read_ratio_blp_rw_average = 0.207470
GrpLevelPara = 1.829689 

BW Util details:
bwutil = 0.210383 
total_CMD = 116998421 
util_bw = 24614472 
Wasted_Col = 48337277 
Wasted_Row = 8251015 
Idle = 35795657 

BW Util Bottlenecks: 
RCDc_limit = 64124569 
RCDWRc_limit = 7233976 
WTRc_limit = 23157563 
RTWc_limit = 17532279 
CCDLc_limit = 4498672 
rwq = 0 
CCDLc_limit_alone = 3195326 
WTRc_limit_alone = 22493269 
RTWc_limit_alone = 16893227 

Commands details: 
total_CMD = 116998421 
n_nop = 102728847 
Read = 4870752 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282866 
n_act = 4477001 
n_pre = 4476985 
n_ref = 0 
n_req = 5701460 
total_req = 6153618 

Dual Bus Interface Util: 
issued_total_row = 8953986 
issued_total_col = 6153618 
Row_Bus_Util =  0.076531 
CoL_Bus_Util = 0.052596 
Either_Row_CoL_Bus_Util = 0.121964 
Issued_on_Two_Bus_Simul_Util = 0.007163 
issued_two_Eff = 0.058728 
queue_avg = 3.423071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42307
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=116998421 n_nop=102774914 n_act=4458801 n_pre=4458785 n_ref_event=0 n_req=5680880 n_rd=4849498 n_rd_L2_A=0 n_write=0 n_wr_bk=1282824 bw_util=0.2097
n_activity=86231719 dram_eff=0.2845
bk0: 301296a 91286488i bk1: 300863a 91175948i bk2: 306467a 91043427i bk3: 303294a 91250105i bk4: 303575a 91197492i bk5: 308960a 90724596i bk6: 304641a 91214437i bk7: 299254a 91673505i bk8: 299122a 91759469i bk9: 297908a 91931988i bk10: 306301a 90904107i bk11: 306213a 90871040i bk12: 301956a 91346889i bk13: 298674a 91738550i bk14: 307002a 90883928i bk15: 303972a 90860752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215121
Row_Buffer_Locality_read = 0.236474
Row_Buffer_Locality_write = 0.090572
Bank_Level_Parallism = 5.175594
Bank_Level_Parallism_Col = 2.194685
Bank_Level_Parallism_Ready = 1.390927
write_to_read_ratio_blp_rw_average = 0.207336
GrpLevelPara = 1.828213 

BW Util details:
bwutil = 0.209655 
total_CMD = 116998421 
util_bw = 24529288 
Wasted_Col = 48218460 
Wasted_Row = 8280277 
Idle = 35970396 

BW Util Bottlenecks: 
RCDc_limit = 63842859 
RCDWRc_limit = 7249193 
WTRc_limit = 23167562 
RTWc_limit = 17428089 
CCDLc_limit = 4486299 
rwq = 0 
CCDLc_limit_alone = 3187156 
WTRc_limit_alone = 22502593 
RTWc_limit_alone = 16793915 

Commands details: 
total_CMD = 116998421 
n_nop = 102774914 
Read = 4849498 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282824 
n_act = 4458801 
n_pre = 4458785 
n_ref = 0 
n_req = 5680880 
total_req = 6132322 

Dual Bus Interface Util: 
issued_total_row = 8917586 
issued_total_col = 6132322 
Row_Bus_Util =  0.076220 
CoL_Bus_Util = 0.052414 
Either_Row_CoL_Bus_Util = 0.121570 
Issued_on_Two_Bus_Simul_Util = 0.007063 
issued_two_Eff = 0.058101 
queue_avg = 3.317705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4694203, Miss = 2566039, Miss_rate = 0.547, Pending_hits = 6559, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4610649, Miss = 2563830, Miss_rate = 0.556, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4685974, Miss = 2581220, Miss_rate = 0.551, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4631645, Miss = 2573126, Miss_rate = 0.556, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4693331, Miss = 2562047, Miss_rate = 0.546, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4651281, Miss = 2582653, Miss_rate = 0.555, Pending_hits = 4875, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4663737, Miss = 2571489, Miss_rate = 0.551, Pending_hits = 4567, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4683593, Miss = 2582249, Miss_rate = 0.551, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4694558, Miss = 2575054, Miss_rate = 0.549, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4686562, Miss = 2569928, Miss_rate = 0.548, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4678633, Miss = 2577821, Miss_rate = 0.551, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4621390, Miss = 2569866, Miss_rate = 0.556, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4669629, Miss = 2564894, Miss_rate = 0.549, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4661602, Miss = 2578663, Miss_rate = 0.553, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8218829, Miss = 2575130, Miss_rate = 0.313, Pending_hits = 4650, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4683567, Miss = 2575156, Miss_rate = 0.550, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9138321, Miss = 2586999, Miss_rate = 0.283, Pending_hits = 6738, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4661070, Miss = 2582665, Miss_rate = 0.554, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4685645, Miss = 2579831, Miss_rate = 0.551, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4604347, Miss = 2569027, Miss_rate = 0.558, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4651670, Miss = 2562846, Miss_rate = 0.551, Pending_hits = 4614, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4659316, Miss = 2580979, Miss_rate = 0.554, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4642870, Miss = 2566893, Miss_rate = 0.553, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4613437, Miss = 2555670, Miss_rate = 0.554, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 119885859
L2_total_cache_misses = 61754075
L2_total_cache_miss_rate = 0.5151
L2_total_cache_pending_hits = 117538
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50463153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34315708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24161582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7551093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109057981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10827878
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=119885859
icnt_total_pkts_simt_to_mem=119885859
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 119885859
Req_Network_cycles = 45622882
Req_Network_injected_packets_per_cycle =       2.6278 
Req_Network_conflicts_per_cycle =       0.3405
Req_Network_conflicts_per_cycle_util =       0.4821
Req_Bank_Level_Parallism =       3.7205
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0961
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7812

Reply_Network_injected_packets_num = 119885859
Reply_Network_cycles = 45622882
Reply_Network_injected_packets_per_cycle =        2.6278
Reply_Network_conflicts_per_cycle =        1.0499
Reply_Network_conflicts_per_cycle_util =       1.4814
Reply_Bank_Level_Parallism =       3.7078
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1760
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0876
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 16 hrs, 26 min, 24 sec (231984 sec)
gpgpu_simulation_rate = 14055 (inst/sec)
gpgpu_simulation_rate = 196 (cycle/sec)
gpgpu_silicon_slowdown = 6964285x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z9bc_updateiPiPb'
Destroy streams for kernel 21: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 21 
gpu_sim_cycle = 146976
gpu_sim_insn = 94715373
gpu_ipc =     644.4275
gpu_tot_sim_cycle = 45769858
gpu_tot_sim_insn = 3355445876
gpu_tot_ipc =      73.3113
gpu_tot_issued_cta = 397656
gpu_occupancy = 96.5895% 
gpu_tot_occupancy = 51.1153% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1551
partiton_level_parallism_total  =       2.6359
partiton_level_parallism_util =       5.4239
partiton_level_parallism_util_total  =       3.7279
L2_BW  =     225.1766 GB/Sec
L2_BW_total  =     115.1349 GB/Sec
gpu_total_sim_rate=14358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7765835, Miss = 3245830, Miss_rate = 0.418, Pending_hits = 78271, Reservation_fails = 369262
	L1D_cache_core[1]: Access = 7551393, Miss = 3146519, Miss_rate = 0.417, Pending_hits = 75303, Reservation_fails = 375511
	L1D_cache_core[2]: Access = 7369965, Miss = 3063119, Miss_rate = 0.416, Pending_hits = 76006, Reservation_fails = 367176
	L1D_cache_core[3]: Access = 7654388, Miss = 3125909, Miss_rate = 0.408, Pending_hits = 76059, Reservation_fails = 357191
	L1D_cache_core[4]: Access = 7636264, Miss = 3275073, Miss_rate = 0.429, Pending_hits = 78571, Reservation_fails = 397832
	L1D_cache_core[5]: Access = 7552435, Miss = 3086470, Miss_rate = 0.409, Pending_hits = 75403, Reservation_fails = 350067
	L1D_cache_core[6]: Access = 7519545, Miss = 3044800, Miss_rate = 0.405, Pending_hits = 74359, Reservation_fails = 358616
	L1D_cache_core[7]: Access = 7501188, Miss = 2992046, Miss_rate = 0.399, Pending_hits = 72397, Reservation_fails = 327914
	L1D_cache_core[8]: Access = 7681635, Miss = 3221271, Miss_rate = 0.419, Pending_hits = 75830, Reservation_fails = 382129
	L1D_cache_core[9]: Access = 7194265, Miss = 2870253, Miss_rate = 0.399, Pending_hits = 74951, Reservation_fails = 328030
	L1D_cache_core[10]: Access = 7790326, Miss = 3164693, Miss_rate = 0.406, Pending_hits = 75806, Reservation_fails = 353679
	L1D_cache_core[11]: Access = 7571221, Miss = 3232528, Miss_rate = 0.427, Pending_hits = 78450, Reservation_fails = 412220
	L1D_cache_core[12]: Access = 7483208, Miss = 3123119, Miss_rate = 0.417, Pending_hits = 75844, Reservation_fails = 368833
	L1D_cache_core[13]: Access = 7821476, Miss = 3269093, Miss_rate = 0.418, Pending_hits = 76278, Reservation_fails = 389830
	L1D_cache_core[14]: Access = 7660354, Miss = 3162366, Miss_rate = 0.413, Pending_hits = 77396, Reservation_fails = 374308
	L1D_cache_core[15]: Access = 6529880, Miss = 2464857, Miss_rate = 0.377, Pending_hits = 68436, Reservation_fails = 298551
	L1D_cache_core[16]: Access = 7607757, Miss = 3191742, Miss_rate = 0.420, Pending_hits = 76351, Reservation_fails = 386375
	L1D_cache_core[17]: Access = 7553814, Miss = 3170112, Miss_rate = 0.420, Pending_hits = 77683, Reservation_fails = 375488
	L1D_cache_core[18]: Access = 7531348, Miss = 3150376, Miss_rate = 0.418, Pending_hits = 75763, Reservation_fails = 390960
	L1D_cache_core[19]: Access = 7852395, Miss = 3219994, Miss_rate = 0.410, Pending_hits = 75773, Reservation_fails = 380754
	L1D_cache_core[20]: Access = 7661821, Miss = 3117906, Miss_rate = 0.407, Pending_hits = 76977, Reservation_fails = 383623
	L1D_cache_core[21]: Access = 7452922, Miss = 3112763, Miss_rate = 0.418, Pending_hits = 75413, Reservation_fails = 375311
	L1D_cache_core[22]: Access = 7643100, Miss = 3181902, Miss_rate = 0.416, Pending_hits = 75053, Reservation_fails = 389871
	L1D_cache_core[23]: Access = 6909099, Miss = 2738173, Miss_rate = 0.396, Pending_hits = 72600, Reservation_fails = 325286
	L1D_cache_core[24]: Access = 7468152, Miss = 3070999, Miss_rate = 0.411, Pending_hits = 75537, Reservation_fails = 379502
	L1D_cache_core[25]: Access = 7478623, Miss = 3116303, Miss_rate = 0.417, Pending_hits = 77155, Reservation_fails = 378918
	L1D_cache_core[26]: Access = 7713943, Miss = 3235178, Miss_rate = 0.419, Pending_hits = 77725, Reservation_fails = 418163
	L1D_cache_core[27]: Access = 7604850, Miss = 3121165, Miss_rate = 0.410, Pending_hits = 75389, Reservation_fails = 380229
	L1D_cache_core[28]: Access = 7255957, Miss = 2951718, Miss_rate = 0.407, Pending_hits = 73989, Reservation_fails = 345345
	L1D_cache_core[29]: Access = 7345438, Miss = 2939701, Miss_rate = 0.400, Pending_hits = 73778, Reservation_fails = 328720
	L1D_total_cache_accesses = 225362597
	L1D_total_cache_misses = 92805978
	L1D_total_cache_miss_rate = 0.4118
	L1D_total_cache_pending_hits = 2268546
	L1D_total_cache_reservation_fails = 11049694
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125537192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2268546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65391936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7610509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21336728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2268546
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4750881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 214534402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10828195

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7454195
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 397656, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
350679, 324335, 364976, 348586, 351603, 351252, 339699, 350736, 328199, 332755, 357499, 352456, 343749, 335299, 323846, 318392, 329272, 306222, 310720, 329889, 328471, 311638, 342250, 363536, 357578, 338870, 347172, 339279, 330826, 355785, 341254, 342656, 
gpgpu_n_tot_thrd_icount = 10258706080
gpgpu_n_tot_w_icount = 320584565
gpgpu_n_stall_shd_mem = 65719983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109815346
gpgpu_n_mem_write_global = 10828195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395462663
gpgpu_n_store_insn = 46685280
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 765923328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53541192
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12178791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68758118	W0_Idle:421228791	W0_Scoreboard:-717737350	W1:109505663	W2:36337786	W3:19557188	W4:12791122	W5:9297758	W6:7255454	W7:5912746	W8:4944062	W9:4228722	W10:3704403	W11:3229924	W12:2891872	W13:2544787	W14:2276303	W15:2042152	W16:1788633	W17:1593079	W18:1395500	W19:1220183	W20:1077474	W21:936081	W22:827208	W23:747030	W24:710138	W25:692391	W26:719712	W27:783133	W28:897631	W29:1047268	W30:1257806	W31:1533693	W32:76837663
single_issue_nums: WS0:79981479	WS1:79837276	WS2:80433305	WS3:80332505	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693829312 {8:86728664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433127800 {40:10828195,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923467280 {40:23086682,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3469146560 {40:86728664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86625560 {8:10828195,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923467280 {40:23086682,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:39171831 	1342814 	2162218 	4060084 	7987491 	6471039 	4315851 	2425855 	983831 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56017780 	58887740 	3000317 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21367329 	1326475 	202055 	81013 	93190499 	1557219 	193189 	90751 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	100374375 	12543463 	4682786 	1952043 	742485 	275395 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4780 	40498 	56 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.288351  1.295128  1.284992  1.288750  1.282513  1.284934  1.292263  1.289394  1.285588  1.284621  1.281194  1.286388  1.288940  1.294747  1.281818  1.288076 
dram[1]:  1.288540  1.290339  1.283536  1.284573  1.283248  1.284028  1.287245  1.290234  1.286297  1.285141  1.283685  1.286190  1.290532  1.290761  1.281916  1.281758 
dram[2]:  1.286946  1.289328  1.287344  1.286461  1.283891  1.282111  1.290308  1.287234  1.285375  1.285940  1.287203  1.283759  1.293338  1.289316  1.284509  1.282429 
dram[3]:  1.287962  1.289933  1.287730  1.283699  1.283884  1.282328  1.290043  1.288182  1.287029  1.283434  1.284561  1.284136  1.294931  1.293341  1.283699  1.287342 
dram[4]:  1.288839  1.291152  1.282172  1.283864  1.285883  1.283688  1.289909  1.290571  1.282191  1.284551  1.281212  1.284345  1.291663  1.294057  1.283406  1.286993 
dram[5]:  1.289312  1.289583  1.283318  1.286745  1.284454  1.281916  1.286783  1.291215  1.282788  1.285572  1.282275  1.281805  1.293758  1.294910  1.285106  1.287264 
dram[6]:  1.289164  1.288681  1.288868  1.283887  1.283711  1.283375  1.290463  1.285031  1.290435  1.288889  1.283070  1.283429  1.296972  1.291806  1.283992  1.284823 
dram[7]:  1.293532  1.291446  1.282623  1.284067  1.285630  1.282870  1.292407  1.289138  1.287255  1.287018  1.281965  1.282776  1.293132  1.292266  1.285710  1.283789 
dram[8]:  1.286205  1.291596  1.281440  1.287493  1.283317  1.283277  1.286903  1.287032  1.283929  1.287898  1.280408  1.284020  1.287173  1.289729  1.284863  1.283832 
dram[9]:  1.290071  1.292829  1.280580  1.285599  1.285931  1.284948  1.287984  1.289076  1.288726  1.285293  1.281237  1.284830  1.294545  1.296574  1.283478  1.285668 
dram[10]:  1.291849  1.291759  1.288448  1.285109  1.287007  1.280031  1.287395  1.287713  1.286206  1.285157  1.284747  1.281312  1.292480  1.294877  1.286468  1.283480 
dram[11]:  1.290120  1.290078  1.286608  1.288139  1.286407  1.283788  1.287885  1.290035  1.287622  1.289592  1.283087  1.283996  1.292460  1.294564  1.285750  1.284118 
average row locality = 69260475/53821948 = 1.286844
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    308271    304708    309552    310527    311603    311523    301431    305030    304610    306057    308365    306933    306839    306343    310393    307736 
dram[1]:    308261    305610    315793    313484    312370    310813    309391    305432    304033    308605    307899    305714    307020    306208    311476    312286 
dram[2]:    310092    306029    308558    312221    310187    312423    304875    309255    306005    305614    303041    312527    304675    307783    309642    311829 
dram[3]:    308904    306378    308112    314549    313536    315392    306276    308263    304879    308391    310222    310797    303222    306029    311361    307474 
dram[4]:    306957    306595    315010    315396    309442    310296    304825    304950    308335    307009    311005    309505    304816    303197    309692    308005 
dram[5]:    306806    306912    315473    308937    312376    315689    308498    305912    307958    306655    310235    311624    301983    301918    309518    307240 
dram[6]:    309173    308608    307873    312316    312720    312315    306851    310823    303696    303963    307815    307221    300486    306701    311311    311756 
dram[7]:    305625    305138    315408    314440    312636    313616    303527    303966    304817    305143    311293    311703    306698    305187    310148    310982 
dram[8]:    307952    305049    316943    311179    313986    314987    306204    308844    306475    304444    312450    310542    308736    309369    309272    313268 
dram[9]:    305962    303859    316948    312950    312070    311047    308546    306812    302184    305654    312908    309402    305207    304346    311026    309977 
dram[10]:    304446    304602    307045    311807    308292    314510    308236    309136    304375    305068    309462    313254    306594    304477    309416    313146 
dram[11]:    305240    304807    310435    307262    307543    312928    308576    303188    303025    301811    310205    310117    305924    302641    310968    307940 
total dram reads = 59234655
bank skew: 316948/300486 = 1.05
chip skew: 4959700/4912610 = 1.01
number of total write accesses:
dram[0]:     80427     80656     81202     80187     79867     79777     79605     80403     79398     79333     80700     80061     79508     79417     81355     81567 
dram[1]:     81809     81276     81554     81546     79475     79298     79886     79257     79035     79601     80124     80590     81387     80287     81930     82289 
dram[2]:     82417     82513     81079     80309     79293     81271     79980     80615     79255     80081     80274     80150     80520     80119     82172     82032 
dram[3]:     81780     81448     81523     81961     79391     81160     80543     80034     78434     79297     79754     79717     79469     79613     82130     82265 
dram[4]:     81167     81601     80970     81871     79738     80926     79101     78756     78548     78224     80629     80792     80623     79941     81510     81881 
dram[5]:     81833     81362     81379     81482     79878     80174     80259     79271     79453     77995     80924     80928     79554     79720     81876     81141 
dram[6]:     81675     81295     80449     81096     79858     79912     78958     80892     77248     77895     81140     80617     80964     80466     81493     82078 
dram[7]:     79713     80842     81829     81001     79760     79571     79876     79974     78918     79527     80646     79865     79854     81265     82018     82573 
dram[8]:     81912     81209     81569     81761     79763     80280     80617     80361     79611     79714     80857     80875     80892     80283     81887     81051 
dram[9]:     81408     80841     82713     81228     79533     80247     79491     79462     79618     78895     81408     80794     79206     79305     82442     81394 
dram[10]:     81198     81407     80025     80219     80406     81552     79565     79883     78878     79117     80117     80408     79104     78804     80674     81684 
dram[11]:     80713     81649     80370     80176     80680     80476     79603     79633     78589     78439     80554     79683     80016     79201     80860     82345 
total dram writes = 15446836
bank skew: 82713/77248 = 1.07
chip skew: 1292642/1282987 = 1.01
average mf latency per bank:
dram[0]:        530       562       552       581       548       570       525       550       537       556       525       548       538       559       541       563
dram[1]:        517       511       546       545       539       536       521       514       520       517       516       503       527       522       523       518
dram[2]:        531       521       563       552       540       530       523       520       525       514       514       516       527       524       525       529
dram[3]:        527       536       542       535       533       529       521       513       520       517       514       516       524       530       529       528
dram[4]:        537       529       549       565       535       532       522       531       532       527       524       522       531       534       532       533
dram[5]:        525       525       555       551       537       536       525       522       529       523       518       519       531       530       532       529
dram[6]:        533       532       558       555       534       533       523       523       532       523       516       519       537       534       532       530
dram[7]:        542       532       557       563       540       538       521       514       520       520       524       520      2681       537       527       525
dram[8]:        540       527       573       558       545       541      2828       522       534       526       527       524       544       538       533       529
dram[9]:        526       526       548       550       533       535       522       530       518       522       521       524       537       539       521       523
dram[10]:        528       524       556       559       533       533       523       521       526       523       526       521       535       529       528       526
dram[11]:        516       509       538       533       514       523       513       505       511       516       504       507       523       522       515       512
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103067865 n_act=4468930 n_pre=4468914 n_ref_event=0 n_req=5752961 n_rd=4919921 n_rd_L2_A=0 n_write=0 n_wr_bk=1283463 bw_util=0.2114
n_activity=86730914 dram_eff=0.2861
bk0: 308271a 91159357i bk1: 304708a 91603289i bk2: 309552a 91178125i bk3: 310527a 91233826i bk4: 311603a 91104439i bk5: 311523a 91065572i bk6: 301431a 92151284i bk7: 305030a 91701444i bk8: 304610a 91769268i bk9: 306057a 91548693i bk10: 308365a 91170732i bk11: 306933a 91296091i bk12: 306839a 91519289i bk13: 306343a 91578244i bk14: 310393a 90917933i bk15: 307736a 91218211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223195
Row_Buffer_Locality_read = 0.245557
Row_Buffer_Locality_write = 0.091122
Bank_Level_Parallism = 5.193745
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.389542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.211403 
total_CMD = 117375334 
util_bw = 24813536 
Wasted_Col = 48377581 
Wasted_Row = 8300440 
Idle = 35883777 

BW Util Bottlenecks: 
RCDc_limit = 63978029 
RCDWRc_limit = 7256234 
WTRc_limit = 23128988 
RTWc_limit = 17556331 
CCDLc_limit = 4566693 
rwq = 0 
CCDLc_limit_alone = 3258478 
WTRc_limit_alone = 22464975 
RTWc_limit_alone = 16912129 

Commands details: 
total_CMD = 117375334 
n_nop = 103067865 
Read = 4919921 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283463 
n_act = 4468930 
n_pre = 4468914 
n_ref = 0 
n_req = 5752961 
total_req = 6203384 

Dual Bus Interface Util: 
issued_total_row = 8937844 
issued_total_col = 6203384 
Row_Bus_Util =  0.076148 
CoL_Bus_Util = 0.052851 
Either_Row_CoL_Bus_Util = 0.121895 
Issued_on_Two_Bus_Simul_Util = 0.007103 
issued_two_Eff = 0.058274 
queue_avg = 3.588659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58866
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=102994263 n_act=4494407 n_pre=4494391 n_ref_event=0 n_req=5780257 n_rd=4944395 n_rd_L2_A=0 n_write=0 n_wr_bk=1289344 bw_util=0.2124
n_activity=86681043 dram_eff=0.2877
bk0: 308261a 91131678i bk1: 305610a 91349604i bk2: 315793a 90680668i bk3: 313484a 90861530i bk4: 312370a 91065263i bk5: 310813a 91198846i bk6: 309391a 91406323i bk7: 305432a 91773258i bk8: 304033a 91880506i bk9: 308605a 91428594i bk10: 307899a 91274768i bk11: 305714a 91428177i bk12: 307020a 91392252i bk13: 306208a 91428493i bk14: 311476a 90817693i bk15: 312286a 90742837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222456
Row_Buffer_Locality_read = 0.244807
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.225359
Bank_Level_Parallism_Col = 2.202104
Bank_Level_Parallism_Ready = 1.389641
write_to_read_ratio_blp_rw_average = 0.207113
GrpLevelPara = 1.834335 

BW Util details:
bwutil = 0.212438 
total_CMD = 117375334 
util_bw = 24934956 
Wasted_Col = 48354433 
Wasted_Row = 8178233 
Idle = 35907712 

BW Util Bottlenecks: 
RCDc_limit = 64235541 
RCDWRc_limit = 7272025 
WTRc_limit = 23358477 
RTWc_limit = 17644460 
CCDLc_limit = 4546527 
rwq = 0 
CCDLc_limit_alone = 3232739 
WTRc_limit_alone = 22688145 
RTWc_limit_alone = 17001004 

Commands details: 
total_CMD = 117375334 
n_nop = 102994263 
Read = 4944395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289344 
n_act = 4494407 
n_pre = 4494391 
n_ref = 0 
n_req = 5780257 
total_req = 6233739 

Dual Bus Interface Util: 
issued_total_row = 8988798 
issued_total_col = 6233739 
Row_Bus_Util =  0.076582 
CoL_Bus_Util = 0.053109 
Either_Row_CoL_Bus_Util = 0.122522 
Issued_on_Two_Bus_Simul_Util = 0.007169 
issued_two_Eff = 0.058512 
queue_avg = 3.398970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103017901 n_act=4487306 n_pre=4487290 n_ref_event=0 n_req=5773232 n_rd=4934756 n_rd_L2_A=0 n_write=0 n_wr_bk=1292080 bw_util=0.2122
n_activity=86599056 dram_eff=0.2876
bk0: 310092a 90773952i bk1: 306029a 91064537i bk2: 308558a 91185313i bk3: 312221a 90907680i bk4: 310187a 91025405i bk5: 312423a 90745273i bk6: 304875a 91578012i bk7: 309255a 91122435i bk8: 306005a 91422154i bk9: 305614a 91409572i bk10: 303041a 91524515i bk11: 312527a 90677325i bk12: 304675a 91464772i bk13: 307783a 91141285i bk14: 309642a 90799666i bk15: 311829a 90592805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222739
Row_Buffer_Locality_read = 0.245218
Row_Buffer_Locality_write = 0.090441
Bank_Level_Parallism = 5.262557
Bank_Level_Parallism_Col = 2.205444
Bank_Level_Parallism_Ready = 1.393557
write_to_read_ratio_blp_rw_average = 0.207756
GrpLevelPara = 1.836150 

BW Util details:
bwutil = 0.212203 
total_CMD = 117375334 
util_bw = 24907344 
Wasted_Col = 48248463 
Wasted_Row = 8207386 
Idle = 36012141 

BW Util Bottlenecks: 
RCDc_limit = 64041499 
RCDWRc_limit = 7294998 
WTRc_limit = 23369227 
RTWc_limit = 17645348 
CCDLc_limit = 4530761 
rwq = 0 
CCDLc_limit_alone = 3220804 
WTRc_limit_alone = 22699903 
RTWc_limit_alone = 17004715 

Commands details: 
total_CMD = 117375334 
n_nop = 103017901 
Read = 4934756 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292080 
n_act = 4487306 
n_pre = 4487290 
n_ref = 0 
n_req = 5773232 
total_req = 6226836 

Dual Bus Interface Util: 
issued_total_row = 8974596 
issued_total_col = 6226836 
Row_Bus_Util =  0.076461 
CoL_Bus_Util = 0.053051 
Either_Row_CoL_Bus_Util = 0.122321 
Issued_on_Two_Bus_Simul_Util = 0.007191 
issued_two_Eff = 0.058785 
queue_avg = 3.551415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103006419 n_act=4491924 n_pre=4491908 n_ref_event=0 n_req=5781002 n_rd=4943785 n_rd_L2_A=0 n_write=0 n_wr_bk=1288519 bw_util=0.2124
n_activity=86631974 dram_eff=0.2878
bk0: 308904a 90858534i bk1: 306378a 91118821i bk2: 308112a 91078288i bk3: 314549a 90518305i bk4: 313536a 90744548i bk5: 315392a 90465557i bk6: 306276a 91297379i bk7: 308263a 91226069i bk8: 304879a 91593986i bk9: 308391a 91115013i bk10: 310222a 90787285i bk11: 310797a 90754999i bk12: 303222a 91726020i bk13: 306029a 91479033i bk14: 311361a 90598445i bk15: 307474a 90952641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222985
Row_Buffer_Locality_read = 0.245401
Row_Buffer_Locality_write = 0.090620
Bank_Level_Parallism = 5.270661
Bank_Level_Parallism_Col = 2.204066
Bank_Level_Parallism_Ready = 1.388891
write_to_read_ratio_blp_rw_average = 0.207577
GrpLevelPara = 1.836100 

BW Util details:
bwutil = 0.212389 
total_CMD = 117375334 
util_bw = 24929216 
Wasted_Col = 48298687 
Wasted_Row = 8200639 
Idle = 35946792 

BW Util Bottlenecks: 
RCDc_limit = 64138794 
RCDWRc_limit = 7281658 
WTRc_limit = 23316036 
RTWc_limit = 17683586 
CCDLc_limit = 4559238 
rwq = 0 
CCDLc_limit_alone = 3245052 
WTRc_limit_alone = 22647497 
RTWc_limit_alone = 17037939 

Commands details: 
total_CMD = 117375334 
n_nop = 103006419 
Read = 4943785 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288519 
n_act = 4491924 
n_pre = 4491908 
n_ref = 0 
n_req = 5781002 
total_req = 6232304 

Dual Bus Interface Util: 
issued_total_row = 8983832 
issued_total_col = 6232304 
Row_Bus_Util =  0.076539 
CoL_Bus_Util = 0.053097 
Either_Row_CoL_Bus_Util = 0.122419 
Issued_on_Two_Bus_Simul_Util = 0.007218 
issued_two_Eff = 0.058962 
queue_avg = 3.642886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64289
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103025709 n_act=4485666 n_pre=4485650 n_ref_event=0 n_req=5770770 n_rd=4935035 n_rd_L2_A=0 n_write=0 n_wr_bk=1286278 bw_util=0.212
n_activity=86696375 dram_eff=0.287
bk0: 306957a 91166809i bk1: 306595a 91098845i bk2: 315010a 90519017i bk3: 315396a 90517404i bk4: 309442a 91122558i bk5: 310296a 90985333i bk6: 304825a 91662363i bk7: 304950a 91621546i bk8: 308335a 91242967i bk9: 307009a 91411839i bk10: 311005a 90778507i bk11: 309505a 90892383i bk12: 304816a 91482861i bk13: 303197a 91692026i bk14: 309692a 90819560i bk15: 308005a 90963433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222692
Row_Buffer_Locality_read = 0.245106
Row_Buffer_Locality_write = 0.090334
Bank_Level_Parallism = 5.246794
Bank_Level_Parallism_Col = 2.197813
Bank_Level_Parallism_Ready = 1.387345
write_to_read_ratio_blp_rw_average = 0.207117
GrpLevelPara = 1.831766 

BW Util details:
bwutil = 0.212014 
total_CMD = 117375334 
util_bw = 24885252 
Wasted_Col = 48376904 
Wasted_Row = 8223314 
Idle = 35889864 

BW Util Bottlenecks: 
RCDc_limit = 64116795 
RCDWRc_limit = 7282848 
WTRc_limit = 23264416 
RTWc_limit = 17622574 
CCDLc_limit = 4581276 
rwq = 0 
CCDLc_limit_alone = 3270565 
WTRc_limit_alone = 22600795 
RTWc_limit_alone = 16975484 

Commands details: 
total_CMD = 117375334 
n_nop = 103025709 
Read = 4935035 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286278 
n_act = 4485666 
n_pre = 4485650 
n_ref = 0 
n_req = 5770770 
total_req = 6221313 

Dual Bus Interface Util: 
issued_total_row = 8971316 
issued_total_col = 6221313 
Row_Bus_Util =  0.076433 
CoL_Bus_Util = 0.053004 
Either_Row_CoL_Bus_Util = 0.122254 
Issued_on_Two_Bus_Simul_Util = 0.007182 
issued_two_Eff = 0.058747 
queue_avg = 3.589334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58933
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103020497 n_act=4487789 n_pre=4487773 n_ref_event=0 n_req=5774109 n_rd=4937734 n_rd_L2_A=0 n_write=0 n_wr_bk=1287229 bw_util=0.2121
n_activity=86630921 dram_eff=0.2874
bk0: 306806a 91190988i bk1: 306912a 91132030i bk2: 315473a 90550892i bk3: 308937a 91039116i bk4: 312376a 90918866i bk5: 315689a 90525300i bk6: 308498a 91255137i bk7: 305912a 91573578i bk8: 307958a 91288184i bk9: 306655a 91585432i bk10: 310235a 90807080i bk11: 311624a 90702049i bk12: 301983a 91813978i bk13: 301918a 91767608i bk14: 309518a 90970883i bk15: 307240a 91153734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222774
Row_Buffer_Locality_read = 0.245216
Row_Buffer_Locality_write = 0.090279
Bank_Level_Parallism = 5.248747
Bank_Level_Parallism_Col = 2.201314
Bank_Level_Parallism_Ready = 1.390526
write_to_read_ratio_blp_rw_average = 0.207626
GrpLevelPara = 1.833609 

BW Util details:
bwutil = 0.212139 
total_CMD = 117375334 
util_bw = 24899852 
Wasted_Col = 48309440 
Wasted_Row = 8202468 
Idle = 35963574 

BW Util Bottlenecks: 
RCDc_limit = 64116375 
RCDWRc_limit = 7281573 
WTRc_limit = 23258838 
RTWc_limit = 17636334 
CCDLc_limit = 4535439 
rwq = 0 
CCDLc_limit_alone = 3230067 
WTRc_limit_alone = 22593790 
RTWc_limit_alone = 16996010 

Commands details: 
total_CMD = 117375334 
n_nop = 103020497 
Read = 4937734 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287229 
n_act = 4487789 
n_pre = 4487773 
n_ref = 0 
n_req = 5774109 
total_req = 6224963 

Dual Bus Interface Util: 
issued_total_row = 8975562 
issued_total_col = 6224963 
Row_Bus_Util =  0.076469 
CoL_Bus_Util = 0.053035 
Either_Row_CoL_Bus_Util = 0.122299 
Issued_on_Two_Bus_Simul_Util = 0.007205 
issued_two_Eff = 0.058913 
queue_avg = 3.544045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54405
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103033262 n_act=4480998 n_pre=4480982 n_ref_event=0 n_req=5768138 n_rd=4933628 n_rd_L2_A=0 n_write=0 n_wr_bk=1286036 bw_util=0.212
n_activity=86685211 dram_eff=0.287
bk0: 309173a 90892096i bk1: 308608a 91005451i bk2: 307873a 91301965i bk3: 312316a 90990468i bk4: 312720a 90938453i bk5: 312315a 90876802i bk6: 306851a 91488602i bk7: 310823a 91063506i bk8: 303696a 91893072i bk9: 303963a 91904711i bk10: 307815a 91087577i bk11: 307221a 91189036i bk12: 300486a 91849427i bk13: 306701a 91315361i bk14: 311311a 90720473i bk15: 311756a 90632179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223147
Row_Buffer_Locality_read = 0.245587
Row_Buffer_Locality_write = 0.090478
Bank_Level_Parallism = 5.235673
Bank_Level_Parallism_Col = 2.199594
Bank_Level_Parallism_Ready = 1.391010
write_to_read_ratio_blp_rw_average = 0.207194
GrpLevelPara = 1.832834 

BW Util details:
bwutil = 0.211958 
total_CMD = 117375334 
util_bw = 24878656 
Wasted_Col = 48310922 
Wasted_Row = 8256901 
Idle = 35928855 

BW Util Bottlenecks: 
RCDc_limit = 64065723 
RCDWRc_limit = 7266722 
WTRc_limit = 23248984 
RTWc_limit = 17601961 
CCDLc_limit = 4523113 
rwq = 0 
CCDLc_limit_alone = 3217823 
WTRc_limit_alone = 22584010 
RTWc_limit_alone = 16961645 

Commands details: 
total_CMD = 117375334 
n_nop = 103033262 
Read = 4933628 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286036 
n_act = 4480998 
n_pre = 4480982 
n_ref = 0 
n_req = 5768138 
total_req = 6219664 

Dual Bus Interface Util: 
issued_total_row = 8961980 
issued_total_col = 6219664 
Row_Bus_Util =  0.076353 
CoL_Bus_Util = 0.052990 
Either_Row_CoL_Bus_Util = 0.122190 
Issued_on_Two_Bus_Simul_Util = 0.007153 
issued_two_Eff = 0.058539 
queue_avg = 3.546808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103017374 n_act=4487354 n_pre=4487338 n_ref_event=0 n_req=5776012 n_rd=4940327 n_rd_L2_A=0 n_write=0 n_wr_bk=1287232 bw_util=0.2122
n_activity=86666079 dram_eff=0.2874
bk0: 305625a 91329810i bk1: 305138a 91235783i bk2: 315408a 90419844i bk3: 314440a 90557580i bk4: 312636a 90800748i bk5: 313616a 90730830i bk6: 303527a 91712800i bk7: 303966a 91553269i bk8: 304817a 91641817i bk9: 305143a 91441220i bk10: 311293a 90710084i bk11: 311703a 90651085i bk12: 306698a 91340708i bk13: 305187a 91304026i bk14: 310148a 90727020i bk15: 310982a 90613546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223105
Row_Buffer_Locality_read = 0.245498
Row_Buffer_Locality_write = 0.090724
Bank_Level_Parallism = 5.264978
Bank_Level_Parallism_Col = 2.202293
Bank_Level_Parallism_Ready = 1.388400
write_to_read_ratio_blp_rw_average = 0.207471
GrpLevelPara = 1.835351 

BW Util details:
bwutil = 0.212227 
total_CMD = 117375334 
util_bw = 24910236 
Wasted_Col = 48301308 
Wasted_Row = 8224255 
Idle = 35939535 

BW Util Bottlenecks: 
RCDc_limit = 64106851 
RCDWRc_limit = 7271211 
WTRc_limit = 23271250 
RTWc_limit = 17653714 
CCDLc_limit = 4551935 
rwq = 0 
CCDLc_limit_alone = 3240366 
WTRc_limit_alone = 22604407 
RTWc_limit_alone = 17008988 

Commands details: 
total_CMD = 117375334 
n_nop = 103017374 
Read = 4940327 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287232 
n_act = 4487354 
n_pre = 4487338 
n_ref = 0 
n_req = 5776012 
total_req = 6227559 

Dual Bus Interface Util: 
issued_total_row = 8974692 
issued_total_col = 6227559 
Row_Bus_Util =  0.076461 
CoL_Bus_Util = 0.053057 
Either_Row_CoL_Bus_Util = 0.122325 
Issued_on_Two_Bus_Simul_Util = 0.007193 
issued_two_Eff = 0.058803 
queue_avg = 3.646652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64665
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=102956674 n_act=4511115 n_pre=4511099 n_ref_event=0 n_req=5799237 n_rd=4959700 n_rd_L2_A=0 n_write=0 n_wr_bk=1292642 bw_util=0.2131
n_activity=86704980 dram_eff=0.2884
bk0: 307952a 90635049i bk1: 305049a 91090251i bk2: 316943a 90069732i bk3: 311179a 90595344i bk4: 313986a 90504440i bk5: 314987a 90326074i bk6: 306204a 91160932i bk7: 308844a 91038367i bk8: 306475a 91158333i bk9: 304444a 91324828i bk10: 312450a 90356715i bk11: 310542a 90472482i bk12: 308736a 90841877i bk13: 309369a 90793586i bk14: 309272a 90683046i bk15: 313268a 90299148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222119
Row_Buffer_Locality_read = 0.244358
Row_Buffer_Locality_write = 0.090739
Bank_Level_Parallism = 5.325701
Bank_Level_Parallism_Col = 2.206380
Bank_Level_Parallism_Ready = 1.387724
write_to_read_ratio_blp_rw_average = 0.207462
GrpLevelPara = 1.838858 

BW Util details:
bwutil = 0.213072 
total_CMD = 117375334 
util_bw = 25009368 
Wasted_Col = 48393877 
Wasted_Row = 8137387 
Idle = 35834702 

BW Util Bottlenecks: 
RCDc_limit = 64354771 
RCDWRc_limit = 7295236 
WTRc_limit = 23477817 
RTWc_limit = 17749223 
CCDLc_limit = 4608296 
rwq = 0 
CCDLc_limit_alone = 3289978 
WTRc_limit_alone = 22806206 
RTWc_limit_alone = 17102516 

Commands details: 
total_CMD = 117375334 
n_nop = 102956674 
Read = 4959700 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292642 
n_act = 4511115 
n_pre = 4511099 
n_ref = 0 
n_req = 5799237 
total_req = 6252342 

Dual Bus Interface Util: 
issued_total_row = 9022214 
issued_total_col = 6252342 
Row_Bus_Util =  0.076866 
CoL_Bus_Util = 0.053268 
Either_Row_CoL_Bus_Util = 0.122842 
Issued_on_Two_Bus_Simul_Util = 0.007292 
issued_two_Eff = 0.059360 
queue_avg = 3.804214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80421
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103020812 n_act=4486936 n_pre=4486920 n_ref_event=0 n_req=5775935 n_rd=4938898 n_rd_L2_A=0 n_write=0 n_wr_bk=1287985 bw_util=0.2122
n_activity=86633057 dram_eff=0.2875
bk0: 305962a 91135181i bk1: 303859a 91379549i bk2: 316948a 90169517i bk3: 312950a 90625226i bk4: 312070a 90881059i bk5: 311047a 90875707i bk6: 308546a 91318683i bk7: 306812a 91430195i bk8: 302184a 91777907i bk9: 305654a 91424280i bk10: 312908a 90442411i bk11: 309402a 90725443i bk12: 305207a 91560211i bk13: 304346a 91567107i bk14: 311026a 90610489i bk15: 309977a 90714448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223167
Row_Buffer_Locality_read = 0.245576
Row_Buffer_Locality_write = 0.090945
Bank_Level_Parallism = 5.270173
Bank_Level_Parallism_Col = 2.202142
Bank_Level_Parallism_Ready = 1.388716
write_to_read_ratio_blp_rw_average = 0.207648
GrpLevelPara = 1.835189 

BW Util details:
bwutil = 0.212204 
total_CMD = 117375334 
util_bw = 24907532 
Wasted_Col = 48276613 
Wasted_Row = 8212954 
Idle = 35978235 

BW Util Bottlenecks: 
RCDc_limit = 64072673 
RCDWRc_limit = 7281217 
WTRc_limit = 23269495 
RTWc_limit = 17650955 
CCDLc_limit = 4538808 
rwq = 0 
CCDLc_limit_alone = 3227690 
WTRc_limit_alone = 22603488 
RTWc_limit_alone = 17005844 

Commands details: 
total_CMD = 117375334 
n_nop = 103020812 
Read = 4938898 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287985 
n_act = 4486936 
n_pre = 4486920 
n_ref = 0 
n_req = 5775935 
total_req = 6226883 

Dual Bus Interface Util: 
issued_total_row = 8973856 
issued_total_col = 6226883 
Row_Bus_Util =  0.076454 
CoL_Bus_Util = 0.053051 
Either_Row_CoL_Bus_Util = 0.122296 
Issued_on_Two_Bus_Simul_Util = 0.007209 
issued_two_Eff = 0.058951 
queue_avg = 3.649107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64911
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103038732 n_act=4478892 n_pre=4478876 n_ref_event=0 n_req=5764716 n_rd=4933866 n_rd_L2_A=0 n_write=0 n_wr_bk=1283041 bw_util=0.2119
n_activity=86721924 dram_eff=0.2868
bk0: 304446a 91579736i bk1: 304602a 91542944i bk2: 307045a 91661452i bk3: 311807a 91218874i bk4: 308292a 91440389i bk5: 314510a 90769682i bk6: 308236a 91521625i bk7: 309136a 91420844i bk8: 304375a 91912376i bk9: 305068a 91749124i bk10: 309462a 91147938i bk11: 313254a 90811765i bk12: 306594a 91589388i bk13: 304477a 91881339i bk14: 309416a 91230430i bk15: 313146a 90838837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223051
Row_Buffer_Locality_read = 0.245316
Row_Buffer_Locality_write = 0.090830
Bank_Level_Parallism = 5.192698
Bank_Level_Parallism_Col = 2.195527
Bank_Level_Parallism_Ready = 1.389510
write_to_read_ratio_blp_rw_average = 0.206801
GrpLevelPara = 1.829830 

BW Util details:
bwutil = 0.211864 
total_CMD = 117375334 
util_bw = 24867628 
Wasted_Col = 48375485 
Wasted_Row = 8258850 
Idle = 35873371 

BW Util Bottlenecks: 
RCDc_limit = 64145901 
RCDWRc_limit = 7234362 
WTRc_limit = 23159139 
RTWc_limit = 17537011 
CCDLc_limit = 4522559 
rwq = 0 
CCDLc_limit_alone = 3218819 
WTRc_limit_alone = 22494807 
RTWc_limit_alone = 16897603 

Commands details: 
total_CMD = 117375334 
n_nop = 103038732 
Read = 4933866 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283041 
n_act = 4478892 
n_pre = 4478876 
n_ref = 0 
n_req = 5764716 
total_req = 6216907 

Dual Bus Interface Util: 
issued_total_row = 8957768 
issued_total_col = 6216907 
Row_Bus_Util =  0.076317 
CoL_Bus_Util = 0.052966 
Either_Row_CoL_Bus_Util = 0.122143 
Issued_on_Two_Bus_Simul_Util = 0.007140 
issued_two_Eff = 0.058457 
queue_avg = 3.427877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42788
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117375334 n_nop=103084935 n_act=4460631 n_pre=4460615 n_ref_event=0 n_req=5744106 n_rd=4912610 n_rd_L2_A=0 n_write=0 n_wr_bk=1282987 bw_util=0.2111
n_activity=86571294 dram_eff=0.2863
bk0: 305240a 91633302i bk1: 304807a 91521931i bk2: 310435a 91382050i bk3: 307262a 91589443i bk4: 307543a 91539034i bk5: 312928a 91066856i bk6: 308576a 91560758i bk7: 303188a 92016186i bk8: 303025a 92102238i bk9: 301811a 92274077i bk10: 310205a 91252022i bk11: 310117a 91219212i bk12: 305924a 91692057i bk13: 302641a 92082263i bk14: 310968a 91224046i bk15: 307940a 91201689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223442
Row_Buffer_Locality_read = 0.245927
Row_Buffer_Locality_write = 0.090598
Bank_Level_Parallism = 5.164758
Bank_Level_Parallism_Col = 2.193867
Bank_Level_Parallism_Ready = 1.390027
write_to_read_ratio_blp_rw_average = 0.206640
GrpLevelPara = 1.828225 

BW Util details:
bwutil = 0.211138 
total_CMD = 117375334 
util_bw = 24782388 
Wasted_Col = 48258329 
Wasted_Row = 8287885 
Idle = 36046732 

BW Util Bottlenecks: 
RCDc_limit = 63864181 
RCDWRc_limit = 7249541 
WTRc_limit = 23168910 
RTWc_limit = 17432277 
CCDLc_limit = 4511565 
rwq = 0 
CCDLc_limit_alone = 3212143 
WTRc_limit_alone = 22503898 
RTWc_limit_alone = 16797867 

Commands details: 
total_CMD = 117375334 
n_nop = 103084935 
Read = 4912610 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282987 
n_act = 4460631 
n_pre = 4460615 
n_ref = 0 
n_req = 5744106 
total_req = 6195597 

Dual Bus Interface Util: 
issued_total_row = 8921246 
issued_total_col = 6195597 
Row_Bus_Util =  0.076006 
CoL_Bus_Util = 0.052784 
Either_Row_CoL_Bus_Util = 0.121750 
Issued_on_Two_Bus_Simul_Util = 0.007041 
issued_two_Eff = 0.057832 
queue_avg = 3.323287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4725776, Miss = 2597597, Miss_rate = 0.550, Pending_hits = 6559, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4642223, Miss = 2595389, Miss_rate = 0.559, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4717542, Miss = 2612775, Miss_rate = 0.554, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4663212, Miss = 2604684, Miss_rate = 0.559, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4724896, Miss = 2593607, Miss_rate = 0.549, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4682863, Miss = 2614213, Miss_rate = 0.558, Pending_hits = 4875, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4695314, Miss = 2603045, Miss_rate = 0.554, Pending_hits = 4567, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4715156, Miss = 2613805, Miss_rate = 0.554, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4726134, Miss = 2606614, Miss_rate = 0.552, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4718137, Miss = 2601485, Miss_rate = 0.551, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4710206, Miss = 2609380, Miss_rate = 0.554, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4652963, Miss = 2601420, Miss_rate = 0.559, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4701195, Miss = 2596453, Miss_rate = 0.552, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4693171, Miss = 2610219, Miss_rate = 0.556, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8250404, Miss = 2606688, Miss_rate = 0.316, Pending_hits = 4650, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4715131, Miss = 2606710, Miss_rate = 0.553, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9169881, Miss = 2618554, Miss_rate = 0.286, Pending_hits = 6738, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4692635, Miss = 2614218, Miss_rate = 0.557, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4717218, Miss = 2611387, Miss_rate = 0.554, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4635923, Miss = 2600583, Miss_rate = 0.561, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4683238, Miss = 2594402, Miss_rate = 0.554, Pending_hits = 4614, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4690882, Miss = 2612537, Miss_rate = 0.557, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4674435, Miss = 2598449, Miss_rate = 0.556, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4645006, Miss = 2587226, Miss_rate = 0.557, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 120643541
L2_total_cache_misses = 62511440
L2_total_cache_miss_rate = 0.5181
L2_total_cache_pending_hits = 117538
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50463153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34505066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24729589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7551410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109815346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10828195
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=120643541
icnt_total_pkts_simt_to_mem=120643541
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 120643541
Req_Network_cycles = 45769858
Req_Network_injected_packets_per_cycle =       2.6359 
Req_Network_conflicts_per_cycle =       0.3418
Req_Network_conflicts_per_cycle_util =       0.4834
Req_Bank_Level_Parallism =       3.7279
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0968
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7729

Reply_Network_injected_packets_num = 120643541
Reply_Network_cycles = 45769858
Reply_Network_injected_packets_per_cycle =        2.6359
Reply_Network_conflicts_per_cycle =        1.0651
Reply_Network_conflicts_per_cycle_util =       1.5012
Reply_Bank_Level_Parallism =       3.7151
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1774
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0879
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 16 hrs, 54 min, 46 sec (233686 sec)
gpgpu_simulation_rate = 14358 (inst/sec)
gpgpu_simulation_rate = 195 (cycle/sec)
gpgpu_silicon_slowdown = 7000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 218872
gpu_sim_insn = 153400230
gpu_ipc =     700.8673
gpu_tot_sim_cycle = 45988730
gpu_tot_sim_insn = 3508846106
gpu_tot_ipc =      76.2980
gpu_tot_issued_cta = 416592
gpu_occupancy = 94.4615% 
gpu_tot_occupancy = 51.3505% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4004
partiton_level_parallism_total  =       2.6300
partiton_level_parallism_util =       2.1371
partiton_level_parallism_util_total  =       3.7208
L2_BW  =      61.1686 GB/Sec
L2_BW_total  =     114.8781 GB/Sec
gpu_total_sim_rate=14865

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7776149, Miss = 3256062, Miss_rate = 0.419, Pending_hits = 78282, Reservation_fails = 369262
	L1D_cache_core[1]: Access = 7561684, Miss = 3156693, Miss_rate = 0.417, Pending_hits = 75326, Reservation_fails = 375511
	L1D_cache_core[2]: Access = 7380156, Miss = 3073287, Miss_rate = 0.416, Pending_hits = 76009, Reservation_fails = 367176
	L1D_cache_core[3]: Access = 7665796, Miss = 3135803, Miss_rate = 0.409, Pending_hits = 76085, Reservation_fails = 357191
	L1D_cache_core[4]: Access = 7646505, Miss = 3285297, Miss_rate = 0.430, Pending_hits = 78577, Reservation_fails = 397832
	L1D_cache_core[5]: Access = 7562866, Miss = 3096701, Miss_rate = 0.409, Pending_hits = 75416, Reservation_fails = 350067
	L1D_cache_core[6]: Access = 7530116, Miss = 3055021, Miss_rate = 0.406, Pending_hits = 74382, Reservation_fails = 358616
	L1D_cache_core[7]: Access = 7511465, Miss = 3002303, Miss_rate = 0.400, Pending_hits = 72403, Reservation_fails = 327914
	L1D_cache_core[8]: Access = 7692456, Miss = 3231151, Miss_rate = 0.420, Pending_hits = 75862, Reservation_fails = 382129
	L1D_cache_core[9]: Access = 7204515, Miss = 2880454, Miss_rate = 0.400, Pending_hits = 74959, Reservation_fails = 328030
	L1D_cache_core[10]: Access = 7800629, Miss = 3174892, Miss_rate = 0.407, Pending_hits = 75813, Reservation_fails = 353679
	L1D_cache_core[11]: Access = 7581489, Miss = 3242699, Miss_rate = 0.428, Pending_hits = 78459, Reservation_fails = 412220
	L1D_cache_core[12]: Access = 7493448, Miss = 3133198, Miss_rate = 0.418, Pending_hits = 75854, Reservation_fails = 368833
	L1D_cache_core[13]: Access = 7831920, Miss = 3279258, Miss_rate = 0.419, Pending_hits = 76291, Reservation_fails = 389830
	L1D_cache_core[14]: Access = 7671726, Miss = 3172414, Miss_rate = 0.414, Pending_hits = 77415, Reservation_fails = 374308
	L1D_cache_core[15]: Access = 6540169, Miss = 2475091, Miss_rate = 0.378, Pending_hits = 68438, Reservation_fails = 298551
	L1D_cache_core[16]: Access = 7618129, Miss = 3202005, Miss_rate = 0.420, Pending_hits = 76358, Reservation_fails = 386375
	L1D_cache_core[17]: Access = 7564082, Miss = 3180284, Miss_rate = 0.420, Pending_hits = 77693, Reservation_fails = 375488
	L1D_cache_core[18]: Access = 7541617, Miss = 3160588, Miss_rate = 0.419, Pending_hits = 75770, Reservation_fails = 390960
	L1D_cache_core[19]: Access = 7863442, Miss = 3230265, Miss_rate = 0.411, Pending_hits = 75796, Reservation_fails = 380754
	L1D_cache_core[20]: Access = 7672084, Miss = 3128079, Miss_rate = 0.408, Pending_hits = 76989, Reservation_fails = 383623
	L1D_cache_core[21]: Access = 7463288, Miss = 3122923, Miss_rate = 0.418, Pending_hits = 75434, Reservation_fails = 375311
	L1D_cache_core[22]: Access = 7653441, Miss = 3192154, Miss_rate = 0.417, Pending_hits = 75072, Reservation_fails = 389871
	L1D_cache_core[23]: Access = 6919445, Miss = 2748342, Miss_rate = 0.397, Pending_hits = 72607, Reservation_fails = 325286
	L1D_cache_core[24]: Access = 7478460, Miss = 3081222, Miss_rate = 0.412, Pending_hits = 75549, Reservation_fails = 379502
	L1D_cache_core[25]: Access = 7489647, Miss = 3126586, Miss_rate = 0.417, Pending_hits = 77174, Reservation_fails = 378918
	L1D_cache_core[26]: Access = 7724424, Miss = 3245309, Miss_rate = 0.420, Pending_hits = 77734, Reservation_fails = 418163
	L1D_cache_core[27]: Access = 7615083, Miss = 3131297, Miss_rate = 0.411, Pending_hits = 75396, Reservation_fails = 380229
	L1D_cache_core[28]: Access = 7266196, Miss = 2961887, Miss_rate = 0.408, Pending_hits = 73995, Reservation_fails = 345345
	L1D_cache_core[29]: Access = 7355827, Miss = 2949923, Miss_rate = 0.401, Pending_hits = 73799, Reservation_fails = 328720
	L1D_total_cache_accesses = 225676254
	L1D_total_cache_misses = 93111188
	L1D_total_cache_miss_rate = 0.4126
	L1D_total_cache_pending_hits = 2268937
	L1D_total_cache_reservation_fails = 11049694
	L1D_cache_data_port_util = 0.118
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125544716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2268937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65469111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7610509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21564652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2268937
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 214847416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10828838

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7454195
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 416592, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
356085, 329741, 370382, 353992, 357073, 356658, 345105, 356142, 333633, 338093, 362832, 357794, 349087, 340637, 329184, 323730, 334712, 311662, 316160, 335329, 333950, 317233, 347729, 368994, 363018, 344310, 352679, 344719, 336275, 361294, 346733, 348091, 
gpgpu_n_tot_thrd_icount = 10424382720
gpgpu_n_tot_w_icount = 325761960
gpgpu_n_stall_shd_mem = 65721561
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 110121207
gpgpu_n_mem_write_global = 10828838
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 404727448
gpgpu_n_store_insn = 46686293
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 824094720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542454
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179107
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74112728	W0_Idle:421568020	W0_Scoreboard:-704675996	W1:109522172	W2:36342086	W3:19559546	W4:12792540	W5:9298509	W6:7256196	W7:5913592	W8:4944979	W9:4229707	W10:3705194	W11:3230750	W12:2892599	W13:2546012	W14:2277508	W15:2043520	W16:1790562	W17:1595113	W18:1398070	W19:1223374	W20:1081958	W21:942216	W22:835308	W23:759444	W24:727918	W25:717606	W26:755467	W27:830958	W28:960961	W29:1127968	W30:1359501	W31:1663023	W32:81437603
single_issue_nums: WS0:81275905	WS1:81130994	WS2:81727658	WS3:81627403	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 696270104 {8:87033763,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433153520 {40:10828838,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923497760 {40:23087444,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3481350520 {40:87033763,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86630704 {8:10828838,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923497760 {40:23087444,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 3 
mrq_lat_table:39427103 	1358802 	2173464 	4070739 	7998139 	6472239 	4316176 	2425855 	983831 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019216 	59192808 	3000317 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368067 	1326499 	202055 	81013 	93496195 	1557265 	193189 	90751 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	100660445 	12563389 	4683294 	1952043 	742485 	275395 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4790 	40702 	56 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.293915  1.300763  1.290543  1.294300  1.288033  1.290470  1.297840  1.294901  1.291036  1.290040  1.286542  1.291769  1.294561  1.300410  1.287333  1.293632 
dram[1]:  1.294099  1.295952  1.288958  1.290042  1.288778  1.289585  1.292678  1.295745  1.291777  1.290517  1.289057  1.291589  1.296142  1.296396  1.287405  1.287256 
dram[2]:  1.292477  1.294916  1.292938  1.291982  1.289452  1.287611  1.295820  1.292659  1.290816  1.291371  1.292655  1.289067  1.299005  1.294924  1.290048  1.287908 
dram[3]:  1.293507  1.295524  1.293324  1.289169  1.289377  1.287784  1.295539  1.293650  1.292497  1.288803  1.289900  1.289447  1.300642  1.299007  1.289208  1.292928 
dram[4]:  1.294420  1.296741  1.287654  1.289327  1.291467  1.289222  1.295421  1.296075  1.287553  1.289973  1.286511  1.289664  1.297309  1.299740  1.288956  1.292566 
dram[5]:  1.294888  1.295172  1.288762  1.292297  1.289986  1.287381  1.292218  1.296716  1.288183  1.291020  1.287580  1.287093  1.299450  1.300607  1.290651  1.292859 
dram[6]:  1.294714  1.294242  1.294449  1.289378  1.289234  1.288892  1.295952  1.290411  1.295954  1.294386  1.288445  1.288793  1.302706  1.297427  1.289507  1.290332 
dram[7]:  1.299170  1.297070  1.288052  1.289544  1.291149  1.288373  1.297926  1.294638  1.292720  1.292440  1.287248  1.288092  1.298760  1.297887  1.291248  1.289290 
dram[8]:  1.291752  1.297208  1.286872  1.293032  1.288817  1.288755  1.292331  1.292445  1.289343  1.293355  1.285690  1.289333  1.292748  1.295338  1.290412  1.289299 
dram[9]:  1.295672  1.298467  1.285980  1.291093  1.291470  1.290490  1.293416  1.294532  1.294209  1.290713  1.286480  1.290179  1.300238  1.302288  1.288997  1.291214 
dram[10]:  1.297505  1.297400  1.294090  1.290662  1.292598  1.285479  1.292832  1.293132  1.291681  1.290588  1.290079  1.286584  1.298151  1.300584  1.292024  1.288964 
dram[11]:  1.295763  1.295705  1.292152  1.293742  1.292005  1.289310  1.293334  1.295570  1.293135  1.295155  1.288398  1.289334  1.298124  1.300289  1.291300  1.289665 
average row locality = 69565809/53828814 = 1.292353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    309888    306331    311178    312156    313207    313133    302997    306603    306156    307604    309907    308482    308444    307947    312006    309347 
dram[1]:    309871    307215    317414    315105    313973    312422    310953    306999    305587    310152    309449    307263    308620    307812    313078    313893 
dram[2]:    311697    307636    310168    313842    311796    314041    306440    310824    307554    307159    304587    314065    306278    309390    311246    313436 
dram[3]:    310509    307982    309732    316159    315151    317000    307845    309836    306431    309936    311764    312341    304829    307638    312969    309084 
dram[4]:    308567    308207    316624    317011    311052    311910    306396    306508    309886    308562    312551    311050    306427    304811    311298    309617 
dram[5]:    308414    308520    317092    310551    313985    317299    310060    307475    309505    308204    311779    313174    303588    303523    311123    308843 
dram[6]:    310780    310213    309484    313928    314330    313917    308413    312387    305247    305506    309366    308767    302085    308302    312915    313357 
dram[7]:    307236    306750    317029    316059    314248    315219    305091    305528    306372    306696    312837    313252    308302    306788    311749    312587 
dram[8]:    309568    306663    318565    312797    315593    316591    307758    310401    308023    305996    314003    312092    310352    310990    310879    314877 
dram[9]:    307569    305471    318568    314572    313674    312654    310108    308375    303730    307192    314452    310944    306827    305962    312629    311577 
dram[10]:    306054    306213    308667    313433    309895    316118    309795    310690    305920    306617    311005    314798    308210    306088    311025    314753 
dram[11]:    306855    306423    312056    308888    309151    314537    310141    304749    304576    303366    311750    311663    307537    304251    312582    309547 
total dram reads = 59539714
bank skew: 318568/302085 = 1.05
chip skew: 4985148/4938072 = 1.01
number of total write accesses:
dram[0]:     80435     80664     81208     80191     79868     79777     79606     80404     79398     79333     80703     80062     79509     79417     81360     81574 
dram[1]:     81814     81282     81555     81548     79475     79299     79886     79257     79036     79601     80124     80590     81389     80288     81934     82292 
dram[2]:     82419     82524     81079     80313     79295     81271     79980     80616     79256     80084     80274     80153     80520     80119     82172     82035 
dram[3]:     81789     81454     81523     81961     79393     81160     80546     80034     78436     79298     79754     79717     79472     79613     82134     82265 
dram[4]:     81178     81609     80970     81872     79739     80927     79104     78757     78549     78227     80629     80792     80623     79944     81511     81886 
dram[5]:     81838     81369     81380     81483     79880     80174     80259     79271     79454     77995     80925     80930     79554     79724     81877     81143 
dram[6]:     81679     81304     80449     81096     79859     79913     78958     80892     77248     77895     81140     80619     80965     80467     81494     82080 
dram[7]:     79723     80847     81829     81001     79760     79571     79878     79974     78918     79528     80649     79866     79857     81266     82019     82573 
dram[8]:     81917     81214     81569     81762     79763     80280     80618     80361     79611     79715     80857     80876     80892     80283     81888     81054 
dram[9]:     81413     80850     82715     81228     79535     80249     79492     79464     79619     78895     81408     80796     79207     79305     82445     81395 
dram[10]:     81202     81410     80026     80219     80406     81554     79565     79883     78878     79117     80120     80408     79105     78805     80677     81686 
dram[11]:     80718     81654     80374     80183     80680     80476     79603     79633     78589     78440     80556     79684     80017     79202     80862     82351 
total dram writes = 15447187
bank skew: 82715/77248 = 1.07
chip skew: 1292660/1283022 = 1.01
average mf latency per bank:
dram[0]:        530       561       551       580       547       569       524       549       536       555       524       547       537       558       540       562
dram[1]:        517       510       546       544       538       535       520       513       519       516       515       502       526       522       522       517
dram[2]:        530       520       562       551       539       529       522       519       524       513       513       516       526       523       525       528
dram[3]:        526       535       541       534       533       528       520       512       519       517       513       515       523       529       528       527
dram[4]:        536       528       548       564       534       531       521       530       532       527       523       521       530       533       532       532
dram[5]:        525       524       554       551       536       535       524       522       528       523       518       518       530       529       532       528
dram[6]:        532       531       557       554       533       532       522       523       532       523       516       518       536       534       531       529
dram[7]:        541       531       557       562       539       537       520       514       519       520       524       520      2671       536       526       524
dram[8]:        539       526       572       557       544       541      2818       522       534       525       526       523       543       537       532       529
dram[9]:        525       525       547       549       532       534       521       529       518       521       520       524       536       538       520       523
dram[10]:        527       524       555       558       532       533       522       521       525       523       525       520       534       528       527       525
dram[11]:        516       509       538       532       513       522       512       504       511       515       504       506       522       521       514       512
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103602391 n_act=4469557 n_pre=4469541 n_ref_event=0 n_req=5778459 n_rd=4945386 n_rd_L2_A=0 n_write=0 n_wr_bk=1283509 bw_util=0.2113
n_activity=86949200 dram_eff=0.2866
bk0: 309888a 91713024i bk1: 306331a 92156375i bk2: 311178a 91732066i bk3: 312156a 91787047i bk4: 313207a 91659478i bk5: 313133a 91619691i bk6: 302997a 92706335i bk7: 306603a 92255845i bk8: 306156a 92324905i bk9: 307604a 92103740i bk10: 309907a 91726494i bk11: 308482a 91850986i bk12: 308444a 92074358i bk13: 307947a 92133122i bk14: 312006a 91472686i bk15: 309347a 91772031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226514
Row_Buffer_Locality_read = 0.249322
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.189290
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.388330
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.211262 
total_CMD = 117936622 
util_bw = 24915580 
Wasted_Col = 48398024 
Wasted_Row = 8308441 
Idle = 36314577 

BW Util Bottlenecks: 
RCDc_limit = 63988382 
RCDWRc_limit = 7256457 
WTRc_limit = 23129178 
RTWc_limit = 17557123 
CCDLc_limit = 4578623 
rwq = 0 
CCDLc_limit_alone = 3270378 
WTRc_limit_alone = 22465165 
RTWc_limit_alone = 16912891 

Commands details: 
total_CMD = 117936622 
n_nop = 103602391 
Read = 4945386 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283509 
n_act = 4469557 
n_pre = 4469541 
n_ref = 0 
n_req = 5778459 
total_req = 6228895 

Dual Bus Interface Util: 
issued_total_row = 8939098 
issued_total_col = 6228895 
Row_Bus_Util =  0.075796 
CoL_Bus_Util = 0.052816 
Either_Row_CoL_Bus_Util = 0.121542 
Issued_on_Two_Bus_Simul_Util = 0.007070 
issued_two_Eff = 0.058166 
queue_avg = 3.572526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103528994 n_act=4494968 n_pre=4494952 n_ref_event=0 n_req=5805687 n_rd=4969806 n_rd_L2_A=0 n_write=0 n_wr_bk=1289370 bw_util=0.2123
n_activity=86896929 dram_eff=0.2881
bk0: 309871a 91686155i bk1: 307215a 91904002i bk2: 317414a 91234641i bk3: 315105a 91414916i bk4: 313973a 91620623i bk5: 312422a 91753599i bk6: 310953a 91961769i bk7: 306999a 92328194i bk8: 305587a 92436080i bk9: 310152a 91983990i bk10: 309449a 91830236i bk11: 307263a 91982848i bk12: 308620a 91947641i bk13: 307812a 91982969i bk14: 313078a 91372559i bk15: 313893a 91297601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225765
Row_Buffer_Locality_read = 0.248559
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.221029
Bank_Level_Parallism_Col = 2.201102
Bank_Level_Parallism_Ready = 1.388449
write_to_read_ratio_blp_rw_average = 0.206879
GrpLevelPara = 1.833702 

BW Util details:
bwutil = 0.212289 
total_CMD = 117936622 
util_bw = 25036704 
Wasted_Col = 48373441 
Wasted_Row = 8185143 
Idle = 36341334 

BW Util Bottlenecks: 
RCDc_limit = 64244964 
RCDWRc_limit = 7272181 
WTRc_limit = 23358552 
RTWc_limit = 17644901 
CCDLc_limit = 4558195 
rwq = 0 
CCDLc_limit_alone = 3244400 
WTRc_limit_alone = 22688220 
RTWc_limit_alone = 17001438 

Commands details: 
total_CMD = 117936622 
n_nop = 103528994 
Read = 4969806 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289370 
n_act = 4494968 
n_pre = 4494952 
n_ref = 0 
n_req = 5805687 
total_req = 6259176 

Dual Bus Interface Util: 
issued_total_row = 8989920 
issued_total_col = 6259176 
Row_Bus_Util =  0.076227 
CoL_Bus_Util = 0.053072 
Either_Row_CoL_Bus_Util = 0.122164 
Issued_on_Two_Bus_Simul_Util = 0.007135 
issued_two_Eff = 0.058404 
queue_avg = 3.383696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103552673 n_act=4487850 n_pre=4487834 n_ref_event=0 n_req=5798659 n_rd=4960159 n_rd_L2_A=0 n_write=0 n_wr_bk=1292110 bw_util=0.2121
n_activity=86812163 dram_eff=0.2881
bk0: 311697a 91329307i bk1: 307636a 91618556i bk2: 310168a 91740446i bk3: 313842a 91461320i bk4: 311796a 91580482i bk5: 314041a 91299383i bk6: 306440a 92133106i bk7: 310824a 91677101i bk8: 307554a 91977974i bk9: 307159a 91964524i bk10: 304587a 92079952i bk11: 314065a 91232402i bk12: 306278a 92019977i bk13: 309390a 91695868i bk14: 311246a 91354609i bk15: 313436a 91146505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226054
Row_Buffer_Locality_read = 0.248978
Row_Buffer_Locality_write = 0.090446
Bank_Level_Parallism = 5.258164
Bank_Level_Parallism_Col = 2.204434
Bank_Level_Parallism_Ready = 1.392331
write_to_read_ratio_blp_rw_average = 0.207527
GrpLevelPara = 1.835505 

BW Util details:
bwutil = 0.212055 
total_CMD = 117936622 
util_bw = 25009076 
Wasted_Col = 48267447 
Wasted_Row = 8214010 
Idle = 36446089 

BW Util Bottlenecks: 
RCDc_limit = 64050607 
RCDWRc_limit = 7295129 
WTRc_limit = 23369272 
RTWc_limit = 17646021 
CCDLc_limit = 4542567 
rwq = 0 
CCDLc_limit_alone = 3232555 
WTRc_limit_alone = 22699948 
RTWc_limit_alone = 17005333 

Commands details: 
total_CMD = 117936622 
n_nop = 103552673 
Read = 4960159 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292110 
n_act = 4487850 
n_pre = 4487834 
n_ref = 0 
n_req = 5798659 
total_req = 6252269 

Dual Bus Interface Util: 
issued_total_row = 8975684 
issued_total_col = 6252269 
Row_Bus_Util =  0.076106 
CoL_Bus_Util = 0.053014 
Either_Row_CoL_Bus_Util = 0.121963 
Issued_on_Two_Bus_Simul_Util = 0.007156 
issued_two_Eff = 0.058677 
queue_avg = 3.535415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103541141 n_act=4492484 n_pre=4492468 n_ref_event=0 n_req=5806449 n_rd=4969206 n_rd_L2_A=0 n_write=0 n_wr_bk=1288549 bw_util=0.2122
n_activity=86845568 dram_eff=0.2882
bk0: 310509a 91412811i bk1: 307982a 91673004i bk2: 309732a 91632802i bk3: 316159a 91073028i bk4: 315151a 91299329i bk5: 317000a 91020247i bk6: 307845a 91852719i bk7: 309836a 91780957i bk8: 306431a 92149242i bk9: 309936a 91670207i bk10: 311764a 91342585i bk11: 312341a 91309634i bk12: 304829a 92280748i bk13: 307638a 92033443i bk14: 312969a 91152959i bk15: 309084a 91507096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226294
Row_Buffer_Locality_read = 0.249153
Row_Buffer_Locality_write = 0.090622
Bank_Level_Parallism = 5.266213
Bank_Level_Parallism_Col = 2.203043
Bank_Level_Parallism_Ready = 1.387679
write_to_read_ratio_blp_rw_average = 0.207344
GrpLevelPara = 1.835459 

BW Util details:
bwutil = 0.212241 
total_CMD = 117936622 
util_bw = 25031020 
Wasted_Col = 48317985 
Wasted_Row = 8207615 
Idle = 36380002 

BW Util Bottlenecks: 
RCDc_limit = 64148281 
RCDWRc_limit = 7281844 
WTRc_limit = 23316123 
RTWc_limit = 17684205 
CCDLc_limit = 4571076 
rwq = 0 
CCDLc_limit_alone = 3256862 
WTRc_limit_alone = 22647584 
RTWc_limit_alone = 17038530 

Commands details: 
total_CMD = 117936622 
n_nop = 103541141 
Read = 4969206 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288549 
n_act = 4492484 
n_pre = 4492468 
n_ref = 0 
n_req = 5806449 
total_req = 6257755 

Dual Bus Interface Util: 
issued_total_row = 8984952 
issued_total_col = 6257755 
Row_Bus_Util =  0.076185 
CoL_Bus_Util = 0.053060 
Either_Row_CoL_Bus_Util = 0.122061 
Issued_on_Two_Bus_Simul_Util = 0.007184 
issued_two_Eff = 0.058854 
queue_avg = 3.626479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103560318 n_act=4486267 n_pre=4486251 n_ref_event=0 n_req=5796244 n_rd=4960477 n_rd_L2_A=0 n_write=0 n_wr_bk=1286317 bw_util=0.2119
n_activity=86911639 dram_eff=0.2875
bk0: 308567a 91720920i bk1: 308207a 91652553i bk2: 316624a 91073983i bk3: 317011a 91071440i bk4: 311052a 91677739i bk5: 311910a 91539680i bk6: 306396a 92217166i bk7: 306508a 92176514i bk8: 309886a 91798167i bk9: 308562a 91966380i bk10: 312551a 91333721i bk11: 311050a 91447250i bk12: 306427a 92037460i bk13: 304811a 92245747i bk14: 311298a 91374508i bk15: 309617a 91517142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226004
Row_Buffer_Locality_read = 0.248863
Row_Buffer_Locality_write = 0.090331
Bank_Level_Parallism = 5.242247
Bank_Level_Parallism_Col = 2.196773
Bank_Level_Parallism_Ready = 1.386129
write_to_read_ratio_blp_rw_average = 0.206882
GrpLevelPara = 1.831112 

BW Util details:
bwutil = 0.211870 
total_CMD = 117936622 
util_bw = 24987176 
Wasted_Col = 48397218 
Wasted_Row = 8231009 
Idle = 36321219 

BW Util Bottlenecks: 
RCDc_limit = 64126757 
RCDWRc_limit = 7283116 
WTRc_limit = 23264614 
RTWc_limit = 17623363 
CCDLc_limit = 4593122 
rwq = 0 
CCDLc_limit_alone = 3282395 
WTRc_limit_alone = 22600992 
RTWc_limit_alone = 16976258 

Commands details: 
total_CMD = 117936622 
n_nop = 103560318 
Read = 4960477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286317 
n_act = 4486267 
n_pre = 4486251 
n_ref = 0 
n_req = 5796244 
total_req = 6246794 

Dual Bus Interface Util: 
issued_total_row = 8972518 
issued_total_col = 6246794 
Row_Bus_Util =  0.076079 
CoL_Bus_Util = 0.052967 
Either_Row_CoL_Bus_Util = 0.121899 
Issued_on_Two_Bus_Simul_Util = 0.007148 
issued_two_Eff = 0.058639 
queue_avg = 3.573223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103555244 n_act=4488350 n_pre=4488334 n_ref_event=0 n_req=5799529 n_rd=4963135 n_rd_L2_A=0 n_write=0 n_wr_bk=1287256 bw_util=0.212
n_activity=86843626 dram_eff=0.2879
bk0: 308414a 91745462i bk1: 308520a 91686176i bk2: 317092a 91105233i bk3: 310551a 91593085i bk4: 313985a 91473487i bk5: 317299a 91079691i bk6: 310060a 91810474i bk7: 307475a 92128305i bk8: 309505a 91843812i bk9: 308204a 92140606i bk10: 311779a 91362397i bk11: 313174a 91256767i bk12: 303588a 92368974i bk13: 303523a 92321849i bk14: 311123a 91525645i bk15: 308843a 91708242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226084
Row_Buffer_Locality_read = 0.248970
Row_Buffer_Locality_write = 0.090277
Bank_Level_Parallism = 5.244356
Bank_Level_Parallism_Col = 2.200312
Bank_Level_Parallism_Ready = 1.389334
write_to_read_ratio_blp_rw_average = 0.207391
GrpLevelPara = 1.832988 

BW Util details:
bwutil = 0.211992 
total_CMD = 117936622 
util_bw = 25001564 
Wasted_Col = 48328429 
Wasted_Row = 8209316 
Idle = 36397313 

BW Util Bottlenecks: 
RCDc_limit = 64125852 
RCDWRc_limit = 7281761 
WTRc_limit = 23259000 
RTWc_limit = 17636872 
CCDLc_limit = 4546743 
rwq = 0 
CCDLc_limit_alone = 3241340 
WTRc_limit_alone = 22593951 
RTWc_limit_alone = 16996518 

Commands details: 
total_CMD = 117936622 
n_nop = 103555244 
Read = 4963135 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287256 
n_act = 4488350 
n_pre = 4488334 
n_ref = 0 
n_req = 5799529 
total_req = 6250391 

Dual Bus Interface Util: 
issued_total_row = 8976684 
issued_total_col = 6250391 
Row_Bus_Util =  0.076114 
CoL_Bus_Util = 0.052998 
Either_Row_CoL_Bus_Util = 0.121942 
Issued_on_Two_Bus_Simul_Util = 0.007171 
issued_two_Eff = 0.058805 
queue_avg = 3.528124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52812
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103568113 n_act=4481522 n_pre=4481506 n_ref_event=0 n_req=5793522 n_rd=4958997 n_rd_L2_A=0 n_write=0 n_wr_bk=1286058 bw_util=0.2118
n_activity=86896822 dram_eff=0.2875
bk0: 310780a 91446971i bk1: 310213a 91559472i bk2: 309484a 91856534i bk3: 313928a 91544218i bk4: 314330a 91493325i bk5: 313917a 91431660i bk6: 308413a 92044423i bk7: 312387a 91618561i bk8: 305247a 92448422i bk9: 305506a 92459985i bk10: 309366a 91643119i bk11: 308767a 91744052i bk12: 302085a 92404514i bk13: 308302a 91870043i bk14: 312915a 91275278i bk15: 313357a 91186580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226460
Row_Buffer_Locality_read = 0.249344
Row_Buffer_Locality_write = 0.090477
Bank_Level_Parallism = 5.231328
Bank_Level_Parallism_Col = 2.198587
Bank_Level_Parallism_Ready = 1.389793
write_to_read_ratio_blp_rw_average = 0.206955
GrpLevelPara = 1.832204 

BW Util details:
bwutil = 0.211811 
total_CMD = 117936622 
util_bw = 24980220 
Wasted_Col = 48329405 
Wasted_Row = 8263409 
Idle = 36363588 

BW Util Bottlenecks: 
RCDc_limit = 64074316 
RCDWRc_limit = 7266853 
WTRc_limit = 23249081 
RTWc_limit = 17602243 
CCDLc_limit = 4535108 
rwq = 0 
CCDLc_limit_alone = 3229813 
WTRc_limit_alone = 22584103 
RTWc_limit_alone = 16961926 

Commands details: 
total_CMD = 117936622 
n_nop = 103568113 
Read = 4958997 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286058 
n_act = 4481522 
n_pre = 4481506 
n_ref = 0 
n_req = 5793522 
total_req = 6245055 

Dual Bus Interface Util: 
issued_total_row = 8963028 
issued_total_col = 6245055 
Row_Bus_Util =  0.075999 
CoL_Bus_Util = 0.052953 
Either_Row_CoL_Bus_Util = 0.121832 
Issued_on_Two_Bus_Simul_Util = 0.007119 
issued_two_Eff = 0.058432 
queue_avg = 3.530842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103552038 n_act=4487946 n_pre=4487930 n_ref_event=0 n_req=5801451 n_rd=4965743 n_rd_L2_A=0 n_write=0 n_wr_bk=1287259 bw_util=0.2121
n_activity=86880300 dram_eff=0.2879
bk0: 307236a 91884095i bk1: 306750a 91789624i bk2: 317029a 90974056i bk3: 316059a 91111605i bk4: 314248a 91355348i bk5: 315219a 91285731i bk6: 305091a 92267645i bk7: 305528a 92107882i bk8: 306372a 92196970i bk9: 306696a 91995922i bk10: 312837a 91264665i bk11: 313252a 91206084i bk12: 308302a 91895376i bk13: 306788a 91858513i bk14: 311749a 91281850i bk15: 312587a 91167954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226410
Row_Buffer_Locality_read = 0.249245
Row_Buffer_Locality_write = 0.090724
Bank_Level_Parallism = 5.260542
Bank_Level_Parallism_Col = 2.201297
Bank_Level_Parallism_Ready = 1.387195
write_to_read_ratio_blp_rw_average = 0.207239
GrpLevelPara = 1.834729 

BW Util details:
bwutil = 0.212080 
total_CMD = 117936622 
util_bw = 25012008 
Wasted_Col = 48320579 
Wasted_Row = 8231637 
Idle = 36372398 

BW Util Bottlenecks: 
RCDc_limit = 64116762 
RCDWRc_limit = 7271376 
WTRc_limit = 23271453 
RTWc_limit = 17654425 
CCDLc_limit = 4563339 
rwq = 0 
CCDLc_limit_alone = 3251745 
WTRc_limit_alone = 22604610 
RTWc_limit_alone = 17009674 

Commands details: 
total_CMD = 117936622 
n_nop = 103552038 
Read = 4965743 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287259 
n_act = 4487946 
n_pre = 4487930 
n_ref = 0 
n_req = 5801451 
total_req = 6253002 

Dual Bus Interface Util: 
issued_total_row = 8975876 
issued_total_col = 6253002 
Row_Bus_Util =  0.076108 
CoL_Bus_Util = 0.053020 
Either_Row_CoL_Bus_Util = 0.121969 
Issued_on_Two_Bus_Simul_Util = 0.007159 
issued_two_Eff = 0.058694 
queue_avg = 3.630275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63028
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103491314 n_act=4511706 n_pre=4511690 n_ref_event=0 n_req=5824701 n_rd=4985148 n_rd_L2_A=0 n_write=0 n_wr_bk=1292660 bw_util=0.2129
n_activity=86920620 dram_eff=0.2889
bk0: 309568a 91189201i bk1: 306663a 91643544i bk2: 318565a 90624242i bk3: 312797a 91149462i bk4: 315593a 91059301i bk5: 316591a 90880787i bk6: 307758a 91716302i bk7: 310401a 91593431i bk8: 308023a 91713665i bk9: 305996a 91879641i bk10: 314003a 90912039i bk11: 312092a 91027032i bk12: 310352a 91396582i bk13: 310990a 91348121i bk14: 310879a 91237933i bk15: 314877a 90852923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225418
Row_Buffer_Locality_read = 0.248100
Row_Buffer_Locality_write = 0.090738
Bank_Level_Parallism = 5.321127
Bank_Level_Parallism_Col = 2.205348
Bank_Level_Parallism_Ready = 1.386537
write_to_read_ratio_blp_rw_average = 0.207222
GrpLevelPara = 1.838204 

BW Util details:
bwutil = 0.212921 
total_CMD = 117936622 
util_bw = 25111232 
Wasted_Col = 48413844 
Wasted_Row = 8144874 
Idle = 36266672 

BW Util Bottlenecks: 
RCDc_limit = 64364832 
RCDWRc_limit = 7295376 
WTRc_limit = 23477934 
RTWc_limit = 17749682 
CCDLc_limit = 4620393 
rwq = 0 
CCDLc_limit_alone = 3302044 
WTRc_limit_alone = 22806319 
RTWc_limit_alone = 17102948 

Commands details: 
total_CMD = 117936622 
n_nop = 103491314 
Read = 4985148 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292660 
n_act = 4511706 
n_pre = 4511690 
n_ref = 0 
n_req = 5824701 
total_req = 6277808 

Dual Bus Interface Util: 
issued_total_row = 9023396 
issued_total_col = 6277808 
Row_Bus_Util =  0.076511 
CoL_Bus_Util = 0.053230 
Either_Row_CoL_Bus_Util = 0.122484 
Issued_on_Two_Bus_Simul_Util = 0.007257 
issued_two_Eff = 0.059251 
queue_avg = 3.787056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.78706
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103555525 n_act=4487507 n_pre=4487491 n_ref_event=0 n_req=5801367 n_rd=4964304 n_rd_L2_A=0 n_write=0 n_wr_bk=1288016 bw_util=0.2121
n_activity=86847032 dram_eff=0.288
bk0: 307569a 91689666i bk1: 305471a 91932857i bk2: 318568a 90724094i bk3: 314572a 91179351i bk4: 313674a 91436225i bk5: 312654a 91430123i bk6: 310108a 91873513i bk7: 308375a 91984459i bk8: 303730a 92333058i bk9: 307192a 91979651i bk10: 314452a 90997281i bk11: 310944a 91280470i bk12: 306827a 92114814i bk13: 305962a 92121538i bk14: 312629a 91165543i bk15: 311577a 91269212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226474
Row_Buffer_Locality_read = 0.249326
Row_Buffer_Locality_write = 0.090947
Bank_Level_Parallism = 5.265702
Bank_Level_Parallism_Col = 2.201128
Bank_Level_Parallism_Ready = 1.387528
write_to_read_ratio_blp_rw_average = 0.207411
GrpLevelPara = 1.834551 

BW Util details:
bwutil = 0.212057 
total_CMD = 117936622 
util_bw = 25009280 
Wasted_Col = 48295935 
Wasted_Row = 8220179 
Idle = 36411228 

BW Util Bottlenecks: 
RCDc_limit = 64082191 
RCDWRc_limit = 7281387 
WTRc_limit = 23269574 
RTWc_limit = 17651513 
CCDLc_limit = 4550603 
rwq = 0 
CCDLc_limit_alone = 3239473 
WTRc_limit_alone = 22603567 
RTWc_limit_alone = 17006390 

Commands details: 
total_CMD = 117936622 
n_nop = 103555525 
Read = 4964304 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288016 
n_act = 4487507 
n_pre = 4487491 
n_ref = 0 
n_req = 5801367 
total_req = 6252320 

Dual Bus Interface Util: 
issued_total_row = 8974998 
issued_total_col = 6252320 
Row_Bus_Util =  0.076100 
CoL_Bus_Util = 0.053014 
Either_Row_CoL_Bus_Util = 0.121939 
Issued_on_Two_Bus_Simul_Util = 0.007175 
issued_two_Eff = 0.058843 
queue_avg = 3.632656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63266
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103573489 n_act=4479444 n_pre=4479428 n_ref_event=0 n_req=5790148 n_rd=4959281 n_rd_L2_A=0 n_write=0 n_wr_bk=1283061 bw_util=0.2117
n_activity=86936018 dram_eff=0.2872
bk0: 306054a 92134585i bk1: 306213a 92097229i bk2: 308667a 92215958i bk3: 313433a 91772885i bk4: 309895a 91995626i bk5: 316118a 91324218i bk6: 309795a 92076978i bk7: 310690a 91975761i bk8: 305920a 92468106i bk9: 306617a 92303895i bk10: 311005a 91702938i bk11: 314798a 91366470i bk12: 308210a 92144370i bk13: 306088a 92435885i bk14: 311025a 91784933i bk15: 314753a 91393150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226368
Row_Buffer_Locality_read = 0.249076
Row_Buffer_Locality_write = 0.090829
Bank_Level_Parallism = 5.188363
Bank_Level_Parallism_Col = 2.194521
Bank_Level_Parallism_Ready = 1.388332
write_to_read_ratio_blp_rw_average = 0.206565
GrpLevelPara = 1.829205 

BW Util details:
bwutil = 0.211719 
total_CMD = 117936622 
util_bw = 24969368 
Wasted_Col = 48394700 
Wasted_Row = 8265666 
Idle = 36306888 

BW Util Bottlenecks: 
RCDc_limit = 64155315 
RCDWRc_limit = 7234503 
WTRc_limit = 23159139 
RTWc_limit = 17537612 
CCDLc_limit = 4534465 
rwq = 0 
CCDLc_limit_alone = 3230684 
WTRc_limit_alone = 22494807 
RTWc_limit_alone = 16898163 

Commands details: 
total_CMD = 117936622 
n_nop = 103573489 
Read = 4959281 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283061 
n_act = 4479444 
n_pre = 4479428 
n_ref = 0 
n_req = 5790148 
total_req = 6242342 

Dual Bus Interface Util: 
issued_total_row = 8958872 
issued_total_col = 6242342 
Row_Bus_Util =  0.075963 
CoL_Bus_Util = 0.052930 
Either_Row_CoL_Bus_Util = 0.121787 
Issued_on_Two_Bus_Simul_Util = 0.007106 
issued_two_Eff = 0.058349 
queue_avg = 3.412451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41245
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117936622 n_nop=103619564 n_act=4461213 n_pre=4461197 n_ref_event=0 n_req=5769593 n_rd=4938072 n_rd_L2_A=0 n_write=0 n_wr_bk=1283022 bw_util=0.211
n_activity=86788281 dram_eff=0.2867
bk0: 306855a 92187671i bk1: 306423a 92075777i bk2: 312056a 91936516i bk3: 308888a 92142901i bk4: 309151a 92094157i bk5: 314537a 91621650i bk6: 310141a 92116306i bk7: 304749a 92571272i bk8: 304576a 92658024i bk9: 303366a 92829107i bk10: 311750a 91807114i bk11: 311663a 91774063i bk12: 307537a 92246947i bk13: 304251a 92636992i bk14: 312582a 91779113i bk15: 309547a 91755850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226772
Row_Buffer_Locality_read = 0.249702
Row_Buffer_Locality_write = 0.090598
Bank_Level_Parallism = 5.160408
Bank_Level_Parallism_Col = 2.192852
Bank_Level_Parallism_Ready = 1.388801
write_to_read_ratio_blp_rw_average = 0.206405
GrpLevelPara = 1.827585 

BW Util details:
bwutil = 0.210998 
total_CMD = 117936622 
util_bw = 24884376 
Wasted_Col = 48278069 
Wasted_Row = 8295371 
Idle = 36478806 

BW Util Bottlenecks: 
RCDc_limit = 63874130 
RCDWRc_limit = 7249746 
WTRc_limit = 23168963 
RTWc_limit = 17432768 
CCDLc_limit = 4523418 
rwq = 0 
CCDLc_limit_alone = 3223990 
WTRc_limit_alone = 22503951 
RTWc_limit_alone = 16798352 

Commands details: 
total_CMD = 117936622 
n_nop = 103619564 
Read = 4938072 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283022 
n_act = 4461213 
n_pre = 4461197 
n_ref = 0 
n_req = 5769593 
total_req = 6221094 

Dual Bus Interface Util: 
issued_total_row = 8922410 
issued_total_col = 6221094 
Row_Bus_Util =  0.075654 
CoL_Bus_Util = 0.052749 
Either_Row_CoL_Bus_Util = 0.121396 
Issued_on_Two_Bus_Simul_Util = 0.007008 
issued_two_Eff = 0.057725 
queue_avg = 3.308370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4738689, Miss = 2610320, Miss_rate = 0.551, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4655056, Miss = 2608139, Miss_rate = 0.560, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4730296, Miss = 2625481, Miss_rate = 0.555, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4675984, Miss = 2617395, Miss_rate = 0.560, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4737600, Miss = 2606298, Miss_rate = 0.550, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4695619, Miss = 2626925, Miss_rate = 0.559, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4708100, Miss = 2615763, Miss_rate = 0.556, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4727870, Miss = 2626508, Miss_rate = 0.556, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4738913, Miss = 2619333, Miss_rate = 0.553, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4730906, Miss = 2614208, Miss_rate = 0.553, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4722924, Miss = 2622079, Miss_rate = 0.555, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4665699, Miss = 2614122, Miss_rate = 0.560, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4713908, Miss = 2609148, Miss_rate = 0.553, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4705865, Miss = 2622893, Miss_rate = 0.557, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8263324, Miss = 2619400, Miss_rate = 0.317, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4727850, Miss = 2619414, Miss_rate = 0.554, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9182780, Miss = 2631277, Miss_rate = 0.287, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4705379, Miss = 2626943, Miss_rate = 0.558, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4729947, Miss = 2624093, Miss_rate = 0.555, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4648648, Miss = 2613283, Miss_rate = 0.562, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4695964, Miss = 2607107, Miss_rate = 0.555, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4703610, Miss = 2625247, Miss_rate = 0.558, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4687232, Miss = 2611185, Miss_rate = 0.557, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4657882, Miss = 2599960, Miss_rate = 0.558, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 120950045
L2_total_cache_misses = 62816521
L2_total_cache_miss_rate = 0.5194
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50463945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34582192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24957522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 110121207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10828838
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=120950045
icnt_total_pkts_simt_to_mem=120950045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 120950045
Req_Network_cycles = 45988730
Req_Network_injected_packets_per_cycle =       2.6300 
Req_Network_conflicts_per_cycle =       0.3404
Req_Network_conflicts_per_cycle_util =       0.4816
Req_Bank_Level_Parallism =       3.7209
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0964
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7600

Reply_Network_injected_packets_num = 120950045
Reply_Network_cycles = 45988730
Reply_Network_injected_packets_per_cycle =        2.6300
Reply_Network_conflicts_per_cycle =        1.0619
Reply_Network_conflicts_per_cycle_util =       1.4971
Reply_Bank_Level_Parallism =       3.7080
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1766
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0877
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 33 min, 53 sec (236033 sec)
gpgpu_simulation_rate = 14865 (inst/sec)
gpgpu_simulation_rate = 194 (cycle/sec)
gpgpu_silicon_slowdown = 7036082x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z9bc_updateiPiPb'
Destroy streams for kernel 23: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 23 
gpu_sim_cycle = 146409
gpu_sim_insn = 94715680
gpu_ipc =     646.9252
gpu_tot_sim_cycle = 46135139
gpu_tot_sim_insn = 3603561786
gpu_tot_ipc =      78.1088
gpu_tot_issued_cta = 435528
gpu_occupancy = 96.9598% 
gpu_tot_occupancy = 51.5248% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1734
partiton_level_parallism_total  =       2.6381
partiton_level_parallism_util =       5.4437
partiton_level_parallism_util_total  =       3.7282
L2_BW  =     225.9755 GB/Sec
L2_BW_total  =     115.2307 GB/Sec
gpu_total_sim_rate=15161

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7801350, Miss = 3281260, Miss_rate = 0.421, Pending_hits = 78282, Reservation_fails = 379795
	L1D_cache_core[1]: Access = 7586925, Miss = 3181933, Miss_rate = 0.419, Pending_hits = 75326, Reservation_fails = 386221
	L1D_cache_core[2]: Access = 7405433, Miss = 3098563, Miss_rate = 0.418, Pending_hits = 76009, Reservation_fails = 377816
	L1D_cache_core[3]: Access = 7691077, Miss = 3161081, Miss_rate = 0.411, Pending_hits = 76085, Reservation_fails = 367605
	L1D_cache_core[4]: Access = 7671505, Miss = 3310296, Miss_rate = 0.432, Pending_hits = 78577, Reservation_fails = 409187
	L1D_cache_core[5]: Access = 7588146, Miss = 3121979, Miss_rate = 0.411, Pending_hits = 75416, Reservation_fails = 360957
	L1D_cache_core[6]: Access = 7555394, Miss = 3080299, Miss_rate = 0.408, Pending_hits = 74382, Reservation_fails = 368673
	L1D_cache_core[7]: Access = 7536668, Miss = 3027502, Miss_rate = 0.402, Pending_hits = 72403, Reservation_fails = 338184
	L1D_cache_core[8]: Access = 7717738, Miss = 3256430, Miss_rate = 0.422, Pending_hits = 75862, Reservation_fails = 392218
	L1D_cache_core[9]: Access = 7229797, Miss = 2905732, Miss_rate = 0.402, Pending_hits = 74959, Reservation_fails = 337931
	L1D_cache_core[10]: Access = 7825870, Miss = 3200131, Miss_rate = 0.409, Pending_hits = 75813, Reservation_fails = 364153
	L1D_cache_core[11]: Access = 7606843, Miss = 3268051, Miss_rate = 0.430, Pending_hits = 78459, Reservation_fails = 422304
	L1D_cache_core[12]: Access = 7518523, Miss = 3158271, Miss_rate = 0.420, Pending_hits = 75854, Reservation_fails = 379721
	L1D_cache_core[13]: Access = 7857323, Miss = 3304654, Miss_rate = 0.421, Pending_hits = 76291, Reservation_fails = 400148
	L1D_cache_core[14]: Access = 7697051, Miss = 3197734, Miss_rate = 0.415, Pending_hits = 77415, Reservation_fails = 384783
	L1D_cache_core[15]: Access = 6565489, Miss = 2500411, Miss_rate = 0.381, Pending_hits = 68438, Reservation_fails = 308845
	L1D_cache_core[16]: Access = 7643131, Miss = 3227005, Miss_rate = 0.422, Pending_hits = 76358, Reservation_fails = 397628
	L1D_cache_core[17]: Access = 7589240, Miss = 3205439, Miss_rate = 0.422, Pending_hits = 77693, Reservation_fails = 386136
	L1D_cache_core[18]: Access = 7566898, Miss = 3185867, Miss_rate = 0.421, Pending_hits = 75770, Reservation_fails = 401339
	L1D_cache_core[19]: Access = 7888725, Miss = 3255545, Miss_rate = 0.413, Pending_hits = 75796, Reservation_fails = 390845
	L1D_cache_core[20]: Access = 7697366, Miss = 3153359, Miss_rate = 0.410, Pending_hits = 76989, Reservation_fails = 393700
	L1D_cache_core[21]: Access = 7488485, Miss = 3148119, Miss_rate = 0.420, Pending_hits = 75434, Reservation_fails = 386290
	L1D_cache_core[22]: Access = 7678674, Miss = 3217386, Miss_rate = 0.419, Pending_hits = 75072, Reservation_fails = 400865
	L1D_cache_core[23]: Access = 6944603, Miss = 2773499, Miss_rate = 0.399, Pending_hits = 72607, Reservation_fails = 335940
	L1D_cache_core[24]: Access = 7503702, Miss = 3106462, Miss_rate = 0.414, Pending_hits = 75549, Reservation_fails = 389924
	L1D_cache_core[25]: Access = 7514772, Miss = 3151703, Miss_rate = 0.419, Pending_hits = 77174, Reservation_fails = 389232
	L1D_cache_core[26]: Access = 7749740, Miss = 3270621, Miss_rate = 0.422, Pending_hits = 77734, Reservation_fails = 428248
	L1D_cache_core[27]: Access = 7640520, Miss = 3156734, Miss_rate = 0.413, Pending_hits = 75396, Reservation_fails = 390391
	L1D_cache_core[28]: Access = 7291515, Miss = 2987204, Miss_rate = 0.410, Pending_hits = 73995, Reservation_fails = 355538
	L1D_cache_core[29]: Access = 7381188, Miss = 2975283, Miss_rate = 0.403, Pending_hits = 73799, Reservation_fails = 338631
	L1D_total_cache_accesses = 226433691
	L1D_total_cache_misses = 93868553
	L1D_total_cache_miss_rate = 0.4146
	L1D_total_cache_pending_hits = 2268937
	L1D_total_cache_reservation_fails = 11363248
	L1D_cache_data_port_util = 0.118
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125544716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2268937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65658469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7924063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22132659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2268937
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215604781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10828910

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7767749
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 435528, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
359561, 333217, 373858, 357468, 360549, 360134, 348581, 359620, 337109, 341563, 366308, 361270, 352563, 344107, 332660, 327206, 338168, 315116, 319614, 338783, 337404, 320687, 351183, 372448, 366472, 347764, 356135, 348173, 339729, 364748, 350187, 351545, 
gpgpu_n_tot_thrd_icount = 10531021248
gpgpu_n_tot_w_icount = 329094414
gpgpu_n_stall_shd_mem = 65721561
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 110878572
gpgpu_n_mem_write_global = 10828910
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 413975319
gpgpu_n_store_insn = 46686458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 838637568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542454
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179107
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75054742	W0_Idle:421582934	W0_Scoreboard:-692033418	W1:109522486	W2:36342328	W3:19559798	W4:12792924	W5:9298925	W6:7256726	W7:5914170	W8:4945561	W9:4230367	W10:3705926	W11:3231502	W12:2893459	W13:2547032	W14:2278684	W15:2044966	W16:1792502	W17:1597513	W18:1401174	W19:1227190	W20:1087322	W21:949590	W22:845022	W23:774288	W24:749236	W25:747882	W26:798385	W27:888300	W28:1036987	W29:1224808	W30:1481523	W31:1818261	W32:84109577
single_issue_nums: WS0:82109051	WS1:81964082	WS2:82560768	WS3:82460513	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 702329024 {8:87791128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433156400 {40:10828910,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923497760 {40:23087444,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3511645120 {40:87791128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86631280 {8:10828910,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923497760 {40:23087444,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:39719478 	1420876 	2256263 	4173698 	8133605 	6543590 	4325515 	2427166 	983883 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019286 	59947181 	3003311 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368067 	1326499 	202055 	81013 	94220142 	1588338 	195247 	91110 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	101119448 	12728901 	4779592 	1985078 	746053 	275416 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4791 	40842 	57 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.307706  1.314767  1.303962  1.307787  1.301315  1.303812  1.311983  1.308848  1.304444  1.303366  1.300015  1.305373  1.308500  1.314423  1.300537  1.307024 
dram[1]:  1.307867  1.309849  1.302155  1.303355  1.302020  1.302915  1.306444  1.309716  1.305236  1.303805  1.302584  1.305216  1.310014  1.310347  1.300577  1.300415 
dram[2]:  1.306146  1.308750  1.306458  1.305388  1.302793  1.300833  1.309790  1.306411  1.304187  1.304744  1.306407  1.302461  1.313044  1.308813  1.303307  1.301081 
dram[3]:  1.307233  1.309381  1.306826  1.302382  1.302596  1.300925  1.309438  1.307462  1.305917  1.302049  1.303355  1.302886  1.314776  1.313007  1.302324  1.306264 
dram[4]:  1.308259  1.310578  1.300870  1.302546  1.304868  1.302575  1.309398  1.310059  1.300815  1.303314  1.299909  1.303160  1.311303  1.313846  1.302222  1.305941 
dram[5]:  1.308724  1.308989  1.301964  1.305769  1.303259  1.300548  1.305990  1.310662  1.301392  1.304379  1.300992  1.300499  1.313600  1.314754  1.303930  1.306257 
dram[6]:  1.308446  1.308004  1.307960  1.302724  1.302516  1.302188  1.309849  1.304062  1.309492  1.307929  1.301993  1.302366  1.316916  1.311353  1.302723  1.303518 
dram[7]:  1.313149  1.310991  1.301207  1.302802  1.304476  1.301663  1.311954  1.308593  1.306135  1.305823  1.300657  1.301520  1.312730  1.311876  1.304509  1.302497 
dram[8]:  1.305469  1.311116  1.300003  1.306419  1.302022  1.301970  1.306184  1.306209  1.302640  1.306768  1.299035  1.302796  1.306559  1.309165  1.303715  1.302444 
dram[9]:  1.309521  1.312464  1.299040  1.304396  1.304806  1.303861  1.307227  1.308412  1.307728  1.304104  1.299792  1.303678  1.314313  1.316411  1.302196  1.304502 
dram[10]:  1.311442  1.311332  1.307661  1.304051  1.306067  1.298644  1.306626  1.306884  1.305124  1.303983  1.303636  1.299953  1.312158  1.314693  1.305357  1.302141 
dram[11]:  1.309672  1.309593  1.305576  1.307301  1.305478  1.302588  1.307116  1.309591  1.306621  1.308745  1.301881  1.302874  1.312119  1.314449  1.304558  1.302959 
average row locality = 70323535/53850095 = 1.305913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    313836    310279    315142    316120    317174    317100    306937    310543    310060    311508    313811    312386    312408    311911    315973    313315 
dram[1]:    313819    311163    321378    319069    317941    316390    314893    310939    309491    314055    313353    311166    312581    311776    317044    317861 
dram[2]:    315645    311584    314132    317806    315764    318009    310380    314764    311458    311063    308491    317969    310242    313354    315214    317404 
dram[3]:    314457    311930    313696    320123    319119    320968    311785    313776    310335    313840    315668    316245    308791    311601    316935    313049 
dram[4]:    312515    312153    320588    320975    315020    315877    310336    310448    313790    312466    316455    314954    310391    308775    315266    313585 
dram[5]:    312362    312468    321056    314514    317953    321267    314000    311415    313409    312108    315683    317077    307551    307483    315091    312811 
dram[6]:    314728    314161    313448    317892    318298    317885    312352    316323    309151    309410    313270    312671    306049    312266    316883    317325 
dram[7]:    311183    310695    320997    320027    318216    319187    309027    309464    310275    310599    316741    317156    312266    310752    315717    316553 
dram[8]:    313509    310603    322533    316765    319561    320559    311694    314337    311927    309900    317905    315994    314320    314958    314847    318844 
dram[9]:    311512    309415    322536    318539    317642    316620    314044    312310    307634    311096    318356    314848    310794    309930    316595    315545 
dram[10]:    309996    310157    312635    317401    313863    320086    313730    314624    309823    310521    314909    318702    312178    310056    314993    318721 
dram[11]:    310799    310367    316024    312856    313119    318505    314076    308683    308479    307269    315654    315567    311505    308218    316548    313515 
total dram reads = 60297079
bank skew: 322536/306049 = 1.05
chip skew: 5048256/5001184 = 1.01
number of total write accesses:
dram[0]:     80437     80666     81212     80200     79872     79781     79612     80412     79400     79334     80704     80062     79509     79418     81363     81577 
dram[1]:     81814     81283     81562     81552     79480     79301     79890     79265     79037     79602     80125     80590     81389     80288     81935     82293 
dram[2]:     82420     82528     81080     80314     79297     81278     79982     80628     79256     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81794     81454     81530     81962     79398     81162     80554     80038     78436     79298     79756     79717     79475     79614     82136     82266 
dram[4]:     81179     81611     80972     81873     79741     80933     79114     78762     78551     78228     80632     80795     80627     79945     81512     81890 
dram[5]:     81841     81374     81382     81486     79881     80177     80266     79279     79454     77995     80927     80932     79554     79724     81877     81143 
dram[6]:     81682     81305     80450     81099     79860     79914     78964     80898     77248     77895     81140     80620     80965     80467     81494     82080 
dram[7]:     79727     80850     81832     81001     79765     79573     79885     79978     78920     79528     80650     79868     79860     81268     82020     82573 
dram[8]:     81917     81217     81570     81764     79766     80286     80622     80367     79611     79716     80857     80876     80893     80283     81888     81055 
dram[9]:     81416     80852     82717     81229     79539     80256     79497     79470     79620     78896     81409     80796     79209     79306     82445     81397 
dram[10]:     81205     81410     80028     80222     80410     81556     79571     79885     78878     79119     80120     80408     79105     78805     80681     81686 
dram[11]:     80723     81659     80375     80184     80684     80481     79609     79639     78589     78441     80557     79685     80017     79202     80864     82352 
total dram writes = 15447631
bank skew: 82717/77248 = 1.07
chip skew: 1292688/1283061 = 1.01
average mf latency per bank:
dram[0]:        528       559       549       578       546       567       522       547       535       553       522       545       535       556       539       560
dram[1]:        515       509       544       542       536       534       519       512       518       515       514       501       525       520       521       516
dram[2]:        528       518       560       549       537       527       521       518       523       512       512       514       525       522       523       527
dram[3]:        525       534       540       533       531       527       519       511       517       515       512       514       521       527       526       526
dram[4]:        534       526       546       562       533       530       520       529       530       525       521       520       528       531       530       530
dram[5]:        523       523       552       549       534       533       523       520       527       521       516       517       529       528       530       526
dram[6]:        531       530       555       552       532       531       521       521       530       521       514       517       534       532       529       528
dram[7]:        539       530       555       560       537       535       518       512       517       518       522       518      2648       535       524       523
dram[8]:        537       525       570       555       542       539      2793       520       532       523       524       522       541       535       530       527
dram[9]:        523       523       546       547       530       533       519       528       516       520       519       522       534       536       519       521
dram[10]:        525       522       553       556       531       531       521       519       524       521       524       519       532       527       525       524
dram[11]:        514       507       536       530       512       520       511       503       509       514       502       505       521       519       513       510
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103911164 n_act=4471344 n_pre=4471328 n_ref_event=0 n_req=5841615 n_rd=5008503 n_rd_L2_A=0 n_write=0 n_wr_bk=1283559 bw_util=0.2127
n_activity=87287392 dram_eff=0.2883
bk0: 313836a 92061555i bk1: 310279a 92503059i bk2: 315142a 92073156i bk3: 316120a 92126439i bk4: 317174a 92001869i bk5: 317100a 91960890i bk6: 306937a 93051181i bk7: 310543a 92599108i bk8: 310060a 92665732i bk9: 311508a 92443759i bk10: 313811a 92074160i bk11: 312386a 92196565i bk12: 312408a 92420302i bk13: 311911a 92475544i bk14: 315973a 91814300i bk15: 313315a 92111358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234571
Row_Buffer_Locality_read = 0.258432
Row_Buffer_Locality_write = 0.091121
Bank_Level_Parallism = 5.178345
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.387382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.212728 
total_CMD = 118312081 
util_bw = 25168248 
Wasted_Col = 48436564 
Wasted_Row = 8316177 
Idle = 36391092 

BW Util Bottlenecks: 
RCDc_limit = 64009339 
RCDWRc_limit = 7256554 
WTRc_limit = 23129605 
RTWc_limit = 17558828 
CCDLc_limit = 4604258 
rwq = 0 
CCDLc_limit_alone = 3295874 
WTRc_limit_alone = 22465588 
RTWc_limit_alone = 16914461 

Commands details: 
total_CMD = 118312081 
n_nop = 103911164 
Read = 5008503 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283559 
n_act = 4471344 
n_pre = 4471328 
n_ref = 0 
n_req = 5841615 
total_req = 6292062 

Dual Bus Interface Util: 
issued_total_row = 8942672 
issued_total_col = 6292062 
Row_Bus_Util =  0.075585 
CoL_Bus_Util = 0.053182 
Either_Row_CoL_Bus_Util = 0.121720 
Issued_on_Two_Bus_Simul_Util = 0.007048 
issued_two_Eff = 0.057900 
queue_avg = 3.577217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103837801 n_act=4496746 n_pre=4496730 n_ref_event=0 n_req=5868827 n_rd=5032919 n_rd_L2_A=0 n_write=0 n_wr_bk=1289406 bw_util=0.2138
n_activity=87233238 dram_eff=0.2899
bk0: 313819a 92035344i bk1: 311163a 92250914i bk2: 321378a 91575676i bk3: 319069a 91754744i bk4: 317941a 91962517i bk5: 316390a 92095030i bk6: 314893a 92306903i bk7: 310939a 92671269i bk8: 309491a 92777171i bk9: 314055a 92323829i bk10: 313353a 92178108i bk11: 311166a 92328848i bk12: 312581a 92292480i bk13: 311776a 92325016i bk14: 317044a 91714174i bk15: 317861a 91638298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233791
Row_Buffer_Locality_read = 0.257634
Row_Buffer_Locality_write = 0.090238
Bank_Level_Parallism = 5.210253
Bank_Level_Parallism_Col = 2.200191
Bank_Level_Parallism_Ready = 1.387650
write_to_read_ratio_blp_rw_average = 0.206132
GrpLevelPara = 1.833708 

BW Util details:
bwutil = 0.213751 
total_CMD = 118312081 
util_bw = 25289300 
Wasted_Col = 48408742 
Wasted_Row = 8193118 
Idle = 36420921 

BW Util Bottlenecks: 
RCDc_limit = 64265913 
RCDWRc_limit = 7272259 
WTRc_limit = 23358828 
RTWc_limit = 17645945 
CCDLc_limit = 4580714 
rwq = 0 
CCDLc_limit_alone = 3266841 
WTRc_limit_alone = 22688492 
RTWc_limit_alone = 17002408 

Commands details: 
total_CMD = 118312081 
n_nop = 103837801 
Read = 5032919 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289406 
n_act = 4496746 
n_pre = 4496730 
n_ref = 0 
n_req = 5868827 
total_req = 6322325 

Dual Bus Interface Util: 
issued_total_row = 8993476 
issued_total_col = 6322325 
Row_Bus_Util =  0.076015 
CoL_Bus_Util = 0.053438 
Either_Row_CoL_Bus_Util = 0.122340 
Issued_on_Two_Bus_Simul_Util = 0.007113 
issued_two_Eff = 0.058139 
queue_avg = 3.388991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103861488 n_act=4489615 n_pre=4489599 n_ref_event=0 n_req=5861809 n_rd=5023279 n_rd_L2_A=0 n_write=0 n_wr_bk=1292148 bw_util=0.2135
n_activity=87148156 dram_eff=0.2899
bk0: 315645a 91678440i bk1: 311584a 91964781i bk2: 314132a 92081919i bk3: 317806a 91801893i bk4: 315764a 91923584i bk5: 318009a 91640825i bk6: 310380a 92478790i bk7: 314764a 92019000i bk8: 311458a 92319432i bk9: 311063a 92303749i bk10: 308491a 92427599i bk11: 317969a 91578856i bk12: 310242a 92365710i bk13: 313354a 92038057i bk14: 315214a 91695957i bk15: 317404a 91486417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234091
Row_Buffer_Locality_read = 0.258068
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.247246
Bank_Level_Parallism_Col = 2.203510
Bank_Level_Parallism_Ready = 1.391496
write_to_read_ratio_blp_rw_average = 0.206779
GrpLevelPara = 1.835506 

BW Util details:
bwutil = 0.213518 
total_CMD = 118312081 
util_bw = 25261708 
Wasted_Col = 48302347 
Wasted_Row = 8221915 
Idle = 36526111 

BW Util Bottlenecks: 
RCDc_limit = 64071483 
RCDWRc_limit = 7295242 
WTRc_limit = 23369717 
RTWc_limit = 17646917 
CCDLc_limit = 4564369 
rwq = 0 
CCDLc_limit_alone = 3254281 
WTRc_limit_alone = 22700384 
RTWc_limit_alone = 17006162 

Commands details: 
total_CMD = 118312081 
n_nop = 103861488 
Read = 5023279 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292148 
n_act = 4489615 
n_pre = 4489599 
n_ref = 0 
n_req = 5861809 
total_req = 6315427 

Dual Bus Interface Util: 
issued_total_row = 8979214 
issued_total_col = 6315427 
Row_Bus_Util =  0.075894 
CoL_Bus_Util = 0.053379 
Either_Row_CoL_Bus_Util = 0.122140 
Issued_on_Two_Bus_Simul_Util = 0.007134 
issued_two_Eff = 0.058409 
queue_avg = 3.539917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53992
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103849869 n_act=4494298 n_pre=4494282 n_ref_event=0 n_req=5869595 n_rd=5032318 n_rd_L2_A=0 n_write=0 n_wr_bk=1288590 bw_util=0.2137
n_activity=87182927 dram_eff=0.29
bk0: 314457a 91760551i bk1: 311930a 92019417i bk2: 313696a 91973151i bk3: 320123a 91413215i bk4: 319119a 91641076i bk5: 320968a 91361717i bk6: 311785a 92198009i bk7: 313776a 92124388i bk8: 310335a 92490784i bk9: 313840a 92011156i bk10: 315668a 91690278i bk11: 316245a 91655863i bk12: 308791a 92625279i bk13: 311601a 92376355i bk14: 316935a 91493022i bk15: 313049a 91848313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234309
Row_Buffer_Locality_read = 0.258214
Row_Buffer_Locality_write = 0.090630
Bank_Level_Parallism = 5.255034
Bank_Level_Parallism_Col = 2.201995
Bank_Level_Parallism_Ready = 1.386708
write_to_read_ratio_blp_rw_average = 0.206590
GrpLevelPara = 1.835351 

BW Util details:
bwutil = 0.213703 
total_CMD = 118312081 
util_bw = 25283632 
Wasted_Col = 48355893 
Wasted_Row = 8215280 
Idle = 36457276 

BW Util Bottlenecks: 
RCDc_limit = 64169391 
RCDWRc_limit = 7281938 
WTRc_limit = 23316532 
RTWc_limit = 17685568 
CCDLc_limit = 4595892 
rwq = 0 
CCDLc_limit_alone = 3281572 
WTRc_limit_alone = 22647981 
RTWc_limit_alone = 17039799 

Commands details: 
total_CMD = 118312081 
n_nop = 103849869 
Read = 5032318 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288590 
n_act = 4494298 
n_pre = 4494282 
n_ref = 0 
n_req = 5869595 
total_req = 6320908 

Dual Bus Interface Util: 
issued_total_row = 8988580 
issued_total_col = 6320908 
Row_Bus_Util =  0.075973 
CoL_Bus_Util = 0.053426 
Either_Row_CoL_Bus_Util = 0.122238 
Issued_on_Two_Bus_Simul_Util = 0.007161 
issued_two_Eff = 0.058586 
queue_avg = 3.631411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103869115 n_act=4488036 n_pre=4488020 n_ref_event=0 n_req=5859400 n_rd=5023594 n_rd_L2_A=0 n_write=0 n_wr_bk=1286365 bw_util=0.2133
n_activity=87248999 dram_eff=0.2893
bk0: 312515a 92069763i bk1: 312153a 91998346i bk2: 320588a 91414450i bk3: 320975a 91411940i bk4: 315020a 92020529i bk5: 315877a 91881638i bk6: 310336a 92562041i bk7: 310448a 92519984i bk8: 313790a 92139869i bk9: 312466a 92307334i bk10: 316455a 91680795i bk11: 314954a 91793324i bk12: 310391a 92380855i bk13: 308775a 92588485i bk14: 315266a 91715773i bk15: 313585a 91857195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234045
Row_Buffer_Locality_read = 0.257956
Row_Buffer_Locality_write = 0.090332
Bank_Level_Parallism = 5.231160
Bank_Level_Parallism_Col = 2.195771
Bank_Level_Parallism_Ready = 1.385216
write_to_read_ratio_blp_rw_average = 0.206138
GrpLevelPara = 1.831036 

BW Util details:
bwutil = 0.213333 
total_CMD = 118312081 
util_bw = 25239836 
Wasted_Col = 48435025 
Wasted_Row = 8238823 
Idle = 36398397 

BW Util Bottlenecks: 
RCDc_limit = 64148232 
RCDWRc_limit = 7283269 
WTRc_limit = 23265172 
RTWc_limit = 17624713 
CCDLc_limit = 4617322 
rwq = 0 
CCDLc_limit_alone = 3306471 
WTRc_limit_alone = 22601534 
RTWc_limit_alone = 16977500 

Commands details: 
total_CMD = 118312081 
n_nop = 103869115 
Read = 5023594 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286365 
n_act = 4488036 
n_pre = 4488020 
n_ref = 0 
n_req = 5859400 
total_req = 6309959 

Dual Bus Interface Util: 
issued_total_row = 8976056 
issued_total_col = 6309959 
Row_Bus_Util =  0.075868 
CoL_Bus_Util = 0.053333 
Either_Row_CoL_Bus_Util = 0.122075 
Issued_on_Two_Bus_Simul_Util = 0.007126 
issued_two_Eff = 0.058371 
queue_avg = 3.577919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103864031 n_act=4490133 n_pre=4490117 n_ref_event=0 n_req=5862668 n_rd=5026248 n_rd_L2_A=0 n_write=0 n_wr_bk=1287292 bw_util=0.2135
n_activity=87180186 dram_eff=0.2897
bk0: 312362a 92093715i bk1: 312468a 92032185i bk2: 321056a 91446346i bk3: 314514a 91933178i bk4: 317953a 91816643i bk5: 321267a 91422193i bk6: 314000a 92155778i bk7: 311415a 92472131i bk8: 313409a 92185228i bk9: 312108a 92481322i bk10: 315683a 91710182i bk11: 317077a 91603729i bk12: 307551a 92714219i bk13: 307483a 92664267i bk14: 315091a 91867602i bk15: 312811a 92048765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234114
Row_Buffer_Locality_read = 0.258051
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.233433
Bank_Level_Parallism_Col = 2.199336
Bank_Level_Parallism_Ready = 1.388450
write_to_read_ratio_blp_rw_average = 0.206635
GrpLevelPara = 1.832953 

BW Util details:
bwutil = 0.213454 
total_CMD = 118312081 
util_bw = 25254160 
Wasted_Col = 48363951 
Wasted_Row = 8217150 
Idle = 36476820 

BW Util Bottlenecks: 
RCDc_limit = 64146872 
RCDWRc_limit = 7281860 
WTRc_limit = 23259406 
RTWc_limit = 17637897 
CCDLc_limit = 4568804 
rwq = 0 
CCDLc_limit_alone = 3263373 
WTRc_limit_alone = 22594345 
RTWc_limit_alone = 16997527 

Commands details: 
total_CMD = 118312081 
n_nop = 103864031 
Read = 5026248 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287292 
n_act = 4490133 
n_pre = 4490117 
n_ref = 0 
n_req = 5862668 
total_req = 6313540 

Dual Bus Interface Util: 
issued_total_row = 8980250 
issued_total_col = 6313540 
Row_Bus_Util =  0.075903 
CoL_Bus_Util = 0.053363 
Either_Row_CoL_Bus_Util = 0.122118 
Issued_on_Two_Bus_Simul_Util = 0.007148 
issued_two_Eff = 0.058537 
queue_avg = 3.532986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53299
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103876949 n_act=4483286 n_pre=4483270 n_ref_event=0 n_req=5856655 n_rd=5022112 n_rd_L2_A=0 n_write=0 n_wr_bk=1286081 bw_util=0.2133
n_activity=87233328 dram_eff=0.2893
bk0: 314728a 91795224i bk1: 314161a 91905213i bk2: 313448a 92197700i bk3: 317892a 91884487i bk4: 318298a 91836983i bk5: 317885a 91773738i bk6: 312352a 92389702i bk7: 316323a 91962842i bk8: 309151a 92789796i bk9: 309410a 92801437i bk10: 313270a 91992168i bk11: 312671a 92091117i bk12: 306049a 92750123i bk13: 312266a 92213161i bk14: 316883a 91617206i bk15: 317325a 91527303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234497
Row_Buffer_Locality_read = 0.258429
Row_Buffer_Locality_write = 0.090478
Bank_Level_Parallism = 5.220527
Bank_Level_Parallism_Col = 2.197638
Bank_Level_Parallism_Ready = 1.388827
write_to_read_ratio_blp_rw_average = 0.206204
GrpLevelPara = 1.832178 

BW Util details:
bwutil = 0.213273 
total_CMD = 118312081 
util_bw = 25232772 
Wasted_Col = 48363745 
Wasted_Row = 8271365 
Idle = 36444199 

BW Util Bottlenecks: 
RCDc_limit = 64095219 
RCDWRc_limit = 7266891 
WTRc_limit = 23249387 
RTWc_limit = 17602983 
CCDLc_limit = 4556653 
rwq = 0 
CCDLc_limit_alone = 3251271 
WTRc_limit_alone = 22584407 
RTWc_limit_alone = 16962581 

Commands details: 
total_CMD = 118312081 
n_nop = 103876949 
Read = 5022112 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286081 
n_act = 4483286 
n_pre = 4483270 
n_ref = 0 
n_req = 5856655 
total_req = 6308193 

Dual Bus Interface Util: 
issued_total_row = 8966556 
issued_total_col = 6308193 
Row_Bus_Util =  0.075787 
CoL_Bus_Util = 0.053318 
Either_Row_CoL_Bus_Util = 0.122009 
Issued_on_Two_Bus_Simul_Util = 0.007097 
issued_two_Eff = 0.058165 
queue_avg = 3.535412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103860859 n_act=4489710 n_pre=4489694 n_ref_event=0 n_req=5864596 n_rd=5028855 n_rd_L2_A=0 n_write=0 n_wr_bk=1287298 bw_util=0.2135
n_activity=87217792 dram_eff=0.2897
bk0: 311183a 92231903i bk1: 310695a 92135643i bk2: 320997a 91314282i bk3: 320027a 91451873i bk4: 318216a 91698701i bk5: 319187a 91627316i bk6: 309027a 92613215i bk7: 309464a 92451265i bk8: 310275a 92538539i bk9: 310599a 92336324i bk10: 316741a 91613126i bk11: 317156a 91551610i bk12: 312266a 92240285i bk13: 310752a 92201468i bk14: 315717a 91622625i bk15: 316553a 91508947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234438
Row_Buffer_Locality_read = 0.258322
Row_Buffer_Locality_write = 0.090727
Bank_Level_Parallism = 5.249369
Bank_Level_Parallism_Col = 2.200261
Bank_Level_Parallism_Ready = 1.386237
write_to_read_ratio_blp_rw_average = 0.206492
GrpLevelPara = 1.834654 

BW Util details:
bwutil = 0.213542 
total_CMD = 118312081 
util_bw = 25264612 
Wasted_Col = 48358344 
Wasted_Row = 8239376 
Idle = 36449749 

BW Util Bottlenecks: 
RCDc_limit = 64138090 
RCDWRc_limit = 7271470 
WTRc_limit = 23272036 
RTWc_limit = 17655916 
CCDLc_limit = 4587757 
rwq = 0 
CCDLc_limit_alone = 3276026 
WTRc_limit_alone = 22605181 
RTWc_limit_alone = 17011040 

Commands details: 
total_CMD = 118312081 
n_nop = 103860859 
Read = 5028855 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287298 
n_act = 4489710 
n_pre = 4489694 
n_ref = 0 
n_req = 5864596 
total_req = 6316153 

Dual Bus Interface Util: 
issued_total_row = 8979404 
issued_total_col = 6316153 
Row_Bus_Util =  0.075896 
CoL_Bus_Util = 0.053386 
Either_Row_CoL_Bus_Util = 0.122145 
Issued_on_Two_Bus_Simul_Util = 0.007137 
issued_two_Eff = 0.058427 
queue_avg = 3.634577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63458
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103800155 n_act=4513467 n_pre=4513451 n_ref_event=0 n_req=5887835 n_rd=5048256 n_rd_L2_A=0 n_write=0 n_wr_bk=1292688 bw_util=0.2144
n_activity=87259539 dram_eff=0.2907
bk0: 313509a 91538136i bk1: 310603a 91989622i bk2: 322533a 90965923i bk3: 316765a 91490007i bk4: 319561a 91401966i bk5: 320559a 91220962i bk6: 311694a 92062631i bk7: 314337a 91936370i bk8: 311927a 92056055i bk9: 309900a 92221146i bk10: 317905a 91260530i bk11: 315994a 91373784i bk12: 314320a 91741557i bk13: 314958a 91690840i bk14: 314847a 91579680i bk15: 318844a 91193645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233425
Row_Buffer_Locality_read = 0.257155
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.309699
Bank_Level_Parallism_Col = 2.204227
Bank_Level_Parallism_Ready = 1.385624
write_to_read_ratio_blp_rw_average = 0.206465
GrpLevelPara = 1.838043 

BW Util details:
bwutil = 0.214380 
total_CMD = 118312081 
util_bw = 25363776 
Wasted_Col = 48452554 
Wasted_Row = 8152512 
Idle = 36343239 

BW Util Bottlenecks: 
RCDc_limit = 64385907 
RCDWRc_limit = 7295458 
WTRc_limit = 23478168 
RTWc_limit = 17750839 
CCDLc_limit = 4646095 
rwq = 0 
CCDLc_limit_alone = 3327650 
WTRc_limit_alone = 22806551 
RTWc_limit_alone = 17104011 

Commands details: 
total_CMD = 118312081 
n_nop = 103800155 
Read = 5048256 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292688 
n_act = 4513467 
n_pre = 4513451 
n_ref = 0 
n_req = 5887835 
total_req = 6340944 

Dual Bus Interface Util: 
issued_total_row = 9026918 
issued_total_col = 6340944 
Row_Bus_Util =  0.076298 
CoL_Bus_Util = 0.053595 
Either_Row_CoL_Bus_Util = 0.122658 
Issued_on_Two_Bus_Simul_Util = 0.007235 
issued_two_Eff = 0.058982 
queue_avg = 3.790642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79064
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103864352 n_act=4489267 n_pre=4489251 n_ref_event=0 n_req=5864511 n_rd=5027416 n_rd_L2_A=0 n_write=0 n_wr_bk=1288054 bw_util=0.2135
n_activity=87184881 dram_eff=0.2898
bk0: 311512a 92038549i bk1: 309415a 92277992i bk2: 322536a 91064548i bk3: 318539a 91519020i bk4: 317642a 91779286i bk5: 316620a 91772037i bk6: 314044a 92219723i bk7: 312310a 92328048i bk8: 307634a 92674918i bk9: 311096a 92320239i bk10: 318356a 91345469i bk11: 314848a 91627080i bk12: 310794a 92459828i bk13: 309930a 92464250i bk14: 316595a 91507779i bk15: 315545a 91610491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234503
Row_Buffer_Locality_read = 0.258405
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.254692
Bank_Level_Parallism_Col = 2.200152
Bank_Level_Parallism_Ready = 1.386683
write_to_read_ratio_blp_rw_average = 0.206671
GrpLevelPara = 1.834500 

BW Util details:
bwutil = 0.213519 
total_CMD = 118312081 
util_bw = 25261880 
Wasted_Col = 48332093 
Wasted_Row = 8228139 
Idle = 36489969 

BW Util Bottlenecks: 
RCDc_limit = 64103529 
RCDWRc_limit = 7281475 
WTRc_limit = 23269879 
RTWc_limit = 17652903 
CCDLc_limit = 4573481 
rwq = 0 
CCDLc_limit_alone = 3262201 
WTRc_limit_alone = 22603872 
RTWc_limit_alone = 17007630 

Commands details: 
total_CMD = 118312081 
n_nop = 103864352 
Read = 5027416 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288054 
n_act = 4489267 
n_pre = 4489251 
n_ref = 0 
n_req = 5864511 
total_req = 6315470 

Dual Bus Interface Util: 
issued_total_row = 8978518 
issued_total_col = 6315470 
Row_Bus_Util =  0.075888 
CoL_Bus_Util = 0.053380 
Either_Row_CoL_Bus_Util = 0.122115 
Issued_on_Two_Bus_Simul_Util = 0.007153 
issued_two_Eff = 0.058574 
queue_avg = 3.636629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63663
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103882341 n_act=4481195 n_pre=4481179 n_ref_event=0 n_req=5853286 n_rd=5022395 n_rd_L2_A=0 n_write=0 n_wr_bk=1283089 bw_util=0.2132
n_activity=87272548 dram_eff=0.289
bk0: 309996a 92482655i bk1: 310157a 92444126i bk2: 312635a 92557154i bk3: 317401a 92112293i bk4: 313863a 92337672i bk5: 320086a 91666263i bk6: 313730a 92422428i bk7: 314624a 92319119i bk8: 309823a 92810120i bk9: 310521a 92644468i bk10: 314909a 92051777i bk11: 318702a 91713042i bk12: 312178a 92490765i bk13: 310056a 92778870i bk14: 314993a 92126320i bk15: 318721a 91734688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234414
Row_Buffer_Locality_read = 0.258168
Row_Buffer_Locality_write = 0.090829
Bank_Level_Parallism = 5.177707
Bank_Level_Parallism_Col = 2.193592
Bank_Level_Parallism_Ready = 1.387542
write_to_read_ratio_blp_rw_average = 0.205821
GrpLevelPara = 1.829204 

BW Util details:
bwutil = 0.213181 
total_CMD = 118312081 
util_bw = 25221936 
Wasted_Col = 48429751 
Wasted_Row = 8273322 
Idle = 36387072 

BW Util Bottlenecks: 
RCDc_limit = 64176040 
RCDWRc_limit = 7234594 
WTRc_limit = 23159456 
RTWc_limit = 17538718 
CCDLc_limit = 4556634 
rwq = 0 
CCDLc_limit_alone = 3252713 
WTRc_limit_alone = 22495115 
RTWc_limit_alone = 16899138 

Commands details: 
total_CMD = 118312081 
n_nop = 103882341 
Read = 5022395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283089 
n_act = 4481195 
n_pre = 4481179 
n_ref = 0 
n_req = 5853286 
total_req = 6305484 

Dual Bus Interface Util: 
issued_total_row = 8962374 
issued_total_col = 6305484 
Row_Bus_Util =  0.075752 
CoL_Bus_Util = 0.053295 
Either_Row_CoL_Bus_Util = 0.121963 
Issued_on_Two_Bus_Simul_Util = 0.007084 
issued_two_Eff = 0.058083 
queue_avg = 3.417125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41713
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118312081 n_nop=103928343 n_act=4462998 n_pre=4462982 n_ref_event=0 n_req=5832738 n_rd=5001184 n_rd_L2_A=0 n_write=0 n_wr_bk=1283061 bw_util=0.2125
n_activity=87125243 dram_eff=0.2885
bk0: 310799a 92535280i bk1: 310367a 92421397i bk2: 316024a 92277155i bk3: 312856a 92482653i bk4: 313119a 92436089i bk5: 318505a 91962963i bk6: 314076a 92461103i bk7: 308683a 92913541i bk8: 308479a 92999137i bk9: 307269a 93169298i bk10: 315654a 92154775i bk11: 315567a 92120425i bk12: 311505a 92592515i bk13: 308218a 92979919i bk14: 316548a 92120629i bk15: 313515a 92096285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234837
Row_Buffer_Locality_read = 0.258819
Row_Buffer_Locality_write = 0.090603
Bank_Level_Parallism = 5.149601
Bank_Level_Parallism_Col = 2.191876
Bank_Level_Parallism_Ready = 1.387944
write_to_read_ratio_blp_rw_average = 0.205652
GrpLevelPara = 1.827533 

BW Util details:
bwutil = 0.212463 
total_CMD = 118312081 
util_bw = 25136980 
Wasted_Col = 48315945 
Wasted_Row = 8302995 
Idle = 36556161 

BW Util Bottlenecks: 
RCDc_limit = 63895625 
RCDWRc_limit = 7249836 
WTRc_limit = 23169385 
RTWc_limit = 17434133 
CCDLc_limit = 4547729 
rwq = 0 
CCDLc_limit_alone = 3248153 
WTRc_limit_alone = 22504363 
RTWc_limit_alone = 16799579 

Commands details: 
total_CMD = 118312081 
n_nop = 103928343 
Read = 5001184 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283061 
n_act = 4462998 
n_pre = 4462982 
n_ref = 0 
n_req = 5832738 
total_req = 6284245 

Dual Bus Interface Util: 
issued_total_row = 8925980 
issued_total_col = 6284245 
Row_Bus_Util =  0.075444 
CoL_Bus_Util = 0.053116 
Either_Row_CoL_Bus_Util = 0.121575 
Issued_on_Two_Bus_Simul_Util = 0.006986 
issued_two_Eff = 0.057460 
queue_avg = 3.313710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31371

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4770249, Miss = 2641878, Miss_rate = 0.554, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4686620, Miss = 2639698, Miss_rate = 0.563, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4761854, Miss = 2657036, Miss_rate = 0.558, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4707543, Miss = 2648953, Miss_rate = 0.563, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4769161, Miss = 2637858, Miss_rate = 0.553, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4727181, Miss = 2658485, Miss_rate = 0.562, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4739662, Miss = 2647319, Miss_rate = 0.559, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4759426, Miss = 2658064, Miss_rate = 0.558, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4770477, Miss = 2650893, Miss_rate = 0.556, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4762466, Miss = 2645765, Miss_rate = 0.556, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4754486, Miss = 2653638, Miss_rate = 0.558, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4697253, Miss = 2645676, Miss_rate = 0.563, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4745471, Miss = 2640707, Miss_rate = 0.556, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4737426, Miss = 2654449, Miss_rate = 0.560, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8294886, Miss = 2650958, Miss_rate = 0.320, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4759406, Miss = 2650968, Miss_rate = 0.557, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9214338, Miss = 2662832, Miss_rate = 0.289, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4736936, Miss = 2658496, Miss_rate = 0.561, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4761510, Miss = 2655649, Miss_rate = 0.558, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4680206, Miss = 2644839, Miss_rate = 0.565, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4727526, Miss = 2638663, Miss_rate = 0.558, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4735168, Miss = 2656805, Miss_rate = 0.561, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4718793, Miss = 2642741, Miss_rate = 0.560, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4689438, Miss = 2631516, Miss_rate = 0.561, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 121707482
L2_total_cache_misses = 63573886
L2_total_cache_miss_rate = 0.5223
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50463945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34771550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25525529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 110878572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10828910
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=121707482
icnt_total_pkts_simt_to_mem=121707482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 121707482
Req_Network_cycles = 46135139
Req_Network_injected_packets_per_cycle =       2.6381 
Req_Network_conflicts_per_cycle =       0.3417
Req_Network_conflicts_per_cycle_util =       0.4830
Req_Bank_Level_Parallism =       3.7282
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0972
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7519

Reply_Network_injected_packets_num = 121707482
Reply_Network_cycles = 46135139
Reply_Network_injected_packets_per_cycle =        2.6381
Reply_Network_conflicts_per_cycle =        1.0774
Reply_Network_conflicts_per_cycle_util =       1.5173
Reply_Bank_Level_Parallism =       3.7153
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1780
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0879
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 18 hrs, 1 min, 19 sec (237679 sec)
gpgpu_simulation_rate = 15161 (inst/sec)
gpgpu_simulation_rate = 194 (cycle/sec)
gpgpu_silicon_slowdown = 7036082x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 24: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 24 
gpu_sim_cycle = 203042
gpu_sim_insn = 153347628
gpu_ipc =     755.2508
gpu_tot_sim_cycle = 46338181
gpu_tot_sim_insn = 3756909414
gpu_tot_ipc =      81.0759
gpu_tot_issued_cta = 454464
gpu_occupancy = 97.4700% 
gpu_tot_occupancy = 51.7655% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4952
partiton_level_parallism_total  =       2.6331
partiton_level_parallism_util =       2.1572
partiton_level_parallism_util_total  =       3.7214
L2_BW  =      65.3120 GB/Sec
L2_BW_total  =     115.0119 GB/Sec
gpu_total_sim_rate=15656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7811536, Miss = 3291438, Miss_rate = 0.421, Pending_hits = 78286, Reservation_fails = 379795
	L1D_cache_core[1]: Access = 7597037, Miss = 3192042, Miss_rate = 0.420, Pending_hits = 75327, Reservation_fails = 386221
	L1D_cache_core[2]: Access = 7415536, Miss = 3108661, Miss_rate = 0.419, Pending_hits = 76010, Reservation_fails = 377816
	L1D_cache_core[3]: Access = 7701201, Miss = 3171199, Miss_rate = 0.412, Pending_hits = 76086, Reservation_fails = 367605
	L1D_cache_core[4]: Access = 7681707, Miss = 3320475, Miss_rate = 0.432, Pending_hits = 78579, Reservation_fails = 409187
	L1D_cache_core[5]: Access = 7598205, Miss = 3132026, Miss_rate = 0.412, Pending_hits = 75417, Reservation_fails = 360957
	L1D_cache_core[6]: Access = 7565505, Miss = 3090410, Miss_rate = 0.408, Pending_hits = 74382, Reservation_fails = 368673
	L1D_cache_core[7]: Access = 7546789, Miss = 3037618, Miss_rate = 0.403, Pending_hits = 72404, Reservation_fails = 338184
	L1D_cache_core[8]: Access = 7727852, Miss = 3266542, Miss_rate = 0.423, Pending_hits = 75863, Reservation_fails = 392218
	L1D_cache_core[9]: Access = 7239914, Miss = 2915825, Miss_rate = 0.403, Pending_hits = 74961, Reservation_fails = 337931
	L1D_cache_core[10]: Access = 7835981, Miss = 3210242, Miss_rate = 0.410, Pending_hits = 75813, Reservation_fails = 364153
	L1D_cache_core[11]: Access = 7616967, Miss = 3278170, Miss_rate = 0.430, Pending_hits = 78461, Reservation_fails = 422304
	L1D_cache_core[12]: Access = 7528633, Miss = 3168379, Miss_rate = 0.421, Pending_hits = 75855, Reservation_fails = 379721
	L1D_cache_core[13]: Access = 7867549, Miss = 3314838, Miss_rate = 0.421, Pending_hits = 76294, Reservation_fails = 400148
	L1D_cache_core[14]: Access = 7707167, Miss = 3207847, Miss_rate = 0.416, Pending_hits = 77416, Reservation_fails = 384783
	L1D_cache_core[15]: Access = 6575578, Miss = 2510496, Miss_rate = 0.382, Pending_hits = 68439, Reservation_fails = 308845
	L1D_cache_core[16]: Access = 7653306, Miss = 3237163, Miss_rate = 0.423, Pending_hits = 76362, Reservation_fails = 397628
	L1D_cache_core[17]: Access = 7599441, Miss = 3215570, Miss_rate = 0.423, Pending_hits = 77701, Reservation_fails = 386136
	L1D_cache_core[18]: Access = 7577937, Miss = 3195895, Miss_rate = 0.422, Pending_hits = 75789, Reservation_fails = 401339
	L1D_cache_core[19]: Access = 7898978, Miss = 3265764, Miss_rate = 0.413, Pending_hits = 75800, Reservation_fails = 390845
	L1D_cache_core[20]: Access = 7707476, Miss = 3163462, Miss_rate = 0.410, Pending_hits = 76990, Reservation_fails = 393700
	L1D_cache_core[21]: Access = 7498657, Miss = 3158259, Miss_rate = 0.421, Pending_hits = 75436, Reservation_fails = 386290
	L1D_cache_core[22]: Access = 7688788, Miss = 3227498, Miss_rate = 0.420, Pending_hits = 75073, Reservation_fails = 400865
	L1D_cache_core[23]: Access = 6954706, Miss = 2783598, Miss_rate = 0.400, Pending_hits = 72607, Reservation_fails = 335940
	L1D_cache_core[24]: Access = 7513987, Miss = 3116671, Miss_rate = 0.415, Pending_hits = 75559, Reservation_fails = 389924
	L1D_cache_core[25]: Access = 7524888, Miss = 3161803, Miss_rate = 0.420, Pending_hits = 77176, Reservation_fails = 389232
	L1D_cache_core[26]: Access = 7759823, Miss = 3280536, Miss_rate = 0.423, Pending_hits = 77739, Reservation_fails = 428248
	L1D_cache_core[27]: Access = 7650702, Miss = 3166844, Miss_rate = 0.414, Pending_hits = 75399, Reservation_fails = 390391
	L1D_cache_core[28]: Access = 7301638, Miss = 2997273, Miss_rate = 0.410, Pending_hits = 74001, Reservation_fails = 355538
	L1D_cache_core[29]: Access = 7391345, Miss = 2985416, Miss_rate = 0.404, Pending_hits = 73800, Reservation_fails = 338631
	L1D_total_cache_accesses = 226738829
	L1D_total_cache_misses = 94171960
	L1D_total_cache_miss_rate = 0.4153
	L1D_total_cache_pending_hits = 2269025
	L1D_total_cache_reservation_fails = 11363248
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65734547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7924063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22359965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269025
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 215909791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829038

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7767749
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 454464, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
364967, 338623, 379264, 362874, 365955, 365540, 353987, 365026, 342515, 346969, 371714, 366676, 357969, 349513, 338066, 332607, 343540, 320488, 324995, 344164, 342776, 326059, 356550, 377859, 371912, 353204, 361575, 353613, 345169, 370183, 355622, 356985, 
gpgpu_n_tot_thrd_icount = 10696030240
gpgpu_n_tot_w_icount = 334250945
gpgpu_n_stall_shd_mem = 65721800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111182040
gpgpu_n_mem_write_global = 10829038
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 423226389
gpgpu_n_store_insn = 46686679
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 896808960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542674
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179126
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80417460	W0_Idle:421709999	W0_Scoreboard:-679362896	W1:109527214	W2:36343019	W3:19560303	W4:12793354	W5:9299439	W6:7257374	W7:5914659	W8:4946046	W9:4231092	W10:3706591	W11:3232155	W12:2894253	W13:2547882	W14:2279664	W15:2046215	W16:1794137	W17:1599513	W18:1403798	W19:1230371	W20:1091792	W21:955735	W22:853117	W23:786658	W24:767001	W25:773112	W26:834150	W27:936085	W28:1100342	W29:1305508	W30:1583208	W31:1947626	W32:88709532
single_issue_nums: WS0:83398130	WS1:83252947	WS2:83849954	WS3:83749914	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 704756096 {8:88094512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433161520 {40:10829038,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923501120 {40:23087528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3523780480 {40:88094512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632304 {8:10829038,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923501120 {40:23087528,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:39976839 	1435808 	2266912 	4183581 	8143158 	6544354 	4325825 	2427166 	983883 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019495 	60250568 	3003311 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368151 	1326499 	202055 	81013 	94523646 	1588346 	195247 	91110 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	101400956 	12750439 	4780142 	1985078 	746053 	275416 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4791 	41041 	57 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.313286  1.320419  1.309513  1.313338  1.306834  1.309336  1.317567  1.314345  1.309880  1.308767  1.305353  1.310761  1.314109  1.320070  1.306057  1.312611 
dram[1]:  1.313432  1.315479  1.307598  1.308841  1.307543  1.308463  1.311879  1.315225  1.310695  1.309176  1.307947  1.310618  1.315607  1.315965  1.306080  1.305906 
dram[2]:  1.311682  1.314344  1.312054  1.310905  1.308343  1.306335  1.315305  1.311834  1.309591  1.310155  1.311849  1.307757  1.318700  1.314410  1.308849  1.306583 
dram[3]:  1.312789  1.314995  1.312405  1.307835  1.308079  1.306380  1.314925  1.312912  1.311358  1.307430  1.308692  1.308204  1.320474  1.318655  1.307832  1.311850 
dram[4]:  1.313859  1.316170  1.306329  1.308010  1.310443  1.308110  1.314913  1.315561  1.306176  1.308726  1.305208  1.308493  1.316951  1.319536  1.307741  1.311509 
dram[5]:  1.314313  1.314592  1.307408  1.311326  1.308782  1.306004  1.311421  1.316165  1.306757  1.309792  1.306306  1.305786  1.319310  1.320469  1.309478  1.311856 
dram[6]:  1.313998  1.313571  1.313560  1.308240  1.308033  1.307703  1.315334  1.309452  1.314983  1.313406  1.307338  1.307734  1.322655  1.316970  1.308242  1.309031 
dram[7]:  1.318795  1.316629  1.306656  1.308274  1.310001  1.307165  1.317482  1.314099  1.311575  1.311250  1.305955  1.306821  1.318363  1.317519  1.310044  1.308012 
dram[8]:  1.311019  1.316749  1.305425  1.311959  1.307519  1.307440  1.311625  1.311616  1.308035  1.312204  1.304310  1.308111  1.312138  1.314746  1.309264  1.307931 
dram[9]:  1.315123  1.318134  1.304441  1.309905  1.310341  1.309395  1.312660  1.313877  1.313218  1.309527  1.305051  1.309011  1.319985  1.322110  1.307700  1.310048 
dram[10]:  1.317088  1.316976  1.313297  1.309589  1.311659  1.304095  1.312057  1.312305  1.310578  1.309399  1.308981  1.305221  1.317811  1.320392  1.310919  1.307633 
dram[11]:  1.315316  1.315224  1.311134  1.312904  1.311072  1.308097  1.312544  1.315118  1.312100  1.314253  1.307201  1.308215  1.317776  1.320171  1.310098  1.308516 
average row locality = 70626987/53855387 = 1.311419
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    315439    311885    316752    317728    318775    318702    308495    312101    311599    313048    315347    313921    314008    313508    317577    314921 
dram[1]:    315422    312764    322974    320681    319541    317993    316449    312496    311031    315593    314889    312704    314178    313372    318644    319462 
dram[2]:    317248    313185    315736    319412    317367    319611    311939    316323    312998    312599    310030    319505    311839    314950    316814    319004 
dram[3]:    316058    313530    315299    321731    320722    322567    313344    315332    311872    315383    317204    317783    310387    313197    318537    314650 
dram[4]:    314117    313757    322197    322585    316622    317480    311895    312004    315327    314007    317994    316490    311988    310372    316869    315188 
dram[5]:    313963    314067    322666    316115    319553    322867    315558    312972    314945    313645    317220    318617    309149    309079    316692    314411 
dram[6]:    316329    315763    315053    319492    319899    319485    313909    317879    310688    310949    314807    314207    307645    313862    318486    318927 
dram[7]:    312787    312294    322598    321629    319817    320786    310585    311021    311817    312135    318278    318695    313863    312352    317316    318153 
dram[8]:    315111    312205    324142    318377    321162    322161    313245    315887    313466    311438    319443    317530    315920    316561    316445    320443 
dram[9]:    313112    311018    324139    320150    319241    318221    315598    313863    309174    312635    319894    316384    312396    311530    318195    317145 
dram[10]:    311598    311759    314249    319015    315463    321688    315283    316177    311361    312066    316446    320238    313781    311655    316592    320321 
dram[11]:    312402    311967    317631    314470    314722    320108    315631    310235    310017    308805    317189    317103    313108    309819    318149    315115 
total dram reads = 60600466
bank skew: 324142/307645 = 1.05
chip skew: 5073536/5026471 = 1.01
number of total write accesses:
dram[0]:     80439     80667     81212     80200     79872     79782     79612     80412     79400     79336     80704     80062     79509     79418     81363     81578 
dram[1]:     81815     81283     81562     81553     79480     79302     79890     79265     79037     79602     80126     80590     81390     80288     81935     82293 
dram[2]:     82420     82530     81080     80314     79297     81278     79982     80628     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81795     81454     81530     81962     79398     81162     80554     80038     78438     79298     79756     79717     79477     79614     82136     82266 
dram[4]:     81180     81613     80972     81873     79741     80933     79114     78763     78553     78229     80632     80795     80627     79945     81513     81891 
dram[5]:     81844     81374     81382     81486     79881     80177     80266     79279     79454     77995     80927     80932     79554     79724     81877     81143 
dram[6]:     81684     81308     80450     81099     79861     79915     78964     80898     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81832     81001     79765     79573     79885     79978     78920     79528     80650     79868     79861     81268     82020     82573 
dram[8]:     81919     81218     81570     81764     79766     80286     80623     80367     79611     79716     80857     80876     80893     80284     81888     81056 
dram[9]:     81418     80852     82717     81229     79542     80257     79497     79470     79620     78896     81409     80797     79209     79306     82447     81397 
dram[10]:     81206     81410     80028     80222     80411     81556     79571     79885     78878     79119     80121     80408     79105     78805     80682     81686 
dram[11]:     80724     81659     80376     80184     80684     80481     79609     79639     78589     78441     80557     79685     80018     79202     80865     82352 
total dram writes = 15447702
bank skew: 82717/77248 = 1.07
chip skew: 1292694/1283065 = 1.01
average mf latency per bank:
dram[0]:        527       558       549       577       545       566       522       547       534       552       522       544       534       555       538       559
dram[1]:        514       508       543       541       535       533       518       511       517       514       513       500       524       519       520       515
dram[2]:        528       518       559       548       537       527       520       517       522       511       511       514       524       521       522       526
dram[3]:        524       533       539       532       530       526       518       510       517       515       511       513       521       527       525       525
dram[4]:        534       526       546       561       532       529       519       528       529       524       521       519       528       530       529       529
dram[5]:        522       522       552       548       533       533       522       519       526       521       516       516       528       527       529       526
dram[6]:        530       529       554       551       531       530       520       520       529       520       514       516       533       531       528       527
dram[7]:        539       529       554       559       536       534       518       511       517       517       521       518      2639       534       524       522
dram[8]:        536       524       569       554       541       538      2784       519       531       523       524       521       540       535       530       526
dram[9]:        523       522       545       546       530       532       519       527       516       519       518       522       533       535       518       521
dram[10]:        525       521       552       555       530       530       520       518       523       520       523       518       532       526       525       523
dram[11]:        513       507       535       530       511       520       510       502       509       513       502       504       520       519       512       510
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104405615 n_act=4471810 n_pre=4471794 n_ref_event=0 n_req=5866925 n_rd=5033806 n_rd_L2_A=0 n_write=0 n_wr_bk=1283566 bw_util=0.2126
n_activity=87498035 dram_eff=0.2888
bk0: 315439a 92576175i bk1: 311885a 93016993i bk2: 316752a 92587695i bk3: 317728a 92640621i bk4: 318775a 92516767i bk5: 318702a 92475429i bk6: 308495a 93566524i bk7: 312101a 93113606i bk8: 311599a 93181000i bk9: 313048a 92958710i bk10: 315347a 92589497i bk11: 313921a 92711663i bk12: 314008a 92935316i bk13: 313508a 92990114i bk14: 317577a 92329213i bk15: 314921a 92625665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237793
Row_Buffer_Locality_read = 0.262068
Row_Buffer_Locality_write = 0.091121
Bank_Level_Parallism = 5.174269
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.386185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.212647 
total_CMD = 118832774 
util_bw = 25269488 
Wasted_Col = 48453996 
Wasted_Row = 8321729 
Idle = 36787561 

BW Util Bottlenecks: 
RCDc_limit = 64017365 
RCDWRc_limit = 7256609 
WTRc_limit = 23129723 
RTWc_limit = 17558972 
CCDLc_limit = 4615781 
rwq = 0 
CCDLc_limit_alone = 3307389 
WTRc_limit_alone = 22465702 
RTWc_limit_alone = 16914601 

Commands details: 
total_CMD = 118832774 
n_nop = 104405615 
Read = 5033806 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283566 
n_act = 4471810 
n_pre = 4471794 
n_ref = 0 
n_req = 5866925 
total_req = 6317372 

Dual Bus Interface Util: 
issued_total_row = 8943604 
issued_total_col = 6317372 
Row_Bus_Util =  0.075262 
CoL_Bus_Util = 0.053162 
Either_Row_CoL_Bus_Util = 0.121407 
Issued_on_Two_Bus_Simul_Util = 0.007017 
issued_two_Eff = 0.057795 
queue_avg = 3.562392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104332353 n_act=4497177 n_pre=4497161 n_ref_event=0 n_req=5894106 n_rd=5058193 n_rd_L2_A=0 n_write=0 n_wr_bk=1289411 bw_util=0.2137
n_activity=87444765 dram_eff=0.2904
bk0: 315422a 92550064i bk1: 312764a 92765756i bk2: 322974a 92090868i bk3: 320681a 92268598i bk4: 319541a 92477554i bk5: 317993a 92609820i bk6: 316449a 92822410i bk7: 312496a 93186105i bk8: 311031a 93292538i bk9: 315593a 92838669i bk10: 314889a 92693666i bk11: 312704a 92844096i bk12: 314178a 92807581i bk13: 313372a 92839838i bk14: 318644a 92229219i bk15: 319462a 92152794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237004
Row_Buffer_Locality_read = 0.261259
Row_Buffer_Locality_write = 0.090238
Bank_Level_Parallism = 5.206227
Bank_Level_Parallism_Col = 2.199211
Bank_Level_Parallism_Ready = 1.386431
write_to_read_ratio_blp_rw_average = 0.205904
GrpLevelPara = 1.833091 

BW Util details:
bwutil = 0.213665 
total_CMD = 118832774 
util_bw = 25390416 
Wasted_Col = 48425235 
Wasted_Row = 8198093 
Idle = 36819030 

BW Util Bottlenecks: 
RCDc_limit = 64273194 
RCDWRc_limit = 7272313 
WTRc_limit = 23358845 
RTWc_limit = 17646030 
CCDLc_limit = 4592065 
rwq = 0 
CCDLc_limit_alone = 3278190 
WTRc_limit_alone = 22688509 
RTWc_limit_alone = 17002491 

Commands details: 
total_CMD = 118832774 
n_nop = 104332353 
Read = 5058193 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289411 
n_act = 4497177 
n_pre = 4497161 
n_ref = 0 
n_req = 5894106 
total_req = 6347604 

Dual Bus Interface Util: 
issued_total_row = 8994338 
issued_total_col = 6347604 
Row_Bus_Util =  0.075689 
CoL_Bus_Util = 0.053416 
Either_Row_CoL_Bus_Util = 0.122024 
Issued_on_Two_Bus_Simul_Util = 0.007082 
issued_two_Eff = 0.058034 
queue_avg = 3.374935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37494
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104356032 n_act=4490049 n_pre=4490033 n_ref_event=0 n_req=5887093 n_rd=5048560 n_rd_L2_A=0 n_write=0 n_wr_bk=1292151 bw_util=0.2134
n_activity=87358108 dram_eff=0.2903
bk0: 317248a 92193282i bk1: 313185a 92479420i bk2: 315736a 92597073i bk3: 319412a 92316383i bk4: 317367a 92438866i bk5: 319611a 92155745i bk6: 311939a 92993914i bk7: 316323a 92533579i bk8: 312998a 92834613i bk9: 312599a 92818536i bk10: 310030a 92942495i bk11: 319505a 92093709i bk12: 311839a 92880541i bk13: 314950a 92552719i bk14: 316814a 92211133i bk15: 319004a 92001054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237306
Row_Buffer_Locality_read = 0.261698
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.243165
Bank_Level_Parallism_Col = 2.202530
Bank_Level_Parallism_Ready = 1.390282
write_to_read_ratio_blp_rw_average = 0.206548
GrpLevelPara = 1.834890 

BW Util details:
bwutil = 0.213433 
total_CMD = 118832774 
util_bw = 25362844 
Wasted_Col = 48319111 
Wasted_Row = 8226791 
Idle = 36924028 

BW Util Bottlenecks: 
RCDc_limit = 64078873 
RCDWRc_limit = 7295279 
WTRc_limit = 23369738 
RTWc_limit = 17646981 
CCDLc_limit = 4575964 
rwq = 0 
CCDLc_limit_alone = 3265876 
WTRc_limit_alone = 22700405 
RTWc_limit_alone = 17006226 

Commands details: 
total_CMD = 118832774 
n_nop = 104356032 
Read = 5048560 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292151 
n_act = 4490049 
n_pre = 4490033 
n_ref = 0 
n_req = 5887093 
total_req = 6340711 

Dual Bus Interface Util: 
issued_total_row = 8980082 
issued_total_col = 6340711 
Row_Bus_Util =  0.075569 
CoL_Bus_Util = 0.053358 
Either_Row_CoL_Bus_Util = 0.121824 
Issued_on_Two_Bus_Simul_Util = 0.007103 
issued_two_Eff = 0.058304 
queue_avg = 3.525249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104344413 n_act=4494731 n_pre=4494715 n_ref_event=0 n_req=5894877 n_rd=5057596 n_rd_L2_A=0 n_write=0 n_wr_bk=1288595 bw_util=0.2136
n_activity=87394769 dram_eff=0.2905
bk0: 316058a 92275654i bk1: 313530a 92534528i bk2: 315299a 92488188i bk3: 321731a 91927624i bk4: 320722a 92155965i bk5: 322567a 91876783i bk6: 313344a 92713112i bk7: 315332a 92639452i bk8: 311872a 93006000i bk9: 315383a 92526050i bk10: 317204a 92205565i bk11: 317783a 92170768i bk12: 310387a 93140561i bk13: 313197a 92891332i bk14: 318537a 92007977i bk15: 314650a 92363052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237519
Row_Buffer_Locality_read = 0.261837
Row_Buffer_Locality_write = 0.090629
Bank_Level_Parallism = 5.250945
Bank_Level_Parallism_Col = 2.201004
Bank_Level_Parallism_Ready = 1.385492
write_to_read_ratio_blp_rw_average = 0.206362
GrpLevelPara = 1.834721 

BW Util details:
bwutil = 0.213618 
total_CMD = 118832774 
util_bw = 25384764 
Wasted_Col = 48372973 
Wasted_Row = 8220291 
Idle = 36854746 

BW Util Bottlenecks: 
RCDc_limit = 64176869 
RCDWRc_limit = 7281978 
WTRc_limit = 23316550 
RTWc_limit = 17685663 
CCDLc_limit = 4607760 
rwq = 0 
CCDLc_limit_alone = 3293433 
WTRc_limit_alone = 22647999 
RTWc_limit_alone = 17039887 

Commands details: 
total_CMD = 118832774 
n_nop = 104344413 
Read = 5057596 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288595 
n_act = 4494731 
n_pre = 4494715 
n_ref = 0 
n_req = 5894877 
total_req = 6346191 

Dual Bus Interface Util: 
issued_total_row = 8989446 
issued_total_col = 6346191 
Row_Bus_Util =  0.075648 
CoL_Bus_Util = 0.053404 
Either_Row_CoL_Bus_Util = 0.121922 
Issued_on_Two_Bus_Simul_Util = 0.007130 
issued_two_Eff = 0.058480 
queue_avg = 3.616267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61627
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104363578 n_act=4488498 n_pre=4488482 n_ref_event=0 n_req=5884707 n_rd=5048892 n_rd_L2_A=0 n_write=0 n_wr_bk=1286374 bw_util=0.2132
n_activity=87459253 dram_eff=0.2897
bk0: 314117a 92584585i bk1: 313757a 92512295i bk2: 322197a 91928918i bk3: 322585a 91926298i bk4: 316622a 92535643i bk5: 317480a 92396176i bk6: 311895a 93077409i bk7: 312004a 93034854i bk8: 315327a 92654728i bk9: 314007a 92821999i bk10: 317994a 92196026i bk11: 316490a 92308405i bk12: 311988a 92895992i bk13: 310372a 93103029i bk14: 316869a 92230613i bk15: 315188a 92371778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237261
Row_Buffer_Locality_read = 0.261584
Row_Buffer_Locality_write = 0.090331
Bank_Level_Parallism = 5.227010
Bank_Level_Parallism_Col = 2.194778
Bank_Level_Parallism_Ready = 1.383989
write_to_read_ratio_blp_rw_average = 0.205911
GrpLevelPara = 1.830410 

BW Util details:
bwutil = 0.213250 
total_CMD = 118832774 
util_bw = 25341064 
Wasted_Col = 48452381 
Wasted_Row = 8244299 
Idle = 36795030 

BW Util Bottlenecks: 
RCDc_limit = 64156125 
RCDWRc_limit = 7283334 
WTRc_limit = 23265207 
RTWc_limit = 17625033 
CCDLc_limit = 4628810 
rwq = 0 
CCDLc_limit_alone = 3317935 
WTRc_limit_alone = 22601568 
RTWc_limit_alone = 16977797 

Commands details: 
total_CMD = 118832774 
n_nop = 104363578 
Read = 5048892 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286374 
n_act = 4488498 
n_pre = 4488482 
n_ref = 0 
n_req = 5884707 
total_req = 6335266 

Dual Bus Interface Util: 
issued_total_row = 8976980 
issued_total_col = 6335266 
Row_Bus_Util =  0.075543 
CoL_Bus_Util = 0.053312 
Either_Row_CoL_Bus_Util = 0.121761 
Issued_on_Two_Bus_Simul_Util = 0.007094 
issued_two_Eff = 0.058265 
queue_avg = 3.563060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56306
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104358587 n_act=4490565 n_pre=4490549 n_ref_event=0 n_req=5887942 n_rd=5051519 n_rd_L2_A=0 n_write=0 n_wr_bk=1287295 bw_util=0.2134
n_activity=87387907 dram_eff=0.2901
bk0: 313963a 92608122i bk1: 314067a 92546728i bk2: 322666a 91960760i bk3: 316115a 92447636i bk4: 319553a 92331715i bk5: 322867a 91936785i bk6: 315558a 92670925i bk7: 312972a 92986747i bk8: 314945a 92700571i bk9: 313645a 92996077i bk10: 317220a 92225198i bk11: 318617a 92118175i bk12: 309149a 93228890i bk13: 309079a 93179127i bk14: 316692a 92382754i bk15: 314411a 92563639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237329
Row_Buffer_Locality_read = 0.261677
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.229372
Bank_Level_Parallism_Col = 2.198375
Bank_Level_Parallism_Ready = 1.387249
write_to_read_ratio_blp_rw_average = 0.206404
GrpLevelPara = 1.832355 

BW Util details:
bwutil = 0.213369 
total_CMD = 118832774 
util_bw = 25355256 
Wasted_Col = 48380125 
Wasted_Row = 8222105 
Idle = 36875288 

BW Util Bottlenecks: 
RCDc_limit = 64154148 
RCDWRc_limit = 7281890 
WTRc_limit = 23259439 
RTWc_limit = 17637943 
CCDLc_limit = 4580086 
rwq = 0 
CCDLc_limit_alone = 3274655 
WTRc_limit_alone = 22594378 
RTWc_limit_alone = 16997573 

Commands details: 
total_CMD = 118832774 
n_nop = 104358587 
Read = 5051519 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287295 
n_act = 4490565 
n_pre = 4490549 
n_ref = 0 
n_req = 5887942 
total_req = 6338814 

Dual Bus Interface Util: 
issued_total_row = 8981114 
issued_total_col = 6338814 
Row_Bus_Util =  0.075578 
CoL_Bus_Util = 0.053342 
Either_Row_CoL_Bus_Util = 0.121803 
Issued_on_Two_Bus_Simul_Util = 0.007117 
issued_two_Eff = 0.058431 
queue_avg = 3.518392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104371511 n_act=4483713 n_pre=4483697 n_ref_event=0 n_req=5881931 n_rd=5047380 n_rd_L2_A=0 n_write=0 n_wr_bk=1286090 bw_util=0.2132
n_activity=87440942 dram_eff=0.2897
bk0: 316329a 92309709i bk1: 315763a 92419342i bk2: 315053a 92712446i bk3: 319492a 92399210i bk4: 319899a 92351434i bk5: 319485a 92288154i bk6: 313909a 92905025i bk7: 317879a 92477773i bk8: 310688a 93305135i bk9: 310949a 93316566i bk10: 314807a 92507085i bk11: 314207a 92606085i bk12: 307645a 93265550i bk13: 313862a 92727833i bk14: 318486a 92131856i bk15: 318927a 92041790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237714
Row_Buffer_Locality_read = 0.262059
Row_Buffer_Locality_write = 0.090477
Bank_Level_Parallism = 5.216464
Bank_Level_Parallism_Col = 2.196664
Bank_Level_Parallism_Ready = 1.387622
write_to_read_ratio_blp_rw_average = 0.205974
GrpLevelPara = 1.831563 

BW Util details:
bwutil = 0.213189 
total_CMD = 118832774 
util_bw = 25333880 
Wasted_Col = 48380352 
Wasted_Row = 8276157 
Idle = 36842385 

BW Util Bottlenecks: 
RCDc_limit = 64102295 
RCDWRc_limit = 7266963 
WTRc_limit = 23249438 
RTWc_limit = 17603186 
CCDLc_limit = 4568242 
rwq = 0 
CCDLc_limit_alone = 3262858 
WTRc_limit_alone = 22584458 
RTWc_limit_alone = 16962782 

Commands details: 
total_CMD = 118832774 
n_nop = 104371511 
Read = 5047380 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286090 
n_act = 4483713 
n_pre = 4483697 
n_ref = 0 
n_req = 5881931 
total_req = 6333470 

Dual Bus Interface Util: 
issued_total_row = 8967410 
issued_total_col = 6333470 
Row_Bus_Util =  0.075462 
CoL_Bus_Util = 0.053297 
Either_Row_CoL_Bus_Util = 0.121694 
Issued_on_Two_Bus_Simul_Util = 0.007066 
issued_two_Eff = 0.058060 
queue_avg = 3.520722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104355410 n_act=4490144 n_pre=4490128 n_ref_event=0 n_req=5889872 n_rd=5054126 n_rd_L2_A=0 n_write=0 n_wr_bk=1287305 bw_util=0.2135
n_activity=87424853 dram_eff=0.2901
bk0: 312787a 92746563i bk1: 312294a 92650199i bk2: 322598a 91829296i bk3: 321629a 91966136i bk4: 319817a 92213857i bk5: 320786a 92141788i bk6: 310585a 93128445i bk7: 311021a 92965773i bk8: 311817a 93053763i bk9: 312135a 92851325i bk10: 318278a 92128243i bk11: 318695a 92065941i bk12: 313863a 92755180i bk13: 312352a 92715775i bk14: 317316a 92137565i bk15: 318153a 92023293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237650
Row_Buffer_Locality_read = 0.261945
Row_Buffer_Locality_write = 0.090726
Bank_Level_Parallism = 5.245270
Bank_Level_Parallism_Col = 2.199283
Bank_Level_Parallism_Ready = 1.385051
write_to_read_ratio_blp_rw_average = 0.206260
GrpLevelPara = 1.834042 

BW Util details:
bwutil = 0.213457 
total_CMD = 118832774 
util_bw = 25365724 
Wasted_Col = 48374928 
Wasted_Row = 8244010 
Idle = 36848112 

BW Util Bottlenecks: 
RCDc_limit = 64145248 
RCDWRc_limit = 7271517 
WTRc_limit = 23272072 
RTWc_limit = 17655984 
CCDLc_limit = 4599267 
rwq = 0 
CCDLc_limit_alone = 3287536 
WTRc_limit_alone = 22605217 
RTWc_limit_alone = 17011108 

Commands details: 
total_CMD = 118832774 
n_nop = 104355410 
Read = 5054126 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287305 
n_act = 4490144 
n_pre = 4490128 
n_ref = 0 
n_req = 5889872 
total_req = 6341431 

Dual Bus Interface Util: 
issued_total_row = 8980272 
issued_total_col = 6341431 
Row_Bus_Util =  0.075571 
CoL_Bus_Util = 0.053364 
Either_Row_CoL_Bus_Util = 0.121830 
Issued_on_Two_Bus_Simul_Util = 0.007105 
issued_two_Eff = 0.058321 
queue_avg = 3.619501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6195
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104294674 n_act=4513912 n_pre=4513896 n_ref_event=0 n_req=5913121 n_rd=5073536 n_rd_L2_A=0 n_write=0 n_wr_bk=1292694 bw_util=0.2143
n_activity=87468914 dram_eff=0.2911
bk0: 315111a 92053036i bk1: 312205a 92504034i bk2: 324142a 91480467i bk3: 318377a 92004318i bk4: 321162a 91917254i bk5: 322161a 91735768i bk6: 313245a 92577982i bk7: 315887a 92451377i bk8: 313466a 92571397i bk9: 311438a 92736145i bk10: 319443a 91775804i bk11: 317530a 91888853i bk12: 315920a 92256642i bk13: 316561a 92205221i bk14: 316445a 92094596i bk15: 320443a 91708210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.236628
Row_Buffer_Locality_read = 0.260770
Row_Buffer_Locality_write = 0.090739
Bank_Level_Parallism = 5.305587
Bank_Level_Parallism_Col = 2.203251
Bank_Level_Parallism_Ready = 1.384415
write_to_read_ratio_blp_rw_average = 0.206237
GrpLevelPara = 1.837430 

BW Util details:
bwutil = 0.214292 
total_CMD = 118832774 
util_bw = 25464920 
Wasted_Col = 48468816 
Wasted_Row = 8157291 
Idle = 36741747 

BW Util Bottlenecks: 
RCDc_limit = 64393189 
RCDWRc_limit = 7295506 
WTRc_limit = 23478187 
RTWc_limit = 17750958 
CCDLc_limit = 4657374 
rwq = 0 
CCDLc_limit_alone = 3338929 
WTRc_limit_alone = 22806570 
RTWc_limit_alone = 17104130 

Commands details: 
total_CMD = 118832774 
n_nop = 104294674 
Read = 5073536 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292694 
n_act = 4513912 
n_pre = 4513896 
n_ref = 0 
n_req = 5913121 
total_req = 6366230 

Dual Bus Interface Util: 
issued_total_row = 9027808 
issued_total_col = 6366230 
Row_Bus_Util =  0.075971 
CoL_Bus_Util = 0.053573 
Either_Row_CoL_Bus_Util = 0.122341 
Issued_on_Two_Bus_Simul_Util = 0.007203 
issued_two_Eff = 0.058876 
queue_avg = 3.774837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77484
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104358875 n_act=4489708 n_pre=4489692 n_ref_event=0 n_req=5889797 n_rd=5052695 n_rd_L2_A=0 n_write=0 n_wr_bk=1288063 bw_util=0.2134
n_activity=87396399 dram_eff=0.2902
bk0: 313112a 92553646i bk1: 311018a 92792725i bk2: 324139a 91579570i bk3: 320150a 92033186i bk4: 319241a 92294174i bk5: 318221a 92286680i bk6: 315598a 92735213i bk7: 313863a 92842804i bk8: 309174a 93190312i bk9: 312635a 92835228i bk10: 319894a 91861141i bk11: 316384a 92142197i bk12: 312396a 92974559i bk13: 311530a 92978973i bk14: 318195a 92022628i bk15: 317145a 92124951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237714
Row_Buffer_Locality_read = 0.262029
Row_Buffer_Locality_write = 0.090949
Bank_Level_Parallism = 5.250582
Bank_Level_Parallism_Col = 2.199161
Bank_Level_Parallism_Ready = 1.385481
write_to_read_ratio_blp_rw_average = 0.206441
GrpLevelPara = 1.833878 

BW Util details:
bwutil = 0.213435 
total_CMD = 118832774 
util_bw = 25363032 
Wasted_Col = 48349139 
Wasted_Row = 8233260 
Idle = 36887343 

BW Util Bottlenecks: 
RCDc_limit = 64111073 
RCDWRc_limit = 7281550 
WTRc_limit = 23269926 
RTWc_limit = 17653034 
CCDLc_limit = 4585070 
rwq = 0 
CCDLc_limit_alone = 3273790 
WTRc_limit_alone = 22603919 
RTWc_limit_alone = 17007761 

Commands details: 
total_CMD = 118832774 
n_nop = 104358875 
Read = 5052695 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288063 
n_act = 4489708 
n_pre = 4489692 
n_ref = 0 
n_req = 5889797 
total_req = 6340758 

Dual Bus Interface Util: 
issued_total_row = 8979400 
issued_total_col = 6340758 
Row_Bus_Util =  0.075563 
CoL_Bus_Util = 0.053359 
Either_Row_CoL_Bus_Util = 0.121801 
Issued_on_Two_Bus_Simul_Util = 0.007121 
issued_two_Eff = 0.058468 
queue_avg = 3.621484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62148
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104376835 n_act=4481644 n_pre=4481628 n_ref_event=0 n_req=5878587 n_rd=5047692 n_rd_L2_A=0 n_write=0 n_wr_bk=1283093 bw_util=0.2131
n_activity=87483458 dram_eff=0.2895
bk0: 311598a 92997607i bk1: 311759a 92958707i bk2: 314249a 93071321i bk3: 319015a 92626020i bk4: 315463a 92852878i bk5: 321688a 92180598i bk6: 315283a 92937797i bk7: 316177a 92834083i bk8: 311361a 93325450i bk9: 312066a 93158816i bk10: 316446a 92567238i bk11: 320238a 92227882i bk12: 313781a 93005480i bk13: 311655a 93293255i bk14: 316592a 92641073i bk15: 320321a 92249387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237632
Row_Buffer_Locality_read = 0.261798
Row_Buffer_Locality_write = 0.090829
Bank_Level_Parallism = 5.173668
Bank_Level_Parallism_Col = 2.192629
Bank_Level_Parallism_Ready = 1.386350
write_to_read_ratio_blp_rw_average = 0.205590
GrpLevelPara = 1.828595 

BW Util details:
bwutil = 0.213099 
total_CMD = 118832774 
util_bw = 25323140 
Wasted_Col = 48446789 
Wasted_Row = 8278606 
Idle = 36784239 

BW Util Bottlenecks: 
RCDc_limit = 64183580 
RCDWRc_limit = 7234621 
WTRc_limit = 23159474 
RTWc_limit = 17538810 
CCDLc_limit = 4568398 
rwq = 0 
CCDLc_limit_alone = 3264477 
WTRc_limit_alone = 22495133 
RTWc_limit_alone = 16899230 

Commands details: 
total_CMD = 118832774 
n_nop = 104376835 
Read = 5047692 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283093 
n_act = 4481644 
n_pre = 4481628 
n_ref = 0 
n_req = 5878587 
total_req = 6330785 

Dual Bus Interface Util: 
issued_total_row = 8963272 
issued_total_col = 6330785 
Row_Bus_Util =  0.075428 
CoL_Bus_Util = 0.053275 
Either_Row_CoL_Bus_Util = 0.121649 
Issued_on_Two_Bus_Simul_Util = 0.007053 
issued_two_Eff = 0.057977 
queue_avg = 3.402987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40299
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=118832774 n_nop=104422870 n_act=4463436 n_pre=4463420 n_ref_event=0 n_req=5858029 n_rd=5026471 n_rd_L2_A=0 n_write=0 n_wr_bk=1283065 bw_util=0.2124
n_activity=87335590 dram_eff=0.289
bk0: 312402a 93050440i bk1: 311967a 92936273i bk2: 317631a 92792085i bk3: 314470a 92996637i bk4: 314722a 92950906i bk5: 320108a 92477213i bk6: 315631a 92976315i bk7: 310235a 93428520i bk8: 310017a 93514543i bk9: 308805a 93684667i bk10: 317189a 92670152i bk11: 317103a 92635403i bk12: 313108a 93107226i bk13: 309819a 93494833i bk14: 318149a 92635137i bk15: 315115a 92610444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.238065
Row_Buffer_Locality_read = 0.262461
Row_Buffer_Locality_write = 0.090602
Bank_Level_Parallism = 5.145593
Bank_Level_Parallism_Col = 2.190896
Bank_Level_Parallism_Ready = 1.386736
write_to_read_ratio_blp_rw_average = 0.205422
GrpLevelPara = 1.826908 

BW Util details:
bwutil = 0.212384 
total_CMD = 118832774 
util_bw = 25238144 
Wasted_Col = 48333169 
Wasted_Row = 8307883 
Idle = 36953578 

BW Util Bottlenecks: 
RCDc_limit = 63903212 
RCDWRc_limit = 7249851 
WTRc_limit = 23169406 
RTWc_limit = 17434228 
CCDLc_limit = 4559449 
rwq = 0 
CCDLc_limit_alone = 3259873 
WTRc_limit_alone = 22504384 
RTWc_limit_alone = 16799674 

Commands details: 
total_CMD = 118832774 
n_nop = 104422870 
Read = 5026471 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283065 
n_act = 4463436 
n_pre = 4463420 
n_ref = 0 
n_req = 5858029 
total_req = 6309536 

Dual Bus Interface Util: 
issued_total_row = 8926856 
issued_total_col = 6309536 
Row_Bus_Util =  0.075121 
CoL_Bus_Util = 0.053096 
Either_Row_CoL_Bus_Util = 0.121262 
Issued_on_Two_Bus_Simul_Util = 0.006955 
issued_two_Eff = 0.057356 
queue_avg = 3.299998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4782905, Miss = 2654529, Miss_rate = 0.555, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4699300, Miss = 2652350, Miss_rate = 0.564, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4774485, Miss = 2669664, Miss_rate = 0.559, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4720214, Miss = 2661603, Miss_rate = 0.564, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4781816, Miss = 2650504, Miss_rate = 0.554, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4739819, Miss = 2671121, Miss_rate = 0.564, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4752305, Miss = 2659956, Miss_rate = 0.560, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4772067, Miss = 2670705, Miss_rate = 0.560, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4783131, Miss = 2663541, Miss_rate = 0.557, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4775122, Miss = 2658415, Miss_rate = 0.557, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4767130, Miss = 2666279, Miss_rate = 0.559, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4709884, Miss = 2658306, Miss_rate = 0.564, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4758112, Miss = 2653344, Miss_rate = 0.558, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4750062, Miss = 2667080, Miss_rate = 0.561, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8307558, Miss = 2663599, Miss_rate = 0.321, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4772040, Miss = 2663600, Miss_rate = 0.558, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9227006, Miss = 2675470, Miss_rate = 0.290, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4749583, Miss = 2671138, Miss_rate = 0.562, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4774154, Miss = 2668285, Miss_rate = 0.559, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4692852, Miss = 2657482, Miss_rate = 0.566, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4740180, Miss = 2651309, Miss_rate = 0.559, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4747828, Miss = 2669456, Miss_rate = 0.562, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4731444, Miss = 2655386, Miss_rate = 0.561, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4702081, Miss = 2644158, Miss_rate = 0.562, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 122011078
L2_total_cache_misses = 63877280
L2_total_cache_miss_rate = 0.5235
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34847627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25752839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111182040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829038
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=122011078
icnt_total_pkts_simt_to_mem=122011078
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 122011078
Req_Network_cycles = 46338181
Req_Network_injected_packets_per_cycle =       2.6331 
Req_Network_conflicts_per_cycle =       0.3405
Req_Network_conflicts_per_cycle_util =       0.4812
Req_Bank_Level_Parallism =       3.7215
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0968
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7401

Reply_Network_injected_packets_num = 122011078
Reply_Network_cycles = 46338181
Reply_Network_injected_packets_per_cycle =        2.6331
Reply_Network_conflicts_per_cycle =        1.0746
Reply_Network_conflicts_per_cycle_util =       1.5135
Reply_Bank_Level_Parallism =       3.7085
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1773
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0878
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 18 hrs, 39 min, 22 sec (239962 sec)
gpgpu_simulation_rate = 15656 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 7072538x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z9bc_updateiPiPb'
Destroy streams for kernel 25: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 25 
gpu_sim_cycle = 146048
gpu_sim_insn = 94715683
gpu_ipc =     648.5243
gpu_tot_sim_cycle = 46484229
gpu_tot_sim_insn = 3851625097
gpu_tot_ipc =      82.8588
gpu_tot_issued_cta = 473400
gpu_occupancy = 97.0654% 
gpu_tot_occupancy = 51.9366% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1858
partiton_level_parallism_total  =       2.6411
partiton_level_parallism_util =       5.4587
partiton_level_parallism_util_total  =       3.7288
L2_BW  =     226.5164 GB/Sec
L2_BW_total  =     115.3623 GB/Sec
gpu_total_sim_rate=15941

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7836895, Miss = 3316797, Miss_rate = 0.423, Pending_hits = 78286, Reservation_fails = 389614
	L1D_cache_core[1]: Access = 7622398, Miss = 3217402, Miss_rate = 0.422, Pending_hits = 75327, Reservation_fails = 396208
	L1D_cache_core[2]: Access = 7440731, Miss = 3133856, Miss_rate = 0.421, Pending_hits = 76010, Reservation_fails = 388015
	L1D_cache_core[3]: Access = 7726395, Miss = 3196393, Miss_rate = 0.414, Pending_hits = 76086, Reservation_fails = 377752
	L1D_cache_core[4]: Access = 7706985, Miss = 3345753, Miss_rate = 0.434, Pending_hits = 78579, Reservation_fails = 419159
	L1D_cache_core[5]: Access = 7623163, Miss = 3156984, Miss_rate = 0.414, Pending_hits = 75417, Reservation_fails = 372027
	L1D_cache_core[6]: Access = 7590866, Miss = 3115769, Miss_rate = 0.410, Pending_hits = 74382, Reservation_fails = 378763
	L1D_cache_core[7]: Access = 7572023, Miss = 3062850, Miss_rate = 0.404, Pending_hits = 72404, Reservation_fails = 348452
	L1D_cache_core[8]: Access = 7753169, Miss = 3291858, Miss_rate = 0.425, Pending_hits = 75863, Reservation_fails = 401951
	L1D_cache_core[9]: Access = 7265353, Miss = 2941264, Miss_rate = 0.405, Pending_hits = 74961, Reservation_fails = 347853
	L1D_cache_core[10]: Access = 7861300, Miss = 3235561, Miss_rate = 0.412, Pending_hits = 75813, Reservation_fails = 373962
	L1D_cache_core[11]: Access = 7642323, Miss = 3303526, Miss_rate = 0.432, Pending_hits = 78461, Reservation_fails = 432134
	L1D_cache_core[12]: Access = 7553915, Miss = 3193659, Miss_rate = 0.423, Pending_hits = 75855, Reservation_fails = 390132
	L1D_cache_core[13]: Access = 7892909, Miss = 3340198, Miss_rate = 0.423, Pending_hits = 76294, Reservation_fails = 410140
	L1D_cache_core[14]: Access = 7732484, Miss = 3233163, Miss_rate = 0.418, Pending_hits = 77416, Reservation_fails = 394920
	L1D_cache_core[15]: Access = 6600896, Miss = 2535814, Miss_rate = 0.384, Pending_hits = 68439, Reservation_fails = 318556
	L1D_cache_core[16]: Access = 7678224, Miss = 3262081, Miss_rate = 0.425, Pending_hits = 76362, Reservation_fails = 408379
	L1D_cache_core[17]: Access = 7624520, Miss = 3240649, Miss_rate = 0.425, Pending_hits = 77701, Reservation_fails = 396728
	L1D_cache_core[18]: Access = 7603296, Miss = 3221254, Miss_rate = 0.424, Pending_hits = 75789, Reservation_fails = 411844
	L1D_cache_core[19]: Access = 7924136, Miss = 3290921, Miss_rate = 0.415, Pending_hits = 75800, Reservation_fails = 401349
	L1D_cache_core[20]: Access = 7732635, Miss = 3188621, Miss_rate = 0.412, Pending_hits = 76990, Reservation_fails = 404100
	L1D_cache_core[21]: Access = 7523971, Miss = 3183573, Miss_rate = 0.423, Pending_hits = 75436, Reservation_fails = 396268
	L1D_cache_core[22]: Access = 7714022, Miss = 3252732, Miss_rate = 0.422, Pending_hits = 75073, Reservation_fails = 411690
	L1D_cache_core[23]: Access = 6979784, Miss = 2808676, Miss_rate = 0.402, Pending_hits = 72607, Reservation_fails = 346772
	L1D_cache_core[24]: Access = 7539104, Miss = 3141788, Miss_rate = 0.417, Pending_hits = 75559, Reservation_fails = 400167
	L1D_cache_core[25]: Access = 7550248, Miss = 3187162, Miss_rate = 0.422, Pending_hits = 77176, Reservation_fails = 399056
	L1D_cache_core[26]: Access = 7785019, Miss = 3305731, Miss_rate = 0.425, Pending_hits = 77739, Reservation_fails = 438613
	L1D_cache_core[27]: Access = 7675782, Miss = 3191924, Miss_rate = 0.416, Pending_hits = 75399, Reservation_fails = 401212
	L1D_cache_core[28]: Access = 7327078, Miss = 3022713, Miss_rate = 0.413, Pending_hits = 74001, Reservation_fails = 365375
	L1D_cache_core[29]: Access = 7416583, Miss = 3010653, Miss_rate = 0.406, Pending_hits = 73800, Reservation_fails = 348727
	L1D_total_cache_accesses = 227496207
	L1D_total_cache_misses = 94929325
	L1D_total_cache_miss_rate = 0.4173
	L1D_total_cache_pending_hits = 2269025
	L1D_total_cache_reservation_fails = 11669918
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65923905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8230733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22927972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269025
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216667156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829051

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8074419
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 473400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
368465, 342121, 382762, 366372, 369453, 369038, 357485, 368524, 346013, 350467, 375212, 370174, 361467, 353011, 341564, 336105, 347016, 323964, 328471, 347640, 346252, 329535, 360026, 381329, 375388, 356680, 365051, 357089, 348645, 373659, 359098, 360461, 
gpgpu_n_tot_thrd_icount = 10802664992
gpgpu_n_tot_w_icount = 337583281
gpgpu_n_stall_shd_mem = 65721800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 111939405
gpgpu_n_mem_write_global = 10829051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 432474288
gpgpu_n_store_insn = 46686707
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 911351808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542674
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179126
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81354331	W0_Idle:421715321	W0_Scoreboard:-666751893	W1:109527462	W2:36343225	W3:19560549	W4:12793738	W5:9299855	W6:7257902	W7:5915235	W8:4946622	W9:4231758	W10:3707323	W11:3232907	W12:2895105	W13:2548896	W14:2280840	W15:2047655	W16:1796081	W17:1601913	W18:1406900	W19:1234175	W20:1097174	W21:963103	W22:862837	W23:801496	W24:788331	W25:803388	W26:877068	W27:993427	W28:1176362	W29:1402348	W30:1705230	W31:2102870	W32:91381506
single_issue_nums: WS0:84231240	WS1:84086019	WS2:84683038	WS3:84582984	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 710815016 {8:88851877,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433162040 {40:10829051,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923501120 {40:23087528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3554075080 {40:88851877,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632408 {8:10829051,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923501120 {40:23087528,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:40265325 	1497020 	2348499 	4285941 	8281083 	6618094 	4336676 	2428435 	983903 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019508 	61004790 	3006454 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368151 	1326499 	202055 	81013 	95249993 	1617104 	197358 	91272 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	101871670 	12915119 	4870995 	2013636 	748596 	275446 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4791 	41181 	58 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.327074  1.334416  1.322966  1.326816  1.320086  1.322618  1.331698  1.328282  1.323191  1.322009  1.318835  1.324368  1.328001  1.334037  1.319354  1.326063 
dram[1]:  1.327190  1.329370  1.320810  1.322144  1.320779  1.321791  1.325643  1.329177  1.324031  1.322335  1.321501  1.324271  1.329441  1.329878  1.319297  1.319119 
dram[2]:  1.325343  1.328173  1.325595  1.324319  1.321662  1.319511  1.329268  1.325578  1.322830  1.323389  1.325600  1.321150  1.332701  1.328259  1.322192  1.319866 
dram[3]:  1.326509  1.328843  1.325951  1.321101  1.321276  1.319460  1.328807  1.326713  1.324702  1.320601  1.322176  1.321698  1.334565  1.332646  1.321045  1.325289 
dram[4]:  1.327690  1.330005  1.319591  1.321267  1.323736  1.321362  1.328886  1.329532  1.319309  1.321964  1.318631  1.322001  1.330901  1.333600  1.321061  1.324941 
dram[5]:  1.328144  1.328418  1.320651  1.324835  1.322021  1.319088  1.325184  1.330106  1.319901  1.323065  1.319736  1.319193  1.333411  1.334596  1.322793  1.325327 
dram[6]:  1.327724  1.327325  1.327131  1.321604  1.321251  1.320926  1.329229  1.323091  1.328434  1.326845  1.320895  1.321336  1.336845  1.330866  1.321502  1.322271 
dram[7]:  1.332760  1.330548  1.319851  1.321594  1.323261  1.320384  1.331495  1.328052  1.324942  1.324567  1.319374  1.320279  1.332316  1.331481  1.323361  1.321255 
dram[8]:  1.324726  1.330646  1.318586  1.325405  1.320735  1.320588  1.325469  1.325372  1.321237  1.325545  1.317677  1.321583  1.325894  1.328545  1.322613  1.321160 
dram[9]:  1.328963  1.332124  1.317554  1.323266  1.323614  1.322663  1.326458  1.327748  1.326651  1.322806  1.318400  1.322547  1.334014  1.336185  1.320935  1.323381 
dram[10]:  1.331023  1.330899  1.326956  1.323043  1.325118  1.317188  1.325842  1.326050  1.323945  1.322706  1.322514  1.318581  1.331760  1.334453  1.324280  1.320837 
dram[11]:  1.329216  1.329110  1.324606  1.326540  1.324496  1.321330  1.326314  1.329130  1.325500  1.327738  1.320699  1.321767  1.331694  1.334270  1.323417  1.321927 
average row locality = 71384437/53876294 = 1.324969
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    319387    315833    320716    321692    322742    322669    312435    316041    315503    316952    319251    317825    317972    317472    321544    318889 
dram[1]:    319370    316712    326938    324645    323509    321961    320389    316436    314935    319496    318793    316607    318139    317336    322610    323430 
dram[2]:    321196    317133    319700    323376    321335    323579    315879    320263    316902    316503    313934    323409    315803    318914    320782    322972 
dram[3]:    320006    317478    319263    325695    324690    326535    317284    319272    315776    319287    321108    321687    314349    317160    322503    318615 
dram[4]:    318065    317703    326161    326549    320590    321447    315835    315944    319231    317911    321898    320394    315952    314336    320837    319156 
dram[5]:    317911    318015    326630    320078    323521    326835    319498    316912    318849    317549    321124    322520    313112    313039    320660    318379 
dram[6]:    320277    319711    319017    323456    323867    323453    317848    321815    314592    314853    318711    318111    311609    317826    322454    322895 
dram[7]:    316734    316239    326566    325597    323785    324754    314521    314957    315720    316038    322182    322599    317827    316316    321284    322119 
dram[8]:    319052    316145    328110    322345    325130    326129    317181    319823    317370    315342    323345    321432    319888    320529    320413    324410 
dram[9]:    317055    314962    328107    324117    323209    322187    319534    317798    313078    316539    323798    320288    316363    315498    322161    321113 
dram[10]:    315540    315703    318217    322983    319431    325656    319218    320111    315264    315970    320350    324142    317749    315623    320560    324289 
dram[11]:    316346    315911    321599    318438    318690    324076    319566    314169    313920    312708    321093    321007    317076    313786    322115    319083 
total dram reads = 61357831
bank skew: 328110/311609 = 1.05
chip skew: 5136644/5089583 = 1.01
number of total write accesses:
dram[0]:     80440     80667     81212     80203     79873     79782     79614     80413     79400     79336     80704     80063     79509     79418     81363     81582 
dram[1]:     81815     81285     81563     81556     79480     79304     79891     79266     79037     79602     80126     80590     81390     80288     81936     82294 
dram[2]:     82420     82530     81081     80314     79297     81278     79982     80630     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78438     79298     79756     79717     79479     79614     82136     82266 
dram[4]:     81181     81613     80972     81874     79742     80933     79115     78764     78553     78229     80632     80795     80627     79945     81514     81892 
dram[5]:     81844     81374     81382     81486     79883     80177     80268     79279     79454     77995     80927     80932     79554     79724     81877     81143 
dram[6]:     81684     81308     80450     81100     79862     79915     78966     80901     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81832     81001     79768     79573     79886     79980     78921     79528     80650     79868     79862     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80626     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80852     82717     81229     79544     80257     79500     79470     79620     78896     81409     80797     79209     79306     82447     81398 
dram[10]:     81207     81411     80028     80222     80414     81557     79572     79885     78878     79119     80123     80408     79105     78805     80683     81686 
dram[11]:     80725     81660     80376     80185     80685     80481     79612     79639     78589     78441     80557     79685     80018     79203     80865     82352 
total dram writes = 15447796
bank skew: 82717/77248 = 1.07
chip skew: 1292703/1283073 = 1.01
average mf latency per bank:
dram[0]:        526       556       547       575       543       564       520       545       532       551       520       543       533       554       536       557
dram[1]:        513       507       542       540       534       531       516       510       516       513       512       499       522       518       519       514
dram[2]:        526       516       557       546       535       525       518       516       521       510       509       512       522       520       521       525
dram[3]:        522       531       537       530       529       525       517       509       515       513       510       512       519       525       524       523
dram[4]:        532       524       544       559       530       527       517       527       528       523       519       517       526       529       528       528
dram[5]:        521       520       550       546       532       531       521       518       525       519       514       515       526       525       528       524
dram[6]:        528       527       552       550       530       528       519       519       528       519       512       515       532       530       527       526
dram[7]:        537       527       552       558       535       533       516       510       515       516       520       516      2616       532       522       521
dram[8]:        535       523       568       552       540       537      2760       518       530       521       522       519       539       533       528       525
dram[9]:        521       521       543       545       528       531       517       526       514       518       516       520       532       534       516       519
dram[10]:        523       520       550       554       528       529       519       517       521       519       522       516       530       524       523       522
dram[11]:        512       505       534       528       510       518       509       501       507       512       500       503       518       517       511       508
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104713532 n_act=4473570 n_pre=4473554 n_ref_event=0 n_req=5930053 n_rd=5096923 n_rd_L2_A=0 n_write=0 n_wr_bk=1283579 bw_util=0.2141
n_activity=87836308 dram_eff=0.2906
bk0: 319387a 92924386i bk1: 315833a 93362556i bk2: 320716a 92928678i bk3: 321692a 92980321i bk4: 322742a 92858627i bk5: 322669a 92816834i bk6: 312435a 93911813i bk7: 316041a 93456980i bk8: 315503a 93521140i bk9: 316952a 93297787i bk10: 319251a 92936908i bk11: 317825a 93056660i bk12: 317972a 93279858i bk13: 317472a 93331794i bk14: 321544a 92671089i bk15: 318889a 92965617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245610
Row_Buffer_Locality_read = 0.270863
Row_Buffer_Locality_write = 0.091120
Bank_Level_Parallism = 5.163393
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.385254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.214098 
total_CMD = 119207307 
util_bw = 25522008 
Wasted_Col = 48491918 
Wasted_Row = 8329549 
Idle = 36863832 

BW Util Bottlenecks: 
RCDc_limit = 64038586 
RCDWRc_limit = 7256682 
WTRc_limit = 23129892 
RTWc_limit = 17559366 
CCDLc_limit = 4640675 
rwq = 0 
CCDLc_limit_alone = 3332258 
WTRc_limit_alone = 22465869 
RTWc_limit_alone = 16914972 

Commands details: 
total_CMD = 119207307 
n_nop = 104713532 
Read = 5096923 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283579 
n_act = 4473570 
n_pre = 4473554 
n_ref = 0 
n_req = 5930053 
total_req = 6380502 

Dual Bus Interface Util: 
issued_total_row = 8947124 
issued_total_col = 6380502 
Row_Bus_Util =  0.075055 
CoL_Bus_Util = 0.053524 
Either_Row_CoL_Bus_Util = 0.121585 
Issued_on_Two_Bus_Simul_Util = 0.006995 
issued_two_Eff = 0.057532 
queue_avg = 3.567216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104640276 n_act=4498938 n_pre=4498922 n_ref_event=0 n_req=5957229 n_rd=5121306 n_rd_L2_A=0 n_write=0 n_wr_bk=1289423 bw_util=0.2151
n_activity=87781193 dram_eff=0.2921
bk0: 319370a 92897993i bk1: 316712a 93110651i bk2: 326938a 92432198i bk3: 324645a 92607667i bk4: 323509a 92818602i bk5: 321961a 92949981i bk6: 320389a 93167676i bk7: 316436a 93528433i bk8: 314935a 93631621i bk9: 319496a 93176849i bk10: 318793a 93040890i bk11: 316607a 93189590i bk12: 318139a 93151922i bk13: 317336a 93181081i bk14: 322610a 92571207i bk15: 323430a 92493916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.244794
Row_Buffer_Locality_read = 0.270021
Row_Buffer_Locality_write = 0.090238
Bank_Level_Parallism = 5.195515
Bank_Level_Parallism_Col = 2.198302
Bank_Level_Parallism_Ready = 1.385685
write_to_read_ratio_blp_rw_average = 0.205146
GrpLevelPara = 1.833111 

BW Util details:
bwutil = 0.215112 
total_CMD = 119207307 
util_bw = 25642916 
Wasted_Col = 48459905 
Wasted_Row = 8206639 
Idle = 36897847 

BW Util Bottlenecks: 
RCDc_limit = 64294768 
RCDWRc_limit = 7272343 
WTRc_limit = 23358949 
RTWc_limit = 17646426 
CCDLc_limit = 4613943 
rwq = 0 
CCDLc_limit_alone = 3300044 
WTRc_limit_alone = 22688613 
RTWc_limit_alone = 17002863 

Commands details: 
total_CMD = 119207307 
n_nop = 104640276 
Read = 5121306 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289423 
n_act = 4498938 
n_pre = 4498922 
n_ref = 0 
n_req = 5957229 
total_req = 6410729 

Dual Bus Interface Util: 
issued_total_row = 8997860 
issued_total_col = 6410729 
Row_Bus_Util =  0.075481 
CoL_Bus_Util = 0.053778 
Either_Row_CoL_Bus_Util = 0.122199 
Issued_on_Two_Bus_Simul_Util = 0.007060 
issued_two_Eff = 0.057771 
queue_avg = 3.380334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38033
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104663980 n_act=4491792 n_pre=4491776 n_ref_event=0 n_req=5950216 n_rd=5111680 n_rd_L2_A=0 n_write=0 n_wr_bk=1292154 bw_util=0.2149
n_activity=87695179 dram_eff=0.2921
bk0: 321196a 92541364i bk1: 317133a 92824668i bk2: 319700a 92938130i bk3: 323376a 92656299i bk4: 321335a 92779866i bk5: 323579a 92495871i bk6: 315879a 93339176i bk7: 320263a 92876465i bk8: 316902a 93172887i bk9: 316503a 93155719i bk10: 313934a 93289611i bk11: 323409a 92438900i bk12: 315803a 93224519i bk13: 318914a 92893712i bk14: 320782a 92552976i bk15: 322972a 92342746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245104
Row_Buffer_Locality_read = 0.270474
Row_Buffer_Locality_write = 0.090452
Bank_Level_Parallism = 5.232414
Bank_Level_Parallism_Col = 2.201644
Bank_Level_Parallism_Ready = 1.389547
write_to_read_ratio_blp_rw_average = 0.205780
GrpLevelPara = 1.834898 

BW Util details:
bwutil = 0.214881 
total_CMD = 119207307 
util_bw = 25615336 
Wasted_Col = 48353759 
Wasted_Row = 8234616 
Idle = 37003596 

BW Util Bottlenecks: 
RCDc_limit = 64100473 
RCDWRc_limit = 7295284 
WTRc_limit = 23369773 
RTWc_limit = 17647072 
CCDLc_limit = 4597758 
rwq = 0 
CCDLc_limit_alone = 3287670 
WTRc_limit_alone = 22700440 
RTWc_limit_alone = 17006317 

Commands details: 
total_CMD = 119207307 
n_nop = 104663980 
Read = 5111680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292154 
n_act = 4491792 
n_pre = 4491776 
n_ref = 0 
n_req = 5950216 
total_req = 6403834 

Dual Bus Interface Util: 
issued_total_row = 8983568 
issued_total_col = 6403834 
Row_Bus_Util =  0.075361 
CoL_Bus_Util = 0.053720 
Either_Row_CoL_Bus_Util = 0.122000 
Issued_on_Two_Bus_Simul_Util = 0.007081 
issued_two_Eff = 0.058039 
queue_avg = 3.530126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104652398 n_act=4496462 n_pre=4496446 n_ref_event=0 n_req=5957994 n_rd=5120708 n_rd_L2_A=0 n_write=0 n_wr_bk=1288601 bw_util=0.2151
n_activity=87730961 dram_eff=0.2922
bk0: 320006a 92621987i bk1: 317478a 92879242i bk2: 319263a 92829172i bk3: 325695a 92267103i bk4: 324690a 92497096i bk5: 326535a 92217084i bk6: 317284a 93057768i bk7: 319272a 92982130i bk8: 315776a 93345788i bk9: 319287a 92864997i bk10: 321108a 92552695i bk11: 321687a 92516046i bk12: 314349a 93482578i bk13: 317160a 93233133i bk14: 322503a 92349642i bk15: 318615a 92704160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245306
Row_Buffer_Locality_read = 0.270597
Row_Buffer_Locality_write = 0.090629
Bank_Level_Parallism = 5.239960
Bank_Level_Parallism_Col = 2.200038
Bank_Level_Parallism_Ready = 1.384713
write_to_read_ratio_blp_rw_average = 0.205599
GrpLevelPara = 1.834691 

BW Util details:
bwutil = 0.215064 
total_CMD = 119207307 
util_bw = 25637236 
Wasted_Col = 48409420 
Wasted_Row = 8227902 
Idle = 36932749 

BW Util Bottlenecks: 
RCDc_limit = 64198176 
RCDWRc_limit = 7281997 
WTRc_limit = 23316608 
RTWc_limit = 17686033 
CCDLc_limit = 4631457 
rwq = 0 
CCDLc_limit_alone = 3317111 
WTRc_limit_alone = 22648057 
RTWc_limit_alone = 17040238 

Commands details: 
total_CMD = 119207307 
n_nop = 104652398 
Read = 5120708 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288601 
n_act = 4496462 
n_pre = 4496446 
n_ref = 0 
n_req = 5957994 
total_req = 6409309 

Dual Bus Interface Util: 
issued_total_row = 8992908 
issued_total_col = 6409309 
Row_Bus_Util =  0.075439 
CoL_Bus_Util = 0.053766 
Either_Row_CoL_Bus_Util = 0.122097 
Issued_on_Two_Bus_Simul_Util = 0.007108 
issued_two_Eff = 0.058215 
queue_avg = 3.621385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104671489 n_act=4490262 n_pre=4490246 n_ref_event=0 n_req=5947831 n_rd=5112009 n_rd_L2_A=0 n_write=0 n_wr_bk=1286381 bw_util=0.2147
n_activity=87796285 dram_eff=0.2915
bk0: 318065a 92931495i bk1: 317703a 92857397i bk2: 326161a 92270159i bk3: 326549a 92265003i bk4: 320590a 92875907i bk5: 321447a 92736830i bk6: 315835a 93422351i bk7: 315944a 93377495i bk8: 319231a 92994556i bk9: 317911a 93160596i bk10: 321898a 92543721i bk11: 320394a 92654049i bk12: 315952a 93240116i bk13: 314336a 93445191i bk14: 320837a 92572369i bk15: 319156a 92713148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245059
Row_Buffer_Locality_read = 0.270357
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.216012
Bank_Level_Parallism_Col = 2.193738
Bank_Level_Parallism_Ready = 1.383156
write_to_read_ratio_blp_rw_average = 0.205138
GrpLevelPara = 1.830300 

BW Util details:
bwutil = 0.214698 
total_CMD = 119207307 
util_bw = 25593560 
Wasted_Col = 48490343 
Wasted_Row = 8251880 
Idle = 36871524 

BW Util Bottlenecks: 
RCDc_limit = 64177531 
RCDWRc_limit = 7283377 
WTRc_limit = 23265281 
RTWc_limit = 17625276 
CCDLc_limit = 4653738 
rwq = 0 
CCDLc_limit_alone = 3342829 
WTRc_limit_alone = 22601642 
RTWc_limit_alone = 16978006 

Commands details: 
total_CMD = 119207307 
n_nop = 104671489 
Read = 5112009 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286381 
n_act = 4490262 
n_pre = 4490246 
n_ref = 0 
n_req = 5947831 
total_req = 6398390 

Dual Bus Interface Util: 
issued_total_row = 8980508 
issued_total_col = 6398390 
Row_Bus_Util =  0.075335 
CoL_Bus_Util = 0.053674 
Either_Row_CoL_Bus_Util = 0.121937 
Issued_on_Two_Bus_Simul_Util = 0.007072 
issued_two_Eff = 0.058000 
queue_avg = 3.568134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104666553 n_act=4492313 n_pre=4492297 n_ref_event=0 n_req=5951059 n_rd=5114632 n_rd_L2_A=0 n_write=0 n_wr_bk=1287299 bw_util=0.2148
n_activity=87722960 dram_eff=0.2919
bk0: 317911a 92955843i bk1: 318015a 92891133i bk2: 326630a 92302624i bk3: 320078a 92788022i bk4: 323521a 92672073i bk5: 326835a 92277445i bk6: 319498a 93015795i bk7: 316912a 93329392i bk8: 318849a 93040090i bk9: 317549a 93335098i bk10: 321124a 92572666i bk11: 322520a 92463652i bk12: 313112a 93572616i bk13: 313039a 93521015i bk14: 320660a 92724737i bk15: 318379a 92904870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245124
Row_Buffer_Locality_read = 0.270447
Row_Buffer_Locality_write = 0.090277
Bank_Level_Parallism = 5.218634
Bank_Level_Parallism_Col = 2.197441
Bank_Level_Parallism_Ready = 1.386435
write_to_read_ratio_blp_rw_average = 0.205642
GrpLevelPara = 1.832332 

BW Util details:
bwutil = 0.214817 
total_CMD = 119207307 
util_bw = 25607724 
Wasted_Col = 48414769 
Wasted_Row = 8229512 
Idle = 36955302 

BW Util Bottlenecks: 
RCDc_limit = 64174614 
RCDWRc_limit = 7281895 
WTRc_limit = 23259520 
RTWc_limit = 17638191 
CCDLc_limit = 4602416 
rwq = 0 
CCDLc_limit_alone = 3296950 
WTRc_limit_alone = 22594459 
RTWc_limit_alone = 16997786 

Commands details: 
total_CMD = 119207307 
n_nop = 104666553 
Read = 5114632 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287299 
n_act = 4492313 
n_pre = 4492297 
n_ref = 0 
n_req = 5951059 
total_req = 6401931 

Dual Bus Interface Util: 
issued_total_row = 8984610 
issued_total_col = 6401931 
Row_Bus_Util =  0.075370 
CoL_Bus_Util = 0.053704 
Either_Row_CoL_Bus_Util = 0.121979 
Issued_on_Two_Bus_Simul_Util = 0.007095 
issued_two_Eff = 0.058167 
queue_avg = 3.523453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104679468 n_act=4485460 n_pre=4485444 n_ref_event=0 n_req=5945052 n_rd=5110495 n_rd_L2_A=0 n_write=0 n_wr_bk=1286097 bw_util=0.2146
n_activity=87776951 dram_eff=0.2915
bk0: 320277a 92657299i bk1: 319711a 92764239i bk2: 319017a 93053442i bk3: 323456a 92738763i bk4: 323867a 92691917i bk5: 323453a 92628116i bk6: 317848a 93250181i bk7: 321815a 92820628i bk8: 314592a 93644370i bk9: 314853a 93655186i bk10: 318711a 92855048i bk11: 318111a 92951665i bk12: 311609a 93609907i bk13: 317826a 93069595i bk14: 322454a 92473907i bk15: 322895a 92382239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245514
Row_Buffer_Locality_read = 0.270831
Row_Buffer_Locality_write = 0.090479
Bank_Level_Parallism = 5.205810
Bank_Level_Parallism_Col = 2.195785
Bank_Level_Parallism_Ready = 1.386931
write_to_read_ratio_blp_rw_average = 0.205214
GrpLevelPara = 1.831603 

BW Util details:
bwutil = 0.214638 
total_CMD = 119207307 
util_bw = 25586368 
Wasted_Col = 48414441 
Wasted_Row = 8284134 
Idle = 36922364 

BW Util Bottlenecks: 
RCDc_limit = 64123212 
RCDWRc_limit = 7266985 
WTRc_limit = 23249551 
RTWc_limit = 17603469 
CCDLc_limit = 4589841 
rwq = 0 
CCDLc_limit_alone = 3284435 
WTRc_limit_alone = 22584571 
RTWc_limit_alone = 16963043 

Commands details: 
total_CMD = 119207307 
n_nop = 104679468 
Read = 5110495 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286097 
n_act = 4485460 
n_pre = 4485444 
n_ref = 0 
n_req = 5945052 
total_req = 6396592 

Dual Bus Interface Util: 
issued_total_row = 8970904 
issued_total_col = 6396592 
Row_Bus_Util =  0.075255 
CoL_Bus_Util = 0.053659 
Either_Row_CoL_Bus_Util = 0.121870 
Issued_on_Two_Bus_Simul_Util = 0.007044 
issued_two_Eff = 0.057796 
queue_avg = 3.525909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52591
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104663433 n_act=4491859 n_pre=4491843 n_ref_event=0 n_req=5952990 n_rd=5117238 n_rd_L2_A=0 n_write=0 n_wr_bk=1287313 bw_util=0.2149
n_activity=87761031 dram_eff=0.2919
bk0: 316734a 93093910i bk1: 316239a 92995288i bk2: 326566a 92170703i bk3: 325597a 92306181i bk4: 323785a 92555075i bk5: 324754a 92482290i bk6: 314521a 93473850i bk7: 314957a 93308715i bk8: 315720a 93393094i bk9: 316038a 93190532i bk10: 322182a 92476040i bk11: 322599a 92411937i bk12: 317827a 93099499i bk13: 316316a 93057978i bk14: 321284a 92479242i bk15: 322119a 92363973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245445
Row_Buffer_Locality_read = 0.270714
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.234327
Bank_Level_Parallism_Col = 2.198272
Bank_Level_Parallism_Ready = 1.384174
write_to_read_ratio_blp_rw_average = 0.205489
GrpLevelPara = 1.833986 

BW Util details:
bwutil = 0.214905 
total_CMD = 119207307 
util_bw = 25618204 
Wasted_Col = 48410488 
Wasted_Row = 8251364 
Idle = 36927251 

BW Util Bottlenecks: 
RCDc_limit = 64165302 
RCDWRc_limit = 7271563 
WTRc_limit = 23272122 
RTWc_limit = 17656180 
CCDLc_limit = 4622895 
rwq = 0 
CCDLc_limit_alone = 3311164 
WTRc_limit_alone = 22605267 
RTWc_limit_alone = 17011304 

Commands details: 
total_CMD = 119207307 
n_nop = 104663433 
Read = 5117238 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287313 
n_act = 4491859 
n_pre = 4491843 
n_ref = 0 
n_req = 5952990 
total_req = 6404551 

Dual Bus Interface Util: 
issued_total_row = 8983702 
issued_total_col = 6404551 
Row_Bus_Util =  0.075362 
CoL_Bus_Util = 0.053726 
Either_Row_CoL_Bus_Util = 0.122005 
Issued_on_Two_Bus_Simul_Util = 0.007083 
issued_two_Eff = 0.058057 
queue_avg = 3.624300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6243
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104602686 n_act=4515632 n_pre=4515616 n_ref_event=0 n_req=5976238 n_rd=5136644 n_rd_L2_A=0 n_write=0 n_wr_bk=1292703 bw_util=0.2157
n_activity=87806230 dram_eff=0.2929
bk0: 319052a 92399994i bk1: 316145a 92849933i bk2: 328110a 91821177i bk3: 322345a 92344089i bk4: 325130a 92258751i bk5: 326129a 92075579i bk6: 317181a 92923273i bk7: 319823a 92793868i bk8: 317370a 92911508i bk9: 315342a 93075236i bk10: 323345a 92123235i bk11: 321432a 92235220i bk12: 319888a 92600194i bk13: 320529a 92546901i bk14: 320413a 92436113i bk15: 324410a 92049347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.244402
Row_Buffer_Locality_read = 0.269519
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.294353
Bank_Level_Parallism_Col = 2.202205
Bank_Level_Parallism_Ready = 1.383576
write_to_read_ratio_blp_rw_average = 0.205477
GrpLevelPara = 1.837326 

BW Util details:
bwutil = 0.215737 
total_CMD = 119207307 
util_bw = 25717388 
Wasted_Col = 48506187 
Wasted_Row = 8165157 
Idle = 36818575 

BW Util Bottlenecks: 
RCDc_limit = 64414114 
RCDWRc_limit = 7295529 
WTRc_limit = 23478392 
RTWc_limit = 17751558 
CCDLc_limit = 4682174 
rwq = 0 
CCDLc_limit_alone = 3363682 
WTRc_limit_alone = 22806775 
RTWc_limit_alone = 17104683 

Commands details: 
total_CMD = 119207307 
n_nop = 104602686 
Read = 5136644 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292703 
n_act = 4515632 
n_pre = 4515616 
n_ref = 0 
n_req = 5976238 
total_req = 6429347 

Dual Bus Interface Util: 
issued_total_row = 9031248 
issued_total_col = 6429347 
Row_Bus_Util =  0.075761 
CoL_Bus_Util = 0.053934 
Either_Row_CoL_Bus_Util = 0.122514 
Issued_on_Two_Bus_Simul_Util = 0.007181 
issued_two_Eff = 0.058610 
queue_avg = 3.779361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.77936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104666836 n_act=4491448 n_pre=4491432 n_ref_event=0 n_req=5952916 n_rd=5115807 n_rd_L2_A=0 n_write=0 n_wr_bk=1288070 bw_util=0.2149
n_activity=87732083 dram_eff=0.292
bk0: 317055a 92901306i bk1: 314962a 93138374i bk2: 328107a 91920572i bk3: 324117a 92373096i bk4: 323209a 92635409i bk5: 322187a 92626642i bk6: 319534a 93080095i bk7: 317798a 93186146i bk8: 313078a 93529420i bk9: 316539a 93173283i bk10: 323798a 92209238i bk11: 320288a 92488108i bk12: 316363a 93318649i bk13: 315498a 93320220i bk14: 322161a 92363955i bk15: 321113a 92465014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245505
Row_Buffer_Locality_read = 0.270794
Row_Buffer_Locality_write = 0.090951
Bank_Level_Parallism = 5.239763
Bank_Level_Parallism_Col = 2.198257
Bank_Level_Parallism_Ready = 1.384818
write_to_read_ratio_blp_rw_average = 0.205679
GrpLevelPara = 1.833894 

BW Util details:
bwutil = 0.214882 
total_CMD = 119207307 
util_bw = 25615508 
Wasted_Col = 48383867 
Wasted_Row = 8241076 
Idle = 36966856 

BW Util Bottlenecks: 
RCDc_limit = 64131906 
RCDWRc_limit = 7281565 
WTRc_limit = 23270008 
RTWc_limit = 17653253 
CCDLc_limit = 4606877 
rwq = 0 
CCDLc_limit_alone = 3295588 
WTRc_limit_alone = 22604001 
RTWc_limit_alone = 17007971 

Commands details: 
total_CMD = 119207307 
n_nop = 104666836 
Read = 5115807 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288070 
n_act = 4491448 
n_pre = 4491432 
n_ref = 0 
n_req = 5952916 
total_req = 6403877 

Dual Bus Interface Util: 
issued_total_row = 8982880 
issued_total_col = 6403877 
Row_Bus_Util =  0.075355 
CoL_Bus_Util = 0.053721 
Either_Row_CoL_Bus_Util = 0.121976 
Issued_on_Two_Bus_Simul_Util = 0.007099 
issued_two_Eff = 0.058202 
queue_avg = 3.626069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62607
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104684801 n_act=4483379 n_pre=4483363 n_ref_event=0 n_req=5941710 n_rd=5110806 n_rd_L2_A=0 n_write=0 n_wr_bk=1283103 bw_util=0.2145
n_activity=87819094 dram_eff=0.2912
bk0: 315540a 93345151i bk1: 315703a 93303833i bk2: 318217a 93413049i bk3: 322983a 92966852i bk4: 319431a 93194800i bk5: 325656a 92520423i bk6: 319218a 93283369i bk7: 320111a 93176832i bk8: 315264a 93665138i bk9: 315970a 93497764i bk10: 320350a 92913880i bk11: 324142a 92573302i bk12: 317749a 93348700i bk13: 315623a 93634184i bk14: 320560a 92981681i bk15: 324289a 92590501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245440
Row_Buffer_Locality_read = 0.270576
Row_Buffer_Locality_write = 0.090828
Bank_Level_Parallism = 5.163165
Bank_Level_Parallism_Col = 2.191757
Bank_Level_Parallism_Ready = 1.385654
write_to_read_ratio_blp_rw_average = 0.204837
GrpLevelPara = 1.828640 

BW Util details:
bwutil = 0.214548 
total_CMD = 119207307 
util_bw = 25575636 
Wasted_Col = 48481185 
Wasted_Row = 8286263 
Idle = 36864223 

BW Util Bottlenecks: 
RCDc_limit = 64203859 
RCDWRc_limit = 7234636 
WTRc_limit = 23159638 
RTWc_limit = 17539238 
CCDLc_limit = 4590360 
rwq = 0 
CCDLc_limit_alone = 3286430 
WTRc_limit_alone = 22495297 
RTWc_limit_alone = 16899649 

Commands details: 
total_CMD = 119207307 
n_nop = 104684801 
Read = 5110806 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283103 
n_act = 4483379 
n_pre = 4483363 
n_ref = 0 
n_req = 5941710 
total_req = 6393909 

Dual Bus Interface Util: 
issued_total_row = 8966742 
issued_total_col = 6393909 
Row_Bus_Util =  0.075220 
CoL_Bus_Util = 0.053637 
Either_Row_CoL_Bus_Util = 0.121826 
Issued_on_Two_Bus_Simul_Util = 0.007031 
issued_two_Eff = 0.057714 
queue_avg = 3.408306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40831
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119207307 n_nop=104730833 n_act=4465179 n_pre=4465163 n_ref_event=0 n_req=5921149 n_rd=5089583 n_rd_L2_A=0 n_write=0 n_wr_bk=1283073 bw_util=0.2138
n_activity=87672655 dram_eff=0.2907
bk0: 316346a 93398140i bk1: 315911a 93281115i bk2: 321599a 93132937i bk3: 318438a 93336885i bk4: 318690a 93291539i bk5: 324076a 92817831i bk6: 319566a 93321069i bk7: 314169a 93771164i bk8: 313920a 93854303i bk9: 312708a 94023235i bk10: 321093a 93017623i bk11: 321007a 92981347i bk12: 317076a 93449881i bk13: 313786a 93834711i bk14: 322115a 92975651i bk15: 319083a 92951167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.245893
Row_Buffer_Locality_read = 0.271266
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.134974
Bank_Level_Parallism_Col = 2.189985
Bank_Level_Parallism_Ready = 1.386017
write_to_read_ratio_blp_rw_average = 0.204656
GrpLevelPara = 1.826940 

BW Util details:
bwutil = 0.213834 
total_CMD = 119207307 
util_bw = 25490624 
Wasted_Col = 48369397 
Wasted_Row = 8315811 
Idle = 37031475 

BW Util Bottlenecks: 
RCDc_limit = 63923991 
RCDWRc_limit = 7249864 
WTRc_limit = 23169529 
RTWc_limit = 17434469 
CCDLc_limit = 4583168 
rwq = 0 
CCDLc_limit_alone = 3283582 
WTRc_limit_alone = 22504505 
RTWc_limit_alone = 16799907 

Commands details: 
total_CMD = 119207307 
n_nop = 104730833 
Read = 5089583 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283073 
n_act = 4465179 
n_pre = 4465163 
n_ref = 0 
n_req = 5921149 
total_req = 6372656 

Dual Bus Interface Util: 
issued_total_row = 8930342 
issued_total_col = 6372656 
Row_Bus_Util =  0.074914 
CoL_Bus_Util = 0.053459 
Either_Row_CoL_Bus_Util = 0.121439 
Issued_on_Two_Bus_Simul_Util = 0.006934 
issued_two_Eff = 0.057094 
queue_avg = 3.306165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4814465, Miss = 2686087, Miss_rate = 0.558, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4730859, Miss = 2683909, Miss_rate = 0.567, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4806041, Miss = 2701219, Miss_rate = 0.562, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4751772, Miss = 2693161, Miss_rate = 0.567, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4813376, Miss = 2682064, Miss_rate = 0.557, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4771380, Miss = 2702681, Miss_rate = 0.566, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4783862, Miss = 2691512, Miss_rate = 0.563, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4803623, Miss = 2702261, Miss_rate = 0.563, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4814691, Miss = 2695101, Miss_rate = 0.560, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4806679, Miss = 2689972, Miss_rate = 0.560, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4798691, Miss = 2697838, Miss_rate = 0.562, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4741439, Miss = 2689860, Miss_rate = 0.567, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4789671, Miss = 2684903, Miss_rate = 0.561, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4781620, Miss = 2698636, Miss_rate = 0.564, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8339116, Miss = 2695157, Miss_rate = 0.323, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4803594, Miss = 2695154, Miss_rate = 0.561, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9258561, Miss = 2707025, Miss_rate = 0.292, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4781136, Miss = 2702691, Miss_rate = 0.565, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4805710, Miss = 2699841, Miss_rate = 0.562, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4724409, Miss = 2689038, Miss_rate = 0.569, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4771737, Miss = 2682865, Miss_rate = 0.562, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4779386, Miss = 2701014, Miss_rate = 0.565, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4763000, Miss = 2686942, Miss_rate = 0.564, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4733638, Miss = 2675714, Miss_rate = 0.565, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 122768456
L2_total_cache_misses = 64634645
L2_total_cache_miss_rate = 0.5265
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35036985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26320846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111939405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829051
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=122768456
icnt_total_pkts_simt_to_mem=122768456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 122768456
Req_Network_cycles = 46484229
Req_Network_injected_packets_per_cycle =       2.6411 
Req_Network_conflicts_per_cycle =       0.3418
Req_Network_conflicts_per_cycle_util =       0.4826
Req_Bank_Level_Parallism =       3.7288
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0976
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7322

Reply_Network_injected_packets_num = 122768456
Reply_Network_cycles = 46484229
Reply_Network_injected_packets_per_cycle =        2.6411
Reply_Network_conflicts_per_cycle =        1.0891
Reply_Network_conflicts_per_cycle_util =       1.5323
Reply_Bank_Level_Parallism =       3.7158
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1786
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0880
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 19 hrs, 6 min, 56 sec (241616 sec)
gpgpu_simulation_rate = 15941 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 7109375x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 26: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 26 
gpu_sim_cycle = 200705
gpu_sim_insn = 153337453
gpu_ipc =     763.9942
gpu_tot_sim_cycle = 46684934
gpu_tot_sim_insn = 4004962550
gpu_tot_ipc =      85.7870
gpu_tot_issued_cta = 492336
gpu_occupancy = 98.3843% 
gpu_tot_occupancy = 52.1763% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5101
partiton_level_parallism_total  =       2.6362
partiton_level_parallism_util =       2.3431
partiton_level_parallism_util_total  =       3.7233
L2_BW  =      65.9626 GB/Sec
L2_BW_total  =     115.1499 GB/Sec
gpu_total_sim_rate=16421

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7847007, Miss = 3326909, Miss_rate = 0.424, Pending_hits = 78286, Reservation_fails = 389614
	L1D_cache_core[1]: Access = 7632435, Miss = 3227386, Miss_rate = 0.423, Pending_hits = 75329, Reservation_fails = 396208
	L1D_cache_core[2]: Access = 7450841, Miss = 3143966, Miss_rate = 0.422, Pending_hits = 76010, Reservation_fails = 388015
	L1D_cache_core[3]: Access = 7736532, Miss = 3206502, Miss_rate = 0.414, Pending_hits = 76088, Reservation_fails = 377752
	L1D_cache_core[4]: Access = 7717097, Miss = 3355865, Miss_rate = 0.435, Pending_hits = 78579, Reservation_fails = 419159
	L1D_cache_core[5]: Access = 7633270, Miss = 3167091, Miss_rate = 0.415, Pending_hits = 75417, Reservation_fails = 372027
	L1D_cache_core[6]: Access = 7600977, Miss = 3125880, Miss_rate = 0.411, Pending_hits = 74382, Reservation_fails = 378763
	L1D_cache_core[7]: Access = 7582135, Miss = 3072962, Miss_rate = 0.405, Pending_hits = 72404, Reservation_fails = 348452
	L1D_cache_core[8]: Access = 7763275, Miss = 3301964, Miss_rate = 0.425, Pending_hits = 75863, Reservation_fails = 401951
	L1D_cache_core[9]: Access = 7275432, Miss = 2951343, Miss_rate = 0.406, Pending_hits = 74961, Reservation_fails = 347853
	L1D_cache_core[10]: Access = 7871411, Miss = 3245672, Miss_rate = 0.412, Pending_hits = 75813, Reservation_fails = 373962
	L1D_cache_core[11]: Access = 7652439, Miss = 3313639, Miss_rate = 0.433, Pending_hits = 78462, Reservation_fails = 432134
	L1D_cache_core[12]: Access = 7564027, Miss = 3203771, Miss_rate = 0.424, Pending_hits = 75855, Reservation_fails = 390132
	L1D_cache_core[13]: Access = 7903017, Miss = 3350306, Miss_rate = 0.424, Pending_hits = 76294, Reservation_fails = 410140
	L1D_cache_core[14]: Access = 7742582, Miss = 3243251, Miss_rate = 0.419, Pending_hits = 77417, Reservation_fails = 394920
	L1D_cache_core[15]: Access = 6611020, Miss = 2545933, Miss_rate = 0.385, Pending_hits = 68440, Reservation_fails = 318556
	L1D_cache_core[16]: Access = 7688331, Miss = 3272188, Miss_rate = 0.426, Pending_hits = 76362, Reservation_fails = 408379
	L1D_cache_core[17]: Access = 7634629, Miss = 3250758, Miss_rate = 0.426, Pending_hits = 77701, Reservation_fails = 396728
	L1D_cache_core[18]: Access = 7613398, Miss = 3231356, Miss_rate = 0.424, Pending_hits = 75789, Reservation_fails = 411844
	L1D_cache_core[19]: Access = 7934241, Miss = 3301021, Miss_rate = 0.416, Pending_hits = 75802, Reservation_fails = 401349
	L1D_cache_core[20]: Access = 7742915, Miss = 3198676, Miss_rate = 0.413, Pending_hits = 76995, Reservation_fails = 404100
	L1D_cache_core[21]: Access = 7534081, Miss = 3193683, Miss_rate = 0.424, Pending_hits = 75436, Reservation_fails = 396268
	L1D_cache_core[22]: Access = 7724133, Miss = 3262843, Miss_rate = 0.422, Pending_hits = 75073, Reservation_fails = 411690
	L1D_cache_core[23]: Access = 6989895, Miss = 2818787, Miss_rate = 0.403, Pending_hits = 72607, Reservation_fails = 346772
	L1D_cache_core[24]: Access = 7549212, Miss = 3151896, Miss_rate = 0.418, Pending_hits = 75559, Reservation_fails = 400167
	L1D_cache_core[25]: Access = 7560355, Miss = 3197269, Miss_rate = 0.423, Pending_hits = 77176, Reservation_fails = 399056
	L1D_cache_core[26]: Access = 7795084, Miss = 3315785, Miss_rate = 0.425, Pending_hits = 77740, Reservation_fails = 438613
	L1D_cache_core[27]: Access = 7685872, Miss = 3202007, Miss_rate = 0.417, Pending_hits = 75400, Reservation_fails = 401212
	L1D_cache_core[28]: Access = 7337190, Miss = 3032825, Miss_rate = 0.413, Pending_hits = 74001, Reservation_fails = 365375
	L1D_cache_core[29]: Access = 7426744, Miss = 3020804, Miss_rate = 0.407, Pending_hits = 73800, Reservation_fails = 348727
	L1D_total_cache_accesses = 227799577
	L1D_total_cache_misses = 95232338
	L1D_total_cache_miss_rate = 0.4181
	L1D_total_cache_pending_hits = 2269041
	L1D_total_cache_reservation_fails = 11669918
	L1D_cache_data_port_util = 0.116
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65999717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8230733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23155162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269041
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216970483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829094

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8074419
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 492336, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
373837, 347493, 388134, 371744, 374825, 374410, 362857, 373896, 351385, 355839, 380584, 375546, 366839, 358383, 346936, 341477, 352388, 329336, 333843, 353012, 351624, 334907, 365398, 386701, 380760, 362052, 370423, 362461, 354017, 379031, 364470, 365833, 
gpgpu_n_tot_thrd_icount = 10967509888
gpgpu_n_tot_w_icount = 342734684
gpgpu_n_stall_shd_mem = 65721872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 112242453
gpgpu_n_mem_write_global = 10829094
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 441722983
gpgpu_n_store_insn = 46686765
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 969523200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542740
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179132
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86717378	W0_Idle:421761564	W0_Scoreboard:-654134970	W1:109528509	W2:36343423	W3:19560798	W4:12794084	W5:9300209	W6:7258342	W7:5915715	W8:4947142	W9:4232313	W10:3707952	W11:3233676	W12:2895815	W13:2549741	W14:2281820	W15:2048855	W16:1797701	W17:1603913	W18:1409485	W19:1237346	W20:1101659	W21:969243	W22:870937	W23:813861	W24:806106	W25:828618	W26:912833	W27:1041212	W28:1239712	W29:1483048	W30:1806915	W31:2232240	W32:95981461
single_issue_nums: WS0:85518957	WS1:85373751	WS2:85970988	WS3:85870988	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 713239032 {8:89154879,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433163760 {40:10829094,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923502960 {40:23087574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3566195160 {40:89154879,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632752 {8:10829094,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923502960 {40:23087574,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:40520424 	1512640 	2359833 	4296263 	8290631 	6618879 	4336983 	2428435 	983903 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019594 	61307795 	3006454 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368197 	1326499 	202055 	81013 	95553033 	1617109 	197358 	91272 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	102151953 	12937338 	4871584 	2013636 	748596 	275446 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	41376 	58 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.332648  1.340086  1.328519  1.332383  1.325600  1.328147  1.337276  1.333782  1.328620  1.327406  1.324171  1.329752  1.333611  1.339681  1.324867  1.331646 
dram[1]:  1.332756  1.334986  1.326249  1.327635  1.326296  1.327338  1.331074  1.334683  1.329472  1.327703  1.326862  1.329672  1.335036  1.335493  1.324794  1.324606 
dram[2]:  1.330878  1.333771  1.331176  1.329847  1.327213  1.325006  1.334772  1.330999  1.328234  1.328795  1.331045  1.326443  1.338359  1.333852  1.327717  1.325362 
dram[3]:  1.332069  1.334454  1.331526  1.326553  1.326773  1.324910  1.334285  1.332159  1.330140  1.325961  1.327509  1.327020  1.340260  1.338290  1.326536  1.330861 
dram[4]:  1.333294  1.335611  1.325050  1.326724  1.329306  1.326895  1.334400  1.335039  1.324671  1.327363  1.323929  1.327332  1.336546  1.339287  1.326590  1.330514 
dram[5]:  1.333748  1.334010  1.326102  1.330388  1.327539  1.324540  1.330613  1.335607  1.325261  1.328475  1.325046  1.324485  1.339119  1.340307  1.328326  1.330922 
dram[6]:  1.333286  1.332885  1.332732  1.327116  1.326765  1.326436  1.334707  1.328477  1.333921  1.332314  1.326241  1.326700  1.342579  1.336486  1.327020  1.327777 
dram[7]:  1.338420  1.336189  1.325296  1.327068  1.328779  1.325881  1.337027  1.333557  1.330385  1.329989  1.324669  1.325579  1.337947  1.337112  1.328892  1.326765 
dram[8]:  1.330291  1.336289  1.324008  1.330931  1.326227  1.326055  1.330904  1.330776  1.326626  1.330977  1.322946  1.326895  1.331469  1.334125  1.328156  1.326644 
dram[9]:  1.334575  1.337791  1.322959  1.328768  1.329143  1.328198  1.331891  1.333211  1.332126  1.328211  1.323658  1.327878  1.339694  1.341882  1.326447  1.328922 
dram[10]:  1.336677  1.336546  1.332578  1.328573  1.330705  1.322639  1.331272  1.331469  1.329391  1.328125  1.327857  1.323846  1.337410  1.340148  1.329843  1.326324 
dram[11]:  1.334856  1.334738  1.330158  1.332157  1.330084  1.326833  1.331742  1.334653  1.330971  1.333241  1.326015  1.327104  1.337347  1.339987  1.328955  1.327480 
average row locality = 71687452/53881167 = 1.330473
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    320988    317434    322316    323294    324342    324270    313991    317597    317039    318488    320786    319360    319568    319068    323145    320491 
dram[1]:    320969    318314    328534    326245    325110    323562    321945    317996    316473    321032    320329    318143    319735    318931    324210    325030 
dram[2]:    322796    318733    321300    324976    322936    325179    317436    321821    318438    318039    315471    324945    317399    320510    322388    324577 
dram[3]:    321606    319078    320861    327292    326288    328134    318840    320828    317312    320823    322644    323223    315945    318756    324107    320219 
dram[4]:    319665    319305    327761    328149    322191    323048    317391    317498    320769    319447    323434    321929    317548    315933    322440    320759 
dram[5]:    319511    319614    328229    321674    325121    328435    321055    318468    320385    319084    322661    324056    314708    314635    322264    319979 
dram[6]:    321877    321312    320617    325056    325467    325053    319405    323372    316128    316390    320248    319647    313205    319422    324054    324495 
dram[7]:    318334    317838    328166    327196    325388    326353    316076    316512    317259    317574    323718    324135    319423    317911    322883    323719 
dram[8]:    320652    317745    329710    323948    326730    327728    318731    321372    318906    316878    324881    322968    321488    322130    322011    326008 
dram[9]:    318654    316563    329706    325717    324809    323788    321085    319349    314614    318073    325334    321824    317963    317097    323763    322713 
dram[10]:    317141    317303    319818    324583    321032    327257    320769    321663    316800    317507    321886    325677    319348    317222    322159    325889 
dram[11]:    317946    317511    323199    320043    320289    325676    321118    315721    315456    314244    322628    322543    318676    315384    323714    320682 
total dram reads = 61660836
bank skew: 329710/313205 = 1.05
chip skew: 5161886/5114830 = 1.01
number of total write accesses:
dram[0]:     80442     80667     81212     80203     79873     79782     79614     80413     79400     79336     80704     80063     79509     79418     81363     81582 
dram[1]:     81816     81285     81563     81556     79480     79304     79891     79266     79037     79602     80126     80590     81390     80288     81936     82294 
dram[2]:     82420     82531     81081     80314     79297     81278     79982     80630     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78439     79298     79756     79717     79479     79614     82136     82266 
dram[4]:     81181     81613     80972     81874     79742     80933     79115     78764     78553     78229     80632     80795     80627     79945     81514     81892 
dram[5]:     81844     81375     81382     81486     79883     80177     80268     79279     79454     77995     80927     80932     79554     79724     81878     81143 
dram[6]:     81684     81310     80450     81100     79862     79915     78966     80901     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81832     81001     79768     79573     79886     79980     78921     79528     80650     79868     79862     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80626     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80853     82717     81229     79544     80257     79500     79470     79620     78896     81409     80797     79209     79306     82447     81398 
dram[10]:     81207     81411     80028     80222     80414     81557     79572     79885     78878     79119     80123     80408     79105     78805     80683     81686 
dram[11]:     80725     81660     80376     80185     80685     80481     79612     79639     78589     78441     80557     79685     80018     79203     80865     82352 
total dram writes = 15447806
bank skew: 82717/77248 = 1.07
chip skew: 1292703/1283073 = 1.01
average mf latency per bank:
dram[0]:        525       555       546       574       542       563       519       544       532       550       519       542       532       553       536       556
dram[1]:        512       506       541       539       533       530       516       509       515       512       511       498       522       517       518       513
dram[2]:        525       516       556       546       534       525       518       515       520       509       509       512       522       519       520       524
dram[3]:        522       531       536       530       528       524       516       508       515       513       509       511       518       524       523       523
dram[4]:        531       523       543       558       530       527       517       526       527       522       518       517       525       528       527       527
dram[5]:        520       520       549       546       531       530       520       517       524       518       513       514       526       525       527       523
dram[6]:        528       527       552       549       529       528       518       518       527       518       512       514       531       529       526       525
dram[7]:        536       527       551       557       534       532       515       509       515       515       519       515      2607       531       521       520
dram[8]:        534       522       567       552       539       536      2750       517       529       521       521       519       538       532       527       524
dram[9]:        520       520       542       544       527       530       517       525       514       517       516       519       531       533       516       518
dram[10]:        522       519       550       553       527       528       518       516       521       518       521       516       529       524       522       521
dram[11]:        511       505       533       527       509       518       508       500       507       511       500       502       518       516       510       508
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105202158 n_act=4473980 n_pre=4473964 n_ref_event=0 n_req=5955309 n_rd=5122177 n_rd_L2_A=0 n_write=0 n_wr_bk=1283581 bw_util=0.214
n_activity=88041673 dram_eff=0.291
bk0: 320988a 93433452i bk1: 317434a 93871324i bk2: 322316a 93437749i bk3: 323294a 93489110i bk4: 324342a 93367674i bk5: 324270a 93325343i bk6: 313991a 94420826i bk7: 317597a 93966080i bk8: 317039a 94030638i bk9: 318488a 93806990i bk10: 320786a 93446528i bk11: 319360a 93565725i bk12: 319568a 93789075i bk13: 319068a 93840517i bk14: 323145a 93180347i bk15: 320491a 93474541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248741
Row_Buffer_Locality_read = 0.274378
Row_Buffer_Locality_write = 0.091120
Bank_Level_Parallism = 5.159442
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.384021
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.214021 
total_CMD = 119722007 
util_bw = 25623032 
Wasted_Col = 48508212 
Wasted_Row = 8334096 
Idle = 37256667 

BW Util Bottlenecks: 
RCDc_limit = 64045461 
RCDWRc_limit = 7256696 
WTRc_limit = 23129910 
RTWc_limit = 17559418 
CCDLc_limit = 4652307 
rwq = 0 
CCDLc_limit_alone = 3343890 
WTRc_limit_alone = 22465887 
RTWc_limit_alone = 16915024 

Commands details: 
total_CMD = 119722007 
n_nop = 105202158 
Read = 5122177 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283581 
n_act = 4473980 
n_pre = 4473964 
n_ref = 0 
n_req = 5955309 
total_req = 6405758 

Dual Bus Interface Util: 
issued_total_row = 8947944 
issued_total_col = 6405758 
Row_Bus_Util =  0.074739 
CoL_Bus_Util = 0.053505 
Either_Row_CoL_Bus_Util = 0.121280 
Issued_on_Two_Bus_Simul_Util = 0.006965 
issued_two_Eff = 0.057428 
queue_avg = 3.552670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105128905 n_act=4499347 n_pre=4499331 n_ref_event=0 n_req=5982482 n_rd=5146558 n_rd_L2_A=0 n_write=0 n_wr_bk=1289424 bw_util=0.215
n_activity=87985364 dram_eff=0.2926
bk0: 320969a 93406970i bk1: 318314a 93618960i bk2: 328534a 92941222i bk3: 326245a 93116484i bk4: 325110a 93327761i bk5: 323562a 93458837i bk6: 321945a 93676943i bk7: 317996a 94037284i bk8: 316473a 94140830i bk9: 321032a 93685724i bk10: 320329a 93550174i bk11: 318143a 93698507i bk12: 319735a 93660730i bk13: 318931a 93689490i bk14: 324210a 93080426i bk15: 325030a 93002890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.247913
Row_Buffer_Locality_read = 0.273523
Row_Buffer_Locality_write = 0.090238
Bank_Level_Parallism = 5.191552
Bank_Level_Parallism_Col = 2.197336
Bank_Level_Parallism_Ready = 1.384464
write_to_read_ratio_blp_rw_average = 0.204918
GrpLevelPara = 1.832510 

BW Util details:
bwutil = 0.215031 
total_CMD = 119722007 
util_bw = 25743928 
Wasted_Col = 48475775 
Wasted_Row = 8211015 
Idle = 37291289 

BW Util Bottlenecks: 
RCDc_limit = 64301479 
RCDWRc_limit = 7272352 
WTRc_limit = 23358950 
RTWc_limit = 17646450 
CCDLc_limit = 4625360 
rwq = 0 
CCDLc_limit_alone = 3311461 
WTRc_limit_alone = 22688614 
RTWc_limit_alone = 17002887 

Commands details: 
total_CMD = 119722007 
n_nop = 105128905 
Read = 5146558 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289424 
n_act = 4499347 
n_pre = 4499331 
n_ref = 0 
n_req = 5982482 
total_req = 6435982 

Dual Bus Interface Util: 
issued_total_row = 8998678 
issued_total_col = 6435982 
Row_Bus_Util =  0.075163 
CoL_Bus_Util = 0.053758 
Either_Row_CoL_Bus_Util = 0.121892 
Issued_on_Two_Bus_Simul_Util = 0.007029 
issued_two_Eff = 0.057668 
queue_avg = 3.366695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.36669
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105152585 n_act=4492207 n_pre=4492191 n_ref_event=0 n_req=5975481 n_rd=5136944 n_rd_L2_A=0 n_write=0 n_wr_bk=1292155 bw_util=0.2148
n_activity=87899157 dram_eff=0.2926
bk0: 322796a 93050619i bk1: 318733a 93333423i bk2: 321300a 93446987i bk3: 324976a 93164849i bk4: 322936a 93288829i bk5: 325179a 93004698i bk6: 317436a 93848492i bk7: 321821a 93385371i bk8: 318438a 93682024i bk9: 318039a 93664569i bk10: 315471a 93799187i bk11: 324945a 92947951i bk12: 317399a 93733838i bk13: 320510a 93402314i bk14: 322388a 93061606i bk15: 324577a 92851284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248227
Row_Buffer_Locality_read = 0.273981
Row_Buffer_Locality_write = 0.090452
Bank_Level_Parallism = 5.228335
Bank_Level_Parallism_Col = 2.200639
Bank_Level_Parallism_Ready = 1.388308
write_to_read_ratio_blp_rw_average = 0.205548
GrpLevelPara = 1.834267 

BW Util details:
bwutil = 0.214801 
total_CMD = 119722007 
util_bw = 25716396 
Wasted_Col = 48370359 
Wasted_Row = 8238988 
Idle = 37396264 

BW Util Bottlenecks: 
RCDc_limit = 64107368 
RCDWRc_limit = 7295299 
WTRc_limit = 23369773 
RTWc_limit = 17647090 
CCDLc_limit = 4609575 
rwq = 0 
CCDLc_limit_alone = 3299487 
WTRc_limit_alone = 22700440 
RTWc_limit_alone = 17006335 

Commands details: 
total_CMD = 119722007 
n_nop = 105152585 
Read = 5136944 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292155 
n_act = 4492207 
n_pre = 4492191 
n_ref = 0 
n_req = 5975481 
total_req = 6429099 

Dual Bus Interface Util: 
issued_total_row = 8984398 
issued_total_col = 6429099 
Row_Bus_Util =  0.075044 
CoL_Bus_Util = 0.053700 
Either_Row_CoL_Bus_Util = 0.121694 
Issued_on_Two_Bus_Simul_Util = 0.007050 
issued_two_Eff = 0.057935 
queue_avg = 3.515765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105141036 n_act=4496870 n_pre=4496854 n_ref_event=0 n_req=5983243 n_rd=5145956 n_rd_L2_A=0 n_write=0 n_wr_bk=1288602 bw_util=0.215
n_activity=87933048 dram_eff=0.2927
bk0: 321606a 93130857i bk1: 319078a 93388196i bk2: 320861a 93338070i bk3: 327292a 92775571i bk4: 326288a 93006116i bk5: 328134a 92725679i bk6: 318840a 93567018i bk7: 320828a 93490895i bk8: 317312a 93854696i bk9: 320823a 93374088i bk10: 322644a 93061882i bk11: 323223a 93024864i bk12: 315945a 93991782i bk13: 318756a 93741926i bk14: 324107a 92858208i bk15: 320219a 93212534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248423
Row_Buffer_Locality_read = 0.274097
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.235938
Bank_Level_Parallism_Col = 2.199069
Bank_Level_Parallism_Ready = 1.383508
write_to_read_ratio_blp_rw_average = 0.205370
GrpLevelPara = 1.834082 

BW Util details:
bwutil = 0.214983 
total_CMD = 119722007 
util_bw = 25738232 
Wasted_Col = 48425531 
Wasted_Row = 8232084 
Idle = 37326160 

BW Util Bottlenecks: 
RCDc_limit = 64204850 
RCDWRc_limit = 7281999 
WTRc_limit = 23316608 
RTWc_limit = 17686075 
CCDLc_limit = 4643190 
rwq = 0 
CCDLc_limit_alone = 3328832 
WTRc_limit_alone = 22648057 
RTWc_limit_alone = 17040268 

Commands details: 
total_CMD = 119722007 
n_nop = 105141036 
Read = 5145956 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288602 
n_act = 4496870 
n_pre = 4496854 
n_ref = 0 
n_req = 5983243 
total_req = 6434558 

Dual Bus Interface Util: 
issued_total_row = 8993724 
issued_total_col = 6434558 
Row_Bus_Util =  0.075122 
CoL_Bus_Util = 0.053746 
Either_Row_CoL_Bus_Util = 0.121790 
Issued_on_Two_Bus_Simul_Util = 0.007077 
issued_two_Eff = 0.058111 
queue_avg = 3.606640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60664
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105160113 n_act=4490671 n_pre=4490655 n_ref_event=0 n_req=5973089 n_rd=5137267 n_rd_L2_A=0 n_write=0 n_wr_bk=1286381 bw_util=0.2146
n_activity=88000269 dram_eff=0.292
bk0: 319665a 93440615i bk1: 319305a 93366171i bk2: 327761a 92779170i bk3: 328149a 92773533i bk4: 322191a 93385010i bk5: 323048a 93245590i bk6: 317391a 93931459i bk7: 317498a 93886182i bk8: 320769a 93503976i bk9: 319447a 93669854i bk10: 323434a 93053372i bk11: 321929a 93163157i bk12: 317548a 93748757i bk13: 315933a 93953780i bk14: 322440a 93081346i bk15: 320759a 93221736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248183
Row_Buffer_Locality_read = 0.273865
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.211948
Bank_Level_Parallism_Col = 2.192738
Bank_Level_Parallism_Ready = 1.381952
write_to_read_ratio_blp_rw_average = 0.204906
GrpLevelPara = 1.829672 

BW Util details:
bwutil = 0.214619 
total_CMD = 119722007 
util_bw = 25694592 
Wasted_Col = 48507092 
Wasted_Row = 8256228 
Idle = 37264095 

BW Util Bottlenecks: 
RCDc_limit = 64184366 
RCDWRc_limit = 7283377 
WTRc_limit = 23265281 
RTWc_limit = 17625276 
CCDLc_limit = 4665790 
rwq = 0 
CCDLc_limit_alone = 3354881 
WTRc_limit_alone = 22601642 
RTWc_limit_alone = 16978006 

Commands details: 
total_CMD = 119722007 
n_nop = 105160113 
Read = 5137267 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286381 
n_act = 4490671 
n_pre = 4490655 
n_ref = 0 
n_req = 5973089 
total_req = 6423648 

Dual Bus Interface Util: 
issued_total_row = 8981326 
issued_total_col = 6423648 
Row_Bus_Util =  0.075018 
CoL_Bus_Util = 0.053655 
Either_Row_CoL_Bus_Util = 0.121631 
Issued_on_Two_Bus_Simul_Util = 0.007042 
issued_two_Eff = 0.057896 
queue_avg = 3.553615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105155193 n_act=4492719 n_pre=4492703 n_ref_event=0 n_req=5976308 n_rd=5139879 n_rd_L2_A=0 n_write=0 n_wr_bk=1287301 bw_util=0.2147
n_activity=87927092 dram_eff=0.2924
bk0: 319511a 93464646i bk1: 319614a 93399602i bk2: 328229a 92811518i bk3: 321674a 93296494i bk4: 325121a 93180845i bk5: 328435a 92785994i bk6: 321055a 93524837i bk7: 318468a 93838065i bk8: 320385a 93549348i bk9: 319084a 93844193i bk10: 322661a 93081927i bk11: 324056a 92972752i bk12: 314708a 94081608i bk13: 314635a 94029617i bk14: 322264a 93233394i bk15: 319979a 93413569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248245
Row_Buffer_Locality_read = 0.273952
Row_Buffer_Locality_write = 0.090277
Bank_Level_Parallism = 5.214573
Bank_Level_Parallism_Col = 2.196462
Bank_Level_Parallism_Ready = 1.385216
write_to_read_ratio_blp_rw_average = 0.205410
GrpLevelPara = 1.831720 

BW Util details:
bwutil = 0.214737 
total_CMD = 119722007 
util_bw = 25708720 
Wasted_Col = 48431288 
Wasted_Row = 8234046 
Idle = 37347953 

BW Util Bottlenecks: 
RCDc_limit = 64181560 
RCDWRc_limit = 7281915 
WTRc_limit = 23259525 
RTWc_limit = 17638260 
CCDLc_limit = 4614057 
rwq = 0 
CCDLc_limit_alone = 3308587 
WTRc_limit_alone = 22594464 
RTWc_limit_alone = 16997851 

Commands details: 
total_CMD = 119722007 
n_nop = 105155193 
Read = 5139879 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287301 
n_act = 4492719 
n_pre = 4492703 
n_ref = 0 
n_req = 5976308 
total_req = 6427180 

Dual Bus Interface Util: 
issued_total_row = 8985422 
issued_total_col = 6427180 
Row_Bus_Util =  0.075052 
CoL_Bus_Util = 0.053684 
Either_Row_CoL_Bus_Util = 0.121672 
Issued_on_Two_Bus_Simul_Util = 0.007065 
issued_two_Eff = 0.058063 
queue_avg = 3.509174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50917
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105168101 n_act=4485866 n_pre=4485850 n_ref_event=0 n_req=5970307 n_rd=5135748 n_rd_L2_A=0 n_write=0 n_wr_bk=1286099 bw_util=0.2146
n_activity=87979370 dram_eff=0.292
bk0: 321877a 93166305i bk1: 321312a 93272406i bk2: 320617a 93562860i bk3: 325056a 93247523i bk4: 325467a 93200990i bk5: 325053a 93136662i bk6: 319405a 93759365i bk7: 323372a 93329327i bk8: 316128a 94153572i bk9: 316390a 94164067i bk10: 320248a 93364683i bk11: 319647a 93460708i bk12: 313205a 94118908i bk13: 319422a 93578227i bk14: 324054a 92982675i bk15: 324495a 92890685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248637
Row_Buffer_Locality_read = 0.274338
Row_Buffer_Locality_write = 0.090479
Bank_Level_Parallism = 5.201786
Bank_Level_Parallism_Col = 2.194801
Bank_Level_Parallism_Ready = 1.385706
write_to_read_ratio_blp_rw_average = 0.204985
GrpLevelPara = 1.830980 

BW Util details:
bwutil = 0.214559 
total_CMD = 119722007 
util_bw = 25687388 
Wasted_Col = 48430844 
Wasted_Row = 8288352 
Idle = 37315423 

BW Util Bottlenecks: 
RCDc_limit = 64129826 
RCDWRc_limit = 7267000 
WTRc_limit = 23249551 
RTWc_limit = 17603566 
CCDLc_limit = 4601588 
rwq = 0 
CCDLc_limit_alone = 3296180 
WTRc_limit_alone = 22584571 
RTWc_limit_alone = 16963138 

Commands details: 
total_CMD = 119722007 
n_nop = 105168101 
Read = 5135748 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286099 
n_act = 4485866 
n_pre = 4485850 
n_ref = 0 
n_req = 5970307 
total_req = 6421847 

Dual Bus Interface Util: 
issued_total_row = 8971716 
issued_total_col = 6421847 
Row_Bus_Util =  0.074938 
CoL_Bus_Util = 0.053640 
Either_Row_CoL_Bus_Util = 0.121564 
Issued_on_Two_Bus_Simul_Util = 0.007013 
issued_two_Eff = 0.057693 
queue_avg = 3.511580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105152083 n_act=4492261 n_pre=4492245 n_ref_event=0 n_req=5978237 n_rd=5142485 n_rd_L2_A=0 n_write=0 n_wr_bk=1287313 bw_util=0.2148
n_activity=87964004 dram_eff=0.2924
bk0: 318334a 93603166i bk1: 317838a 93503910i bk2: 328166a 92679982i bk3: 327196a 92814926i bk4: 325388a 93064091i bk5: 326353a 92990944i bk6: 316076a 93983195i bk7: 316512a 93817592i bk8: 317259a 93902417i bk9: 317574a 93699309i bk10: 323718a 92985597i bk11: 324135a 92921143i bk12: 319423a 93608725i bk13: 317911a 93566748i bk14: 322883a 92987987i bk15: 323719a 92872398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248564
Row_Buffer_Locality_read = 0.274216
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.230311
Bank_Level_Parallism_Col = 2.197293
Bank_Level_Parallism_Ready = 1.382957
write_to_read_ratio_blp_rw_average = 0.205260
GrpLevelPara = 1.833372 

BW Util details:
bwutil = 0.214824 
total_CMD = 119722007 
util_bw = 25719192 
Wasted_Col = 48426581 
Wasted_Row = 8255581 
Idle = 37320653 

BW Util Bottlenecks: 
RCDc_limit = 64171888 
RCDWRc_limit = 7271563 
WTRc_limit = 23272122 
RTWc_limit = 17656180 
CCDLc_limit = 4634516 
rwq = 0 
CCDLc_limit_alone = 3322785 
WTRc_limit_alone = 22605267 
RTWc_limit_alone = 17011304 

Commands details: 
total_CMD = 119722007 
n_nop = 105152083 
Read = 5142485 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287313 
n_act = 4492261 
n_pre = 4492245 
n_ref = 0 
n_req = 5978237 
total_req = 6429798 

Dual Bus Interface Util: 
issued_total_row = 8984506 
issued_total_col = 6429798 
Row_Bus_Util =  0.075045 
CoL_Bus_Util = 0.053706 
Either_Row_CoL_Bus_Util = 0.121698 
Issued_on_Two_Bus_Simul_Util = 0.007053 
issued_two_Eff = 0.057954 
queue_avg = 3.609595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60959
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105091336 n_act=4516036 n_pre=4516020 n_ref_event=0 n_req=6001480 n_rd=5161886 n_rd_L2_A=0 n_write=0 n_wr_bk=1292703 bw_util=0.2157
n_activity=88009947 dram_eff=0.2934
bk0: 320652a 92909007i bk1: 317745a 93358379i bk2: 329710a 92330393i bk3: 323948a 92852511i bk4: 326730a 92767646i bk5: 327728a 92584165i bk6: 318731a 93432545i bk7: 321372a 93302813i bk8: 318906a 93420688i bk9: 316878a 93584385i bk10: 324881a 92632468i bk11: 322968a 92744417i bk12: 321488a 93109270i bk13: 322130a 93055367i bk14: 322011a 92945223i bk15: 326008a 92557800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.247513
Row_Buffer_Locality_read = 0.273012
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.290302
Bank_Level_Parallism_Col = 2.201243
Bank_Level_Parallism_Ready = 1.382393
write_to_read_ratio_blp_rw_average = 0.205249
GrpLevelPara = 1.836723 

BW Util details:
bwutil = 0.215653 
total_CMD = 119722007 
util_bw = 25818356 
Wasted_Col = 48522009 
Wasted_Row = 8169435 
Idle = 37212207 

BW Util Bottlenecks: 
RCDc_limit = 64420839 
RCDWRc_limit = 7295529 
WTRc_limit = 23478392 
RTWc_limit = 17751558 
CCDLc_limit = 4693693 
rwq = 0 
CCDLc_limit_alone = 3375201 
WTRc_limit_alone = 22806775 
RTWc_limit_alone = 17104683 

Commands details: 
total_CMD = 119722007 
n_nop = 105091336 
Read = 5161886 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292703 
n_act = 4516036 
n_pre = 4516020 
n_ref = 0 
n_req = 6001480 
total_req = 6454589 

Dual Bus Interface Util: 
issued_total_row = 9032056 
issued_total_col = 6454589 
Row_Bus_Util =  0.075442 
CoL_Bus_Util = 0.053913 
Either_Row_CoL_Bus_Util = 0.122205 
Issued_on_Two_Bus_Simul_Util = 0.007150 
issued_two_Eff = 0.058505 
queue_avg = 3.763939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.76394
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105155486 n_act=4491850 n_pre=4491834 n_ref_event=0 n_req=5978162 n_rd=5141052 n_rd_L2_A=0 n_write=0 n_wr_bk=1288071 bw_util=0.2148
n_activity=87937402 dram_eff=0.2924
bk0: 318654a 93410379i bk1: 316563a 93646841i bk2: 329706a 92429891i bk3: 325717a 92881823i bk4: 324809a 93144417i bk5: 323788a 93135319i bk6: 321085a 93589332i bk7: 319349a 93695045i bk8: 314614a 94038828i bk9: 318073a 93682119i bk10: 325334a 92718780i bk11: 321824a 92997301i bk12: 317963a 93827533i bk13: 317097a 93828828i bk14: 323763a 92872987i bk15: 322713a 92973779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248624
Row_Buffer_Locality_read = 0.274297
Row_Buffer_Locality_write = 0.090951
Bank_Level_Parallism = 5.235724
Bank_Level_Parallism_Col = 2.197276
Bank_Level_Parallism_Ready = 1.383603
write_to_read_ratio_blp_rw_average = 0.205449
GrpLevelPara = 1.833277 

BW Util details:
bwutil = 0.214802 
total_CMD = 119722007 
util_bw = 25716492 
Wasted_Col = 48400254 
Wasted_Row = 8245453 
Idle = 37359808 

BW Util Bottlenecks: 
RCDc_limit = 64138573 
RCDWRc_limit = 7281572 
WTRc_limit = 23270008 
RTWc_limit = 17653278 
CCDLc_limit = 4618750 
rwq = 0 
CCDLc_limit_alone = 3307461 
WTRc_limit_alone = 22604001 
RTWc_limit_alone = 17007996 

Commands details: 
total_CMD = 119722007 
n_nop = 105155486 
Read = 5141052 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288071 
n_act = 4491850 
n_pre = 4491834 
n_ref = 0 
n_req = 5978162 
total_req = 6429123 

Dual Bus Interface Util: 
issued_total_row = 8983684 
issued_total_col = 6429123 
Row_Bus_Util =  0.075038 
CoL_Bus_Util = 0.053700 
Either_Row_CoL_Bus_Util = 0.121670 
Issued_on_Two_Bus_Simul_Util = 0.007069 
issued_two_Eff = 0.058098 
queue_avg = 3.611297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6113
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105173450 n_act=4483781 n_pre=4483765 n_ref_event=0 n_req=5966958 n_rd=5136054 n_rd_L2_A=0 n_write=0 n_wr_bk=1283103 bw_util=0.2145
n_activity=88024190 dram_eff=0.2917
bk0: 317141a 93853905i bk1: 317303a 93812673i bk2: 319818a 93921834i bk3: 324583a 93475117i bk4: 321032a 93703812i bk5: 327257a 93029084i bk6: 320769a 93792663i bk7: 321663a 93685732i bk8: 316800a 94174562i bk9: 317507a 94006761i bk10: 321886a 93423405i bk11: 325677a 93082515i bk12: 319348a 93857635i bk13: 317222a 94142732i bk14: 322159a 93490909i bk15: 325889a 93099278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248565
Row_Buffer_Locality_read = 0.274084
Row_Buffer_Locality_write = 0.090828
Bank_Level_Parallism = 5.159246
Bank_Level_Parallism_Col = 2.190801
Bank_Level_Parallism_Ready = 1.384461
write_to_read_ratio_blp_rw_average = 0.204609
GrpLevelPara = 1.828031 

BW Util details:
bwutil = 0.214469 
total_CMD = 119722007 
util_bw = 25676628 
Wasted_Col = 48497434 
Wasted_Row = 8290464 
Idle = 37257481 

BW Util Bottlenecks: 
RCDc_limit = 64210643 
RCDWRc_limit = 7234636 
WTRc_limit = 23159638 
RTWc_limit = 17539238 
CCDLc_limit = 4602137 
rwq = 0 
CCDLc_limit_alone = 3298207 
WTRc_limit_alone = 22495297 
RTWc_limit_alone = 16899649 

Commands details: 
total_CMD = 119722007 
n_nop = 105173450 
Read = 5136054 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283103 
n_act = 4483781 
n_pre = 4483765 
n_ref = 0 
n_req = 5966958 
total_req = 6419157 

Dual Bus Interface Util: 
issued_total_row = 8967546 
issued_total_col = 6419157 
Row_Bus_Util =  0.074903 
CoL_Bus_Util = 0.053617 
Either_Row_CoL_Bus_Util = 0.121519 
Issued_on_Two_Bus_Simul_Util = 0.007001 
issued_two_Eff = 0.057610 
queue_avg = 3.394454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39445
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119722007 n_nop=105219487 n_act=4465579 n_pre=4465563 n_ref_event=0 n_req=5946396 n_rd=5114830 n_rd_L2_A=0 n_write=0 n_wr_bk=1283073 bw_util=0.2138
n_activity=87875834 dram_eff=0.2912
bk0: 317946a 93907349i bk1: 317511a 93789830i bk2: 323199a 93641986i bk3: 320043a 93845330i bk4: 320289a 93800743i bk5: 325676a 93326668i bk6: 321118a 93830267i bk7: 315721a 94280301i bk8: 315456a 94363668i bk9: 314244a 94532509i bk10: 322628a 93526691i bk11: 322543a 93490277i bk12: 318676a 93959027i bk13: 315384a 94343462i bk14: 323714a 93484899i bk15: 320682a 93459729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.249028
Row_Buffer_Locality_read = 0.274785
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.131056
Bank_Level_Parallism_Col = 2.189010
Bank_Level_Parallism_Ready = 1.384782
write_to_read_ratio_blp_rw_average = 0.204427
GrpLevelPara = 1.826325 

BW Util details:
bwutil = 0.213759 
total_CMD = 119722007 
util_bw = 25591612 
Wasted_Col = 48385718 
Wasted_Row = 8320018 
Idle = 37424659 

BW Util Bottlenecks: 
RCDc_limit = 63930781 
RCDWRc_limit = 7249864 
WTRc_limit = 23169529 
RTWc_limit = 17434469 
CCDLc_limit = 4594966 
rwq = 0 
CCDLc_limit_alone = 3295380 
WTRc_limit_alone = 22504505 
RTWc_limit_alone = 16799907 

Commands details: 
total_CMD = 119722007 
n_nop = 105219487 
Read = 5114830 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283073 
n_act = 4465579 
n_pre = 4465563 
n_ref = 0 
n_req = 5946396 
total_req = 6397903 

Dual Bus Interface Util: 
issued_total_row = 8931142 
issued_total_col = 6397903 
Row_Bus_Util =  0.074599 
CoL_Bus_Util = 0.053440 
Either_Row_CoL_Bus_Util = 0.121135 
Issued_on_Two_Bus_Simul_Util = 0.006904 
issued_two_Eff = 0.056992 
queue_avg = 3.292768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4827093, Miss = 2698712, Miss_rate = 0.559, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4743491, Miss = 2696538, Miss_rate = 0.568, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4818664, Miss = 2713841, Miss_rate = 0.563, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4764411, Miss = 2705791, Miss_rate = 0.568, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4826025, Miss = 2694699, Miss_rate = 0.558, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4784012, Miss = 2715312, Miss_rate = 0.568, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4796487, Miss = 2704136, Miss_rate = 0.564, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4816247, Miss = 2714885, Miss_rate = 0.564, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4827324, Miss = 2707731, Miss_rate = 0.561, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4819308, Miss = 2702600, Miss_rate = 0.561, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4811322, Miss = 2710467, Miss_rate = 0.563, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4754058, Miss = 2702478, Miss_rate = 0.568, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4802297, Miss = 2697529, Miss_rate = 0.562, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4794250, Miss = 2711263, Miss_rate = 0.566, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8351760, Miss = 2707786, Miss_rate = 0.324, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4816213, Miss = 2707773, Miss_rate = 0.562, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9271195, Miss = 2719645, Miss_rate = 0.293, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4793758, Miss = 2715313, Miss_rate = 0.566, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4818333, Miss = 2712464, Miss_rate = 0.563, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4737032, Miss = 2701660, Miss_rate = 0.570, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4784371, Miss = 2695489, Miss_rate = 0.563, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4792010, Miss = 2713638, Miss_rate = 0.566, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4775621, Miss = 2699563, Miss_rate = 0.565, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4746265, Miss = 2688340, Miss_rate = 0.566, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 123071547
L2_total_cache_misses = 64937653
L2_total_cache_miss_rate = 0.5276
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35112798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26548038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819218
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 112242453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829094
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=123071547
icnt_total_pkts_simt_to_mem=123071547
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 123071547
Req_Network_cycles = 46684934
Req_Network_injected_packets_per_cycle =       2.6362 
Req_Network_conflicts_per_cycle =       0.3406
Req_Network_conflicts_per_cycle_util =       0.4811
Req_Bank_Level_Parallism =       3.7234
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0972
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7207

Reply_Network_injected_packets_num = 123071547
Reply_Network_cycles = 46684934
Reply_Network_injected_packets_per_cycle =        2.6362
Reply_Network_conflicts_per_cycle =        1.0864
Reply_Network_conflicts_per_cycle_util =       1.5291
Reply_Bank_Level_Parallism =       3.7104
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1779
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0879
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 19 hrs, 44 min, 40 sec (243880 sec)
gpgpu_simulation_rate = 16421 (inst/sec)
gpgpu_simulation_rate = 191 (cycle/sec)
gpgpu_silicon_slowdown = 7146596x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z9bc_updateiPiPb'
Destroy streams for kernel 27: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 27 
gpu_sim_cycle = 146375
gpu_sim_insn = 94715745
gpu_ipc =     647.0760
gpu_tot_sim_cycle = 46831309
gpu_tot_sim_insn = 4099678295
gpu_tot_ipc =      87.5414
gpu_tot_issued_cta = 511272
gpu_occupancy = 97.0833% 
gpu_tot_occupancy = 52.3449% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1742
partiton_level_parallism_total  =       2.6441
partiton_level_parallism_util =       5.4372
partiton_level_parallism_util_total  =       3.7305
L2_BW  =     226.0089 GB/Sec
L2_BW_total  =     115.4964 GB/Sec
gpu_total_sim_rate=16696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7872286, Miss = 3352188, Miss_rate = 0.426, Pending_hits = 78286, Reservation_fails = 400304
	L1D_cache_core[1]: Access = 7657670, Miss = 3252621, Miss_rate = 0.425, Pending_hits = 75329, Reservation_fails = 406707
	L1D_cache_core[2]: Access = 7476158, Miss = 3169283, Miss_rate = 0.424, Pending_hits = 76010, Reservation_fails = 398329
	L1D_cache_core[3]: Access = 7761691, Miss = 3231661, Miss_rate = 0.416, Pending_hits = 76088, Reservation_fails = 388693
	L1D_cache_core[4]: Access = 7742294, Miss = 3381062, Miss_rate = 0.437, Pending_hits = 78579, Reservation_fails = 429703
	L1D_cache_core[5]: Access = 7658266, Miss = 3192087, Miss_rate = 0.417, Pending_hits = 75417, Reservation_fails = 382895
	L1D_cache_core[6]: Access = 7626296, Miss = 3151199, Miss_rate = 0.413, Pending_hits = 74382, Reservation_fails = 389156
	L1D_cache_core[7]: Access = 7607453, Miss = 3098280, Miss_rate = 0.407, Pending_hits = 72404, Reservation_fails = 358692
	L1D_cache_core[8]: Access = 7788468, Miss = 3327157, Miss_rate = 0.427, Pending_hits = 75863, Reservation_fails = 412755
	L1D_cache_core[9]: Access = 7300351, Miss = 2976262, Miss_rate = 0.408, Pending_hits = 74961, Reservation_fails = 359459
	L1D_cache_core[10]: Access = 7896810, Miss = 3271071, Miss_rate = 0.414, Pending_hits = 75813, Reservation_fails = 383885
	L1D_cache_core[11]: Access = 7677558, Miss = 3338757, Miss_rate = 0.435, Pending_hits = 78462, Reservation_fails = 442824
	L1D_cache_core[12]: Access = 7589464, Miss = 3229208, Miss_rate = 0.425, Pending_hits = 75855, Reservation_fails = 400353
	L1D_cache_core[13]: Access = 7928298, Miss = 3375585, Miss_rate = 0.426, Pending_hits = 76294, Reservation_fails = 420646
	L1D_cache_core[14]: Access = 7767742, Miss = 3268409, Miss_rate = 0.421, Pending_hits = 77417, Reservation_fails = 406312
	L1D_cache_core[15]: Access = 6636059, Miss = 2570972, Miss_rate = 0.387, Pending_hits = 68440, Reservation_fails = 329718
	L1D_cache_core[16]: Access = 7713691, Miss = 3297548, Miss_rate = 0.427, Pending_hits = 76362, Reservation_fails = 418597
	L1D_cache_core[17]: Access = 7659909, Miss = 3276037, Miss_rate = 0.428, Pending_hits = 77701, Reservation_fails = 407476
	L1D_cache_core[18]: Access = 7638635, Miss = 3256593, Miss_rate = 0.426, Pending_hits = 75789, Reservation_fails = 422415
	L1D_cache_core[19]: Access = 7959561, Miss = 3326341, Miss_rate = 0.418, Pending_hits = 75802, Reservation_fails = 411896
	L1D_cache_core[20]: Access = 7768114, Miss = 3223875, Miss_rate = 0.415, Pending_hits = 76995, Reservation_fails = 415409
	L1D_cache_core[21]: Access = 7559478, Miss = 3219080, Miss_rate = 0.426, Pending_hits = 75436, Reservation_fails = 406680
	L1D_cache_core[22]: Access = 7749452, Miss = 3288161, Miss_rate = 0.424, Pending_hits = 75073, Reservation_fails = 421741
	L1D_cache_core[23]: Access = 7015216, Miss = 2844107, Miss_rate = 0.405, Pending_hits = 72607, Reservation_fails = 357124
	L1D_cache_core[24]: Access = 7574564, Miss = 3177248, Miss_rate = 0.419, Pending_hits = 75559, Reservation_fails = 410383
	L1D_cache_core[25]: Access = 7585548, Miss = 3222462, Miss_rate = 0.425, Pending_hits = 77176, Reservation_fails = 409918
	L1D_cache_core[26]: Access = 7820241, Miss = 3340942, Miss_rate = 0.427, Pending_hits = 77740, Reservation_fails = 449398
	L1D_cache_core[27]: Access = 7711192, Miss = 3227327, Miss_rate = 0.419, Pending_hits = 75400, Reservation_fails = 411939
	L1D_cache_core[28]: Access = 7362544, Miss = 3058179, Miss_rate = 0.415, Pending_hits = 74001, Reservation_fails = 375812
	L1D_cache_core[29]: Access = 7451941, Miss = 3046001, Miss_rate = 0.409, Pending_hits = 73800, Reservation_fails = 358833
	L1D_total_cache_accesses = 228556950
	L1D_total_cache_misses = 95989703
	L1D_total_cache_miss_rate = 0.4200
	L1D_total_cache_pending_hits = 2269041
	L1D_total_cache_reservation_fails = 11988052
	L1D_cache_data_port_util = 0.116
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66189075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8548867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23723169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269041
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 217727848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829102

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8392553
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 511272, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
377313, 350969, 391610, 375220, 378301, 377886, 366333, 377372, 354861, 359315, 384060, 379022, 370315, 361859, 350412, 344953, 355864, 332812, 337319, 356488, 355100, 338377, 368874, 390177, 384236, 365528, 373899, 365937, 357493, 382507, 367946, 369309, 
gpgpu_n_tot_thrd_icount = 11074144320
gpgpu_n_tot_w_icount = 346067010
gpgpu_n_stall_shd_mem = 65721872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 112999818
gpgpu_n_mem_write_global = 10829102
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450970897
gpgpu_n_store_insn = 46686780
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 984066048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542740
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179132
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87662939	W0_Idle:421764720	W0_Scoreboard:-641490149	W1:109528747	W2:36343629	W3:19561044	W4:12794472	W5:9300623	W6:7258870	W7:5916291	W8:4947718	W9:4232979	W10:3708684	W11:3234426	W12:2896667	W13:2550755	W14:2282990	W15:2050301	W16:1799645	W17:1606313	W18:1412587	W19:1241144	W20:1107041	W21:976611	W22:880657	W23:828699	W24:827418	W25:858906	W26:955757	W27:1098548	W28:1315744	W29:1579888	W30:1928937	W31:2387484	W32:98653435
single_issue_nums: WS0:86352065	WS1:86206817	WS2:86804068	WS3:86704060	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 719297952 {8:89912244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433164080 {40:10829102,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923502960 {40:23087574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3596489760 {40:89912244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632816 {8:10829102,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923502960 {40:23087574,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:40819507 	1576551 	2443855 	4397861 	8422047 	6684571 	4347506 	2429554 	983938 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019602 	62062241 	3009373 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368197 	1326499 	202055 	81013 	96274786 	1650312 	199525 	91522 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	102606869 	13103931 	4969441 	2047893 	752290 	275502 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	41517 	59 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.346427  1.354072  1.341966  1.345875  1.338819  1.341419  1.351400  1.347712  1.341940  1.340677  1.337633  1.343364  1.347522  1.353667  1.338100  1.345066 
dram[1]:  1.346506  1.348864  1.339446  1.340914  1.339537  1.340630  1.344828  1.348626  1.342837  1.340909  1.340358  1.343276  1.348899  1.349406  1.337971  1.337793 
dram[2]:  1.344531  1.347591  1.344691  1.343236  1.340527  1.338196  1.348726  1.344730  1.341511  1.342095  1.344776  1.339807  1.352359  1.347701  1.340994  1.338582 
dram[3]:  1.345782  1.348294  1.345025  1.339786  1.339981  1.338007  1.348159  1.345952  1.343483  1.339132  1.341002  1.340494  1.354372  1.352272  1.339720  1.344243 
dram[4]:  1.347117  1.349437  1.338246  1.339931  1.342678  1.340222  1.348366  1.349002  1.337868  1.340668  1.337334  1.340829  1.350524  1.353358  1.339887  1.343901 
dram[5]:  1.347571  1.347828  1.339315  1.343881  1.340781  1.337646  1.344364  1.349537  1.338422  1.341776  1.338461  1.337864  1.353279  1.354453  1.341631  1.344346 
dram[6]:  1.347004  1.346629  1.346281  1.340479  1.339973  1.339678  1.348590  1.342106  1.347341  1.345723  1.339760  1.340283  1.356789  1.350401  1.340272  1.340989 
dram[7]:  1.352376  1.350100  1.338461  1.340327  1.342030  1.339091  1.351032  1.347503  1.343741  1.343325  1.338098  1.338981  1.351910  1.351094  1.342190  1.339999 
dram[8]:  1.343991  1.350177  1.337104  1.344282  1.339408  1.339223  1.344732  1.344523  1.339875  1.344324  1.336263  1.340349  1.345243  1.347915  1.341467  1.339827 
dram[9]:  1.348407  1.351771  1.336020  1.342067  1.342461  1.341521  1.345680  1.347074  1.345607  1.341567  1.336961  1.341357  1.353732  1.355976  1.339653  1.342219 
dram[10]:  1.350603  1.350461  1.346154  1.341903  1.344191  1.335771  1.345049  1.345206  1.342797  1.341490  1.341361  1.337188  1.351367  1.354236  1.343201  1.339454 
dram[11]:  1.348753  1.348615  1.343572  1.345682  1.343538  1.340071  1.345506  1.348650  1.344398  1.346755  1.339504  1.340637  1.351312  1.354115  1.342255  1.340816 
average row locality = 72444851/53901825 = 1.344015
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    324936    321382    326280    327258    328309    328237    317931    321537    320943    322392    324690    323264    323532    323032    327112    324459 
dram[1]:    324917    322262    332498    330209    329078    327530    325885    321936    320377    324935    324233    322046    323696    322895    328176    328998 
dram[2]:    326744    322681    325264    328940    326904    329147    321376    325761    322342    321943    319375    328849    321363    324474    326356    328545 
dram[3]:    325554    323026    324825    331256    330256    332102    322780    324768    321216    324727    326548    327127    319907    322719    328073    324184 
dram[4]:    323613    323251    331725    332113    326159    327015    321331    321438    324673    323351    327338    325833    321512    319897    326408    324727 
dram[5]:    323459    323562    332193    325637    329089    332403    324995    322408    324289    322988    326565    327959    318671    318595    326232    323947 
dram[6]:    325825    325260    324581    329020    329435    329021    323344    327308    320032    320294    324152    323551    317169    323386    328022    328463 
dram[7]:    322281    321783    332134    331164    329356    330321    320012    320448    321162    321477    327622    328039    323387    321875    326851    327685 
dram[8]:    324593    321685    333678    327916    330698    331696    322667    325308    322810    320782    328783    326870    325456    326098    325979    329975 
dram[9]:    322597    320507    333674    329684    328777    327754    325021    323284    318518    321977    329238    325728    321930    321065    327729    326681 
dram[10]:    321083    321247    323786    328551    325000    331225    324704    325597    320703    321411    325790    329581    323316    321190    326127    329857 
dram[11]:    321890    321455    327167    324011    324257    329644    325053    319655    319359    318147    326532    326447    322644    319351    327680    324650 
total dram reads = 62418201
bank skew: 333678/317169 = 1.05
chip skew: 5224994/5177942 = 1.01
number of total write accesses:
dram[0]:     80442     80668     81212     80204     79874     79783     79615     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81816     81287     81563     81556     79480     79304     79893     79268     79037     79602     80126     80590     81390     80288     81936     82294 
dram[2]:     82420     82531     81083     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78439     79298     79756     79717     79480     79614     82136     82266 
dram[4]:     81181     81614     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79946     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81832     81001     79769     79573     79886     79980     78922     79528     80650     79868     79863     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80627     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80853     82717     81229     79544     80258     79500     79470     79620     78896     81409     80797     79209     79306     82447     81398 
dram[10]:     81208     81411     80028     80222     80415     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81661     80376     80185     80685     80481     79612     79640     78589     78441     80557     79685     80018     79203     80865     82352 
total dram writes = 15447843
bank skew: 82717/77248 = 1.07
chip skew: 1292704/1283075 = 1.01
average mf latency per bank:
dram[0]:        523       553       544       572       541       561       518       542       530       548       518       540       530       551       534       555
dram[1]:        511       505       539       537       532       529       514       508       514       511       510       497       520       516       517       512
dram[2]:        524       514       555       544       533       523       516       514       519       508       507       510       520       518       519       523
dram[3]:        520       529       535       528       527       522       514       507       513       511       508       510       517       523       522       521
dram[4]:        529       522       541       557       528       525       515       524       526       521       517       515       524       526       525       526
dram[5]:        519       518       547       544       530       529       518       516       523       517       512       513       524       523       526       522
dram[6]:        526       525       550       547       527       526       517       517       525       517       510       513       529       527       525       523
dram[7]:        534       525       550       555       533       531       514       508       513       514       518       514      2585       530       520       519
dram[8]:        532       520       565       550       537       534      2727       516       527       519       520       517       536       531       526       523
dram[9]:        519       519       541       542       526       528       515       523       512       516       514       518       529       531       514       517
dram[10]:        521       518       548       551       526       527       516       515       519       517       520       514       528       522       521       519
dram[11]:        510       503       531       526       508       516       507       499       505       510       498       501       516       515       509       506
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105510975 n_act=4475712 n_pre=4475696 n_ref_event=0 n_req=6018432 n_rd=5185294 n_rd_L2_A=0 n_write=0 n_wr_bk=1283587 bw_util=0.2155
n_activity=88379739 dram_eff=0.2928
bk0: 324936a 93782201i bk1: 321382a 94217641i bk2: 326280a 93779726i bk3: 327258a 93829253i bk4: 328309a 93709435i bk5: 328237a 93666517i bk6: 317931a 94766717i bk7: 321537a 94309715i bk8: 320943a 94372154i bk9: 322392a 94147449i bk10: 324690a 93794874i bk11: 323264a 93912589i bk12: 323532a 94134294i bk13: 323032a 94182493i bk14: 327112a 93523448i bk15: 324459a 93816260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.256333
Row_Buffer_Locality_read = 0.282878
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.148719
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.383228
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.215455 
total_CMD = 120097379 
util_bw = 25875524 
Wasted_Col = 48545788 
Wasted_Row = 8341957 
Idle = 37334110 

BW Util Bottlenecks: 
RCDc_limit = 64066036 
RCDWRc_limit = 7256713 
WTRc_limit = 23129979 
RTWc_limit = 17559685 
CCDLc_limit = 4677727 
rwq = 0 
CCDLc_limit_alone = 3369292 
WTRc_limit_alone = 22465956 
RTWc_limit_alone = 16915273 

Commands details: 
total_CMD = 120097379 
n_nop = 105510975 
Read = 5185294 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283587 
n_act = 4475712 
n_pre = 4475696 
n_ref = 0 
n_req = 6018432 
total_req = 6468881 

Dual Bus Interface Util: 
issued_total_row = 8951408 
issued_total_col = 6468881 
Row_Bus_Util =  0.074535 
CoL_Bus_Util = 0.053864 
Either_Row_CoL_Bus_Util = 0.121455 
Issued_on_Two_Bus_Simul_Util = 0.006943 
issued_two_Eff = 0.057169 
queue_avg = 3.557088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105437691 n_act=4501095 n_pre=4501079 n_ref_event=0 n_req=6045599 n_rd=5209671 n_rd_L2_A=0 n_write=0 n_wr_bk=1289430 bw_util=0.2165
n_activity=88321079 dram_eff=0.2943
bk0: 324917a 93755371i bk1: 322262a 93964131i bk2: 332498a 93283165i bk3: 330209a 93456990i bk4: 329078a 93670204i bk5: 327530a 93799627i bk6: 325885a 94022878i bk7: 321936a 94380639i bk8: 320377a 94482195i bk9: 324935a 94025931i bk10: 324233a 93898433i bk11: 322046a 94044437i bk12: 323696a 94005668i bk13: 322895a 94031365i bk14: 328176a 93422640i bk15: 328998a 93344006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.255476
Row_Buffer_Locality_read = 0.281989
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.180953
Bank_Level_Parallism_Col = 2.196435
Bank_Level_Parallism_Ready = 1.383815
write_to_read_ratio_blp_rw_average = 0.204165
GrpLevelPara = 1.832503 

BW Util details:
bwutil = 0.216461 
total_CMD = 120097379 
util_bw = 25996404 
Wasted_Col = 48510439 
Wasted_Row = 8219112 
Idle = 37371424 

BW Util Bottlenecks: 
RCDc_limit = 64322489 
RCDWRc_limit = 7272375 
WTRc_limit = 23359016 
RTWc_limit = 17646637 
CCDLc_limit = 4647410 
rwq = 0 
CCDLc_limit_alone = 3333484 
WTRc_limit_alone = 22688680 
RTWc_limit_alone = 17003047 

Commands details: 
total_CMD = 120097379 
n_nop = 105437691 
Read = 5209671 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289430 
n_act = 4501095 
n_pre = 4501079 
n_ref = 0 
n_req = 6045599 
total_req = 6499101 

Dual Bus Interface Util: 
issued_total_row = 9002174 
issued_total_col = 6499101 
Row_Bus_Util =  0.074957 
CoL_Bus_Util = 0.054115 
Either_Row_CoL_Bus_Util = 0.122065 
Issued_on_Two_Bus_Simul_Util = 0.007008 
issued_two_Eff = 0.057408 
queue_avg = 3.371688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105461414 n_act=4493936 n_pre=4493920 n_ref_event=0 n_req=6038603 n_rd=5200064 n_rd_L2_A=0 n_write=0 n_wr_bk=1292158 bw_util=0.2162
n_activity=88235364 dram_eff=0.2943
bk0: 326744a 93399281i bk1: 322681a 93680241i bk2: 325264a 93789033i bk3: 328940a 93505530i bk4: 326904a 93631689i bk5: 329147a 93346383i bk6: 321376a 94195365i bk7: 325761a 93729452i bk8: 322342a 94022819i bk9: 321943a 94004574i bk10: 319375a 94147537i bk11: 328849a 93294793i bk12: 321363a 94079615i bk13: 324474a 93744838i bk14: 326356a 93403864i bk15: 328545a 93192562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.255799
Row_Buffer_Locality_read = 0.282462
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.217617
Bank_Level_Parallism_Col = 2.199669
Bank_Level_Parallism_Ready = 1.387555
write_to_read_ratio_blp_rw_average = 0.204788
GrpLevelPara = 1.834223 

BW Util details:
bwutil = 0.216232 
total_CMD = 120097379 
util_bw = 25968888 
Wasted_Col = 48404694 
Wasted_Row = 8246777 
Idle = 37477020 

BW Util Bottlenecks: 
RCDc_limit = 64128479 
RCDWRc_limit = 7295320 
WTRc_limit = 23369811 
RTWc_limit = 17647155 
CCDLc_limit = 4631433 
rwq = 0 
CCDLc_limit_alone = 3321345 
WTRc_limit_alone = 22700478 
RTWc_limit_alone = 17006400 

Commands details: 
total_CMD = 120097379 
n_nop = 105461414 
Read = 5200064 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292158 
n_act = 4493936 
n_pre = 4493920 
n_ref = 0 
n_req = 6038603 
total_req = 6492222 

Dual Bus Interface Util: 
issued_total_row = 8987856 
issued_total_col = 6492222 
Row_Bus_Util =  0.074838 
CoL_Bus_Util = 0.054058 
Either_Row_CoL_Bus_Util = 0.121867 
Issued_on_Two_Bus_Simul_Util = 0.007029 
issued_two_Eff = 0.057674 
queue_avg = 3.519991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105449898 n_act=4498588 n_pre=4498572 n_ref_event=0 n_req=6046356 n_rd=5209068 n_rd_L2_A=0 n_write=0 n_wr_bk=1288603 bw_util=0.2164
n_activity=88270009 dram_eff=0.2944
bk0: 325554a 93479617i bk1: 323026a 93734673i bk2: 324825a 93679705i bk3: 331256a 93116305i bk4: 330256a 93348885i bk5: 332102a 93067634i bk6: 322780a 93913179i bk7: 324768a 93834267i bk8: 321216a 94195959i bk9: 324727a 93714247i bk10: 326548a 93410345i bk11: 327127a 93371468i bk12: 319907a 94337292i bk13: 322719a 94084682i bk14: 328073a 93200937i bk15: 324184a 93554929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.255984
Row_Buffer_Locality_read = 0.282562
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.224977
Bank_Level_Parallism_Col = 2.197999
Bank_Level_Parallism_Ready = 1.382593
write_to_read_ratio_blp_rw_average = 0.204602
GrpLevelPara = 1.833940 

BW Util details:
bwutil = 0.216413 
total_CMD = 120097379 
util_bw = 25990684 
Wasted_Col = 48461733 
Wasted_Row = 8239618 
Idle = 37405344 

BW Util Bottlenecks: 
RCDc_limit = 64225311 
RCDWRc_limit = 7281999 
WTRc_limit = 23316608 
RTWc_limit = 17686101 
CCDLc_limit = 4667484 
rwq = 0 
CCDLc_limit_alone = 3353122 
WTRc_limit_alone = 22648057 
RTWc_limit_alone = 17040290 

Commands details: 
total_CMD = 120097379 
n_nop = 105449898 
Read = 5209068 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288603 
n_act = 4498588 
n_pre = 4498572 
n_ref = 0 
n_req = 6046356 
total_req = 6497671 

Dual Bus Interface Util: 
issued_total_row = 8997160 
issued_total_col = 6497671 
Row_Bus_Util =  0.074916 
CoL_Bus_Util = 0.054103 
Either_Row_CoL_Bus_Util = 0.121963 
Issued_on_Two_Bus_Simul_Util = 0.007056 
issued_two_Eff = 0.057850 
queue_avg = 3.610570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61057
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105469003 n_act=4492371 n_pre=4492355 n_ref_event=0 n_req=6036210 n_rd=5200384 n_rd_L2_A=0 n_write=0 n_wr_bk=1286385 bw_util=0.2161
n_activity=88337617 dram_eff=0.2937
bk0: 323613a 93789635i bk1: 323251a 93712430i bk2: 331725a 93120316i bk3: 332113a 93113892i bk4: 326159a 93727544i bk5: 327015a 93588598i bk6: 321331a 94277799i bk7: 321438a 94229965i bk8: 324673a 93845738i bk9: 323351a 94010534i bk10: 327338a 93402078i bk11: 325833a 93509888i bk12: 321512a 94094337i bk13: 319897a 94296520i bk14: 326408a 93424285i bk15: 324727a 93564190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.255763
Row_Buffer_Locality_read = 0.282352
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.200986
Bank_Level_Parallism_Col = 2.191637
Bank_Level_Parallism_Ready = 1.381068
write_to_read_ratio_blp_rw_average = 0.204139
GrpLevelPara = 1.829483 

BW Util details:
bwutil = 0.216050 
total_CMD = 120097379 
util_bw = 25947076 
Wasted_Col = 48544654 
Wasted_Row = 8263703 
Idle = 37341946 

BW Util Bottlenecks: 
RCDc_limit = 64204953 
RCDWRc_limit = 7283384 
WTRc_limit = 23265310 
RTWc_limit = 17625421 
CCDLc_limit = 4691197 
rwq = 0 
CCDLc_limit_alone = 3380262 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978125 

Commands details: 
total_CMD = 120097379 
n_nop = 105469003 
Read = 5200384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286385 
n_act = 4492371 
n_pre = 4492355 
n_ref = 0 
n_req = 6036210 
total_req = 6486769 

Dual Bus Interface Util: 
issued_total_row = 8984726 
issued_total_col = 6486769 
Row_Bus_Util =  0.074812 
CoL_Bus_Util = 0.054013 
Either_Row_CoL_Bus_Util = 0.121804 
Issued_on_Two_Bus_Simul_Util = 0.007020 
issued_two_Eff = 0.057636 
queue_avg = 3.557637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105464077 n_act=4494428 n_pre=4494412 n_ref_event=0 n_req=6039424 n_rd=5202992 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2162
n_activity=88263263 dram_eff=0.2941
bk0: 323459a 93813928i bk1: 323562a 93746365i bk2: 332193a 93152831i bk3: 325637a 93637196i bk4: 329089a 93523991i bk5: 332403a 93128323i bk6: 324995a 93871638i bk7: 322408a 94181933i bk8: 324289a 93890181i bk9: 322988a 94183954i bk10: 326565a 93430056i bk11: 327959a 93319469i bk12: 318671a 94427180i bk13: 318595a 94372201i bk14: 326232a 93576272i bk15: 323947a 93755327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.255818
Row_Buffer_Locality_read = 0.282431
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.203906
Bank_Level_Parallism_Col = 2.195515
Bank_Level_Parallism_Ready = 1.384485
write_to_read_ratio_blp_rw_average = 0.204654
GrpLevelPara = 1.831672 

BW Util details:
bwutil = 0.216168 
total_CMD = 120097379 
util_bw = 25961184 
Wasted_Col = 48465763 
Wasted_Row = 8241796 
Idle = 37428636 

BW Util Bottlenecks: 
RCDc_limit = 64202220 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4636029 
rwq = 0 
CCDLc_limit_alone = 3330555 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 120097379 
n_nop = 105464077 
Read = 5202992 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4494428 
n_pre = 4494412 
n_ref = 0 
n_req = 6039424 
total_req = 6490296 

Dual Bus Interface Util: 
issued_total_row = 8988840 
issued_total_col = 6490296 
Row_Bus_Util =  0.074846 
CoL_Bus_Util = 0.054042 
Either_Row_CoL_Bus_Util = 0.121845 
Issued_on_Two_Bus_Simul_Util = 0.007043 
issued_two_Eff = 0.057802 
queue_avg = 3.513030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51303
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105476921 n_act=4487600 n_pre=4487584 n_ref_event=0 n_req=6033426 n_rd=5198863 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.216
n_activity=88316505 dram_eff=0.2937
bk0: 325825a 93515577i bk1: 325260a 93618748i bk2: 324581a 93905146i bk3: 329020a 93588205i bk4: 329435a 93544212i bk5: 329021a 93479209i bk6: 323344a 94106366i bk7: 327308a 93673492i bk8: 320032a 94494337i bk9: 320294a 94504174i bk10: 324152a 93713615i bk11: 323551a 93807261i bk12: 317169a 94465592i bk13: 323386a 93921960i bk14: 328022a 93325769i bk15: 328463a 93232489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.256210
Row_Buffer_Locality_read = 0.282815
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.191094
Bank_Level_Parallism_Col = 2.193773
Bank_Level_Parallism_Ready = 1.384879
write_to_read_ratio_blp_rw_average = 0.204228
GrpLevelPara = 1.830872 

BW Util details:
bwutil = 0.215990 
total_CMD = 120097379 
util_bw = 25939864 
Wasted_Col = 48465651 
Wasted_Row = 8295901 
Idle = 37395963 

BW Util Bottlenecks: 
RCDc_limit = 64150314 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4624126 
rwq = 0 
CCDLc_limit_alone = 3318718 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 120097379 
n_nop = 105476921 
Read = 5198863 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4487600 
n_pre = 4487584 
n_ref = 0 
n_req = 6033426 
total_req = 6484966 

Dual Bus Interface Util: 
issued_total_row = 8975184 
issued_total_col = 6484966 
Row_Bus_Util =  0.074733 
CoL_Bus_Util = 0.053998 
Either_Row_CoL_Bus_Util = 0.121738 
Issued_on_Two_Bus_Simul_Util = 0.006992 
issued_two_Eff = 0.057433 
queue_avg = 3.514992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51499
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105460968 n_act=4493966 n_pre=4493950 n_ref_event=0 n_req=6041352 n_rd=5205597 n_rd_L2_A=0 n_write=0 n_wr_bk=1287316 bw_util=0.2163
n_activity=88299619 dram_eff=0.2941
bk0: 322281a 93951921i bk1: 321783a 93850137i bk2: 332134a 93022360i bk3: 331164a 93156314i bk4: 329356a 93406741i bk5: 330321a 93332717i bk6: 320012a 94328276i bk7: 320448a 94160884i bk8: 321162a 94243292i bk9: 321477a 94039503i bk10: 327622a 93334574i bk11: 328039a 93267495i bk12: 323387a 93953422i bk13: 321875a 93909601i bk14: 326851a 93330414i bk15: 327685a 93213469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.256132
Row_Buffer_Locality_read = 0.282688
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.219381
Bank_Level_Parallism_Col = 2.196267
Bank_Level_Parallism_Ready = 1.382226
write_to_read_ratio_blp_rw_average = 0.204492
GrpLevelPara = 1.833289 

BW Util details:
bwutil = 0.216255 
total_CMD = 120097379 
util_bw = 25971652 
Wasted_Col = 48463051 
Wasted_Row = 8263245 
Idle = 37399431 

BW Util Bottlenecks: 
RCDc_limit = 64191926 
RCDWRc_limit = 7271573 
WTRc_limit = 23272147 
RTWc_limit = 17656303 
CCDLc_limit = 4659421 
rwq = 0 
CCDLc_limit_alone = 3347690 
WTRc_limit_alone = 22605292 
RTWc_limit_alone = 17011427 

Commands details: 
total_CMD = 120097379 
n_nop = 105460968 
Read = 5205597 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287316 
n_act = 4493966 
n_pre = 4493950 
n_ref = 0 
n_req = 6041352 
total_req = 6492913 

Dual Bus Interface Util: 
issued_total_row = 8987916 
issued_total_col = 6492913 
Row_Bus_Util =  0.074839 
CoL_Bus_Util = 0.054064 
Either_Row_CoL_Bus_Util = 0.121871 
Issued_on_Two_Bus_Simul_Util = 0.007031 
issued_two_Eff = 0.057693 
queue_avg = 3.613671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61367
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105400161 n_act=4517770 n_pre=4517754 n_ref_event=0 n_req=6064589 n_rd=5224994 n_rd_L2_A=0 n_write=0 n_wr_bk=1292704 bw_util=0.2171
n_activity=88347908 dram_eff=0.2951
bk0: 324593a 93257733i bk1: 321685a 93704818i bk2: 333678a 92672231i bk3: 327916a 93192592i bk4: 330698a 93110521i bk5: 331696a 92926150i bk6: 322667a 93778848i bk7: 325308a 93646255i bk8: 322810a 93762322i bk9: 320782a 93925499i bk10: 328783a 92981952i bk11: 326870a 93092007i bk12: 325456a 93455217i bk13: 326098a 93398130i bk14: 325979a 93287748i bk15: 329975a 92899335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.255058
Row_Buffer_Locality_read = 0.281461
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.279092
Bank_Level_Parallism_Col = 2.200109
Bank_Level_Parallism_Ready = 1.381588
write_to_read_ratio_blp_rw_average = 0.204480
GrpLevelPara = 1.836552 

BW Util details:
bwutil = 0.217080 
total_CMD = 120097379 
util_bw = 26070792 
Wasted_Col = 48559734 
Wasted_Row = 8176989 
Idle = 37289864 

BW Util Bottlenecks: 
RCDc_limit = 64441712 
RCDWRc_limit = 7295540 
WTRc_limit = 23478426 
RTWc_limit = 17751577 
CCDLc_limit = 4719217 
rwq = 0 
CCDLc_limit_alone = 3400725 
WTRc_limit_alone = 22806809 
RTWc_limit_alone = 17104702 

Commands details: 
total_CMD = 120097379 
n_nop = 105400161 
Read = 5224994 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292704 
n_act = 4517770 
n_pre = 4517754 
n_ref = 0 
n_req = 6064589 
total_req = 6517698 

Dual Bus Interface Util: 
issued_total_row = 9035524 
issued_total_col = 6517698 
Row_Bus_Util =  0.075235 
CoL_Bus_Util = 0.054270 
Either_Row_CoL_Bus_Util = 0.122378 
Issued_on_Two_Bus_Simul_Util = 0.007128 
issued_two_Eff = 0.058243 
queue_avg = 3.767354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.76735
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105464377 n_act=4493554 n_pre=4493538 n_ref_event=0 n_req=6041275 n_rd=5204164 n_rd_L2_A=0 n_write=0 n_wr_bk=1288072 bw_util=0.2162
n_activity=88274526 dram_eff=0.2942
bk0: 322597a 93758999i bk1: 320507a 93993370i bk2: 333674a 92771881i bk3: 329684a 93222838i bk4: 328777a 93488145i bk5: 327754a 93477386i bk6: 325021a 93934975i bk7: 323284a 94038506i bk8: 318518a 94380426i bk9: 321977a 94022400i bk10: 329238a 93068195i bk11: 325728a 93344940i bk12: 321930a 94173586i bk13: 321065a 94172432i bk14: 327729a 93215682i bk15: 326681a 93315664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.256191
Row_Buffer_Locality_read = 0.282771
Row_Buffer_Locality_write = 0.090951
Bank_Level_Parallism = 5.224940
Bank_Level_Parallism_Col = 2.196273
Bank_Level_Parallism_Ready = 1.382850
write_to_read_ratio_blp_rw_average = 0.204690
GrpLevelPara = 1.833195 

BW Util details:
bwutil = 0.216232 
total_CMD = 120097379 
util_bw = 25968944 
Wasted_Col = 48434869 
Wasted_Row = 8253172 
Idle = 37440394 

BW Util Bottlenecks: 
RCDc_limit = 64158751 
RCDWRc_limit = 7281584 
WTRc_limit = 23270024 
RTWc_limit = 17653296 
CCDLc_limit = 4641492 
rwq = 0 
CCDLc_limit_alone = 3330203 
WTRc_limit_alone = 22604017 
RTWc_limit_alone = 17008014 

Commands details: 
total_CMD = 120097379 
n_nop = 105464377 
Read = 5204164 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288072 
n_act = 4493554 
n_pre = 4493538 
n_ref = 0 
n_req = 6041275 
total_req = 6492236 

Dual Bus Interface Util: 
issued_total_row = 8987092 
issued_total_col = 6492236 
Row_Bus_Util =  0.074832 
CoL_Bus_Util = 0.054058 
Either_Row_CoL_Bus_Util = 0.121843 
Issued_on_Two_Bus_Simul_Util = 0.007047 
issued_two_Eff = 0.057837 
queue_avg = 3.615254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61525
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105482303 n_act=4485501 n_pre=4485485 n_ref_event=0 n_req=6030075 n_rd=5199168 n_rd_L2_A=0 n_write=0 n_wr_bk=1283106 bw_util=0.2159
n_activity=88360265 dram_eff=0.2934
bk0: 321083a 94201773i bk1: 321247a 94158633i bk2: 323786a 94263395i bk3: 328551a 93815275i bk4: 325000a 94047367i bk5: 331225a 93370923i bk6: 324704a 94138898i bk7: 325597a 94029372i bk8: 320703a 94516855i bk9: 321411a 94347876i bk10: 325790a 93771651i bk11: 329581a 93429051i bk12: 323316a 94202336i bk13: 321190a 94485438i bk14: 326127a 93833775i bk15: 329857a 93440566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.256145
Row_Buffer_Locality_read = 0.282565
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.148768
Bank_Level_Parallism_Col = 2.189883
Bank_Level_Parallism_Ready = 1.383799
write_to_read_ratio_blp_rw_average = 0.203856
GrpLevelPara = 1.828026 

BW Util details:
bwutil = 0.215901 
total_CMD = 120097379 
util_bw = 25929096 
Wasted_Col = 48531785 
Wasted_Row = 8298321 
Idle = 37338177 

BW Util Bottlenecks: 
RCDc_limit = 64231059 
RCDWRc_limit = 7234637 
WTRc_limit = 23159640 
RTWc_limit = 17539517 
CCDLc_limit = 4624575 
rwq = 0 
CCDLc_limit_alone = 3320640 
WTRc_limit_alone = 22495299 
RTWc_limit_alone = 16899923 

Commands details: 
total_CMD = 120097379 
n_nop = 105482303 
Read = 5199168 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283106 
n_act = 4485501 
n_pre = 4485485 
n_ref = 0 
n_req = 6030075 
total_req = 6482274 

Dual Bus Interface Util: 
issued_total_row = 8970986 
issued_total_col = 6482274 
Row_Bus_Util =  0.074698 
CoL_Bus_Util = 0.053975 
Either_Row_CoL_Bus_Util = 0.121694 
Issued_on_Two_Bus_Simul_Util = 0.006979 
issued_two_Eff = 0.057351 
queue_avg = 3.398693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39869
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120097379 n_nop=105528322 n_act=4467304 n_pre=4467288 n_ref_event=0 n_req=6009510 n_rd=5177942 n_rd_L2_A=0 n_write=0 n_wr_bk=1283075 bw_util=0.2152
n_activity=88213339 dram_eff=0.293
bk0: 321890a 94255960i bk1: 321455a 94136235i bk2: 327167a 93983218i bk3: 324011a 94185628i bk4: 324257a 94144074i bk5: 329644a 93668763i bk6: 325053a 94175339i bk7: 319655a 94622931i bk8: 319359a 94705508i bk9: 318147a 94873700i bk10: 326532a 93876432i bk11: 326447a 93837846i bk12: 322644a 94304116i bk13: 319351a 94686595i bk14: 327680a 93827367i bk15: 324650a 93801192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.256628
Row_Buffer_Locality_read = 0.283291
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.120392
Bank_Level_Parallism_Col = 2.187955
Bank_Level_Parallism_Ready = 1.383954
write_to_read_ratio_blp_rw_average = 0.203659
GrpLevelPara = 1.826206 

BW Util details:
bwutil = 0.215193 
total_CMD = 120097379 
util_bw = 25844068 
Wasted_Col = 48422718 
Wasted_Row = 8327813 
Idle = 37502780 

BW Util Bottlenecks: 
RCDc_limit = 63951483 
RCDWRc_limit = 7249872 
WTRc_limit = 23169557 
RTWc_limit = 17434600 
CCDLc_limit = 4619784 
rwq = 0 
CCDLc_limit_alone = 3320162 
WTRc_limit_alone = 22504533 
RTWc_limit_alone = 16800002 

Commands details: 
total_CMD = 120097379 
n_nop = 105528322 
Read = 5177942 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283075 
n_act = 4467304 
n_pre = 4467288 
n_ref = 0 
n_req = 6009510 
total_req = 6461017 

Dual Bus Interface Util: 
issued_total_row = 8934592 
issued_total_col = 6461017 
Row_Bus_Util =  0.074395 
CoL_Bus_Util = 0.053798 
Either_Row_CoL_Bus_Util = 0.121310 
Issued_on_Two_Bus_Simul_Util = 0.006882 
issued_two_Eff = 0.056733 
queue_avg = 3.297487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4858652, Miss = 2730270, Miss_rate = 0.562, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4775050, Miss = 2728097, Miss_rate = 0.571, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4850220, Miss = 2745396, Miss_rate = 0.566, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4795970, Miss = 2737349, Miss_rate = 0.571, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4857585, Miss = 2726259, Miss_rate = 0.561, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4815572, Miss = 2746872, Miss_rate = 0.570, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4828044, Miss = 2735692, Miss_rate = 0.567, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4847803, Miss = 2746441, Miss_rate = 0.567, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4858884, Miss = 2739291, Miss_rate = 0.564, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4850865, Miss = 2734157, Miss_rate = 0.564, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4842881, Miss = 2742026, Miss_rate = 0.566, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4785612, Miss = 2734032, Miss_rate = 0.571, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4833856, Miss = 2729088, Miss_rate = 0.565, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4825806, Miss = 2742819, Miss_rate = 0.568, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8383319, Miss = 2739344, Miss_rate = 0.327, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4847767, Miss = 2739327, Miss_rate = 0.565, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9302750, Miss = 2751200, Miss_rate = 0.296, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4825311, Miss = 2746866, Miss_rate = 0.569, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4849889, Miss = 2744020, Miss_rate = 0.566, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4768589, Miss = 2733216, Miss_rate = 0.573, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4815927, Miss = 2727045, Miss_rate = 0.566, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4823568, Miss = 2745196, Miss_rate = 0.569, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4807178, Miss = 2731119, Miss_rate = 0.568, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4777822, Miss = 2719896, Miss_rate = 0.569, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 123828920
L2_total_cache_misses = 65695018
L2_total_cache_miss_rate = 0.5305
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35302156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27116045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552285
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819218
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 112999818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829102
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=123828920
icnt_total_pkts_simt_to_mem=123828920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 123828920
Req_Network_cycles = 46831309
Req_Network_injected_packets_per_cycle =       2.6441 
Req_Network_conflicts_per_cycle =       0.3419
Req_Network_conflicts_per_cycle_util =       0.4824
Req_Bank_Level_Parallism =       3.7306
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0979
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7129

Reply_Network_injected_packets_num = 123828920
Reply_Network_cycles = 46831309
Reply_Network_injected_packets_per_cycle =        2.6441
Reply_Network_conflicts_per_cycle =        1.1020
Reply_Network_conflicts_per_cycle_util =       1.5493
Reply_Bank_Level_Parallism =       3.7175
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1794
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0881
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 20 hrs, 12 min, 15 sec (245535 sec)
gpgpu_simulation_rate = 16696 (inst/sec)
gpgpu_simulation_rate = 190 (cycle/sec)
gpgpu_silicon_slowdown = 7184210x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 28 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 28: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 28 
gpu_sim_cycle = 199376
gpu_sim_insn = 153335531
gpu_ipc =     769.0772
gpu_tot_sim_cycle = 47030685
gpu_tot_sim_insn = 4253013826
gpu_tot_ipc =      90.4306
gpu_tot_issued_cta = 530208
gpu_occupancy = 98.5404% 
gpu_tot_occupancy = 52.5807% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5197
partiton_level_parallism_total  =       2.6394
partiton_level_parallism_util =       2.1659
partiton_level_parallism_util_total  =       3.7240
L2_BW  =      66.3801 GB/Sec
L2_BW_total  =     115.2882 GB/Sec
gpu_total_sim_rate=17162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7882398, Miss = 3362300, Miss_rate = 0.427, Pending_hits = 78286, Reservation_fails = 400304
	L1D_cache_core[1]: Access = 7667780, Miss = 3262731, Miss_rate = 0.426, Pending_hits = 75329, Reservation_fails = 406707
	L1D_cache_core[2]: Access = 7486316, Miss = 3179416, Miss_rate = 0.425, Pending_hits = 76011, Reservation_fails = 398329
	L1D_cache_core[3]: Access = 7771802, Miss = 3241772, Miss_rate = 0.417, Pending_hits = 76088, Reservation_fails = 388693
	L1D_cache_core[4]: Access = 7752353, Miss = 3391121, Miss_rate = 0.437, Pending_hits = 78579, Reservation_fails = 429703
	L1D_cache_core[5]: Access = 7668371, Miss = 3202192, Miss_rate = 0.418, Pending_hits = 75417, Reservation_fails = 382895
	L1D_cache_core[6]: Access = 7636407, Miss = 3161310, Miss_rate = 0.414, Pending_hits = 74382, Reservation_fails = 389156
	L1D_cache_core[7]: Access = 7617556, Miss = 3108383, Miss_rate = 0.408, Pending_hits = 72404, Reservation_fails = 358692
	L1D_cache_core[8]: Access = 7798582, Miss = 3337270, Miss_rate = 0.428, Pending_hits = 75863, Reservation_fails = 412755
	L1D_cache_core[9]: Access = 7310457, Miss = 2986368, Miss_rate = 0.409, Pending_hits = 74961, Reservation_fails = 359459
	L1D_cache_core[10]: Access = 7906908, Miss = 3281159, Miss_rate = 0.415, Pending_hits = 75814, Reservation_fails = 383885
	L1D_cache_core[11]: Access = 7687668, Miss = 3348867, Miss_rate = 0.436, Pending_hits = 78462, Reservation_fails = 442824
	L1D_cache_core[12]: Access = 7599576, Miss = 3239320, Miss_rate = 0.426, Pending_hits = 75855, Reservation_fails = 400353
	L1D_cache_core[13]: Access = 7938410, Miss = 3385697, Miss_rate = 0.426, Pending_hits = 76294, Reservation_fails = 420646
	L1D_cache_core[14]: Access = 7777852, Miss = 3278519, Miss_rate = 0.422, Pending_hits = 77417, Reservation_fails = 406312
	L1D_cache_core[15]: Access = 6646171, Miss = 2581082, Miss_rate = 0.388, Pending_hits = 68441, Reservation_fails = 329718
	L1D_cache_core[16]: Access = 7723753, Miss = 3307610, Miss_rate = 0.428, Pending_hits = 76362, Reservation_fails = 418597
	L1D_cache_core[17]: Access = 7670017, Miss = 3286145, Miss_rate = 0.428, Pending_hits = 77701, Reservation_fails = 407476
	L1D_cache_core[18]: Access = 7648740, Miss = 3266698, Miss_rate = 0.427, Pending_hits = 75789, Reservation_fails = 422415
	L1D_cache_core[19]: Access = 7969675, Miss = 3336452, Miss_rate = 0.419, Pending_hits = 75803, Reservation_fails = 411896
	L1D_cache_core[20]: Access = 7778194, Miss = 3233955, Miss_rate = 0.416, Pending_hits = 76995, Reservation_fails = 415409
	L1D_cache_core[21]: Access = 7569588, Miss = 3229190, Miss_rate = 0.427, Pending_hits = 75436, Reservation_fails = 406680
	L1D_cache_core[22]: Access = 7759562, Miss = 3298271, Miss_rate = 0.425, Pending_hits = 75073, Reservation_fails = 421741
	L1D_cache_core[23]: Access = 7025312, Miss = 2854177, Miss_rate = 0.406, Pending_hits = 72608, Reservation_fails = 357124
	L1D_cache_core[24]: Access = 7584625, Miss = 3187309, Miss_rate = 0.420, Pending_hits = 75559, Reservation_fails = 410383
	L1D_cache_core[25]: Access = 7595627, Miss = 3232450, Miss_rate = 0.426, Pending_hits = 77177, Reservation_fails = 409918
	L1D_cache_core[26]: Access = 7830374, Miss = 3351064, Miss_rate = 0.428, Pending_hits = 77741, Reservation_fails = 449398
	L1D_cache_core[27]: Access = 7721303, Miss = 3237438, Miss_rate = 0.419, Pending_hits = 75400, Reservation_fails = 411939
	L1D_cache_core[28]: Access = 7372655, Miss = 3068290, Miss_rate = 0.416, Pending_hits = 74001, Reservation_fails = 375812
	L1D_cache_core[29]: Access = 7462053, Miss = 3056113, Miss_rate = 0.410, Pending_hits = 73800, Reservation_fails = 358833
	L1D_total_cache_accesses = 228860085
	L1D_total_cache_misses = 96292669
	L1D_total_cache_miss_rate = 0.4207
	L1D_total_cache_pending_hits = 2269048
	L1D_total_cache_reservation_fails = 11988052
	L1D_cache_data_port_util = 0.115
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66264859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8548867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23950345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218030967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829118

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8392553
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 530208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
382685, 356341, 396982, 380592, 383673, 383258, 371705, 382744, 360233, 364687, 389432, 384394, 375687, 367231, 355784, 350325, 361236, 338184, 342691, 361860, 360472, 343749, 374246, 395549, 389608, 370900, 379271, 371309, 362865, 387879, 373318, 374681, 
gpgpu_n_tot_thrd_icount = 11238975168
gpgpu_n_tot_w_icount = 351217974
gpgpu_n_stall_shd_mem = 65721885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 113302792
gpgpu_n_mem_write_global = 10829118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 460219095
gpgpu_n_store_insn = 46686803
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1042237440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542752
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93029707	W0_Idle:421780288	W0_Scoreboard:-628880893	W1:109529466	W2:36343851	W3:19561264	W4:12794924	W5:9300968	W6:7259310	W7:5916771	W8:4948198	W9:4233534	W10:3709294	W11:3235051	W12:2897377	W13:2551600	W14:2283965	W15:2051506	W16:1801265	W17:1608313	W18:1415172	W19:1244310	W20:1111526	W21:982751	W22:888757	W23:841064	W24:845178	W25:884146	W26:991527	W27:1146328	W28:1379104	W29:1660588	W30:2030622	W31:2516854	W32:103253390
single_issue_nums: WS0:87639657	WS1:87494503	WS2:88091925	WS3:87991889	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721721632 {8:90215204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433164720 {40:10829118,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3608608160 {40:90215204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632944 {8:10829118,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:41078783 	1590782 	2453735 	4407575 	8430995 	6685201 	4347796 	2429554 	983938 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019635 	62365198 	3009373 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	96577742 	1650332 	199525 	91522 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	102886954 	13126234 	4970042 	2047894 	752290 	275502 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	41712 	59 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.352005  1.359740  1.347514  1.351432  1.344333  1.346944  1.356974  1.353209  1.347363  1.346069  1.342965  1.348744  1.353128  1.359307  1.343614  1.350641 
dram[1]:  1.352072  1.354479  1.344880  1.346400  1.345043  1.346171  1.350256  1.354122  1.348277  1.346272  1.345715  1.348674  1.354490  1.355017  1.343463  1.343275 
dram[2]:  1.350063  1.353191  1.350267  1.348760  1.346074  1.343686  1.354233  1.350150  1.346909  1.347496  1.350217  1.345096  1.358013  1.353291  1.346526  1.344083 
dram[3]:  1.351332  1.353901  1.350595  1.345233  1.345473  1.343452  1.353633  1.351394  1.348915  1.344487  1.346331  1.345813  1.360057  1.357912  1.345225  1.349820 
dram[4]:  1.352718  1.355038  1.343701  1.345383  1.348243  1.345750  1.353877  1.354504  1.343220  1.346063  1.342629  1.346157  1.356166  1.359039  1.345419  1.349467 
dram[5]:  1.353171  1.353423  1.344761  1.349430  1.346293  1.343093  1.349791  1.355035  1.343777  1.347181  1.343769  1.343153  1.358983  1.360160  1.347164  1.349934 
dram[6]:  1.352562  1.352199  1.351877  1.345986  1.345482  1.345184  1.354067  1.347488  1.352822  1.351188  1.345103  1.345644  1.362520  1.356019  1.345785  1.346490 
dram[7]:  1.358032  1.355737  1.343902  1.345797  1.347540  1.344583  1.356561  1.353001  1.349178  1.348741  1.343390  1.344278  1.357530  1.356721  1.347714  1.345504 
dram[8]:  1.349552  1.355816  1.342522  1.349812  1.344895  1.344686  1.350166  1.349926  1.345258  1.349752  1.341529  1.345658  1.350814  1.353492  1.347006  1.345306 
dram[9]:  1.354015  1.357442  1.341420  1.347564  1.347986  1.347051  1.351109  1.352533  1.351077  1.346967  1.342216  1.346685  1.359408  1.361668  1.345158  1.347755 
dram[10]:  1.356257  1.356098  1.351772  1.347428  1.349766  1.341218  1.350475  1.350621  1.348237  1.346905  1.346701  1.342450  1.357013  1.359928  1.348759  1.344936 
dram[11]:  1.354390  1.354240  1.349120  1.351284  1.349121  1.345569  1.350933  1.354170  1.349861  1.352252  1.344817  1.345971  1.356960  1.359828  1.347788  1.346364 
average row locality = 72747820/53906645 = 1.349515
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    326536    322982    327880    328860    329909    329837    319487    323093    322479    323928    326225    324799    325128    324628    328712    326060 
dram[1]:    326517    323861    334094    331809    330679    329131    327441    323494    321915    326471    325769    323582    325292    324490    329776    330598 
dram[2]:    328344    324281    326864    330540    328504    330747    322932    327317    323878    323479    320912    330385    322959    326070    327956    330149 
dram[3]:    327155    324626    326423    332853    331854    333701    324336    326324    322752    326263    328084    328663    321504    324315    329676    325784 
dram[4]:    325213    324853    333325    333713    327760    328615    322887    322993    326211    324887    328874    327368    323108    321494    328008    326327 
dram[5]:    325059    325161    333792    327233    330689    334003    326551    323964    325825    324523    328101    329495    320267    320191    327833    325548 
dram[6]:    327425    326860    326181    330620    331035    330621    324902    328865    321568    321830    325689    325087    318765    324984    329622    330063 
dram[7]:    323881    323382    333734    332763    330957    331920    321567    322001    322698    323013    329158    329575    324983    323470    328451    329285 
dram[8]:    326193    323285    335278    329516    332298    333295    324218    326856    324346    322318    330319    328406    327056    327698    327577    331573 
dram[9]:    324196    322107    335273    331285    330376    329354    326572    324835    320054    323511    330774    327264    323530    322664    329329    328281 
dram[10]:    322685    322849    325386    330151    326602    332825    326255    327149    322239    322947    327326    331116    324915    322789    327726    331457 
dram[11]:    323490    323054    328766    325612    325856    331244    326607    321207    320896    319683    328067    327983    324244    320949    329279    326249 
total dram reads = 62721158
bank skew: 335278/318765 = 1.05
chip skew: 5250232/5203186 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79615     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81816     81288     81563     81556     79480     79304     79893     79268     79037     79602     80126     80590     81391     80288     81936     82294 
dram[2]:     82420     82531     81084     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79480     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81832     81001     79769     79573     79886     79980     78922     79528     80650     79868     79865     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80628     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80853     82717     81229     79544     80258     79500     79470     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81208     81411     80028     80222     80415     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81661     80376     80185     80685     80481     79612     79640     78590     78441     80557     79685     80018     79203     80865     82352 
total dram writes = 15447855
bank skew: 82717/77248 = 1.07
chip skew: 1292705/1283076 = 1.01
average mf latency per bank:
dram[0]:        523       552       544       571       540       560       517       542       529       547       517       539       529       550       533       554
dram[1]:        510       504       539       537       531       528       514       507       513       510       509       497       520       515       516       511
dram[2]:        523       513       554       543       532       522       516       513       518       507       507       510       519       517       518       522
dram[3]:        519       528       534       527       526       522       514       506       513       511       507       509       516       522       521       520
dram[4]:        529       521       541       556       527       524       514       524       525       520       516       515       523       526       525       525
dram[5]:        518       518       547       543       529       528       518       515       522       516       511       512       523       522       525       521
dram[6]:        525       524       549       547       527       525       516       516       525       516       510       512       528       527       524       523
dram[7]:        534       524       549       554       532       530       513       507       513       513       517       513      2576       529       519       518
dram[8]:        532       520       564       549       537       533      2718       515       527       518       519       517       535       530       525       522
dram[9]:        518       518       540       541       525       528       515       523       512       515       514       517       529       531       514       516
dram[10]:        520       517       547       550       525       526       516       514       519       516GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
       519       514       527       522       520       519
dram[11]:        509       503       531       525       507       516       506       499       505       509       498       500       515       514       508       506
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105996210 n_act=4476115 n_pre=4476099 n_ref_event=0 n_req=6043682 n_rd=5210543 n_rd_L2_A=0 n_write=0 n_wr_bk=1283588 bw_util=0.2154
n_activity=88586627 dram_eff=0.2932
bk0: 326536a 94287706i bk1: 322982a 94723083i bk2: 327880a 94285272i bk3: 328860a 94334178i bk4: 329909a 94215001i bk5: 329837a 94172213i bk6: 319487a 95272543i bk7: 323093a 94815597i bk8: 322479a 94877937i bk9: 323928a 94653021i bk10: 326225a 94300904i bk11: 324799a 94418127i bk12: 325128a 94640012i bk13: 324628a 94687931i bk14: 328712a 94029349i bk15: 326060a 94321552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259373
Row_Buffer_Locality_read = 0.286276
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.144811
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.382041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.215379 
total_CMD = 120608670 
util_bw = 25976524 
Wasted_Col = 48562078 
Wasted_Row = 8346148 
Idle = 37723920 

BW Util Bottlenecks: 
RCDc_limit = 64072688 
RCDWRc_limit = 7256717 
WTRc_limit = 23129979 
RTWc_limit = 17559721 
CCDLc_limit = 4689577 
rwq = 0 
CCDLc_limit_alone = 3381142 
WTRc_limit_alone = 22465956 
RTWc_limit_alone = 16915309 

Commands details: 
total_CMD = 120608670 
n_nop = 105996210 
Read = 5210543 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283588 
n_act = 4476115 
n_pre = 4476099 
n_ref = 0 
n_req = 6043682 
total_req = 6494131 

Dual Bus Interface Util: 
issued_total_row = 8952214 
issued_total_col = 6494131 
Row_Bus_Util =  0.074225 
CoL_Bus_Util = 0.053845 
Either_Row_CoL_Bus_Util = 0.121156 
Issued_on_Two_Bus_Simul_Util = 0.006914 
issued_two_Eff = 0.057067 
queue_avg = 3.542779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105922918 n_act=4501502 n_pre=4501486 n_ref_event=0 n_req=6070849 n_rd=5234919 n_rd_L2_A=0 n_write=0 n_wr_bk=1289432 bw_util=0.2164
n_activity=88530898 dram_eff=0.2948
bk0: 326517a 94260994i bk1: 323861a 94469548i bk2: 334094a 93788749i bk3: 331809a 93962299i bk4: 330679a 94175845i bk5: 329131a 94305216i bk6: 327441a 94528980i bk7: 323494a 94886262i bk8: 321915a 94987898i bk9: 326471a 94531423i bk10: 325769a 94404693i bk11: 323582a 94550337i bk12: 325292a 94511216i bk13: 324490a 94536875i bk14: 329776a 93928373i bk15: 330598a 93849352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.258505
Row_Buffer_Locality_read = 0.285375
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.177016
Bank_Level_Parallism_Col = 2.195465
Bank_Level_Parallism_Ready = 1.382647
write_to_read_ratio_blp_rw_average = 0.203940
GrpLevelPara = 1.831885 

BW Util details:
bwutil = 0.216381 
total_CMD = 120608670 
util_bw = 26097404 
Wasted_Col = 48527248 
Wasted_Row = 8223586 
Idle = 37760432 

BW Util Bottlenecks: 
RCDc_limit = 64329375 
RCDWRc_limit = 7272386 
WTRc_limit = 23359016 
RTWc_limit = 17646683 
CCDLc_limit = 4659536 
rwq = 0 
CCDLc_limit_alone = 3345610 
WTRc_limit_alone = 22688680 
RTWc_limit_alone = 17003093 

Commands details: 
total_CMD = 120608670 
n_nop = 105922918 
Read = 5234919 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289432 
n_act = 4501502 
n_pre = 4501486 
n_ref = 0 
n_req = 6070849 
total_req = 6524351 

Dual Bus Interface Util: 
issued_total_row = 9002988 
issued_total_col = 6524351 
Row_Bus_Util =  0.074646 
CoL_Bus_Util = 0.054095 
Either_Row_CoL_Bus_Util = 0.121764 
Issued_on_Two_Bus_Simul_Util = 0.006978 
issued_two_Eff = 0.057306 
queue_avg = 3.358171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105946654 n_act=4494335 n_pre=4494319 n_ref_event=0 n_req=6063857 n_rd=5225317 n_rd_L2_A=0 n_write=0 n_wr_bk=1292159 bw_util=0.2162
n_activity=88442935 dram_eff=0.2948
bk0: 328344a 93905201i bk1: 324281a 94185936i bk2: 326864a 94294547i bk3: 330540a 94010887i bk4: 328504a 94137598i bk5: 330747a 93851625i bk6: 322932a 94701360i bk7: 327317a 94235098i bk8: 323878a 94529002i bk9: 323479a 94510055i bk10: 320912a 94653887i bk11: 330385a 93800232i bk12: 322959a 94585302i bk13: 326070a 94250307i bk14: 327956a 93909343i bk15: 330149a 93697812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.258832
Row_Buffer_Locality_read = 0.285853
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.213687
Bank_Level_Parallism_Col = 2.198705
Bank_Level_Parallism_Ready = 1.386370
write_to_read_ratio_blp_rw_average = 0.204564
GrpLevelPara = 1.833608 

BW Util details:
bwutil = 0.216153 
total_CMD = 120608670 
util_bw = 26069904 
Wasted_Col = 48420726 
Wasted_Row = 8250791 
Idle = 37867249 

BW Util Bottlenecks: 
RCDc_limit = 64135086 
RCDWRc_limit = 7295335 
WTRc_limit = 23369811 
RTWc_limit = 17647168 
CCDLc_limit = 4643221 
rwq = 0 
CCDLc_limit_alone = 3333133 
WTRc_limit_alone = 22700478 
RTWc_limit_alone = 17006413 

Commands details: 
total_CMD = 120608670 
n_nop = 105946654 
Read = 5225317 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292159 
n_act = 4494335 
n_pre = 4494319 
n_ref = 0 
n_req = 6063857 
total_req = 6517476 

Dual Bus Interface Util: 
issued_total_row = 8988654 
issued_total_col = 6517476 
Row_Bus_Util =  0.074527 
CoL_Bus_Util = 0.054038 
Either_Row_CoL_Bus_Util = 0.121567 
Issued_on_Two_Bus_Simul_Util = 0.006999 
issued_two_Eff = 0.057571 
queue_avg = 3.505826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105935141 n_act=4498990 n_pre=4498974 n_ref_event=0 n_req=6071602 n_rd=5234313 n_rd_L2_A=0 n_write=0 n_wr_bk=1288604 bw_util=0.2163
n_activity=88478886 dram_eff=0.2949
bk0: 327155a 93985047i bk1: 324626a 94240002i bk2: 326423a 94185493i bk3: 332853a 93621340i bk4: 331854a 93854427i bk5: 333701a 93573027i bk6: 324336a 94419271i bk7: 326324a 94340040i bk8: 322752a 94701714i bk9: 326263a 94220024i bk10: 328084a 93916542i bk11: 328663a 93877415i bk12: 321504a 94842544i bk13: 324315a 94590002i bk14: 329676a 93706601i bk15: 325784a 94060250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259011
Row_Buffer_Locality_read = 0.285946
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.221049
Bank_Level_Parallism_Col = 2.197054
Bank_Level_Parallism_Ready = 1.381455
write_to_read_ratio_blp_rw_average = 0.204380
GrpLevelPara = 1.833342 

BW Util details:
bwutil = 0.216333 
total_CMD = 120608670 
util_bw = 26091668 
Wasted_Col = 48477672 
Wasted_Row = 8244013 
Idle = 37795317 

BW Util Bottlenecks: 
RCDc_limit = 64232066 
RCDWRc_limit = 7282003 
WTRc_limit = 23316608 
RTWc_limit = 17686158 
CCDLc_limit = 4679036 
rwq = 0 
CCDLc_limit_alone = 3364661 
WTRc_limit_alone = 22648057 
RTWc_limit_alone = 17040334 

Commands details: 
total_CMD = 120608670 
n_nop = 105935141 
Read = 5234313 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288604 
n_act = 4498990 
n_pre = 4498974 
n_ref = 0 
n_req = 6071602 
total_req = 6522917 

Dual Bus Interface Util: 
issued_total_row = 8997964 
issued_total_col = 6522917 
Row_Bus_Util =  0.074605 
CoL_Bus_Util = 0.054083 
Either_Row_CoL_Bus_Util = 0.121662 
Issued_on_Two_Bus_Simul_Util = 0.007026 
issued_two_Eff = 0.057747 
queue_avg = 3.595982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105954229 n_act=4492777 n_pre=4492761 n_ref_event=0 n_req=6061464 n_rd=5225636 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.216
n_activity=88545160 dram_eff=0.2942
bk0: 325213a 94295480i bk1: 324853a 94217362i bk2: 333325a 93625975i bk3: 333713a 93619125i bk4: 327760a 94233372i bk5: 328615a 94093964i bk6: 322887a 94783623i bk7: 322993a 94735355i bk8: 326211a 94351567i bk9: 324887a 94516456i bk10: 328874a 93908365i bk11: 327368a 94015766i bk12: 323108a 94600019i bk13: 321494a 94801553i bk14: 328008a 93929902i bk15: 326327a 94069370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.258797
Row_Buffer_Locality_read = 0.285743
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.197069
Bank_Level_Parallism_Col = 2.190691
Bank_Level_Parallism_Ready = 1.379929
write_to_read_ratio_blp_rw_average = 0.203916
GrpLevelPara = 1.828889 

BW Util details:
bwutil = 0.215972 
total_CMD = 120608670 
util_bw = 26048092 
Wasted_Col = 48560849 
Wasted_Row = 8267989 
Idle = 37731740 

BW Util Bottlenecks: 
RCDc_limit = 64211721 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4702906 
rwq = 0 
CCDLc_limit_alone = 3391971 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 120608670 
n_nop = 105954229 
Read = 5225636 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4492777 
n_pre = 4492761 
n_ref = 0 
n_req = 6061464 
total_req = 6512023 

Dual Bus Interface Util: 
issued_total_row = 8985538 
issued_total_col = 6512023 
Row_Bus_Util =  0.074502 
CoL_Bus_Util = 0.053993 
Either_Row_CoL_Bus_Util = 0.121504 
Issued_on_Two_Bus_Simul_Util = 0.006991 
issued_two_Eff = 0.057533 
queue_avg = 3.543325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105949327 n_act=4494827 n_pre=4494811 n_ref_event=0 n_req=6064667 n_rd=5228235 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2161
n_activity=88471759 dram_eff=0.2946
bk0: 325059a 94319535i bk1: 325161a 94251688i bk2: 333792a 93658184i bk3: 327233a 94142182i bk4: 330689a 94029926i bk5: 334003a 93633788i bk6: 326551a 94377650i bk7: 323964a 94687378i bk8: 325825a 94396426i bk9: 324523a 94689743i bk10: 328101a 93936382i bk11: 329495a 93825726i bk12: 320267a 94932832i bk13: 320191a 94877549i bk14: 327833a 94081971i bk15: 325548a 94260628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.258850
Row_Buffer_Locality_read = 0.285819
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.200032
Bank_Level_Parallism_Col = 2.194581
Bank_Level_Parallism_Ready = 1.383343
write_to_read_ratio_blp_rw_average = 0.204432
GrpLevelPara = 1.831080 

BW Util details:
bwutil = 0.216089 
total_CMD = 120608670 
util_bw = 26062156 
Wasted_Col = 48481376 
Wasted_Row = 8246109 
Idle = 37819029 

BW Util Bottlenecks: 
RCDc_limit = 64208715 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4647381 
rwq = 0 
CCDLc_limit_alone = 3341907 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 120608670 
n_nop = 105949327 
Read = 5228235 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4494827 
n_pre = 4494811 
n_ref = 0 
n_req = 6064667 
total_req = 6515539 

Dual Bus Interface Util: 
issued_total_row = 8989638 
issued_total_col = 6515539 
Row_Bus_Util =  0.074536 
CoL_Bus_Util = 0.054022 
Either_Row_CoL_Bus_Util = 0.121545 
Issued_on_Two_Bus_Simul_Util = 0.007013 
issued_two_Eff = 0.057699 
queue_avg = 3.498891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49889
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105962157 n_act=4488001 n_pre=4487985 n_ref_event=0 n_req=6058680 n_rd=5224117 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2159
n_activity=88525080 dram_eff=0.2942
bk0: 327425a 94021179i bk1: 326860a 94124409i bk2: 326181a 94410731i bk3: 330620a 94093413i bk4: 331035a 94050365i bk5: 330621a 93984694i bk6: 324902a 94612225i bk7: 328865a 94179046i bk8: 321568a 95000527i bk9: 321830a 95010319i bk10: 325689a 94219680i bk11: 325087a 94313046i bk12: 318765a 94971072i bk13: 324984a 94426898i bk14: 329622a 93831703i bk15: 330063a 93737850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259244
Row_Buffer_Locality_read = 0.286205
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.187224
Bank_Level_Parallism_Col = 2.192828
Bank_Level_Parallism_Ready = 1.383733
write_to_read_ratio_blp_rw_average = 0.204005
GrpLevelPara = 1.830271 

BW Util details:
bwutil = 0.215912 
total_CMD = 120608670 
util_bw = 26040880 
Wasted_Col = 48481501 
Wasted_Row = 8300066 
Idle = 37786223 

BW Util Bottlenecks: 
RCDc_limit = 64157026 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4635642 
rwq = 0 
CCDLc_limit_alone = 3330234 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 120608670 
n_nop = 105962157 
Read = 5224117 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4488001 
n_pre = 4487985 
n_ref = 0 
n_req = 6058680 
total_req = 6510220 

Dual Bus Interface Util: 
issued_total_row = 8975986 
issued_total_col = 6510220 
Row_Bus_Util =  0.074422 
CoL_Bus_Util = 0.053978 
Either_Row_CoL_Bus_Util = 0.121438 
Issued_on_Two_Bus_Simul_Util = 0.006962 
issued_two_Eff = 0.057331 
queue_avg = 3.500802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5008
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105946214 n_act=4494368 n_pre=4494352 n_ref_event=0 n_req=6066595 n_rd=5230838 n_rd_L2_A=0 n_write=0 n_wr_bk=1287318 bw_util=0.2162
n_activity=88508071 dram_eff=0.2946
bk0: 323881a 94457653i bk1: 323382a 94355535i bk2: 333734a 93527993i bk3: 332763a 93661465i bk4: 330957a 93912265i bk5: 331920a 93838080i bk6: 321567a 94834129i bk7: 322001a 94666354i bk8: 322698a 94749298i bk9: 323013a 94545075i bk10: 329158a 93840536i bk11: 329575a 93772974i bk12: 324983a 94458959i bk13: 323470a 94414816i bk14: 328451a 93835875i bk15: 329285a 93718609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259161
Row_Buffer_Locality_read = 0.286073
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.215505
Bank_Level_Parallism_Col = 2.195351
Bank_Level_Parallism_Ready = 1.381104
write_to_read_ratio_blp_rw_average = 0.204270
GrpLevelPara = 1.832708 

BW Util details:
bwutil = 0.216175 
total_CMD = 120608670 
util_bw = 26072624 
Wasted_Col = 48478504 
Wasted_Row = 8267472 
Idle = 37790070 

BW Util Bottlenecks: 
RCDc_limit = 64198442 
RCDWRc_limit = 7271596 
WTRc_limit = 23272147 
RTWc_limit = 17656332 
CCDLc_limit = 4670645 
rwq = 0 
CCDLc_limit_alone = 3358914 
WTRc_limit_alone = 22605292 
RTWc_limit_alone = 17011456 

Commands details: 
total_CMD = 120608670 
n_nop = 105946214 
Read = 5230838 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287318 
n_act = 4494368 
n_pre = 4494352 
n_ref = 0 
n_req = 6066595 
total_req = 6518156 

Dual Bus Interface Util: 
issued_total_row = 8988720 
issued_total_col = 6518156 
Row_Bus_Util =  0.074528 
CoL_Bus_Util = 0.054044 
Either_Row_CoL_Bus_Util = 0.121570 
Issued_on_Two_Bus_Simul_Util = 0.007001 
issued_two_Eff = 0.057591 
queue_avg = 3.599138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105885417 n_act=4518169 n_pre=4518153 n_ref_event=0 n_req=6089828 n_rd=5250232 n_rd_L2_A=0 n_write=0 n_wr_bk=1292705 bw_util=0.217
n_activity=88558910 dram_eff=0.2955
bk0: 326193a 93763558i bk1: 323285a 94210225i bk2: 335278a 93178355i bk3: 329516a 93698174i bk4: 332298a 93616355i bk5: 333295a 93431220i bk6: 324218a 94284647i bk7: 326856a 94152067i bk8: 324346a 94268565i bk9: 322318a 94431262i bk10: 330319a 93488163i bk11: 328406a 93597933i bk12: 327056a 93960929i bk13: 327698a 93903328i bk14: 327577a 93793558i bk15: 331573a 93404748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.258079
Row_Buffer_Locality_read = 0.284840
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.275147
Bank_Level_Parallism_Col = 2.199164
Bank_Level_Parallism_Ready = 1.380454
write_to_read_ratio_blp_rw_average = 0.204260
GrpLevelPara = 1.835942 

BW Util details:
bwutil = 0.216997 
total_CMD = 120608670 
util_bw = 26171748 
Wasted_Col = 48575639 
Wasted_Row = 8181266 
Idle = 37680017 

BW Util Bottlenecks: 
RCDc_limit = 64448317 
RCDWRc_limit = 7295548 
WTRc_limit = 23478426 
RTWc_limit = 17751612 
CCDLc_limit = 4730744 
rwq = 0 
CCDLc_limit_alone = 3412250 
WTRc_limit_alone = 22806809 
RTWc_limit_alone = 17104735 

Commands details: 
total_CMD = 120608670 
n_nop = 105885417 
Read = 5250232 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292705 
n_act = 4518169 
n_pre = 4518153 
n_ref = 0 
n_req = 6089828 
total_req = 6542937 

Dual Bus Interface Util: 
issued_total_row = 9036322 
issued_total_col = 6542937 
Row_Bus_Util =  0.074923 
CoL_Bus_Util = 0.054249 
Either_Row_CoL_Bus_Util = 0.122075 
Issued_on_Two_Bus_Simul_Util = 0.007097 
issued_two_Eff = 0.058140 
queue_avg = 3.752106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75211
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105949630 n_act=4493952 n_pre=4493936 n_ref_event=0 n_req=6066517 n_rd=5229405 n_rd_L2_A=0 n_write=0 n_wr_bk=1288073 bw_util=0.2162
n_activity=88483817 dram_eff=0.2946
bk0: 324196a 94264719i bk1: 322107a 94498933i bk2: 335273a 93277785i bk3: 331285a 93728077i bk4: 330376a 93993665i bk5: 329354a 93982532i bk6: 326572a 94441099i bk7: 324835a 94544251i bk8: 320054a 94886666i bk9: 323511a 94528086i bk10: 330774a 93574114i bk11: 327264a 93850483i bk12: 323530a 94679369i bk13: 322664a 94677878i bk14: 329329a 93721472i bk15: 328281a 93820975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259220
Row_Buffer_Locality_read = 0.286157
Row_Buffer_Locality_write = 0.090951
Bank_Level_Parallism = 5.221037
Bank_Level_Parallism_Col = 2.195335
Bank_Level_Parallism_Ready = 1.381703
write_to_read_ratio_blp_rw_average = 0.204468
GrpLevelPara = 1.832605 

BW Util details:
bwutil = 0.216153 
total_CMD = 120608670 
util_bw = 26069912 
Wasted_Col = 48450704 
Wasted_Row = 8257557 
Idle = 37830497 

BW Util Bottlenecks: 
RCDc_limit = 64165433 
RCDWRc_limit = 7281599 
WTRc_limit = 23270054 
RTWc_limit = 17653304 
CCDLc_limit = 4652811 
rwq = 0 
CCDLc_limit_alone = 3341522 
WTRc_limit_alone = 22604047 
RTWc_limit_alone = 17008022 

Commands details: 
total_CMD = 120608670 
n_nop = 105949630 
Read = 5229405 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288073 
n_act = 4493952 
n_pre = 4493936 
n_ref = 0 
n_req = 6066517 
total_req = 6517478 

Dual Bus Interface Util: 
issued_total_row = 8987888 
issued_total_col = 6517478 
Row_Bus_Util =  0.074521 
CoL_Bus_Util = 0.054038 
Either_Row_CoL_Bus_Util = 0.121542 
Issued_on_Two_Bus_Simul_Util = 0.007017 
issued_two_Eff = 0.057734 
queue_avg = 3.600718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=105967537 n_act=4485905 n_pre=4485889 n_ref_event=0 n_req=6055324 n_rd=5224417 n_rd_L2_A=0 n_write=0 n_wr_bk=1283106 bw_util=0.2158
n_activity=88570416 dram_eff=0.2939
bk0: 322685a 94707169i bk1: 322849a 94663967i bk2: 325386a 94769121i bk3: 330151a 94320648i bk4: 326602a 94552786i bk5: 332825a 93876436i bk6: 326255a 94644819i bk7: 327149a 94534939i bk8: 322239a 95022791i bk9: 322947a 94853621i bk10: 327326a 94277870i bk11: 331116a 93935052i bk12: 324915a 94707829i bk13: 322789a 94990704i bk14: 327726a 94339441i bk15: 331457a 93946005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259180
Row_Buffer_Locality_read = 0.285955
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.144913
Bank_Level_Parallism_Col = 2.188946
Bank_Level_Parallism_Ready = 1.382638
write_to_read_ratio_blp_rw_average = 0.203633
GrpLevelPara = 1.827424 

BW Util details:
bwutil = 0.215823 
total_CMD = 120608670 
util_bw = 26030092 
Wasted_Col = 48547928 
Wasted_Row = 8302919 
Idle = 37727731 

BW Util Bottlenecks: 
RCDc_limit = 64238127 
RCDWRc_limit = 7234637 
WTRc_limit = 23159640 
RTWc_limit = 17539517 
CCDLc_limit = 4635959 
rwq = 0 
CCDLc_limit_alone = 3332024 
WTRc_limit_alone = 22495299 
RTWc_limit_alone = 16899923 

Commands details: 
total_CMD = 120608670 
n_nop = 105967537 
Read = 5224417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283106 
n_act = 4485905 
n_pre = 4485889 
n_ref = 0 
n_req = 6055324 
total_req = 6507523 

Dual Bus Interface Util: 
issued_total_row = 8971794 
issued_total_col = 6507523 
Row_Bus_Util =  0.074388 
CoL_Bus_Util = 0.053956 
Either_Row_CoL_Bus_Util = 0.121394 
Issued_on_Two_Bus_Simul_Util = 0.006950 
issued_two_Eff = 0.057249 
queue_avg = 3.385060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38506
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120608670 n_nop=106013568 n_act=4467704 n_pre=4467688 n_ref_event=0 n_req=6034755 n_rd=5203186 n_rd_L2_A=0 n_write=0 n_wr_bk=1283076 bw_util=0.2151
n_activity=88422870 dram_eff=0.2934
bk0: 323490a 94761724i bk1: 323054a 94641421i bk2: 328766a 94488832i bk3: 325612a 94690885i bk4: 325856a 94649809i bk5: 331244a 94173887i bk6: 326607a 94681522i bk7: 321207a 95128651i bk8: 320896a 95211468i bk9: 319683a 95379249i bk10: 328067a 94382679i bk11: 327983a 94343690i bk12: 324244a 94809789i bk13: 320949a 95191917i bk14: 329279a 94333295i bk15: 326249a 94306985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.259671
Row_Buffer_Locality_read = 0.286692
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.116548
Bank_Level_Parallism_Col = 2.186999
Bank_Level_Parallism_Ready = 1.382788
write_to_read_ratio_blp_rw_average = 0.203436
GrpLevelPara = 1.825602 

BW Util details:
bwutil = 0.215118 
total_CMD = 120608670 
util_bw = 25945048 
Wasted_Col = 48438905 
Wasted_Row = 8332129 
Idle = 37892588 

BW Util Bottlenecks: 
RCDc_limit = 63958286 
RCDWRc_limit = 7249880 
WTRc_limit = 23169557 
RTWc_limit = 17434626 
CCDLc_limit = 4631331 
rwq = 0 
CCDLc_limit_alone = 3331707 
WTRc_limit_alone = 22504533 
RTWc_limit_alone = 16800026 

Commands details: 
total_CMD = 120608670 
n_nop = 106013568 
Read = 5203186 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283076 
n_act = 4467704 
n_pre = 4467688 
n_ref = 0 
n_req = 6034755 
total_req = 6486262 

Dual Bus Interface Util: 
issued_total_row = 8935392 
issued_total_col = 6486262 
Row_Bus_Util =  0.074086 
CoL_Bus_Util = 0.053779 
Either_Row_CoL_Bus_Util = 0.121012 
Issued_on_Two_Bus_Simul_Util = 0.006853 
issued_two_Eff = 0.056632 
queue_avg = 3.284291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28429

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4871277, Miss = 2742893, Miss_rate = 0.563, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4787677, Miss = 2740723, Miss_rate = 0.572, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4862845, Miss = 2758019, Miss_rate = 0.567, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4808598, Miss = 2749974, Miss_rate = 0.572, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4870214, Miss = 2738886, Miss_rate = 0.562, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4828200, Miss = 2759500, Miss_rate = 0.572, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4840670, Miss = 2748317, Miss_rate = 0.568, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4860423, Miss = 2759061, Miss_rate = 0.568, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4871511, Miss = 2751918, Miss_rate = 0.565, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4863492, Miss = 2746782, Miss_rate = 0.565, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4855505, Miss = 2754650, Miss_rate = 0.567, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4798231, Miss = 2746651, Miss_rate = 0.572, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4846484, Miss = 2741715, Miss_rate = 0.566, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4838433, Miss = 2755446, Miss_rate = 0.569, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8395948, Miss = 2751969, Miss_rate = 0.328, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4860384, Miss = 2751944, Miss_rate = 0.566, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9315373, Miss = 2763821, Miss_rate = 0.297, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4837928, Miss = 2759483, Miss_rate = 0.570, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4862509, Miss = 2756640, Miss_rate = 0.567, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4781211, Miss = 2745837, Miss_rate = 0.574, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4828559, Miss = 2739670, Miss_rate = 0.567, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4836192, Miss = 2757820, Miss_rate = 0.570, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4819802, Miss = 2743742, Miss_rate = 0.569, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4790444, Miss = 2732517, Miss_rate = 0.570, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 124131910
L2_total_cache_misses = 65997978
L2_total_cache_miss_rate = 0.5317
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35377937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27343221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 113302792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829118
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=124131910
icnt_total_pkts_simt_to_mem=124131910
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124131910
Req_Network_cycles = 47030685
Req_Network_injected_packets_per_cycle =       2.6394 
Req_Network_conflicts_per_cycle =       0.3407
Req_Network_conflicts_per_cycle_util =       0.4807
Req_Bank_Level_Parallism =       3.7240
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0975
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.7017

Reply_Network_injected_packets_num = 124131910
Reply_Network_cycles = 47030685
Reply_Network_injected_packets_per_cycle =        2.6394
Reply_Network_conflicts_per_cycle =        1.0993
Reply_Network_conflicts_per_cycle_util =       1.5456
Reply_Bank_Level_Parallism =       3.7109
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1787
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0880
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 20 hrs, 50 min, 12 sec (247812 sec)
gpgpu_simulation_rate = 17162 (inst/sec)
gpgpu_simulation_rate = 189 (cycle/sec)
gpgpu_silicon_slowdown = 7222222x

GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1)
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z9bc_updateiPiPb'
Destroy streams for kernel 29: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 29 
gpu_sim_cycle = 146035
gpu_sim_insn = 94715754
gpu_ipc =     648.5825
gpu_tot_sim_cycle = 47176720
gpu_tot_sim_insn = 4347729580
gpu_tot_ipc =      92.1584
gpu_tot_issued_cta = 549144
gpu_occupancy = 97.1097% 
gpu_tot_occupancy = 52.7462% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1862
partiton_level_parallism_total  =       2.6473
partiton_level_parallism_util =       5.4413
partiton_level_parallism_util_total  =       3.7311
L2_BW  =     226.5336 GB/Sec
L2_BW_total  =     115.6325 GB/Sec
gpu_total_sim_rate=17428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7907595, Miss = 3387497, Miss_rate = 0.428, Pending_hits = 78286, Reservation_fails = 410931
	L1D_cache_core[1]: Access = 7693095, Miss = 3288046, Miss_rate = 0.427, Pending_hits = 75329, Reservation_fails = 417332
	L1D_cache_core[2]: Access = 7511593, Miss = 3204693, Miss_rate = 0.427, Pending_hits = 76011, Reservation_fails = 408436
	L1D_cache_core[3]: Access = 7797000, Miss = 3266970, Miss_rate = 0.419, Pending_hits = 76088, Reservation_fails = 399323
	L1D_cache_core[4]: Access = 7777385, Miss = 3416153, Miss_rate = 0.439, Pending_hits = 78579, Reservation_fails = 440647
	L1D_cache_core[5]: Access = 7693371, Miss = 3227192, Miss_rate = 0.419, Pending_hits = 75417, Reservation_fails = 394240
	L1D_cache_core[6]: Access = 7661527, Miss = 3186430, Miss_rate = 0.416, Pending_hits = 74382, Reservation_fails = 399408
	L1D_cache_core[7]: Access = 7642954, Miss = 3133781, Miss_rate = 0.410, Pending_hits = 72404, Reservation_fails = 368600
	L1D_cache_core[8]: Access = 7823861, Miss = 3362549, Miss_rate = 0.430, Pending_hits = 75863, Reservation_fails = 422898
	L1D_cache_core[9]: Access = 7335731, Miss = 3011642, Miss_rate = 0.411, Pending_hits = 74961, Reservation_fails = 369934
	L1D_cache_core[10]: Access = 7932108, Miss = 3306359, Miss_rate = 0.417, Pending_hits = 75814, Reservation_fails = 394808
	L1D_cache_core[11]: Access = 7713064, Miss = 3374263, Miss_rate = 0.437, Pending_hits = 78462, Reservation_fails = 453051
	L1D_cache_core[12]: Access = 7624896, Miss = 3264640, Miss_rate = 0.428, Pending_hits = 75855, Reservation_fails = 410678
	L1D_cache_core[13]: Access = 7963489, Miss = 3410775, Miss_rate = 0.428, Pending_hits = 76294, Reservation_fails = 431890
	L1D_cache_core[14]: Access = 7803208, Miss = 3303875, Miss_rate = 0.423, Pending_hits = 77417, Reservation_fails = 416886
	L1D_cache_core[15]: Access = 6671448, Miss = 2606359, Miss_rate = 0.391, Pending_hits = 68441, Reservation_fails = 340182
	L1D_cache_core[16]: Access = 7748788, Miss = 3332645, Miss_rate = 0.430, Pending_hits = 76362, Reservation_fails = 429771
	L1D_cache_core[17]: Access = 7695336, Miss = 3311464, Miss_rate = 0.430, Pending_hits = 77701, Reservation_fails = 417359
	L1D_cache_core[18]: Access = 7674059, Miss = 3292017, Miss_rate = 0.429, Pending_hits = 75789, Reservation_fails = 433025
	L1D_cache_core[19]: Access = 7994993, Miss = 3361770, Miss_rate = 0.420, Pending_hits = 75803, Reservation_fails = 422245
	L1D_cache_core[20]: Access = 7803634, Miss = 3259395, Miss_rate = 0.418, Pending_hits = 76995, Reservation_fails = 425520
	L1D_cache_core[21]: Access = 7595028, Miss = 3254629, Miss_rate = 0.429, Pending_hits = 75436, Reservation_fails = 416712
	L1D_cache_core[22]: Access = 7784757, Miss = 3323465, Miss_rate = 0.427, Pending_hits = 75073, Reservation_fails = 432587
	L1D_cache_core[23]: Access = 7050432, Miss = 2879297, Miss_rate = 0.408, Pending_hits = 72608, Reservation_fails = 368743
	L1D_cache_core[24]: Access = 7609783, Miss = 3212467, Miss_rate = 0.422, Pending_hits = 75559, Reservation_fails = 421274
	L1D_cache_core[25]: Access = 7620787, Miss = 3257610, Miss_rate = 0.427, Pending_hits = 77177, Reservation_fails = 420789
	L1D_cache_core[26]: Access = 7855774, Miss = 3376464, Miss_rate = 0.430, Pending_hits = 77741, Reservation_fails = 459434
	L1D_cache_core[27]: Access = 7746576, Miss = 3262711, Miss_rate = 0.421, Pending_hits = 75400, Reservation_fails = 422551
	L1D_cache_core[28]: Access = 7397694, Miss = 3093329, Miss_rate = 0.418, Pending_hits = 74001, Reservation_fails = 387522
	L1D_cache_core[29]: Access = 7487487, Miss = 3081547, Miss_rate = 0.412, Pending_hits = 73800, Reservation_fails = 368801
	L1D_total_cache_accesses = 229617453
	L1D_total_cache_misses = 97050034
	L1D_total_cache_miss_rate = 0.4227
	L1D_total_cache_pending_hits = 2269048
	L1D_total_cache_reservation_fails = 12305577
	L1D_cache_data_port_util = 0.115
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66454217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8866392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24518352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218788332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829121

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8710078
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 549144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
386133, 359795, 400436, 384046, 387127, 386712, 375159, 386198, 363709, 368163, 392908, 387870, 379163, 370707, 359260, 353801, 364690, 341632, 346139, 365314, 363926, 347203, 377700, 399003, 393084, 374376, 382747, 374785, 366341, 391355, 376794, 378157, 
gpgpu_n_tot_thrd_icount = 11345609280
gpgpu_n_tot_w_icount = 354550290
gpgpu_n_stall_shd_mem = 65721885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114060157
gpgpu_n_mem_write_global = 10829121
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 469467013
gpgpu_n_store_insn = 46686807
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1056780288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542752
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93971357	W0_Idle:421782341	W0_Scoreboard:-616248896	W1:109529698	W2:36344057	W3:19561510	W4:12795308	W5:9301382	W6:7259838	W7:5917347	W8:4948774	W9:4234200	W10:3710026	W11:3235801	W12:2898229	W13:2552614	W14:2285135	W15:2052952	W16:1803209	W17:1610707	W18:1418280	W19:1248108	W20:1116908	W21:990119	W22:898477	W23:855902	W24:866490	W25:914434	W26:1034451	W27:1203664	W28:1455124	W29:1757434	W30:2152650	W31:2672098	W32:105925364
single_issue_nums: WS0:88472765	WS1:88327567	WS2:88925003	WS3:88824955	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 727780552 {8:90972569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433164840 {40:10829121,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3638902760 {40:90972569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632968 {8:10829121,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:41377799 	1653884 	2536451 	4506455 	8563102 	6755680 	4357757 	2430621 	983991 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019638 	63119517 	3012419 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	97300555 	1682502 	201666 	91766 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	103342793 	13292543 	5066646 	2082950 	755729 	275623 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	41853 	60 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.365776  1.373719  1.360907  1.364838  1.357561  1.360179  1.371088  1.367130  1.360722  1.359351  1.356416  1.362317  1.367029  1.373293  1.356798  1.363976 
dram[1]:  1.365813  1.368350  1.358043  1.359649  1.358254  1.359473  1.364002  1.368056  1.361681  1.359499  1.359220  1.362276  1.368344  1.368930  1.356583  1.356407 
dram[2]:  1.363707  1.367003  1.363713  1.362076  1.359378  1.356877  1.368178  1.363874  1.360206  1.360778  1.363946  1.358432  1.372033  1.367150  1.359746  1.357247 
dram[3]:  1.365036  1.367732  1.364033  1.358403  1.358657  1.356551  1.367498  1.365178  1.362317  1.357669  1.359776  1.359230  1.374159  1.371895  1.358381  1.363163 
dram[4]:  1.366532  1.368856  1.356843  1.358522  1.361611  1.359041  1.367834  1.368459  1.356391  1.359349  1.355986  1.359626  1.370154  1.373122  1.358660  1.362816 
dram[5]:  1.366985  1.367232  1.357899  1.362869  1.359530  1.356201  1.363534  1.368958  1.356997  1.360552  1.357160  1.356502  1.373113  1.374287  1.360383  1.363319 
dram[6]:  1.366271  1.365936  1.365371  1.359273  1.358719  1.358427  1.367942  1.361107  1.366341  1.364676  1.358574  1.359189  1.376719  1.369934  1.358960  1.359664 
dram[7]:  1.371979  1.369639  1.357026  1.359021  1.360789  1.357817  1.370558  1.366938  1.362565  1.362069  1.356753  1.357652  1.371473  1.370674  1.360908  1.358643 
dram[8]:  1.363244  1.369696  1.355597  1.363141  1.358052  1.357851  1.363985  1.363665  1.358508  1.363109  1.354837  1.359054  1.364607  1.367311  1.360269  1.358423 
dram[9]:  1.367838  1.371414  1.354461  1.360845  1.361271  1.360348  1.364889  1.366387  1.364559  1.360285  1.355491  1.360155  1.373456  1.375772  1.358270  1.360965 
dram[10]:  1.370174  1.370004  1.365320  1.360756  1.363214  1.354342  1.364244  1.364349  1.361654  1.360242  1.360211  1.355763  1.370980  1.374007  1.362029  1.358028 
dram[11]:  1.368278  1.368109  1.362512  1.364806  1.362537  1.358784  1.364689  1.368158  1.363319  1.365816  1.358269  1.359467  1.370926  1.373966  1.361016  1.359662 
average row locality = 73505201/53927464 = 1.363038
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    330484    326930    331844    332824    333876    333804    323427    327033    326383    327832    330129    328703    329092    328592    332679    330028 
dram[1]:    330465    327809    338058    335773    334647    333099    331381    327434    325819    330374    329673    327485    329253    328454    333742    334566 
dram[2]:    332292    328229    330828    334504    332472    334715    326872    331257    327782    327383    324816    334289    326923    330034    331924    334117 
dram[3]:    331103    328574    330387    336817    335822    337669    328276    330264    326656    330167    331988    332567    325466    328278    333642    329749 
dram[4]:    329161    328799    337289    337677    331728    332582    326827    326933    330115    328791    332778    331272    327072    325458    331976    330295 
dram[5]:    329007    329109    337756    331196    334657    337971    330491    327904    329729    328427    332005    333398    324230    324151    331801    329516 
dram[6]:    331373    330808    330145    334584    335003    334589    328841    332801    325472    325734    329593    328991    322729    328948    333590    334031 
dram[7]:    327828    327327    337702    336731    334925    335888    325503    325937    326601    326916    333062    333479    328947    327434    332419    333251 
dram[8]:    330134    327225    339246    333484    336266    337263    328154    330792    328250    326222    334221    332308    331024    331666    331545    335540 
dram[9]:    328139    326051    339241    335252    334344    333320    330508    328770    323958    327415    334678    331168    327497    326632    333295    332249 
dram[10]:    326627    326793    329354    334119    330570    336793    330190    331083    326142    326851    331230    335020    328883    326757    331694    335425 
dram[11]:    327434    326998    332734    329580    329824    335212    330542    325141    324799    323586    331971    331887    328212    324916    333245    330217 
total dram reads = 63478523
bank skew: 339246/322729 = 1.05
chip skew: 5313340/5266298 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81391     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80853     82717     81230     79544     80258     79500     79470     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79641     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447873
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283079 = 1.01
average mf latency per bank:
dram[0]:        521       551       542       569       538       559       516       540       528       546       516       538       528       548       532       552
dram[1]:        509       503       537       535       529       527       512       506       512       509       508       495       518       514       515       510
dram[2]:        522       512       552       542       530       521       514       512       517       506       505       508       518       516       517       520
dram[3]:        518       527       532       526       524       520       512       505       511       509       506       508       515       521       520       519
dram[4]:        527       520       539       554       526       523       513       522       523       519       515       513       522       524       523       523
dram[5]:        516       516       545       542       527       527       516       514       520       515       510       511       522       521       523       520
dram[6]:        524       523       547       545       525       524       514       515       523       515       508       511       527       525       523       521
dram[7]:        532       523       547       553       530       528       512       506       511       512       516       512      2555       528       518       517
dram[8]:        530       518       562       547       535       532      2695       514       525       517       518       515       534       528       523       521
dram[9]:        517       517       538       540       524       526       513       521       510       514       512       516       527       529       512       515
dram[10]:        519       515       545       549       524       525       514       513       517       515       517       512       525       520       519       517
dram[11]:        508       501       529       524       506       514       505       497       503       508       497       499       514       513       507       504
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106304115 n_act=4477869 n_pre=4477853 n_ref_event=0 n_req=6106800 n_rd=5273660 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2168
n_activity=88925105 dram_eff=0.295
bk0: 330484a 94635920i bk1: 326930a 95069265i bk2: 331844a 94625834i bk3: 332824a 94673015i bk4: 333876a 94556981i bk5: 333804a 94513142i bk6: 323427a 95618031i bk7: 327033a 95159425i bk8: 326383a 95218421i bk9: 327832a 94992744i bk10: 330129a 94647943i bk11: 328703a 94763194i bk12: 329092a 94985051i bk13: 328592a 95030739i bk14: 332679a 94370212i bk15: 330028a 94661796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266741
Row_Buffer_Locality_read = 0.294485
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.134062
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.381170
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.216799 
total_CMD = 120983170 
util_bw = 26228996 
Wasted_Col = 48600362 
Wasted_Row = 8354434 
Idle = 37799378 

BW Util Bottlenecks: 
RCDc_limit = 64094584 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4714629 
rwq = 0 
CCDLc_limit_alone = 3406194 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 120983170 
n_nop = 106304115 
Read = 5273660 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4477869 
n_pre = 4477853 
n_ref = 0 
n_req = 6106800 
total_req = 6557249 

Dual Bus Interface Util: 
issued_total_row = 8955722 
issued_total_col = 6557249 
Row_Bus_Util =  0.074025 
CoL_Bus_Util = 0.054200 
Either_Row_CoL_Bus_Util = 0.121331 
Issued_on_Two_Bus_Simul_Util = 0.006893 
issued_two_Eff = 0.056810 
queue_avg = 3.547275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106230862 n_act=4503241 n_pre=4503225 n_ref_event=0 n_req=6133966 n_rd=5298032 n_rd_L2_A=0 n_write=0 n_wr_bk=1289436 bw_util=0.2178
n_activity=88867670 dram_eff=0.2965
bk0: 330465a 94608827i bk1: 327809a 94815280i bk2: 338058a 94130276i bk3: 335773a 94302004i bk4: 334647a 94517270i bk5: 333099a 94645781i bk6: 331381a 94874684i bk7: 327434a 95229872i bk8: 325819a 95328158i bk9: 330374a 94870755i bk10: 329673a 94751764i bk11: 327485a 94895008i bk12: 329253a 94856691i bk13: 328454a 94878758i bk14: 333742a 94269064i bk15: 334566a 94189127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.265852
Row_Buffer_Locality_read = 0.293561
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.166472
Bank_Level_Parallism_Col = 2.194518
Bank_Level_Parallism_Ready = 1.381955
write_to_read_ratio_blp_rw_average = 0.203194
GrpLevelPara = 1.831834 

BW Util details:
bwutil = 0.217798 
total_CMD = 120983170 
util_bw = 26349872 
Wasted_Col = 48562519 
Wasted_Row = 8231571 
Idle = 37839208 

BW Util Bottlenecks: 
RCDc_limit = 64350698 
RCDWRc_limit = 7272388 
WTRc_limit = 23359111 
RTWc_limit = 17646867 
CCDLc_limit = 4681771 
rwq = 0 
CCDLc_limit_alone = 3367837 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003269 

Commands details: 
total_CMD = 120983170 
n_nop = 106230862 
Read = 5298032 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289436 
n_act = 4503241 
n_pre = 4503225 
n_ref = 0 
n_req = 6133966 
total_req = 6587468 

Dual Bus Interface Util: 
issued_total_row = 9006466 
issued_total_col = 6587468 
Row_Bus_Util =  0.074444 
CoL_Bus_Util = 0.054449 
Either_Row_CoL_Bus_Util = 0.121937 
Issued_on_Two_Bus_Simul_Util = 0.006957 
issued_two_Eff = 0.057050 
queue_avg = 3.363087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.36309
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106254572 n_act=4496080 n_pre=4496064 n_ref_event=0 n_req=6126978 n_rd=5288437 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2176
n_activity=88779756 dram_eff=0.2965
bk0: 332292a 94254311i bk1: 328229a 94532624i bk2: 330828a 94634400i bk3: 334504a 94349879i bk4: 332472a 94479443i bk5: 334715a 94192715i bk6: 326872a 95048228i bk7: 331257a 94578886i bk8: 327782a 94869180i bk9: 327383a 94849486i bk10: 324816a 95001585i bk11: 334289a 94145461i bk12: 326923a 94930099i bk13: 330034a 94593160i bk14: 331924a 94249709i bk15: 334117a 94038103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266183
Row_Buffer_Locality_read = 0.294047
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.203009
Bank_Level_Parallism_Col = 2.197714
Bank_Level_Parallism_Ready = 1.385593
write_to_read_ratio_blp_rw_average = 0.203809
GrpLevelPara = 1.833532 

BW Util details:
bwutil = 0.217571 
total_CMD = 120983170 
util_bw = 26322388 
Wasted_Col = 48455853 
Wasted_Row = 8258622 
Idle = 37946307 

BW Util Bottlenecks: 
RCDc_limit = 64156505 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4665335 
rwq = 0 
CCDLc_limit_alone = 3355247 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 120983170 
n_nop = 106254572 
Read = 5288437 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4496080 
n_pre = 4496064 
n_ref = 0 
n_req = 6126978 
total_req = 6580597 

Dual Bus Interface Util: 
issued_total_row = 8992144 
issued_total_col = 6580597 
Row_Bus_Util =  0.074326 
CoL_Bus_Util = 0.054393 
Either_Row_CoL_Bus_Util = 0.121741 
Issued_on_Two_Bus_Simul_Util = 0.006977 
issued_two_Eff = 0.057313 
queue_avg = 3.510336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106243093 n_act=4500724 n_pre=4500708 n_ref_event=0 n_req=6134715 n_rd=5297425 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2178
n_activity=88816526 dram_eff=0.2966
bk0: 331103a 94333220i bk1: 328574a 94585597i bk2: 330387a 94525358i bk3: 336817a 93960574i bk4: 335822a 94196150i bk5: 337669a 93914366i bk6: 328276a 94764794i bk7: 330264a 94684017i bk8: 326656a 95042745i bk9: 330167a 94559357i bk10: 331988a 94264254i bk11: 332567a 94223121i bk12: 325466a 95186829i bk13: 328278a 94932345i bk14: 333642a 94047803i bk15: 329749a 94400569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266352
Row_Buffer_Locality_read = 0.294126
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.210117
Bank_Level_Parallism_Col = 2.195978
Bank_Level_Parallism_Ready = 1.380583
write_to_read_ratio_blp_rw_average = 0.203621
GrpLevelPara = 1.833180 

BW Util details:
bwutil = 0.217750 
total_CMD = 120983170 
util_bw = 26344120 
Wasted_Col = 48514842 
Wasted_Row = 8252109 
Idle = 37872099 

BW Util Bottlenecks: 
RCDc_limit = 64253135 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4703846 
rwq = 0 
CCDLc_limit_alone = 3389444 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 120983170 
n_nop = 106243093 
Read = 5297425 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4500724 
n_pre = 4500708 
n_ref = 0 
n_req = 6134715 
total_req = 6586030 

Dual Bus Interface Util: 
issued_total_row = 9001432 
issued_total_col = 6586030 
Row_Bus_Util =  0.074402 
CoL_Bus_Util = 0.054438 
Either_Row_CoL_Bus_Util = 0.121836 
Issued_on_Two_Bus_Simul_Util = 0.007004 
issued_two_Eff = 0.057489 
queue_avg = 3.599963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59996
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106262174 n_act=4494511 n_pre=4494495 n_ref_event=0 n_req=6124581 n_rd=5288753 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2174
n_activity=88883204 dram_eff=0.2959
bk0: 329161a 94643561i bk1: 328799a 94563506i bk2: 337289a 93966361i bk3: 337677a 93958577i bk4: 331728a 94575879i bk5: 332582a 94435715i bk6: 326827a 95129931i bk7: 326933a 95079244i bk8: 330115a 94691905i bk9: 328791a 94855929i bk10: 332778a 94255531i bk11: 331272a 94361330i bk12: 327072a 94945524i bk13: 325458a 95144278i bk14: 331976a 94270448i bk15: 330295a 94409894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266152
Row_Buffer_Locality_read = 0.293939
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.186176
Bank_Level_Parallism_Col = 2.189585
Bank_Level_Parallism_Ready = 1.379069
write_to_read_ratio_blp_rw_average = 0.203153
GrpLevelPara = 1.828712 

BW Util details:
bwutil = 0.217390 
total_CMD = 120983170 
util_bw = 26300560 
Wasted_Col = 48598734 
Wasted_Row = 8275873 
Idle = 37808003 

BW Util Bottlenecks: 
RCDc_limit = 64232936 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4728010 
rwq = 0 
CCDLc_limit_alone = 3417075 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 120983170 
n_nop = 106262174 
Read = 5288753 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4494511 
n_pre = 4494495 
n_ref = 0 
n_req = 6124581 
total_req = 6575140 

Dual Bus Interface Util: 
issued_total_row = 8989006 
issued_total_col = 6575140 
Row_Bus_Util =  0.074300 
CoL_Bus_Util = 0.054348 
Either_Row_CoL_Bus_Util = 0.121678 
Issued_on_Two_Bus_Simul_Util = 0.006969 
issued_two_Eff = 0.057275 
queue_avg = 3.547709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106257307 n_act=4496544 n_pre=4496528 n_ref_event=0 n_req=6127780 n_rd=5291348 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2175
n_activity=88808628 dram_eff=0.2963
bk0: 329007a 94668739i bk1: 329109a 94597837i bk2: 337756a 93998665i bk3: 331196a 94481789i bk4: 334657a 94372630i bk5: 337971a 93975421i bk6: 330491a 94723930i bk7: 327904a 95031065i bk8: 329729a 94736889i bk9: 328427a 95029245i bk10: 332005a 94284177i bk11: 333398a 94171497i bk12: 324230a 95278246i bk13: 324151a 95220765i bk14: 331801a 94422806i bk15: 329516a 94600906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266203
Row_Buffer_Locality_read = 0.294013
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.189402
Bank_Level_Parallism_Col = 2.193580
Bank_Level_Parallism_Ready = 1.382543
write_to_read_ratio_blp_rw_average = 0.203680
GrpLevelPara = 1.830990 

BW Util details:
bwutil = 0.217506 
total_CMD = 120983170 
util_bw = 26314608 
Wasted_Col = 48515850 
Wasted_Row = 8253891 
Idle = 37898821 

BW Util Bottlenecks: 
RCDc_limit = 64228881 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4670085 
rwq = 0 
CCDLc_limit_alone = 3364611 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 120983170 
n_nop = 106257307 
Read = 5291348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4496544 
n_pre = 4496528 
n_ref = 0 
n_req = 6127780 
total_req = 6578652 

Dual Bus Interface Util: 
issued_total_row = 8993072 
issued_total_col = 6578652 
Row_Bus_Util =  0.074333 
CoL_Bus_Util = 0.054377 
Either_Row_CoL_Bus_Util = 0.121718 
Issued_on_Two_Bus_Simul_Util = 0.006992 
issued_two_Eff = 0.057441 
queue_avg = 3.503026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50303
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106270125 n_act=4489723 n_pre=4489707 n_ref_event=0 n_req=6121795 n_rd=5287232 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2173
n_activity=88862704 dram_eff=0.2959
bk0: 331373a 94369823i bk1: 330808a 94469923i bk2: 330145a 94751445i bk3: 334584a 94432837i bk4: 335003a 94392861i bk5: 334589a 94326021i bk6: 328841a 94958388i bk7: 332801a 94523086i bk8: 325472a 95341350i bk9: 325734a 95350538i bk10: 329593a 94567639i bk11: 328991a 94658545i bk12: 322729a 95316352i bk13: 328948a 94770258i bk14: 333590a 94173432i bk15: 334031a 94078423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266600
Row_Buffer_Locality_read = 0.294400
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.176604
Bank_Level_Parallism_Col = 2.191809
Bank_Level_Parallism_Ready = 1.382913
write_to_read_ratio_blp_rw_average = 0.203254
GrpLevelPara = 1.830182 

BW Util details:
bwutil = 0.217331 
total_CMD = 120983170 
util_bw = 26293340 
Wasted_Col = 48516473 
Wasted_Row = 8308129 
Idle = 37865228 

BW Util Bottlenecks: 
RCDc_limit = 64178155 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4657944 
rwq = 0 
CCDLc_limit_alone = 3352536 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 120983170 
n_nop = 106270125 
Read = 5287232 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4489723 
n_pre = 4489707 
n_ref = 0 
n_req = 6121795 
total_req = 6573335 

Dual Bus Interface Util: 
issued_total_row = 8979430 
issued_total_col = 6573335 
Row_Bus_Util =  0.074220 
CoL_Bus_Util = 0.054333 
Either_Row_CoL_Bus_Util = 0.121612 
Issued_on_Two_Bus_Simul_Util = 0.006941 
issued_two_Eff = 0.057073 
queue_avg = 3.505255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50525
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106254145 n_act=4496113 n_pre=4496097 n_ref_event=0 n_req=6129709 n_rd=5293950 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2176
n_activity=88845335 dram_eff=0.2963
bk0: 327828a 94805745i bk1: 327327a 94701519i bk2: 337702a 93868682i bk3: 336731a 94001454i bk4: 334925a 94254078i bk5: 335888a 94179145i bk6: 325503a 95179387i bk7: 325937a 95009841i bk8: 326601a 95090051i bk9: 326916a 94884717i bk10: 333062a 94188207i bk11: 333479a 94118571i bk12: 328947a 94803997i bk13: 327434a 94757295i bk14: 332419a 94176651i bk15: 333251a 94058360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266505
Row_Buffer_Locality_read = 0.294255
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.204592
Bank_Level_Parallism_Col = 2.194260
Bank_Level_Parallism_Ready = 1.380229
write_to_read_ratio_blp_rw_average = 0.203508
GrpLevelPara = 1.832579 

BW Util details:
bwutil = 0.217593 
total_CMD = 120983170 
util_bw = 26325080 
Wasted_Col = 48515540 
Wasted_Row = 8275332 
Idle = 37867218 

BW Util Bottlenecks: 
RCDc_limit = 64220119 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4694849 
rwq = 0 
CCDLc_limit_alone = 3383115 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 120983170 
n_nop = 106254145 
Read = 5293950 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4496113 
n_pre = 4496097 
n_ref = 0 
n_req = 6129709 
total_req = 6581270 

Dual Bus Interface Util: 
issued_total_row = 8992210 
issued_total_col = 6581270 
Row_Bus_Util =  0.074326 
CoL_Bus_Util = 0.054398 
Either_Row_CoL_Bus_Util = 0.121744 
Issued_on_Two_Bus_Simul_Util = 0.006980 
issued_two_Eff = 0.057333 
queue_avg = 3.603540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60354
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106193368 n_act=4519905 n_pre=4519889 n_ref_event=0 n_req=6152937 n_rd=5313340 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2184
n_activity=88897336 dram_eff=0.2972
bk0: 330134a 94111701i bk1: 327225a 94556833i bk2: 339246a 93519168i bk3: 333484a 94037382i bk4: 336266a 93958613i bk5: 337263a 93773007i bk6: 328154a 94630786i bk7: 330792a 94495742i bk8: 328250a 94609214i bk9: 326222a 94770358i bk10: 334221a 93836298i bk11: 332308a 93943283i bk12: 331024a 94305881i bk13: 331666a 94245149i bk14: 331545a 94134799i bk15: 335540a 93745194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.265407
Row_Buffer_Locality_read = 0.293007
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.264023
Bank_Level_Parallism_Col = 2.198033
Bank_Level_Parallism_Ready = 1.379647
write_to_read_ratio_blp_rw_average = 0.203498
GrpLevelPara = 1.835755 

BW Util details:
bwutil = 0.218412 
total_CMD = 120983170 
util_bw = 26424184 
Wasted_Col = 48613588 
Wasted_Row = 8188994 
Idle = 37756404 

BW Util Bottlenecks: 
RCDc_limit = 64469320 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4756327 
rwq = 0 
CCDLc_limit_alone = 3437833 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 120983170 
n_nop = 106193368 
Read = 5313340 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4519905 
n_pre = 4519889 
n_ref = 0 
n_req = 6152937 
total_req = 6606046 

Dual Bus Interface Util: 
issued_total_row = 9039794 
issued_total_col = 6606046 
Row_Bus_Util =  0.074719 
CoL_Bus_Util = 0.054603 
Either_Row_CoL_Bus_Util = 0.122247 
Issued_on_Two_Bus_Simul_Util = 0.007076 
issued_two_Eff = 0.057880 
queue_avg = 3.755501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106257565 n_act=4495688 n_pre=4495672 n_ref_event=0 n_req=6129630 n_rd=5292517 n_rd_L2_A=0 n_write=0 n_wr_bk=1288074 bw_util=0.2176
n_activity=88821587 dram_eff=0.2964
bk0: 328139a 94613404i bk1: 326051a 94845481i bk2: 339241a 93619013i bk3: 335252a 94067920i bk4: 334344a 94336304i bk5: 333320a 94323931i bk6: 330508a 94787743i bk7: 328770a 94888249i bk8: 323958a 95228061i bk9: 327415a 94867494i bk10: 334678a 93922210i bk11: 331168a 94196342i bk12: 327497a 95024019i bk13: 326632a 95019655i bk14: 333295a 94062324i bk15: 332249a 94161245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266565
Row_Buffer_Locality_read = 0.294341
Row_Buffer_Locality_write = 0.090951
Bank_Level_Parallism = 5.210263
Bank_Level_Parallism_Col = 2.194291
Bank_Level_Parallism_Ready = 1.380916
write_to_read_ratio_blp_rw_average = 0.203714
GrpLevelPara = 1.832502 

BW Util details:
bwutil = 0.217570 
total_CMD = 120983170 
util_bw = 26322364 
Wasted_Col = 48486267 
Wasted_Row = 8265439 
Idle = 37909100 

BW Util Bottlenecks: 
RCDc_limit = 64186277 
RCDWRc_limit = 7281603 
WTRc_limit = 23270072 
RTWc_limit = 17653340 
CCDLc_limit = 4675682 
rwq = 0 
CCDLc_limit_alone = 3364389 
WTRc_limit_alone = 22604065 
RTWc_limit_alone = 17008054 

Commands details: 
total_CMD = 120983170 
n_nop = 106257565 
Read = 5292517 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288074 
n_act = 4495688 
n_pre = 4495672 
n_ref = 0 
n_req = 6129630 
total_req = 6580591 

Dual Bus Interface Util: 
issued_total_row = 8991360 
issued_total_col = 6580591 
Row_Bus_Util =  0.074319 
CoL_Bus_Util = 0.054393 
Either_Row_CoL_Bus_Util = 0.121716 
Issued_on_Two_Bus_Simul_Util = 0.006996 
issued_two_Eff = 0.057474 
queue_avg = 3.604471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60447
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106275498 n_act=4487636 n_pre=4487620 n_ref_event=0 n_req=6118440 n_rd=5287531 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2172
n_activity=88906989 dram_eff=0.2956
bk0: 326627a 95055442i bk1: 326793a 95010232i bk2: 329354a 95109281i bk3: 334119a 94659480i bk4: 330570a 94894763i bk5: 336793a 94217372i bk6: 330190a 94990860i bk7: 331083a 94879215i bk8: 326142a 95363883i bk9: 326851a 95193473i bk10: 331230a 94625976i bk11: 335020a 94280346i bk12: 328883a 95051911i bk13: 326757a 95331949i bk14: 331694a 94680257i bk15: 335425a 94285625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.266539
Row_Buffer_Locality_read = 0.294151
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.134572
Bank_Level_Parallism_Col = 2.188042
Bank_Level_Parallism_Ready = 1.381991
write_to_read_ratio_blp_rw_average = 0.202886
GrpLevelPara = 1.827415 

BW Util details:
bwutil = 0.217241 
total_CMD = 120983170 
util_bw = 26282564 
Wasted_Col = 48582328 
Wasted_Row = 8310642 
Idle = 37807636 

BW Util Bottlenecks: 
RCDc_limit = 64258838 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4657755 
rwq = 0 
CCDLc_limit_alone = 3353814 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 120983170 
n_nop = 106275498 
Read = 5287531 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4487636 
n_pre = 4487620 
n_ref = 0 
n_req = 6118440 
total_req = 6570641 

Dual Bus Interface Util: 
issued_total_row = 8975256 
issued_total_col = 6570641 
Row_Bus_Util =  0.074186 
CoL_Bus_Util = 0.054310 
Either_Row_CoL_Bus_Util = 0.121568 
Issued_on_Two_Bus_Simul_Util = 0.006928 
issued_two_Eff = 0.056992 
queue_avg = 3.389958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38996
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=120983170 n_nop=106321531 n_act=4469430 n_pre=4469414 n_ref_event=0 n_req=6097870 n_rd=5266298 n_rd_L2_A=0 n_write=0 n_wr_bk=1283079 bw_util=0.2165
n_activity=88760445 dram_eff=0.2951
bk0: 327434a 95109814i bk1: 326998a 94986468i bk2: 332734a 94829184i bk3: 329580a 95030662i bk4: 329824a 94992157i bk5: 335212a 94514377i bk6: 330542a 95026969i bk7: 325141a 95470808i bk8: 324799a 95552333i bk9: 323586a 95718902i bk10: 331971a 94730711i bk11: 331887a 94689605i bk12: 328212a 95154774i bk13: 324916a 95534217i bk14: 333245a 94673840i bk15: 330217a 94647535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.267051
Row_Buffer_Locality_read = 0.294913
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.106046
Bank_Level_Parallism_Col = 2.186006
Bank_Level_Parallism_Ready = 1.381985
write_to_read_ratio_blp_rw_average = 0.202682
GrpLevelPara = 1.825529 

BW Util details:
bwutil = 0.216538 
total_CMD = 120983170 
util_bw = 26197508 
Wasted_Col = 48475362 
Wasted_Row = 8340009 
Idle = 37970291 

BW Util Bottlenecks: 
RCDc_limit = 63979370 
RCDWRc_limit = 7249885 
WTRc_limit = 23169640 
RTWc_limit = 17434838 
CCDLc_limit = 4655230 
rwq = 0 
CCDLc_limit_alone = 3355571 
WTRc_limit_alone = 22504616 
RTWc_limit_alone = 16800203 

Commands details: 
total_CMD = 120983170 
n_nop = 106321531 
Read = 5266298 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283079 
n_act = 4469430 
n_pre = 4469414 
n_ref = 0 
n_req = 6097870 
total_req = 6549377 

Dual Bus Interface Util: 
issued_total_row = 8938844 
issued_total_col = 6549377 
Row_Bus_Util =  0.073885 
CoL_Bus_Util = 0.054135 
Either_Row_CoL_Bus_Util = 0.121187 
Issued_on_Two_Bus_Simul_Util = 0.006832 
issued_two_Eff = 0.056377 
queue_avg = 3.289310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4902835, Miss = 2774451, Miss_rate = 0.566, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4819236, Miss = 2772282, Miss_rate = 0.575, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4894401, Miss = 2789574, Miss_rate = 0.570, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4840156, Miss = 2781532, Miss_rate = 0.575, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4901774, Miss = 2770446, Miss_rate = 0.565, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4859760, Miss = 2791060, Miss_rate = 0.574, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4872226, Miss = 2779873, Miss_rate = 0.571, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4891979, Miss = 2790617, Miss_rate = 0.570, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4903071, Miss = 2783478, Miss_rate = 0.568, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4895049, Miss = 2778339, Miss_rate = 0.568, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4887064, Miss = 2786209, Miss_rate = 0.570, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4829785, Miss = 2778205, Miss_rate = 0.575, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4878043, Miss = 2773274, Miss_rate = 0.569, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4869989, Miss = 2787002, Miss_rate = 0.572, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8427506, Miss = 2783527, Miss_rate = 0.330, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4891938, Miss = 2783498, Miss_rate = 0.569, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9346928, Miss = 2795376, Miss_rate = 0.299, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4869481, Miss = 2791036, Miss_rate = 0.573, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4894065, Miss = 2788196, Miss_rate = 0.570, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4812768, Miss = 2777393, Miss_rate = 0.577, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4860115, Miss = 2771226, Miss_rate = 0.570, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4867750, Miss = 2789378, Miss_rate = 0.573, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4851358, Miss = 2775298, Miss_rate = 0.572, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4822001, Miss = 2764073, Miss_rate = 0.573, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 124889278
L2_total_cache_misses = 66755343
L2_total_cache_miss_rate = 0.5345
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35567295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27911228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114060157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829121
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=124889278
icnt_total_pkts_simt_to_mem=124889278
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124889278
Req_Network_cycles = 47176720
Req_Network_injected_packets_per_cycle =       2.6473 
Req_Network_conflicts_per_cycle =       0.3419
Req_Network_conflicts_per_cycle_util =       0.4819
Req_Bank_Level_Parallism =       3.7311
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0983
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6940

Reply_Network_injected_packets_num = 124889278
Reply_Network_cycles = 47176720
Reply_Network_injected_packets_per_cycle =        2.6473
Reply_Network_conflicts_per_cycle =        1.1145
Reply_Network_conflicts_per_cycle_util =       1.5654
Reply_Bank_Level_Parallism =       3.7181
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1801
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0882
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 21 hrs, 17 min, 48 sec (249468 sec)
gpgpu_simulation_rate = 17428 (inst/sec)
gpgpu_simulation_rate = 189 (cycle/sec)
gpgpu_silicon_slowdown = 7222222x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce8c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf68..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6cff5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 30 '_Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i'
Destroy streams for kernel 30: size 0
kernel_name = _Z10bc_forwardiPKmPKiPiS3_iPbS4_S4_S3_S3_i 
kernel_launch_uid = 30 
gpu_sim_cycle = 198078
gpu_sim_insn = 153334734
gpu_ipc =     774.1129
gpu_tot_sim_cycle = 47374798
gpu_tot_sim_insn = 4501064314
gpu_tot_ipc =      95.0097
gpu_tot_issued_cta = 568080
gpu_occupancy = 98.6263% 
gpu_tot_occupancy = 52.9781% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5293
partiton_level_parallism_total  =       2.6426
partiton_level_parallism_util =       2.2276
partiton_level_parallism_util_total  =       3.7250
L2_BW  =      66.8012 GB/Sec
L2_BW_total  =     115.4284 GB/Sec
gpu_total_sim_rate=17879

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7917703, Miss = 3397605, Miss_rate = 0.429, Pending_hits = 78286, Reservation_fails = 410931
	L1D_cache_core[1]: Access = 7703179, Miss = 3298128, Miss_rate = 0.428, Pending_hits = 75329, Reservation_fails = 417332
	L1D_cache_core[2]: Access = 7521673, Miss = 3214773, Miss_rate = 0.427, Pending_hits = 76011, Reservation_fails = 408436
	L1D_cache_core[3]: Access = 7807064, Miss = 3277034, Miss_rate = 0.420, Pending_hits = 76088, Reservation_fails = 399323
	L1D_cache_core[4]: Access = 7787576, Miss = 3426344, Miss_rate = 0.440, Pending_hits = 78579, Reservation_fails = 440647
	L1D_cache_core[5]: Access = 7703482, Miss = 3237303, Miss_rate = 0.420, Pending_hits = 75417, Reservation_fails = 394240
	L1D_cache_core[6]: Access = 7671635, Miss = 3196538, Miss_rate = 0.417, Pending_hits = 74382, Reservation_fails = 399408
	L1D_cache_core[7]: Access = 7653060, Miss = 3143887, Miss_rate = 0.411, Pending_hits = 72404, Reservation_fails = 368600
	L1D_cache_core[8]: Access = 7833971, Miss = 3372659, Miss_rate = 0.431, Pending_hits = 75863, Reservation_fails = 422898
	L1D_cache_core[9]: Access = 7345776, Miss = 3021687, Miss_rate = 0.411, Pending_hits = 74961, Reservation_fails = 369934
	L1D_cache_core[10]: Access = 7942153, Miss = 3316404, Miss_rate = 0.418, Pending_hits = 75814, Reservation_fails = 394808
	L1D_cache_core[11]: Access = 7723127, Miss = 3384326, Miss_rate = 0.438, Pending_hits = 78462, Reservation_fails = 453051
	L1D_cache_core[12]: Access = 7635007, Miss = 3274751, Miss_rate = 0.429, Pending_hits = 75855, Reservation_fails = 410678
	L1D_cache_core[13]: Access = 7973599, Miss = 3420885, Miss_rate = 0.429, Pending_hits = 76294, Reservation_fails = 431890
	L1D_cache_core[14]: Access = 7813322, Miss = 3313987, Miss_rate = 0.424, Pending_hits = 77418, Reservation_fails = 416886
	L1D_cache_core[15]: Access = 6681559, Miss = 2616470, Miss_rate = 0.392, Pending_hits = 68441, Reservation_fails = 340182
	L1D_cache_core[16]: Access = 7758882, Miss = 3342739, Miss_rate = 0.431, Pending_hits = 76362, Reservation_fails = 429771
	L1D_cache_core[17]: Access = 7705444, Miss = 3321572, Miss_rate = 0.431, Pending_hits = 77701, Reservation_fails = 417359
	L1D_cache_core[18]: Access = 7684107, Miss = 3302065, Miss_rate = 0.430, Pending_hits = 75789, Reservation_fails = 433025
	L1D_cache_core[19]: Access = 8005098, Miss = 3371875, Miss_rate = 0.421, Pending_hits = 75803, Reservation_fails = 422245
	L1D_cache_core[20]: Access = 7813745, Miss = 3269506, Miss_rate = 0.418, Pending_hits = 76995, Reservation_fails = 425520
	L1D_cache_core[21]: Access = 7605139, Miss = 3264740, Miss_rate = 0.429, Pending_hits = 75436, Reservation_fails = 416712
	L1D_cache_core[22]: Access = 7794888, Miss = 3333554, Miss_rate = 0.428, Pending_hits = 75074, Reservation_fails = 432587
	L1D_cache_core[23]: Access = 7060538, Miss = 2889403, Miss_rate = 0.409, Pending_hits = 72608, Reservation_fails = 368743
	L1D_cache_core[24]: Access = 7619893, Miss = 3222577, Miss_rate = 0.423, Pending_hits = 75559, Reservation_fails = 421274
	L1D_cache_core[25]: Access = 7630898, Miss = 3267721, Miss_rate = 0.428, Pending_hits = 77177, Reservation_fails = 420789
	L1D_cache_core[26]: Access = 7865884, Miss = 3386574, Miss_rate = 0.431, Pending_hits = 77741, Reservation_fails = 459434
	L1D_cache_core[27]: Access = 7756685, Miss = 3272820, Miss_rate = 0.422, Pending_hits = 75400, Reservation_fails = 422551
	L1D_cache_core[28]: Access = 7407740, Miss = 3103375, Miss_rate = 0.419, Pending_hits = 74001, Reservation_fails = 387522
	L1D_cache_core[29]: Access = 7497596, Miss = 3091656, Miss_rate = 0.412, Pending_hits = 73800, Reservation_fails = 368801
	L1D_total_cache_accesses = 229920423
	L1D_total_cache_misses = 97352958
	L1D_total_cache_miss_rate = 0.4234
	L1D_total_cache_pending_hits = 2269050
	L1D_total_cache_reservation_fails = 12305577
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66529974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8866392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24745519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269050
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219091299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829124

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8710078
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 568080, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
391505, 365167, 405808, 389418, 392499, 392084, 380531, 391570, 369081, 373535, 398280, 393242, 384535, 376079, 364632, 359173, 370062, 347004, 351506, 370681, 369298, 352575, 383072, 404375, 398456, 379748, 388119, 380152, 371708, 396727, 382166, 383529, 
gpgpu_n_tot_thrd_icount = 11510422976
gpgpu_n_tot_w_icount = 359700718
gpgpu_n_stall_shd_mem = 65721885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114363081
gpgpu_n_mem_write_global = 10829124
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 478715014
gpgpu_n_store_insn = 46686811
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1114951680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542752
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99332196	W0_Idle:421786017	W0_Scoreboard:-603658223	W1:109529936	W2:36344371	W3:19561715	W4:12795628	W5:9301727	W6:7260278	W7:5917827	W8:4949254	W9:4234755	W10:3710636	W11:3236426	W12:2898939	W13:2553459	W14:2286110	W15:2054157	W16:1804829	W17:1612702	W18:1420870	W19:1251274	W20:1121393	W21:996259	W22:906577	W23:868267	W24:884250	W25:939674	W26:1070221	W27:1251444	W28:1518474	W29:1838139	W30:2254340	W31:2801468	W32:110525319
single_issue_nums: WS0:89760357	WS1:89615115	WS2:90212705	WS3:90112541	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 730203944 {8:91275493,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433164960 {40:10829124,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3651019720 {40:91275493,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632992 {8:10829124,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:41634551 	1668977 	2547044 	4516432 	8572632 	6756359 	4358059 	2430621 	983991 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019641 	63422441 	3012419 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	97603437 	1682547 	201666 	91766 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	103622542 	13315112 	5067255 	2082950 	755729 	275623 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	42047 	60 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.371355  1.379383  1.366450  1.370391  1.363070  1.365699  1.376659  1.372622  1.366141  1.364738  1.361744  1.367693  1.372632  1.378930  1.362307  1.369551 
dram[1]:  1.371377  1.373967  1.363473  1.365130  1.363762  1.365010  1.369427  1.373542  1.367114  1.364857  1.364573  1.367670  1.373931  1.374538  1.362070  1.361884 
dram[2]:  1.369236  1.372600  1.369285  1.367595  1.364920  1.362361  1.373681  1.369290  1.365600  1.366173  1.369385  1.363718  1.377683  1.372736  1.365272  1.362733 
dram[3]:  1.370589  1.373336  1.369598  1.363846  1.364144  1.361991  1.372969  1.370618  1.367746  1.363019  1.365102  1.364545  1.379845  1.377532  1.363878  1.368736 
dram[4]:  1.372130  1.374456  1.362293  1.363969  1.367172  1.364564  1.373341  1.373959  1.361738  1.364739  1.361277  1.364950  1.375791  1.378802  1.364186  1.368377 
dram[5]:  1.372582  1.372823  1.363341  1.368413  1.365038  1.361643  1.368957  1.374452  1.362347  1.365952  1.362465  1.361788  1.378814  1.379991  1.365916  1.368903 
dram[6]:  1.371825  1.371502  1.370962  1.364775  1.364223  1.363927  1.373412  1.366481  1.371818  1.370136  1.363912  1.364546  1.382446  1.375546  1.364468  1.365160 
dram[7]:  1.377632  1.375272  1.362462  1.364486  1.366299  1.363304  1.376083  1.372433  1.367997  1.367480  1.362042  1.362945  1.377097  1.376298  1.366430  1.364143 
dram[8]:  1.368801  1.375332  1.361009  1.368665  1.363535  1.363309  1.369419  1.369063  1.363887  1.368531  1.360100  1.364360  1.370175  1.372885  1.365802  1.363896 
dram[9]:  1.373443  1.377075  1.359856  1.366338  1.366792  1.365874  1.370315  1.371844  1.370024  1.365680  1.360742  1.365479  1.379129  1.381462  1.363769  1.366496 
dram[10]:  1.375823  1.375644  1.370934  1.366276  1.368786  1.359785  1.369667  1.369760  1.367090  1.365652  1.365548  1.361022  1.376622  1.379694  1.367582  1.363504 
dram[11]:  1.373911  1.373730  1.368056  1.370405  1.368115  1.364277  1.370110  1.373674  1.368779  1.371308  1.363579  1.364797  1.376571  1.379675  1.366544  1.365205 
average row locality = 73808127/53932241 = 1.368534
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    332084    328530    333444    334425    335476    335404    324983    328590    327919    329368    331664    330238    330688    330188    334279    331628 
dram[1]:    332064    329408    339654    337373    336247    334699    332937    328992    327355    331910    331209    329021    330849    330049    335342    336166 
dram[2]:    333892    329829    332428    336104    334072    336315    328428    332813    329318    328919    326352    335825    328519    331630    333524    335717 
dram[3]:    332703    330174    331985    338414    337420    339268    329832    331820    328192    331703    333524    334103    327063    329874    335244    331351 
dram[4]:    330761    330400    338889    339277    333328    334182    328383    328487    331652    330327    334314    332807    328668    327054    333576    331895 
dram[5]:    330607    330708    339355    332792    336257    339571    332047    329460    331265    329962    333541    334934    325826    325747    333401    331116 
dram[6]:    332973    332408    331745    336184    336603    336189    330398    334358    327008    327270    331130    330527    324325    330544    335190    335631 
dram[7]:    329428    328926    339302    338330    336525    337487    327058    327490    328137    328452    334598    335015    330543    329029    334020    334851 
dram[8]:    331734    328825    340846    335084    337866    338862    329703    332340    329786    327758    335757    333844    332624    333266    333143    337138 
dram[9]:    329738    327651    340840    336852    335943    334920    332059    330321    325494    328949    336214    332704    329097    328231    334895    333849 
dram[10]:    328227    328393    330954    335719    332171    338393    331741    332635    327678    328387    332766    336555    330482    328356    333293    337025 
dram[11]:    329034    328597    334333    331180    331423    336812    332094    326693    326335    325122    333506    333423    329812    326514    334844    331816 
total dram reads = 63781447
bank skew: 340846/324325 = 1.05
chip skew: 5338576/5291538 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79470     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79641     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447875
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283079 = 1.01
average mf latency per bank:
dram[0]:        520       550       541       568       538       558       515       539       527       545       515       537       527       548       531       551
dram[1]:        508       502       536       534       529       526       512       505       511       509       507       495       517       513       514       509
dram[2]:        521       511       551       541       530       520       514       511       516       505       505       508       517       515       516       520
dram[3]:        517       526       532       525       524       520       512       504       511       509       505       507       514       520       519       518
dram[4]:        526       519       538       553       525       522       512       521       523       518       514       513       521       524       523       523
dram[5]:        516       515       544       541       527       526       516       513       520       514       509       510       521       520       523       519
dram[6]:        523       522       547       544       525       523       514       514       523       514       508       510       526       524       522       521
dram[7]:        531       522       546       552       530       528       511       505       511       511       515       511      2546       527       517       516
dram[8]:        529       517       561       547       534       531      2686       513       525       516       517       515       533       528       523       520
dram[9]:        516       516       538       539       523       526       513       521       510       513       512       515       526       528       512       514
dram[10]:        518       515       545       548       523       524       514       512       517       514       517       512       525       519       518       517
dram[11]:        507       501       528       523       505       514       504       497       503       507       496       498       513       512       506       504
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106786032 n_act=4478268 n_pre=4478252 n_ref_event=0 n_req=6132048 n_rd=5298908 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2167
n_activity=89131152 dram_eff=0.2954
bk0: 332084a 95138262i bk1: 328530a 95571178i bk2: 333444a 95128138i bk3: 334425a 95175019i bk4: 335476a 95059415i bk5: 335404a 95015248i bk6: 324983a 96120416i bk7: 328590a 95661571i bk8: 327919a 95721113i bk9: 329368a 95495303i bk10: 331664a 95150490i bk11: 330238a 95265367i bk12: 330688a 95487592i bk13: 330188a 95532969i bk14: 334279a 94872572i bk15: 331628a 95163696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269695
Row_Buffer_Locality_read = 0.297772
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.130264
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.380010
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.216724 
total_CMD = 121491133 
util_bw = 26329988 
Wasted_Col = 48615806 
Wasted_Row = 8358487 
Idle = 38186852 

BW Util Bottlenecks: 
RCDc_limit = 64101264 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4725749 
rwq = 0 
CCDLc_limit_alone = 3417314 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 121491133 
n_nop = 106786032 
Read = 5298908 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4478268 
n_pre = 4478252 
n_ref = 0 
n_req = 6132048 
total_req = 6582497 

Dual Bus Interface Util: 
issued_total_row = 8956520 
issued_total_col = 6582497 
Row_Bus_Util =  0.073722 
CoL_Bus_Util = 0.054181 
Either_Row_CoL_Bus_Util = 0.121038 
Issued_on_Two_Bus_Simul_Util = 0.006864 
issued_two_Eff = 0.056709 
queue_avg = 3.533206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53321
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106712780 n_act=4503642 n_pre=4503626 n_ref_event=0 n_req=6159210 n_rd=5323275 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.2177
n_activity=89075499 dram_eff=0.2969
bk0: 332064a 95111247i bk1: 329408a 95317291i bk2: 339654a 94632762i bk3: 337373a 94803970i bk4: 336247a 95019868i bk5: 334699a 95147911i bk6: 332937a 95376981i bk7: 328992a 95731822i bk8: 327355a 95831112i bk9: 331910a 95373235i bk10: 331209a 95254561i bk11: 329021a 95397239i bk12: 330849a 95358914i bk13: 330049a 95380973i bk14: 335342a 94771534i bk15: 336166a 94691010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.268796
Row_Buffer_Locality_read = 0.296835
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.162613
Bank_Level_Parallism_Col = 2.193568
Bank_Level_Parallism_Ready = 1.380793
write_to_read_ratio_blp_rw_average = 0.202972
GrpLevelPara = 1.831234 

BW Util details:
bwutil = 0.217718 
total_CMD = 121491133 
util_bw = 26450848 
Wasted_Col = 48578608 
Wasted_Row = 8235812 
Idle = 38225865 

BW Util Bottlenecks: 
RCDc_limit = 64357509 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4693452 
rwq = 0 
CCDLc_limit_alone = 3379518 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 121491133 
n_nop = 106712780 
Read = 5323275 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4503642 
n_pre = 4503626 
n_ref = 0 
n_req = 6159210 
total_req = 6612712 

Dual Bus Interface Util: 
issued_total_row = 9007268 
issued_total_col = 6612712 
Row_Bus_Util =  0.074139 
CoL_Bus_Util = 0.054430 
Either_Row_CoL_Bus_Util = 0.121641 
Issued_on_Two_Bus_Simul_Util = 0.006927 
issued_two_Eff = 0.056950 
queue_avg = 3.349793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34979
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106736495 n_act=4496476 n_pre=4496460 n_ref_event=0 n_req=6152226 n_rd=5313685 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2175
n_activity=88985822 dram_eff=0.2969
bk0: 333892a 94756686i bk1: 329829a 95034612i bk2: 332428a 95136441i bk3: 336104a 94851609i bk4: 334072a 94981820i bk5: 336315a 94694916i bk6: 328428a 95550845i bk7: 332813a 95081185i bk8: 329318a 95371700i bk9: 328919a 95351913i bk10: 326352a 95504199i bk11: 335825a 94647633i bk12: 328519a 95432191i bk13: 331630a 95095087i bk14: 333524a 94751981i bk15: 335717a 94539957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269130
Row_Buffer_Locality_read = 0.297327
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.199105
Bank_Level_Parallism_Col = 2.196771
Bank_Level_Parallism_Ready = 1.384436
write_to_read_ratio_blp_rw_average = 0.203585
GrpLevelPara = 1.832938 

BW Util details:
bwutil = 0.217492 
total_CMD = 121491133 
util_bw = 26423380 
Wasted_Col = 48471661 
Wasted_Row = 8262786 
Idle = 38333306 

BW Util Bottlenecks: 
RCDc_limit = 64163096 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4676915 
rwq = 0 
CCDLc_limit_alone = 3366827 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 121491133 
n_nop = 106736495 
Read = 5313685 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4496476 
n_pre = 4496460 
n_ref = 0 
n_req = 6152226 
total_req = 6605845 

Dual Bus Interface Util: 
issued_total_row = 8992936 
issued_total_col = 6605845 
Row_Bus_Util =  0.074021 
CoL_Bus_Util = 0.054373 
Either_Row_CoL_Bus_Util = 0.121446 
Issued_on_Two_Bus_Simul_Util = 0.006948 
issued_two_Eff = 0.057212 
queue_avg = 3.496463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106725013 n_act=4501123 n_pre=4501107 n_ref_event=0 n_req=6159960 n_rd=5322670 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2177
n_activity=89022539 dram_eff=0.2971
bk0: 332703a 94835442i bk1: 330174a 95087416i bk2: 331985a 95027841i bk3: 338414a 94462552i bk4: 337420a 94698926i bk5: 339268a 94416494i bk6: 329832a 95267279i bk7: 331820a 95186158i bk8: 328192a 95545301i bk9: 331703a 95061300i bk10: 333524a 94766920i bk11: 334103a 94725572i bk12: 327063a 95688955i bk13: 329874a 95434276i bk14: 335244a 94550116i bk15: 331351a 94902587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269293
Row_Buffer_Locality_read = 0.297399
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.206148
Bank_Level_Parallism_Col = 2.195006
Bank_Level_Parallism_Ready = 1.379424
write_to_read_ratio_blp_rw_average = 0.203395
GrpLevelPara = 1.832565 

BW Util details:
bwutil = 0.217671 
total_CMD = 121491133 
util_bw = 26445100 
Wasted_Col = 48531321 
Wasted_Row = 8256342 
Idle = 38258370 

BW Util Bottlenecks: 
RCDc_limit = 64259904 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4715793 
rwq = 0 
CCDLc_limit_alone = 3401391 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 121491133 
n_nop = 106725013 
Read = 5322670 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4501123 
n_pre = 4501107 
n_ref = 0 
n_req = 6159960 
total_req = 6611275 

Dual Bus Interface Util: 
issued_total_row = 9002230 
issued_total_col = 6611275 
Row_Bus_Util =  0.074098 
CoL_Bus_Util = 0.054418 
Either_Row_CoL_Bus_Util = 0.121541 
Issued_on_Two_Bus_Simul_Util = 0.006975 
issued_two_Eff = 0.057387 
queue_avg = 3.585737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106744094 n_act=4494910 n_pre=4494894 n_ref_event=0 n_req=6149828 n_rd=5314000 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2173
n_activity=89090454 dram_eff=0.2963
bk0: 330761a 95146230i bk1: 330400a 95065652i bk2: 338889a 94468856i bk3: 339277a 94460705i bk4: 333328a 95078100i bk5: 334182a 94937845i bk6: 328383a 95632302i bk7: 328487a 95581350i bk8: 331652a 95194204i bk9: 330327a 95358150i bk10: 334314a 94758185i bk11: 332807a 94863541i bk12: 328668a 95447737i bk13: 327054a 95646214i bk14: 333576a 94772986i bk15: 331895a 94911994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269100
Row_Buffer_Locality_read = 0.297218
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.182215
Bank_Level_Parallism_Col = 2.188610
Bank_Level_Parallism_Ready = 1.377901
write_to_read_ratio_blp_rw_average = 0.202927
GrpLevelPara = 1.828088 

BW Util details:
bwutil = 0.217313 
total_CMD = 121491133 
util_bw = 26401548 
Wasted_Col = 48615555 
Wasted_Row = 8280172 
Idle = 38193858 

BW Util Bottlenecks: 
RCDc_limit = 64239749 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4740295 
rwq = 0 
CCDLc_limit_alone = 3429360 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 121491133 
n_nop = 106744094 
Read = 5314000 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4494910 
n_pre = 4494894 
n_ref = 0 
n_req = 6149828 
total_req = 6600387 

Dual Bus Interface Util: 
issued_total_row = 8989804 
issued_total_col = 6600387 
Row_Bus_Util =  0.073996 
CoL_Bus_Util = 0.054328 
Either_Row_CoL_Bus_Util = 0.121384 
Issued_on_Two_Bus_Simul_Util = 0.006940 
issued_two_Eff = 0.057174 
queue_avg = 3.533660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53366
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106739238 n_act=4496940 n_pre=4496924 n_ref_event=0 n_req=6153021 n_rd=5316589 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2174
n_activity=89014816 dram_eff=0.2968
bk0: 330607a 95171104i bk1: 330708a 95099959i bk2: 339355a 94500929i bk3: 332792a 94983642i bk4: 336257a 94875096i bk5: 339571a 94477608i bk6: 332047a 95226403i bk7: 329460a 95533362i bk8: 331265a 95239383i bk9: 329962a 95531435i bk10: 333541a 94786901i bk11: 334934a 94673888i bk12: 325826a 95780607i bk13: 325747a 95722559i bk14: 333401a 94925358i bk15: 331116a 95102823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269149
Row_Buffer_Locality_read = 0.297290
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.185490
Bank_Level_Parallism_Col = 2.192628
Bank_Level_Parallism_Ready = 1.381375
write_to_read_ratio_blp_rw_average = 0.203456
GrpLevelPara = 1.830392 

BW Util details:
bwutil = 0.217428 
total_CMD = 121491133 
util_bw = 26415572 
Wasted_Col = 48531812 
Wasted_Row = 8258249 
Idle = 38285500 

BW Util Bottlenecks: 
RCDc_limit = 64235537 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4681601 
rwq = 0 
CCDLc_limit_alone = 3376127 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 121491133 
n_nop = 106739238 
Read = 5316589 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4496940 
n_pre = 4496924 
n_ref = 0 
n_req = 6153021 
total_req = 6603893 

Dual Bus Interface Util: 
issued_total_row = 8993864 
issued_total_col = 6603893 
Row_Bus_Util =  0.074029 
CoL_Bus_Util = 0.054357 
Either_Row_CoL_Bus_Util = 0.121424 
Issued_on_Two_Bus_Simul_Util = 0.006962 
issued_two_Eff = 0.057339 
queue_avg = 3.489185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48918
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106752035 n_act=4490124 n_pre=4490108 n_ref_event=0 n_req=6147046 n_rd=5312483 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2173
n_activity=89070554 dram_eff=0.2963
bk0: 332973a 94872176i bk1: 332408a 94971792i bk2: 331745a 95253614i bk3: 336184a 94934584i bk4: 336603a 94895421i bk5: 336189a 94827956i bk6: 330398a 95460784i bk7: 334358a 95025177i bk8: 327008a 95844044i bk9: 327270a 95852911i bk10: 331130a 95070483i bk11: 330527a 95161087i bk12: 324325a 95818885i bk13: 330544a 95272181i bk14: 335190a 94675797i bk15: 335631a 94580571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269548
Row_Buffer_Locality_read = 0.297678
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.172688
Bank_Level_Parallism_Col = 2.190848
Bank_Level_Parallism_Ready = 1.381759
write_to_read_ratio_blp_rw_average = 0.203030
GrpLevelPara = 1.829574 

BW Util details:
bwutil = 0.217253 
total_CMD = 121491133 
util_bw = 26394344 
Wasted_Col = 48533020 
Wasted_Row = 8312513 
Idle = 38251256 

BW Util Bottlenecks: 
RCDc_limit = 64185290 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4669763 
rwq = 0 
CCDLc_limit_alone = 3364355 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 121491133 
n_nop = 106752035 
Read = 5312483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4490124 
n_pre = 4490108 
n_ref = 0 
n_req = 6147046 
total_req = 6598586 

Dual Bus Interface Util: 
issued_total_row = 8980232 
issued_total_col = 6598586 
Row_Bus_Util =  0.073917 
CoL_Bus_Util = 0.054313 
Either_Row_CoL_Bus_Util = 0.121318 
Issued_on_Two_Bus_Simul_Util = 0.006912 
issued_two_Eff = 0.056972 
queue_avg = 3.491397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106736075 n_act=4496510 n_pre=4496494 n_ref_event=0 n_req=6154950 n_rd=5319191 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2175
n_activity=89052882 dram_eff=0.2967
bk0: 329428a 95308317i bk1: 328926a 95203603i bk2: 339302a 94371139i bk3: 338330a 94503134i bk4: 336525a 94756377i bk5: 337487a 94681360i bk6: 327058a 95682181i bk7: 327490a 95512063i bk8: 328137a 95592715i bk9: 328452a 95387130i bk10: 334598a 94690956i bk11: 335015a 94621025i bk12: 330543a 95306381i bk13: 329029a 95259518i bk14: 334020a 94678974i bk15: 334851a 94560132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269448
Row_Buffer_Locality_read = 0.297529
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.200683
Bank_Level_Parallism_Col = 2.193307
Bank_Level_Parallism_Ready = 1.379075
write_to_read_ratio_blp_rw_average = 0.203285
GrpLevelPara = 1.831973 

BW Util details:
bwutil = 0.217514 
total_CMD = 121491133 
util_bw = 26426044 
Wasted_Col = 48531890 
Wasted_Row = 8279585 
Idle = 38253614 

BW Util Bottlenecks: 
RCDc_limit = 64226804 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4706715 
rwq = 0 
CCDLc_limit_alone = 3394981 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 121491133 
n_nop = 106736075 
Read = 5319191 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4496510 
n_pre = 4496494 
n_ref = 0 
n_req = 6154950 
total_req = 6606511 

Dual Bus Interface Util: 
issued_total_row = 8993004 
issued_total_col = 6606511 
Row_Bus_Util =  0.074022 
CoL_Bus_Util = 0.054379 
Either_Row_CoL_Bus_Util = 0.121450 
Issued_on_Two_Bus_Simul_Util = 0.006951 
issued_two_Eff = 0.057232 
queue_avg = 3.589243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58924
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106675303 n_act=4520301 n_pre=4520285 n_ref_event=0 n_req=6178173 n_rd=5338576 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2183
n_activity=89102204 dram_eff=0.2977
bk0: 331734a 94613858i bk1: 328825a 95058496i bk2: 340846a 94022099i bk3: 335084a 94539747i bk4: 337866a 94460644i bk5: 338862a 94274789i bk6: 329703a 95133370i bk7: 332340a 94998039i bk8: 329786a 95111857i bk9: 327758a 95272344i bk10: 335757a 94339359i bk11: 333844a 94445830i bk12: 332624a 94808107i bk13: 333266a 94746823i bk14: 333143a 94637353i bk15: 337138a 94247414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.268343
Row_Buffer_Locality_read = 0.296275
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.260045
Bank_Level_Parallism_Col = 2.197075
Bank_Level_Parallism_Ready = 1.378491
write_to_read_ratio_blp_rw_average = 0.203275
GrpLevelPara = 1.835149 

BW Util details:
bwutil = 0.218330 
total_CMD = 121491133 
util_bw = 26525128 
Wasted_Col = 48629524 
Wasted_Row = 8193245 
Idle = 38143236 

BW Util Bottlenecks: 
RCDc_limit = 64476045 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4767898 
rwq = 0 
CCDLc_limit_alone = 3449404 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 121491133 
n_nop = 106675303 
Read = 5338576 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4520301 
n_pre = 4520285 
n_ref = 0 
n_req = 6178173 
total_req = 6631282 

Dual Bus Interface Util: 
issued_total_row = 9040586 
issued_total_col = 6631282 
Row_Bus_Util =  0.074414 
CoL_Bus_Util = 0.054582 
Either_Row_CoL_Bus_Util = 0.121950 
Issued_on_Two_Bus_Simul_Util = 0.007046 
issued_two_Eff = 0.057779 
queue_avg = 3.740619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74062
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106739492 n_act=4496086 n_pre=4496070 n_ref_event=0 n_req=6154871 n_rd=5317757 n_rd_L2_A=0 n_write=0 n_wr_bk=1288075 bw_util=0.2175
n_activity=89028578 dram_eff=0.2968
bk0: 329738a 95115671i bk1: 327651a 95347248i bk2: 340840a 94121633i bk3: 336852a 94570232i bk4: 335943a 94838721i bk5: 334920a 94826018i bk6: 332059a 95290389i bk7: 330321a 95390673i bk8: 325494a 95730744i bk9: 328949a 95369687i bk10: 336214a 94424425i bk11: 332704a 94698497i bk12: 329097a 95526646i bk13: 328231a 95521920i bk14: 334895a 94564796i bk15: 333849a 94663202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269508
Row_Buffer_Locality_read = 0.297616
Row_Buffer_Locality_write = 0.090951
Bank_Level_Parallism = 5.206349
Bank_Level_Parallism_Col = 2.193337
Bank_Level_Parallism_Ready = 1.379753
write_to_read_ratio_blp_rw_average = 0.203491
GrpLevelPara = 1.831900 

BW Util details:
bwutil = 0.217492 
total_CMD = 121491133 
util_bw = 26423328 
Wasted_Col = 48502359 
Wasted_Row = 8269665 
Idle = 38295781 

BW Util Bottlenecks: 
RCDc_limit = 64192939 
RCDWRc_limit = 7281618 
WTRc_limit = 23270083 
RTWc_limit = 17653347 
CCDLc_limit = 4687396 
rwq = 0 
CCDLc_limit_alone = 3376103 
WTRc_limit_alone = 22604076 
RTWc_limit_alone = 17008061 

Commands details: 
total_CMD = 121491133 
n_nop = 106739492 
Read = 5317757 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288075 
n_act = 4496086 
n_pre = 4496070 
n_ref = 0 
n_req = 6154871 
total_req = 6605832 

Dual Bus Interface Util: 
issued_total_row = 8992156 
issued_total_col = 6605832 
Row_Bus_Util =  0.074015 
CoL_Bus_Util = 0.054373 
Either_Row_CoL_Bus_Util = 0.121422 
Issued_on_Two_Bus_Simul_Util = 0.006966 
issued_two_Eff = 0.057373 
queue_avg = 3.590197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5902
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106757420 n_act=4488035 n_pre=4488019 n_ref_event=0 n_req=6143684 n_rd=5312775 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2172
n_activity=89113771 dram_eff=0.2961
bk0: 328227a 95557900i bk1: 328393a 95512303i bk2: 330954a 95611739i bk3: 335719a 95161384i bk4: 332171a 95396769i bk5: 338393a 94719263i bk6: 331741a 95493206i bk7: 332635a 95381418i bk8: 327678a 95866688i bk9: 328387a 95695906i bk10: 332766a 95128098i bk11: 336555a 94782648i bk12: 330482a 95554423i bk13: 328356a 95834303i bk14: 333293a 95182623i bk15: 337025a 94787647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.269488
Row_Buffer_Locality_read = 0.297430
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.130729
Bank_Level_Parallism_Col = 2.187098
Bank_Level_Parallism_Ready = 1.380850
write_to_read_ratio_blp_rw_average = 0.202663
GrpLevelPara = 1.826818 

BW Util details:
bwutil = 0.217164 
total_CMD = 121491133 
util_bw = 26383540 
Wasted_Col = 48598582 
Wasted_Row = 8314883 
Idle = 38194128 

BW Util Bottlenecks: 
RCDc_limit = 64265591 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4669525 
rwq = 0 
CCDLc_limit_alone = 3365584 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 121491133 
n_nop = 106757420 
Read = 5312775 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4488035 
n_pre = 4488019 
n_ref = 0 
n_req = 6143684 
total_req = 6595885 

Dual Bus Interface Util: 
issued_total_row = 8976054 
issued_total_col = 6595885 
Row_Bus_Util =  0.073882 
CoL_Bus_Util = 0.054291 
Either_Row_CoL_Bus_Util = 0.121274 
Issued_on_Two_Bus_Simul_Util = 0.006899 
issued_two_Eff = 0.056892 
queue_avg = 3.376617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37662
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121491133 n_nop=106803462 n_act=4469826 n_pre=4469810 n_ref_event=0 n_req=6123110 n_rd=5291538 n_rd_L2_A=0 n_write=0 n_wr_bk=1283079 bw_util=0.2165
n_activity=88968650 dram_eff=0.2956
bk0: 329034a 95612653i bk1: 328597a 95488751i bk2: 334333a 95331774i bk3: 331180a 95532583i bk4: 331423a 95494692i bk5: 336812a 95016471i bk6: 332094a 95529580i bk7: 326693a 95972958i bk8: 326335a 96055255i bk9: 325122a 96221282i bk10: 333506a 95233218i bk11: 333423a 95192120i bk12: 329812a 95657359i bk13: 326514a 96036338i bk14: 334844a 95176163i bk15: 331816a 95149403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270007
Row_Buffer_Locality_read = 0.298201
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.102221
Bank_Level_Parallism_Col = 2.185047
Bank_Level_Parallism_Ready = 1.380824
write_to_read_ratio_blp_rw_average = 0.202460
GrpLevelPara = 1.824920 

BW Util details:
bwutil = 0.216464 
total_CMD = 121491133 
util_bw = 26298468 
Wasted_Col = 48491721 
Wasted_Row = 8344301 
Idle = 38356643 

BW Util Bottlenecks: 
RCDc_limit = 63986175 
RCDWRc_limit = 7249885 
WTRc_limit = 23169640 
RTWc_limit = 17434838 
CCDLc_limit = 4667037 
rwq = 0 
CCDLc_limit_alone = 3367378 
WTRc_limit_alone = 22504616 
RTWc_limit_alone = 16800203 

Commands details: 
total_CMD = 121491133 
n_nop = 106803462 
Read = 5291538 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283079 
n_act = 4469826 
n_pre = 4469810 
n_ref = 0 
n_req = 6123110 
total_req = 6574617 

Dual Bus Interface Util: 
issued_total_row = 8939636 
issued_total_col = 6574617 
Row_Bus_Util =  0.073583 
CoL_Bus_Util = 0.054116 
Either_Row_CoL_Bus_Util = 0.120895 
Issued_on_Two_Bus_Simul_Util = 0.006804 
issued_two_Eff = 0.056277 
queue_avg = 3.276315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4915458, Miss = 2787074, Miss_rate = 0.567, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4831861, Miss = 2784907, Miss_rate = 0.576, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4907021, Miss = 2802193, Miss_rate = 0.571, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4852780, Miss = 2794156, Miss_rate = 0.576, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4914398, Miss = 2783070, Miss_rate = 0.566, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4872384, Miss = 2803684, Miss_rate = 0.575, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4884849, Miss = 2792496, Miss_rate = 0.572, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4904601, Miss = 2803239, Miss_rate = 0.572, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4915696, Miss = 2796103, Miss_rate = 0.569, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4907671, Miss = 2790961, Miss_rate = 0.569, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4899687, Miss = 2798832, Miss_rate = 0.571, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4842403, Miss = 2790823, Miss_rate = 0.576, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4890669, Miss = 2785900, Miss_rate = 0.570, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4882614, Miss = 2799627, Miss_rate = 0.573, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8440130, Miss = 2796151, Miss_rate = 0.331, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4904555, Miss = 2796115, Miss_rate = 0.570, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9359547, Miss = 2807995, Miss_rate = 0.300, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4882098, Miss = 2803653, Miss_rate = 0.574, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4906685, Miss = 2800816, Miss_rate = 0.571, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4825389, Miss = 2790013, Miss_rate = 0.578, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4872737, Miss = 2783848, Miss_rate = 0.571, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4880372, Miss = 2802000, Miss_rate = 0.574, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4863978, Miss = 2787918, Miss_rate = 0.573, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4834622, Miss = 2776693, Miss_rate = 0.574, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 125192205
L2_total_cache_misses = 67058267
L2_total_cache_miss_rate = 0.5356
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35643052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28138395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114363081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829124
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=125192205
icnt_total_pkts_simt_to_mem=125192205
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125192205
Req_Network_cycles = 47374798
Req_Network_injected_packets_per_cycle =       2.6426 
Req_Network_conflicts_per_cycle =       0.3407
Req_Network_conflicts_per_cycle_util =       0.4803
Req_Bank_Level_Parallism =       3.7250
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0979
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6830

Reply_Network_injected_packets_num = 125192205
Reply_Network_cycles = 47374798
Reply_Network_injected_packets_per_cycle =        2.6426
Reply_Network_conflicts_per_cycle =        1.1119
Reply_Network_conflicts_per_cycle_util =       1.5618
Reply_Bank_Level_Parallism =       3.7120
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1795
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0881
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 21 hrs, 55 min, 42 sec (251742 sec)
gpgpu_simulation_rate = 17879 (inst/sec)
gpgpu_simulation_rate = 188 (cycle/sec)
gpgpu_silicon_slowdown = 7260638x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cf38..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d46f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9bc_updateiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z9bc_updateiPiPb' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z9bc_updateiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z9bc_updateiPiPb'
Destroy streams for kernel 31: size 0
kernel_name = _Z9bc_updateiPiPb 
kernel_launch_uid = 31 
gpu_sim_cycle = 146293
gpu_sim_insn = 94715750
gpu_ipc =     647.4387
gpu_tot_sim_cycle = 47521091
gpu_tot_sim_insn = 4595780064
gpu_tot_ipc =      96.7103
gpu_tot_issued_cta = 587016
gpu_occupancy = 97.1424% 
gpu_tot_occupancy = 53.1410% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1770
partiton_level_parallism_total  =       2.6504
partiton_level_parallism_util =       5.4482
partiton_level_parallism_util_total  =       3.7321
L2_BW  =     226.1332 GB/Sec
L2_BW_total  =     115.7692 GB/Sec
gpu_total_sim_rate=18136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7942941, Miss = 3422843, Miss_rate = 0.431, Pending_hits = 78286, Reservation_fails = 421573
	L1D_cache_core[1]: Access = 7728492, Miss = 3323441, Miss_rate = 0.430, Pending_hits = 75329, Reservation_fails = 427281
	L1D_cache_core[2]: Access = 7546946, Miss = 3240046, Miss_rate = 0.429, Pending_hits = 76011, Reservation_fails = 418864
	L1D_cache_core[3]: Access = 7832457, Miss = 3302427, Miss_rate = 0.422, Pending_hits = 76088, Reservation_fails = 409436
	L1D_cache_core[4]: Access = 7812493, Miss = 3451261, Miss_rate = 0.442, Pending_hits = 78579, Reservation_fails = 451901
	L1D_cache_core[5]: Access = 7728435, Miss = 3262256, Miss_rate = 0.422, Pending_hits = 75417, Reservation_fails = 405388
	L1D_cache_core[6]: Access = 7696755, Miss = 3221658, Miss_rate = 0.419, Pending_hits = 74382, Reservation_fails = 410293
	L1D_cache_core[7]: Access = 7678179, Miss = 3169006, Miss_rate = 0.413, Pending_hits = 72404, Reservation_fails = 379034
	L1D_cache_core[8]: Access = 7859211, Miss = 3397899, Miss_rate = 0.432, Pending_hits = 75863, Reservation_fails = 433668
	L1D_cache_core[9]: Access = 7371013, Miss = 3046924, Miss_rate = 0.413, Pending_hits = 74961, Reservation_fails = 380779
	L1D_cache_core[10]: Access = 7967510, Miss = 3341761, Miss_rate = 0.419, Pending_hits = 75814, Reservation_fails = 404467
	L1D_cache_core[11]: Access = 7748523, Miss = 3409722, Miss_rate = 0.440, Pending_hits = 78462, Reservation_fails = 463241
	L1D_cache_core[12]: Access = 7660247, Miss = 3299991, Miss_rate = 0.431, Pending_hits = 75855, Reservation_fails = 421456
	L1D_cache_core[13]: Access = 7998799, Miss = 3446085, Miss_rate = 0.431, Pending_hits = 76294, Reservation_fails = 442589
	L1D_cache_core[14]: Access = 7838442, Miss = 3339107, Miss_rate = 0.426, Pending_hits = 77418, Reservation_fails = 427555
	L1D_cache_core[15]: Access = 6706915, Miss = 2641826, Miss_rate = 0.394, Pending_hits = 68441, Reservation_fails = 350387
	L1D_cache_core[16]: Access = 7784040, Miss = 3367897, Miss_rate = 0.433, Pending_hits = 76362, Reservation_fails = 440533
	L1D_cache_core[17]: Access = 7730799, Miss = 3346927, Miss_rate = 0.433, Pending_hits = 77701, Reservation_fails = 428098
	L1D_cache_core[18]: Access = 7709507, Miss = 3327465, Miss_rate = 0.432, Pending_hits = 75789, Reservation_fails = 443040
	L1D_cache_core[19]: Access = 8030177, Miss = 3396954, Miss_rate = 0.423, Pending_hits = 75803, Reservation_fails = 433499
	L1D_cache_core[20]: Access = 7839023, Miss = 3294784, Miss_rate = 0.420, Pending_hits = 76995, Reservation_fails = 435602
	L1D_cache_core[21]: Access = 7630378, Miss = 3289979, Miss_rate = 0.431, Pending_hits = 75436, Reservation_fails = 427099
	L1D_cache_core[22]: Access = 7820086, Miss = 3358752, Miss_rate = 0.430, Pending_hits = 75074, Reservation_fails = 443698
	L1D_cache_core[23]: Access = 7085817, Miss = 2914682, Miss_rate = 0.411, Pending_hits = 72608, Reservation_fails = 379489
	L1D_cache_core[24]: Access = 7645251, Miss = 3247935, Miss_rate = 0.425, Pending_hits = 75559, Reservation_fails = 431472
	L1D_cache_core[25]: Access = 7656057, Miss = 3292880, Miss_rate = 0.430, Pending_hits = 77177, Reservation_fails = 431197
	L1D_cache_core[26]: Access = 7891279, Miss = 3411969, Miss_rate = 0.432, Pending_hits = 77741, Reservation_fails = 469523
	L1D_cache_core[27]: Access = 7782124, Miss = 3298259, Miss_rate = 0.424, Pending_hits = 75400, Reservation_fails = 432736
	L1D_cache_core[28]: Access = 7432938, Miss = 3128573, Miss_rate = 0.421, Pending_hits = 74001, Reservation_fails = 398299
	L1D_cache_core[29]: Access = 7522954, Miss = 3117014, Miss_rate = 0.414, Pending_hits = 73800, Reservation_fails = 378812
	L1D_total_cache_accesses = 230677788
	L1D_total_cache_misses = 98110323
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2269050
	L1D_total_cache_reservation_fails = 12621009
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66719332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9181824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25313526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269050
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219848664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829124

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9025510
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 587016, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
394981, 368643, 409284, 392894, 395975, 395560, 384007, 395046, 372535, 376989, 401728, 396696, 387983, 379533, 368086, 362627, 373538, 350480, 354982, 374157, 372774, 356051, 386548, 407851, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11617056896
gpgpu_n_tot_w_icount = 363033028
gpgpu_n_stall_shd_mem = 65721885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115120446
gpgpu_n_mem_write_global = 10829124
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 487962932
gpgpu_n_store_insn = 46686811
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129494528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542752
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100276213	W0_Idle:421788353	W0_Scoreboard:-591015354	W1:109530164	W2:36344575	W3:19561961	W4:12796012	W5:9302141	W6:7260806	W7:5918403	W8:4949830	W9:4235421	W10:3711368	W11:3237176	W12:2899791	W13:2554473	W14:2287280	W15:2055603	W16:1806773	W17:1615096	W18:1423978	W19:1255072	W20:1126775	W21:1003627	W22:916297	W23:883105	W24:905562	W25:969962	W26:1113145	W27:1308780	W28:1594494	W29:1934985	W30:2376368	W31:2956712	W32:113197293
single_issue_nums: WS0:90593463	WS1:90448179	WS2:91045781	WS3:90945605	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 736262864 {8:92032858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433164960 {40:10829124,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3681314320 {40:92032858,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86632992 {8:10829124,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41923195 	1728847 	2626830 	4616379 	8711927 	6833039 	4370008 	2431760 	984048 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019641 	64176598 	3015627 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98324953 	1715855 	203970 	92003 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104084779 	13478992 	5162636 	2115962 	758559 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	42188 	61 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385118  1.393353  1.379875  1.383858  1.376319  1.378983  1.390766  1.386534  1.379403  1.377912  1.375156  1.381255  1.386495  1.392867  1.375520  1.382983 
dram[1]:  1.385110  1.387829  1.376639  1.378397  1.376989  1.378347  1.383166  1.387469  1.380410  1.377968  1.378077  1.381292  1.387726  1.388402  1.375267  1.375063 
dram[2]:  1.382872  1.386403  1.382759  1.380977  1.378293  1.375568  1.387617  1.383007  1.378819  1.379367  1.383103  1.377052  1.391633  1.386536  1.378560  1.375936 
dram[3]:  1.384284  1.387158  1.383094  1.377058  1.377373  1.375101  1.386825  1.384393  1.381041  1.376124  1.378537  1.377982  1.393888  1.391464  1.377072  1.382110 
dram[4]:  1.385936  1.388265  1.375491  1.377145  1.380517  1.377851  1.387289  1.387905  1.374861  1.377949  1.374644  1.378448  1.389740  1.392834  1.377475  1.381786 
dram[5]:  1.386387  1.386624  1.376534  1.381885  1.378252  1.374714  1.382692  1.388366  1.375462  1.379196  1.375885  1.375157  1.392914  1.394088  1.379251  1.382358 
dram[6]:  1.385526  1.385230  1.384478  1.378103  1.377428  1.377118  1.387278  1.380092  1.385198  1.383516  1.377411  1.378100  1.396595  1.389402  1.377711  1.378403 
dram[7]:  1.391570  1.389165  1.375638  1.377741  1.379554  1.376555  1.390071  1.386362  1.381325  1.380730  1.375413  1.376347  1.391002  1.390231  1.379720  1.377369 
dram[8]:  1.382484  1.389203  1.374120  1.382079  1.376750  1.376466  1.383231  1.382794  1.377070  1.381791  1.373408  1.377775  1.383910  1.386656  1.379104  1.377071 
dram[9]:  1.387258  1.391038  1.372943  1.379662  1.380069  1.379167  1.384086  1.385688  1.383388  1.378911  1.374027  1.378939  1.393138  1.395515  1.376976  1.379784 
dram[10]:  1.389732  1.389541  1.384539  1.379635  1.382227  1.372882  1.383428  1.383480  1.380339  1.378912  1.379038  1.374336  1.390539  1.393733  1.380930  1.376672 
dram[11]:  1.387790  1.387591  1.381485  1.383944  1.381586  1.377533  1.383857  1.387653  1.382128  1.384732  1.377030  1.378283  1.390506  1.393763  1.379845  1.378542 
average row locality = 74565494/53952703 = 1.382053
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336032    332478    337408    338389    339443    339371    328923    332530    331823    333272    335568    334142    334652    334152    338246    335596 
dram[1]:    336012    333356    343618    341337    340215    338667    336877    332932    331259    335813    335113    332924    334810    334013    339308    340134 
dram[2]:    337840    333777    336392    340068    338040    340283    332368    336753    333222    332823    330256    339729    332483    335594    337492    339685 
dram[3]:    336651    334122    335949    342378    341388    343236    333772    335760    332096    335607    337428    338007    331025    333837    339210    335316 
dram[4]:    334709    334346    342853    343241    337296    338149    332323    332427    335556    334231    338218    336711    332632    331018    337544    335863 
dram[5]:    334555    334656    343319    336755    340225    343539    335987    333400    335169    333866    337445    338837    329789    329707    337369    335084 
dram[6]:    336921    336356    335709    340148    340571    340157    334337    338294    330912    331174    335034    334431    328289    334508    339158    339599 
dram[7]:    333375    332871    343270    342298    340493    341455    330994    331426    332040    332355    338502    338919    334507    332993    337988    338817 
dram[8]:    335675    332765    344814    339052    341834    342830    333639    336276    333690    331662    339659    337746    336592    337234    337111    341105 
dram[9]:    333681    331595    344808    340819    339911    338886    335995    334256    329398    332853    340118    336608    333064    332199    338861    337817 
dram[10]:    332169    332337    334922    339687    336139    342361    335676    336569    331581    332291    336670    340459    334450    332324    337261    340993 
dram[11]:    332978    332541    338301    335148    335391    340780    336029    330627    330238    329025    337410    337327    333780    330481    338810    335784 
total dram reads = 64538812
bank skew: 344814/328289 = 1.05
chip skew: 5401684/5354650 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79471     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79642     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447877
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283080 = 1.01
average mf latency per bank:
dram[0]:        519       548       540       566       536       556       514       538       526       543       514       535       526       546       529       549
dram[1]:        507       501       535       533       527       525       510       504       510       507       506       494       516       512       513       508
dram[2]:        519       510       550       539       528       519       512       510       515       504       504       506       516       514       515       518
dram[3]:        516       524       530       524       522       518       510       503       509       508       504       506       513       519       518       517
dram[4]:        525       517       537       552       524       521       511       520       521       517       513       511       519       522       521       521
dram[5]:        514       514       543       539       525       525       514       512       518       513       508       509       520       519       521       518
dram[6]:        522       521       545       543       523       522       512       513       521       513       506       509       525       523       520       519
dram[7]:        530       521       545       550       528       526       510       504       509       510       514       510      2525       525       516       515
dram[8]:        528       516       560       545       533       530      2664       512       523       515       516       513       531       526       521       519
dram[9]:        515       515       536       538       522       524       511       519       508       512       510       514       525       527       510       513
dram[10]:        516       513       543       546       522       523       512       511       515       513       515       511       523       518       517       515
dram[11]:        506       499       527       521       504       512       503       495       502       506       495       497       512       511       505       502
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107094663 n_act=4479993 n_pre=4479977 n_ref_event=0 n_req=6195165 n_rd=5362025 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2181
n_activity=89468924 dram_eff=0.2971
bk0: 336032a 95486709i bk1: 332478a 95917712i bk2: 337408a 95470465i bk3: 338389a 95516373i bk4: 339443a 95402760i bk5: 339371a 95357610i bk6: 328923a 96466291i bk7: 332530a 96004654i bk8: 331823a 96061657i bk9: 333272a 95834806i bk10: 335568a 95497798i bk11: 334142a 95611463i bk12: 334652a 95832305i bk13: 334152a 95875169i bk14: 338246a 95214183i bk15: 335596a 95505271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276857
Row_Buffer_Locality_read = 0.305716
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.119813
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.218128 
total_CMD = 121866295 
util_bw = 26582456 
Wasted_Col = 48652252 
Wasted_Row = 8366031 
Idle = 38265556 

BW Util Bottlenecks: 
RCDc_limit = 64121803 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4749727 
rwq = 0 
CCDLc_limit_alone = 3441292 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 121866295 
n_nop = 107094663 
Read = 5362025 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4479993 
n_pre = 4479977 
n_ref = 0 
n_req = 6195165 
total_req = 6645614 

Dual Bus Interface Util: 
issued_total_row = 8959970 
issued_total_col = 6645614 
Row_Bus_Util =  0.073523 
CoL_Bus_Util = 0.054532 
Either_Row_CoL_Bus_Util = 0.121212 
Issued_on_Two_Bus_Simul_Util = 0.006843 
issued_two_Eff = 0.056456 
queue_avg = 3.538445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107021419 n_act=4505362 n_pre=4505346 n_ref_event=0 n_req=6222323 n_rd=5386388 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.2191
n_activity=89411954 dram_eff=0.2987
bk0: 336012a 95459274i bk1: 333356a 95663229i bk2: 343618a 94974469i bk3: 341337a 95144418i bk4: 340215a 95362198i bk5: 338667a 95489701i bk6: 336877a 95723351i bk7: 332932a 96075531i bk8: 331259a 96171599i bk9: 335813a 95712439i bk10: 335113a 95602677i bk11: 332924a 95743344i bk12: 334810a 95703322i bk13: 334013a 95723198i bk14: 339308a 95114410i bk15: 340134a 95033020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275936
Row_Buffer_Locality_read = 0.304755
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.152285
Bank_Level_Parallism_Col = 2.192698
Bank_Level_Parallism_Ready = 1.380121
write_to_read_ratio_blp_rw_average = 0.202231
GrpLevelPara = 1.831259 

BW Util details:
bwutil = 0.219120 
total_CMD = 121866295 
util_bw = 26703300 
Wasted_Col = 48612217 
Wasted_Row = 8243584 
Idle = 38307194 

BW Util Bottlenecks: 
RCDc_limit = 64378207 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4714437 
rwq = 0 
CCDLc_limit_alone = 3400503 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 121866295 
n_nop = 107021419 
Read = 5386388 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4505362 
n_pre = 4505346 
n_ref = 0 
n_req = 6222323 
total_req = 6675825 

Dual Bus Interface Util: 
issued_total_row = 9010708 
issued_total_col = 6675825 
Row_Bus_Util =  0.073939 
CoL_Bus_Util = 0.054780 
Either_Row_CoL_Bus_Util = 0.121813 
Issued_on_Two_Bus_Simul_Util = 0.006906 
issued_two_Eff = 0.056697 
queue_avg = 3.355441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107045145 n_act=4498185 n_pre=4498169 n_ref_event=0 n_req=6215346 n_rd=5376805 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2189
n_activity=89320782 dram_eff=0.2987
bk0: 337840a 95104648i bk1: 333777a 95380665i bk2: 336392a 95477843i bk3: 340068a 95192359i bk4: 338040a 95325480i bk5: 340283a 95036614i bk6: 332368a 95896344i bk7: 336753a 95424645i bk8: 333222a 95711557i bk9: 332823a 95690316i bk10: 330256a 95851996i bk11: 339729a 94993737i bk12: 332483a 95776846i bk13: 335594a 95437094i bk14: 337492a 95094282i bk15: 339685a 94881076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276278
Row_Buffer_Locality_read = 0.305258
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.188748
Bank_Level_Parallism_Col = 2.195968
Bank_Level_Parallism_Ready = 1.383785
write_to_read_ratio_blp_rw_average = 0.202844
GrpLevelPara = 1.833030 

BW Util details:
bwutil = 0.218894 
total_CMD = 121866295 
util_bw = 26675860 
Wasted_Col = 48503739 
Wasted_Row = 8270646 
Idle = 38416050 

BW Util Bottlenecks: 
RCDc_limit = 64182894 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4697016 
rwq = 0 
CCDLc_limit_alone = 3386928 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 121866295 
n_nop = 107045145 
Read = 5376805 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4498185 
n_pre = 4498169 
n_ref = 0 
n_req = 6215346 
total_req = 6668965 

Dual Bus Interface Util: 
issued_total_row = 8996354 
issued_total_col = 6668965 
Row_Bus_Util =  0.073822 
CoL_Bus_Util = 0.054724 
Either_Row_CoL_Bus_Util = 0.121618 
Issued_on_Two_Bus_Simul_Util = 0.006927 
issued_two_Eff = 0.056957 
queue_avg = 3.501968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107033680 n_act=4502830 n_pre=4502814 n_ref_event=0 n_req=6223072 n_rd=5385782 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2191
n_activity=89358781 dram_eff=0.2988
bk0: 336651a 95183546i bk1: 334122a 95433819i bk2: 335949a 95370546i bk3: 342378a 94803869i bk4: 341388a 95041880i bk5: 343236a 94758844i bk6: 333772a 95612216i bk7: 335760a 95529621i bk8: 332096a 95884993i bk9: 335607a 95400568i bk10: 337428a 95114740i bk11: 338007a 95072079i bk12: 331025a 96033856i bk13: 333837a 95776701i bk14: 339210a 94891711i bk15: 335316a 95243118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276430
Row_Buffer_Locality_read = 0.305315
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.195516
Bank_Level_Parallism_Col = 2.194065
Bank_Level_Parallism_Ready = 1.378674
write_to_read_ratio_blp_rw_average = 0.202645
GrpLevelPara = 1.832536 

BW Util details:
bwutil = 0.219072 
total_CMD = 121866295 
util_bw = 26697548 
Wasted_Col = 48566279 
Wasted_Row = 8264120 
Idle = 38338348 

BW Util Bottlenecks: 
RCDc_limit = 64279816 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4738978 
rwq = 0 
CCDLc_limit_alone = 3424576 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 121866295 
n_nop = 107033680 
Read = 5385782 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4502830 
n_pre = 4502814 
n_ref = 0 
n_req = 6223072 
total_req = 6674387 

Dual Bus Interface Util: 
issued_total_row = 9005644 
issued_total_col = 6674387 
Row_Bus_Util =  0.073898 
CoL_Bus_Util = 0.054768 
Either_Row_CoL_Bus_Util = 0.121712 
Issued_on_Two_Bus_Simul_Util = 0.006954 
issued_two_Eff = 0.057132 
queue_avg = 3.591237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59124
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107052777 n_act=4496606 n_pre=4496590 n_ref_event=0 n_req=6212945 n_rd=5377117 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2187
n_activity=89426166 dram_eff=0.2981
bk0: 334709a 95494023i bk1: 334346a 95410964i bk2: 342853a 94811371i bk3: 343241a 94801819i bk4: 337296a 95421036i bk5: 338149a 95279820i bk6: 332323a 95977079i bk7: 332427a 95924170i bk8: 335556a 95534587i bk9: 334231a 95697404i bk10: 338218a 95106071i bk11: 336711a 95209896i bk12: 332632a 95792986i bk13: 331018a 95988436i bk14: 337544a 95115186i bk15: 335863a 95253491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276252
Row_Buffer_Locality_read = 0.305152
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.171693
Bank_Level_Parallism_Col = 2.187684
Bank_Level_Parallism_Ready = 1.377217
write_to_read_ratio_blp_rw_average = 0.202177
GrpLevelPara = 1.828079 

BW Util details:
bwutil = 0.218715 
total_CMD = 121866295 
util_bw = 26654016 
Wasted_Col = 48650808 
Wasted_Row = 8287210 
Idle = 38274261 

BW Util Bottlenecks: 
RCDc_limit = 64259419 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4763557 
rwq = 0 
CCDLc_limit_alone = 3452622 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 121866295 
n_nop = 107052777 
Read = 5377117 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4496606 
n_pre = 4496590 
n_ref = 0 
n_req = 6212945 
total_req = 6663504 

Dual Bus Interface Util: 
issued_total_row = 8993196 
issued_total_col = 6663504 
Row_Bus_Util =  0.073796 
CoL_Bus_Util = 0.054679 
Either_Row_CoL_Bus_Util = 0.121555 
Issued_on_Two_Bus_Simul_Util = 0.006919 
issued_two_Eff = 0.056920 
queue_avg = 3.539267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107047950 n_act=4498625 n_pre=4498609 n_ref_event=0 n_req=6216134 n_rd=5379702 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2188
n_activity=89350167 dram_eff=0.2985
bk0: 334555a 95519941i bk1: 334656a 95446163i bk2: 343319a 94842748i bk3: 336755a 95323872i bk4: 340225a 95217927i bk5: 343539a 94819344i bk6: 335987a 95572542i bk7: 333400a 95876651i bk8: 335169a 95579320i bk9: 333866a 95870579i bk10: 337445a 95135649i bk11: 338837a 95020558i bk12: 329789a 96125738i bk13: 329707a 96064892i bk14: 337369a 95267751i bk15: 335084a 95443359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276299
Row_Buffer_Locality_read = 0.305221
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.175158
Bank_Level_Parallism_Col = 2.191791
Bank_Level_Parallism_Ready = 1.380764
write_to_read_ratio_blp_rw_average = 0.202714
GrpLevelPara = 1.830433 

BW Util details:
bwutil = 0.218830 
total_CMD = 121866295 
util_bw = 26668024 
Wasted_Col = 48564846 
Wasted_Row = 8265517 
Idle = 38367908 

BW Util Bottlenecks: 
RCDc_limit = 64255325 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4702732 
rwq = 0 
CCDLc_limit_alone = 3397258 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 121866295 
n_nop = 107047950 
Read = 5379702 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4498625 
n_pre = 4498609 
n_ref = 0 
n_req = 6216134 
total_req = 6667006 

Dual Bus Interface Util: 
issued_total_row = 8997234 
issued_total_col = 6667006 
Row_Bus_Util =  0.073829 
CoL_Bus_Util = 0.054708 
Either_Row_CoL_Bus_Util = 0.121595 
Issued_on_Two_Bus_Simul_Util = 0.006941 
issued_two_Eff = 0.057084 
queue_avg = 3.494441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107060680 n_act=4491848 n_pre=4491832 n_ref_event=0 n_req=6210161 n_rd=5375598 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2187
n_activity=89406262 dram_eff=0.298
bk0: 336921a 95220556i bk1: 336356a 95318074i bk2: 335709a 95595436i bk3: 340148a 95275494i bk4: 340571a 95238312i bk5: 340157a 95168814i bk6: 334337a 95805872i bk7: 338294a 95368259i bk8: 330912a 96183972i bk9: 331174a 96191741i bk10: 335034a 95419380i bk11: 334431a 95508156i bk12: 328289a 96164348i bk13: 334508a 95614774i bk14: 339158a 95018031i bk15: 339599a 94922482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276694
Row_Buffer_Locality_read = 0.305604
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.162363
Bank_Level_Parallism_Col = 2.189985
Bank_Level_Parallism_Ready = 1.381072
write_to_read_ratio_blp_rw_average = 0.202289
GrpLevelPara = 1.829598 

BW Util details:
bwutil = 0.218656 
total_CMD = 121866295 
util_bw = 26646804 
Wasted_Col = 48566410 
Wasted_Row = 8319977 
Idle = 38333104 

BW Util Bottlenecks: 
RCDc_limit = 64205417 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4691088 
rwq = 0 
CCDLc_limit_alone = 3385680 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 121866295 
n_nop = 107060680 
Read = 5375598 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4491848 
n_pre = 4491832 
n_ref = 0 
n_req = 6210161 
total_req = 6661701 

Dual Bus Interface Util: 
issued_total_row = 8983680 
issued_total_col = 6661701 
Row_Bus_Util =  0.073718 
CoL_Bus_Util = 0.054664 
Either_Row_CoL_Bus_Util = 0.121491 
Issued_on_Two_Bus_Simul_Util = 0.006891 
issued_two_Eff = 0.056719 
queue_avg = 3.497401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107044797 n_act=4498187 n_pre=4498171 n_ref_event=0 n_req=6218062 n_rd=5382303 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2189
n_activity=89389430 dram_eff=0.2985
bk0: 333375a 95657101i bk1: 332871a 95550474i bk2: 343270a 94713780i bk3: 342298a 94844484i bk4: 340493a 95099685i bk5: 341455a 95024111i bk6: 330994a 96028018i bk7: 331426a 95855659i bk8: 332040a 95933654i bk9: 332355a 95726144i bk10: 338502a 95039201i bk11: 338919a 94967575i bk12: 334507a 95651605i bk13: 332993a 95601861i bk14: 337988a 95021789i bk15: 338817a 94901900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276593
Row_Buffer_Locality_read = 0.305455
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.189982
Bank_Level_Parallism_Col = 2.192280
Bank_Level_Parallism_Ready = 1.378235
write_to_read_ratio_blp_rw_average = 0.202534
GrpLevelPara = 1.831880 

BW Util details:
bwutil = 0.218916 
total_CMD = 121866295 
util_bw = 26678492 
Wasted_Col = 48567546 
Wasted_Row = 8287046 
Idle = 38333211 

BW Util Bottlenecks: 
RCDc_limit = 64246548 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4730882 
rwq = 0 
CCDLc_limit_alone = 3419148 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 121866295 
n_nop = 107044797 
Read = 5382303 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4498187 
n_pre = 4498171 
n_ref = 0 
n_req = 6218062 
total_req = 6669623 

Dual Bus Interface Util: 
issued_total_row = 8996358 
issued_total_col = 6669623 
Row_Bus_Util =  0.073822 
CoL_Bus_Util = 0.054729 
Either_Row_CoL_Bus_Util = 0.121621 
Issued_on_Two_Bus_Simul_Util = 0.006930 
issued_two_Eff = 0.056977 
queue_avg = 3.594093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=106984005 n_act=4521994 n_pre=4521978 n_ref_event=0 n_req=6241281 n_rd=5401684 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2197
n_activity=89438536 dram_eff=0.2994
bk0: 335675a 94962057i bk1: 332765a 95404297i bk2: 344814a 94364284i bk3: 339052a 94881297i bk4: 341834a 94804414i bk5: 342830a 94616946i bk6: 333639a 95478750i bk7: 336276a 95341332i bk8: 333690a 95452726i bk9: 331662a 95611976i bk10: 339659a 94687969i bk11: 337746a 94792765i bk12: 336592a 95152928i bk13: 337234a 95089451i bk14: 337111a 94979839i bk15: 341105a 94589258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275470
Row_Buffer_Locality_read = 0.304183
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.249221
Bank_Level_Parallism_Col = 2.196055
Bank_Level_Parallism_Ready = 1.377714
write_to_read_ratio_blp_rw_average = 0.202526
GrpLevelPara = 1.835057 

BW Util details:
bwutil = 0.219729 
total_CMD = 121866295 
util_bw = 26777560 
Wasted_Col = 48665082 
Wasted_Row = 8200257 
Idle = 38223396 

BW Util Bottlenecks: 
RCDc_limit = 64495375 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4792021 
rwq = 0 
CCDLc_limit_alone = 3473527 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 121866295 
n_nop = 106984005 
Read = 5401684 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4521994 
n_pre = 4521978 
n_ref = 0 
n_req = 6241281 
total_req = 6694390 

Dual Bus Interface Util: 
issued_total_row = 9043972 
issued_total_col = 6694390 
Row_Bus_Util =  0.074212 
CoL_Bus_Util = 0.054932 
Either_Row_CoL_Bus_Util = 0.122120 
Issued_on_Two_Bus_Simul_Util = 0.007025 
issued_two_Eff = 0.057523 
queue_avg = 3.745099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107048177 n_act=4497792 n_pre=4497776 n_ref_event=0 n_req=6217984 n_rd=5380869 n_rd_L2_A=0 n_write=0 n_wr_bk=1288076 bw_util=0.2189
n_activity=89364283 dram_eff=0.2985
bk0: 333681a 95463914i bk1: 331595a 95692703i bk2: 344808a 94463568i bk3: 340819a 94910976i bk4: 339911a 95181949i bk5: 338886a 95168492i bk6: 335995a 95636525i bk7: 334256a 95733577i bk8: 329398a 96071193i bk9: 332853a 95708843i bk10: 340118a 94772891i bk11: 336608a 95044639i bk12: 333064a 95871327i bk13: 332199a 95864541i bk14: 338861a 94907499i bk15: 337817a 95004859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276648
Row_Buffer_Locality_read = 0.305537
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.195893
Bank_Level_Parallism_Col = 2.192453
Bank_Level_Parallism_Ready = 1.379098
write_to_read_ratio_blp_rw_average = 0.202748
GrpLevelPara = 1.831918 

BW Util details:
bwutil = 0.218894 
total_CMD = 121866295 
util_bw = 26675780 
Wasted_Col = 48535940 
Wasted_Row = 8276800 
Idle = 38377775 

BW Util Bottlenecks: 
RCDc_limit = 64212833 
RCDWRc_limit = 7281618 
WTRc_limit = 23270108 
RTWc_limit = 17653410 
CCDLc_limit = 4709002 
rwq = 0 
CCDLc_limit_alone = 3397709 
WTRc_limit_alone = 22604101 
RTWc_limit_alone = 17008124 

Commands details: 
total_CMD = 121866295 
n_nop = 107048177 
Read = 5380869 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288076 
n_act = 4497792 
n_pre = 4497776 
n_ref = 0 
n_req = 6217984 
total_req = 6668945 

Dual Bus Interface Util: 
issued_total_row = 8995568 
issued_total_col = 6668945 
Row_Bus_Util =  0.073815 
CoL_Bus_Util = 0.054723 
Either_Row_CoL_Bus_Util = 0.121593 
Issued_on_Two_Bus_Simul_Util = 0.006945 
issued_two_Eff = 0.057119 
queue_avg = 3.595093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59509
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107066056 n_act=4489755 n_pre=4489739 n_ref_event=0 n_req=6206798 n_rd=5375889 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2186
n_activity=89449508 dram_eff=0.2978
bk0: 332169a 95907103i bk1: 332337a 95858593i bk2: 334922a 95954171i bk3: 339687a 95501744i bk4: 336139a 95740674i bk5: 342361a 95061427i bk6: 335676a 95838774i bk7: 336569a 95724041i bk8: 331581a 96206202i bk9: 332291a 96035808i bk10: 336670a 95476284i bk11: 340459a 95128985i bk12: 334450a 95898930i bk13: 332324a 96176951i bk14: 337261a 95525352i bk15: 340993a 95129873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276639
Row_Buffer_Locality_read = 0.305359
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.120560
Bank_Level_Parallism_Col = 2.186246
Bank_Level_Parallism_Ready = 1.380126
write_to_read_ratio_blp_rw_average = 0.201926
GrpLevelPara = 1.826852 

BW Util details:
bwutil = 0.218567 
total_CMD = 121866295 
util_bw = 26635996 
Wasted_Col = 48631484 
Wasted_Row = 8322601 
Idle = 38276214 

BW Util Bottlenecks: 
RCDc_limit = 64285765 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4690329 
rwq = 0 
CCDLc_limit_alone = 3386388 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 121866295 
n_nop = 107066056 
Read = 5375889 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4489755 
n_pre = 4489739 
n_ref = 0 
n_req = 6206798 
total_req = 6658999 

Dual Bus Interface Util: 
issued_total_row = 8979494 
issued_total_col = 6658999 
Row_Bus_Util =  0.073683 
CoL_Bus_Util = 0.054642 
Either_Row_CoL_Bus_Util = 0.121447 
Issued_on_Two_Bus_Simul_Util = 0.006878 
issued_two_Eff = 0.056638 
queue_avg = 3.382492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38249
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121866295 n_nop=107112145 n_act=4471526 n_pre=4471510 n_ref_event=0 n_req=6186223 n_rd=5354650 n_rd_L2_A=0 n_write=0 n_wr_bk=1283080 bw_util=0.2179
n_activity=89305060 dram_eff=0.2973
bk0: 332978a 95960895i bk1: 332541a 95834913i bk2: 338301a 95673303i bk3: 335148a 95872785i bk4: 335391a 95837762i bk5: 340780a 95358373i bk6: 336029a 95874146i bk7: 330627a 96315468i bk8: 330238a 96396010i bk9: 329025a 96560333i bk10: 337410a 95581673i bk11: 337327a 95538666i bk12: 333780a 96001984i bk13: 330481a 96378398i bk14: 338810a 95519166i bk15: 335784a 95491067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277180
Row_Buffer_Locality_read = 0.306156
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.091991
Bank_Level_Parallism_Col = 2.184166
Bank_Level_Parallism_Ready = 1.380027
write_to_read_ratio_blp_rw_average = 0.201713
GrpLevelPara = 1.824914 

BW Util details:
bwutil = 0.217869 
total_CMD = 121866295 
util_bw = 26550920 
Wasted_Col = 48526264 
Wasted_Row = 8351593 
Idle = 38437518 

BW Util Bottlenecks: 
RCDc_limit = 64006041 
RCDWRc_limit = 7249886 
WTRc_limit = 23169658 
RTWc_limit = 17434857 
CCDLc_limit = 4689819 
rwq = 0 
CCDLc_limit_alone = 3390160 
WTRc_limit_alone = 22504634 
RTWc_limit_alone = 16800222 

Commands details: 
total_CMD = 121866295 
n_nop = 107112145 
Read = 5354650 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283080 
n_act = 4471526 
n_pre = 4471510 
n_ref = 0 
n_req = 6186223 
total_req = 6637730 

Dual Bus Interface Util: 
issued_total_row = 8943036 
issued_total_col = 6637730 
Row_Bus_Util =  0.073384 
CoL_Bus_Util = 0.054467 
Either_Row_CoL_Bus_Util = 0.121068 
Issued_on_Two_Bus_Simul_Util = 0.006783 
issued_two_Eff = 0.056026 
queue_avg = 3.282396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4947016, Miss = 2818632, Miss_rate = 0.570, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4863420, Miss = 2816466, Miss_rate = 0.579, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4938576, Miss = 2833748, Miss_rate = 0.574, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4884338, Miss = 2825714, Miss_rate = 0.579, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4945958, Miss = 2814630, Miss_rate = 0.569, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4903944, Miss = 2835244, Miss_rate = 0.578, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4916405, Miss = 2824052, Miss_rate = 0.574, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4936157, Miss = 2834795, Miss_rate = 0.574, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4947256, Miss = 2827663, Miss_rate = 0.572, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4939228, Miss = 2822518, Miss_rate = 0.571, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4931246, Miss = 2830391, Miss_rate = 0.574, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4873957, Miss = 2822377, Miss_rate = 0.579, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4922228, Miss = 2817459, Miss_rate = 0.572, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4914170, Miss = 2831183, Miss_rate = 0.576, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8471688, Miss = 2827709, Miss_rate = 0.334, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4936109, Miss = 2827669, Miss_rate = 0.573, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9391102, Miss = 2839550, Miss_rate = 0.302, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4913651, Miss = 2835206, Miss_rate = 0.577, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4938241, Miss = 2832372, Miss_rate = 0.574, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4856945, Miss = 2821569, Miss_rate = 0.581, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4904293, Miss = 2815404, Miss_rate = 0.574, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4911930, Miss = 2833558, Miss_rate = 0.577, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4895534, Miss = 2819474, Miss_rate = 0.576, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4866178, Miss = 2808249, Miss_rate = 0.577, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 125949570
L2_total_cache_misses = 67815632
L2_total_cache_miss_rate = 0.5384
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35832410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28706402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457599
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115120446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829124
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=125949570
icnt_total_pkts_simt_to_mem=125949570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125949570
Req_Network_cycles = 47521091
Req_Network_injected_packets_per_cycle =       2.6504 
Req_Network_conflicts_per_cycle =       0.3421
Req_Network_conflicts_per_cycle_util =       0.4817
Req_Bank_Level_Parallism =       3.7321
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0987
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6754

Reply_Network_injected_packets_num = 125949570
Reply_Network_cycles = 47521091
Reply_Network_injected_packets_per_cycle =        2.6504
Reply_Network_conflicts_per_cycle =        1.1265
Reply_Network_conflicts_per_cycle_util =       1.5807
Reply_Bank_Level_Parallism =       3.7190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1808
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0883
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 23 min, 19 sec (253399 sec)
gpgpu_simulation_rate = 18136 (inst/sec)
gpgpu_simulation_rate = 187 (cycle/sec)
gpgpu_silicon_slowdown = 7299465x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7d8 (bc_topo_base.1.sm_75.ptx:402) @%p1 bra $L__BB2_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe0 (bc_topo_base.1.sm_75.ptx:561) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x840 (bc_topo_base.1.sm_75.ptx:416) @%p2 bra $L__BB2_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (bc_topo_base.1.sm_75.ptx:551) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x888 (bc_topo_base.1.sm_75.ptx:426) @%p3 bra $L__BB2_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x950 (bc_topo_base.1.sm_75.ptx:460) not.b32 %r30, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d0 (bc_topo_base.1.sm_75.ptx:439) @%p4 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (bc_topo_base.1.sm_75.ptx:453) add.s32 %r46, %r46, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x948 (bc_topo_base.1.sm_75.ptx:457) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x950 (bc_topo_base.1.sm_75.ptx:460) not.b32 %r30, %r3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x968 (bc_topo_base.1.sm_75.ptx:463) @%p6 bra $L__BB2_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (bc_topo_base.1.sm_75.ptx:551) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9a8 (bc_topo_base.1.sm_75.ptx:474) @%p7 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (bc_topo_base.1.sm_75.ptx:488) ld.global.u32 %r15, [%rd58+4];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa28 (bc_topo_base.1.sm_75.ptx:493) @%p8 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_topo_base.1.sm_75.ptx:507) ld.global.u32 %r16, [%rd58+8];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xaa8 (bc_topo_base.1.sm_75.ptx:512) @%p9 bra $L__BB2_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (bc_topo_base.1.sm_75.ptx:526) ld.global.u32 %r17, [%rd58+12];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb28 (bc_topo_base.1.sm_75.ptx:531) @%p10 bra $L__BB2_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (bc_topo_base.1.sm_75.ptx:545) add.s32 %r46, %r46, 4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb98 (bc_topo_base.1.sm_75.ptx:548) @%p11 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (bc_topo_base.1.sm_75.ptx:551) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 32: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 32 
gpu_sim_cycle = 11693
gpu_sim_insn = 5672
gpu_ipc =       0.4851
gpu_tot_sim_cycle = 47532784
gpu_tot_sim_insn = 4595785736
gpu_tot_ipc =      96.6867
gpu_tot_issued_cta = 587017
gpu_occupancy = 3.5089% 
gpu_tot_occupancy = 53.1407% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0028
partiton_level_parallism_total  =       2.6497
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.7321
L2_BW  =       0.1233 GB/Sec
L2_BW_total  =     115.7407 GB/Sec
gpu_total_sim_rate=18135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7942941, Miss = 3422843, Miss_rate = 0.431, Pending_hits = 78286, Reservation_fails = 421573
	L1D_cache_core[1]: Access = 7728492, Miss = 3323441, Miss_rate = 0.430, Pending_hits = 75329, Reservation_fails = 427281
	L1D_cache_core[2]: Access = 7546946, Miss = 3240046, Miss_rate = 0.429, Pending_hits = 76011, Reservation_fails = 418864
	L1D_cache_core[3]: Access = 7832457, Miss = 3302427, Miss_rate = 0.422, Pending_hits = 76088, Reservation_fails = 409436
	L1D_cache_core[4]: Access = 7812554, Miss = 3451290, Miss_rate = 0.442, Pending_hits = 78581, Reservation_fails = 451901
	L1D_cache_core[5]: Access = 7728435, Miss = 3262256, Miss_rate = 0.422, Pending_hits = 75417, Reservation_fails = 405388
	L1D_cache_core[6]: Access = 7696755, Miss = 3221658, Miss_rate = 0.419, Pending_hits = 74382, Reservation_fails = 410293
	L1D_cache_core[7]: Access = 7678179, Miss = 3169006, Miss_rate = 0.413, Pending_hits = 72404, Reservation_fails = 379034
	L1D_cache_core[8]: Access = 7859211, Miss = 3397899, Miss_rate = 0.432, Pending_hits = 75863, Reservation_fails = 433668
	L1D_cache_core[9]: Access = 7371013, Miss = 3046924, Miss_rate = 0.413, Pending_hits = 74961, Reservation_fails = 380779
	L1D_cache_core[10]: Access = 7967510, Miss = 3341761, Miss_rate = 0.419, Pending_hits = 75814, Reservation_fails = 404467
	L1D_cache_core[11]: Access = 7748523, Miss = 3409722, Miss_rate = 0.440, Pending_hits = 78462, Reservation_fails = 463241
	L1D_cache_core[12]: Access = 7660247, Miss = 3299991, Miss_rate = 0.431, Pending_hits = 75855, Reservation_fails = 421456
	L1D_cache_core[13]: Access = 7998799, Miss = 3446085, Miss_rate = 0.431, Pending_hits = 76294, Reservation_fails = 442589
	L1D_cache_core[14]: Access = 7838442, Miss = 3339107, Miss_rate = 0.426, Pending_hits = 77418, Reservation_fails = 427555
	L1D_cache_core[15]: Access = 6706915, Miss = 2641826, Miss_rate = 0.394, Pending_hits = 68441, Reservation_fails = 350387
	L1D_cache_core[16]: Access = 7784040, Miss = 3367897, Miss_rate = 0.433, Pending_hits = 76362, Reservation_fails = 440533
	L1D_cache_core[17]: Access = 7730799, Miss = 3346927, Miss_rate = 0.433, Pending_hits = 77701, Reservation_fails = 428098
	L1D_cache_core[18]: Access = 7709507, Miss = 3327465, Miss_rate = 0.432, Pending_hits = 75789, Reservation_fails = 443040
	L1D_cache_core[19]: Access = 8030177, Miss = 3396954, Miss_rate = 0.423, Pending_hits = 75803, Reservation_fails = 433499
	L1D_cache_core[20]: Access = 7839023, Miss = 3294784, Miss_rate = 0.420, Pending_hits = 76995, Reservation_fails = 435602
	L1D_cache_core[21]: Access = 7630378, Miss = 3289979, Miss_rate = 0.431, Pending_hits = 75436, Reservation_fails = 427099
	L1D_cache_core[22]: Access = 7820086, Miss = 3358752, Miss_rate = 0.430, Pending_hits = 75074, Reservation_fails = 443698
	L1D_cache_core[23]: Access = 7085817, Miss = 2914682, Miss_rate = 0.411, Pending_hits = 72608, Reservation_fails = 379489
	L1D_cache_core[24]: Access = 7645251, Miss = 3247935, Miss_rate = 0.425, Pending_hits = 75559, Reservation_fails = 431472
	L1D_cache_core[25]: Access = 7656057, Miss = 3292880, Miss_rate = 0.430, Pending_hits = 77177, Reservation_fails = 431197
	L1D_cache_core[26]: Access = 7891279, Miss = 3411969, Miss_rate = 0.432, Pending_hits = 77741, Reservation_fails = 469523
	L1D_cache_core[27]: Access = 7782124, Miss = 3298259, Miss_rate = 0.424, Pending_hits = 75400, Reservation_fails = 432736
	L1D_cache_core[28]: Access = 7432938, Miss = 3128573, Miss_rate = 0.421, Pending_hits = 74001, Reservation_fails = 398299
	L1D_cache_core[29]: Access = 7522954, Miss = 3117014, Miss_rate = 0.414, Pending_hits = 73800, Reservation_fails = 378812
	L1D_total_cache_accesses = 230677849
	L1D_total_cache_misses = 98110352
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2269052
	L1D_total_cache_reservation_fails = 12621009
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66719350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9181824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25313533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269052
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219848717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829132

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9025510
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 587017, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
394981, 368643, 409284, 392894, 395975, 395560, 384007, 395046, 372535, 376989, 401728, 396696, 387983, 379533, 368086, 362627, 373538, 350480, 354982, 374157, 372774, 356051, 386548, 407851, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11617066560
gpgpu_n_tot_w_icount = 363033330
gpgpu_n_stall_shd_mem = 65721893
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115120471
gpgpu_n_mem_write_global = 10829132
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 487962998
gpgpu_n_store_insn = 46686819
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129497088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542760
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179133
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100276425	W0_Idle:421808351	W0_Scoreboard:-591009098	W1:109530178	W2:36344661	W3:19561974	W4:12796033	W5:9302141	W6:7260806	W7:5918403	W8:4949830	W9:4235421	W10:3711368	W11:3237176	W12:2899791	W13:2554473	W14:2287280	W15:2055603	W16:1806773	W17:1615096	W18:1423978	W19:1255072	W20:1126775	W21:1003627	W22:916297	W23:883105	W24:905562	W25:969962	W26:1113145	W27:1308780	W28:1594494	W29:1934985	W30:2376368	W31:2956712	W32:113197461
single_issue_nums: WS0:90593639	WS1:90448221	WS2:91045823	WS3:90945647	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 736263064 {8:92032883,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433165280 {40:10829132,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3681315320 {40:92032883,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86633056 {8:10829132,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41923214 	1728847 	2626830 	4616379 	8711931 	6833039 	4370008 	2431760 	984048 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019651 	64176621 	3015627 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98324986 	1715855 	203970 	92003 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104084812 	13478992 	5162636 	2115962 	758559 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	42195 	61 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385118  1.393353  1.379875  1.383857  1.376317  1.378983  1.390766  1.386532  1.379403  1.377912  1.375156  1.381255  1.386495  1.392867  1.375520  1.382983 
dram[1]:  1.385110  1.387829  1.376639  1.378397  1.376989  1.378347  1.383165  1.387469  1.380410  1.377968  1.378077  1.381292  1.387726  1.388402  1.375267  1.375063 
dram[2]:  1.382872  1.386403  1.382762  1.380977  1.378293  1.375568  1.387617  1.383007  1.378819  1.379367  1.383103  1.377052  1.391633  1.386536  1.378560  1.375936 
dram[3]:  1.384284  1.387158  1.383094  1.377058  1.377373  1.375101  1.386825  1.384393  1.381041  1.376124  1.378537  1.377982  1.393887  1.391464  1.377075  1.382112 
dram[4]:  1.385936  1.388264  1.375491  1.377144  1.380517  1.377851  1.387289  1.387905  1.374860  1.377949  1.374644  1.378448  1.389740  1.392834  1.377475  1.381786 
dram[5]:  1.386387  1.386624  1.376534  1.381885  1.378252  1.374714  1.382692  1.388366  1.375462  1.379196  1.375885  1.375157  1.392914  1.394088  1.379251  1.382358 
dram[6]:  1.385526  1.385230  1.384478  1.378103  1.377428  1.377118  1.387276  1.380091  1.385198  1.383516  1.377410  1.378100  1.396595  1.389402  1.377711  1.378403 
dram[7]:  1.391570  1.389165  1.375638  1.377741  1.379554  1.376555  1.390071  1.386362  1.381325  1.380730  1.375413  1.376347  1.391002  1.390231  1.379722  1.377369 
dram[8]:  1.382484  1.389203  1.374120  1.382079  1.376750  1.376466  1.383231  1.382794  1.377070  1.381791  1.373408  1.377775  1.383910  1.386656  1.379104  1.377071 
dram[9]:  1.387258  1.391038  1.372943  1.379662  1.380069  1.379167  1.384086  1.385688  1.383388  1.378911  1.374027  1.378939  1.393138  1.395515  1.376976  1.379784 
dram[10]:  1.389732  1.389541  1.384539  1.379635  1.382229  1.372882  1.383430  1.383480  1.380339  1.378912  1.379038  1.374336  1.390539  1.393733  1.380930  1.376672 
dram[11]:  1.387790  1.387591  1.381485  1.383944  1.381586  1.377533  1.383857  1.387653  1.382128  1.384732  1.377030  1.378283  1.390506  1.393763  1.379845  1.378542 
average row locality = 74565517/53952720 = 1.382053
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336032    332478    337408    338390    339444    339371    328923    332531    331823    333272    335568    334142    334652    334152    338246    335596 
dram[1]:    336012    333356    343618    341337    340215    338667    336878    332932    331259    335813    335113    332924    334810    334013    339308    340134 
dram[2]:    337840    333777    336394    340068    338040    340283    332368    336753    333222    332823    330256    339729    332483    335594    337492    339685 
dram[3]:    336651    334122    335949    342378    341388    343236    333772    335760    332096    335607    337428    338007    331026    333837    339212    335318 
dram[4]:    334709    334347    342853    343242    337296    338149    332323    332427    335557    334231    338218    336711    332632    331018    337544    335863 
dram[5]:    334555    334656    343319    336755    340225    343539    335987    333400    335169    333866    337445    338837    329789    329707    337369    335084 
dram[6]:    336921    336356    335709    340148    340571    340157    334338    338295    330912    331174    335035    334431    328289    334508    339158    339599 
dram[7]:    333375    332871    343270    342298    340493    341455    330994    331426    332040    332355    338502    338919    334507    332993    337990    338817 
dram[8]:    335675    332765    344814    339052    341834    342830    333639    336276    333690    331662    339659    337746    336592    337234    337111    341105 
dram[9]:    333681    331595    344808    340819    339911    338886    335995    334256    329398    332853    340118    336608    333064    332199    338861    337817 
dram[10]:    332169    332337    334922    339687    336141    342361    335678    336569    331581    332291    336670    340459    334450    332324    337261    340993 
dram[11]:    332978    332541    338301    335148    335391    340780    336029    330627    330238    329025    337410    337327    333780    330481    338810    335784 
total dram reads = 64538835
bank skew: 344814/328289 = 1.05
chip skew: 5401684/5354650 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79471     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79642     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447877
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283080 = 1.01
average mf latency per bank:
dram[0]:        519       548       540       566       536       556       514       538       526       543       514       535       526       546       529       549
dram[1]:        507       501       535       533       527       525       510       504       510       507       506       494       516       512       513       508
dram[2]:        519       510       550       539       528       519       512       510       515       504       504       506       516       514       515       518
dram[3]:        516       524       530       524       522       518       510       503       509       508       504       506       513       519       518       517
dram[4]:        525       517       537       552       524       521       511       520       521       517       513       511       519       522       521       521
dram[5]:        514       514       543       539       525       525       514       512       518       513       508       509       520       519       521       518
dram[6]:        522       521       545       543       523       522       512       513       521       513       506       509       525       523       520       519
dram[7]:        530       521       545       550       528       526       510       504       509       510       514       510      2525       525       516       515
dram[8]:        528       516       560       545       533       530      2664       512       523       515       516       513       531       526       521       519
dram[9]:        515       515       536       538       522       524       511       519       508       512       510       514       525       527       510       513
dram[10]:        516       513       543       546       522       523       512       511       515       513       515       511       523       518       517       515
dram[11]:        506       499       527       521       504       512       503       495       502       506       495       497       512       511       505       502
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107124638 n_act=4479996 n_pre=4479980 n_ref_event=0 n_req=6195168 n_rd=5362028 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2181
n_activity=89469230 dram_eff=0.2971
bk0: 336032a 95516693i bk1: 332478a 95947698i bk2: 337408a 95500452i bk3: 338390a 95546311i bk4: 339444a 95432696i bk5: 339371a 95387593i bk6: 328923a 96496275i bk7: 332531a 96034589i bk8: 331823a 96091639i bk9: 333272a 95864789i bk10: 335568a 95527781i bk11: 334142a 95641446i bk12: 334652a 95862288i bk13: 334152a 95905152i bk14: 338246a 95244166i bk15: 335596a 95535255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276856
Row_Buffer_Locality_read = 0.305716
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.119806
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.218074 
total_CMD = 121896279 
util_bw = 26582468 
Wasted_Col = 48652324 
Wasted_Row = 8366103 
Idle = 38295384 

BW Util Bottlenecks: 
RCDc_limit = 64121875 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4749727 
rwq = 0 
CCDLc_limit_alone = 3441292 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 121896279 
n_nop = 107124638 
Read = 5362028 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4479996 
n_pre = 4479980 
n_ref = 0 
n_req = 6195168 
total_req = 6645617 

Dual Bus Interface Util: 
issued_total_row = 8959976 
issued_total_col = 6645617 
Row_Bus_Util =  0.073505 
CoL_Bus_Util = 0.054519 
Either_Row_CoL_Bus_Util = 0.121182 
Issued_on_Two_Bus_Simul_Util = 0.006841 
issued_two_Eff = 0.056456 
queue_avg = 3.537575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107051400 n_act=4505363 n_pre=4505347 n_ref_event=0 n_req=6222324 n_rd=5386389 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.2191
n_activity=89412056 dram_eff=0.2987
bk0: 336012a 95489258i bk1: 333356a 95693213i bk2: 343618a 95004453i bk3: 341337a 95174403i bk4: 340215a 95392183i bk5: 338667a 95519686i bk6: 336878a 95753287i bk7: 332932a 96105514i bk8: 331259a 96201582i bk9: 335813a 95742422i bk10: 335113a 95632660i bk11: 332924a 95773328i bk12: 334810a 95733306i bk13: 334013a 95753182i bk14: 339308a 95144394i bk15: 340134a 95063004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275936
Row_Buffer_Locality_read = 0.304755
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.152283
Bank_Level_Parallism_Col = 2.192698
Bank_Level_Parallism_Ready = 1.380121
write_to_read_ratio_blp_rw_average = 0.202231
GrpLevelPara = 1.831258 

BW Util details:
bwutil = 0.219066 
total_CMD = 121896279 
util_bw = 26703304 
Wasted_Col = 48612241 
Wasted_Row = 8243608 
Idle = 38337126 

BW Util Bottlenecks: 
RCDc_limit = 64378231 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4714437 
rwq = 0 
CCDLc_limit_alone = 3400503 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 121896279 
n_nop = 107051400 
Read = 5386389 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4505363 
n_pre = 4505347 
n_ref = 0 
n_req = 6222324 
total_req = 6675826 

Dual Bus Interface Util: 
issued_total_row = 9010710 
issued_total_col = 6675826 
Row_Bus_Util =  0.073921 
CoL_Bus_Util = 0.054766 
Either_Row_CoL_Bus_Util = 0.121783 
Issued_on_Two_Bus_Simul_Util = 0.006905 
issued_two_Eff = 0.056697 
queue_avg = 3.354616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107075125 n_act=4498186 n_pre=4498170 n_ref_event=0 n_req=6215348 n_rd=5376807 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2188
n_activity=89320884 dram_eff=0.2987
bk0: 337840a 95134632i bk1: 333777a 95410649i bk2: 336394a 95507774i bk3: 340068a 95222342i bk4: 338040a 95355464i bk5: 340283a 95066598i bk6: 332368a 95926328i bk7: 336753a 95454629i bk8: 333222a 95741541i bk9: 332823a 95720300i bk10: 330256a 95881980i bk11: 339729a 95023721i bk12: 332483a 95806830i bk13: 335594a 95467078i bk14: 337492a 95124266i bk15: 339685a 94911060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276278
Row_Buffer_Locality_read = 0.305258
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.188745
Bank_Level_Parallism_Col = 2.195967
Bank_Level_Parallism_Ready = 1.383785
write_to_read_ratio_blp_rw_average = 0.202844
GrpLevelPara = 1.833030 

BW Util details:
bwutil = 0.218841 
total_CMD = 121896279 
util_bw = 26675868 
Wasted_Col = 48503765 
Wasted_Row = 8270670 
Idle = 38445976 

BW Util Bottlenecks: 
RCDc_limit = 64182918 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4697018 
rwq = 0 
CCDLc_limit_alone = 3386930 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 121896279 
n_nop = 107075125 
Read = 5376807 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4498186 
n_pre = 4498170 
n_ref = 0 
n_req = 6215348 
total_req = 6668967 

Dual Bus Interface Util: 
issued_total_row = 8996356 
issued_total_col = 6668967 
Row_Bus_Util =  0.073803 
CoL_Bus_Util = 0.054710 
Either_Row_CoL_Bus_Util = 0.121588 
Issued_on_Two_Bus_Simul_Util = 0.006925 
issued_two_Eff = 0.056957 
queue_avg = 3.501107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107063653 n_act=4502833 n_pre=4502817 n_ref_event=0 n_req=6223077 n_rd=5385787 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.219
n_activity=89359109 dram_eff=0.2988
bk0: 336651a 95213529i bk1: 334122a 95463803i bk2: 335949a 95400530i bk3: 342378a 94833853i bk4: 341388a 95071864i bk5: 343236a 94788828i bk6: 333772a 95642200i bk7: 335760a 95559605i bk8: 332096a 95914977i bk9: 335607a 95430552i bk10: 337428a 95144725i bk11: 338007a 95102064i bk12: 331026a 96063792i bk13: 333837a 95806684i bk14: 339212a 94921641i bk15: 335318a 95273052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276430
Row_Buffer_Locality_read = 0.305315
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.195508
Bank_Level_Parallism_Col = 2.194064
Bank_Level_Parallism_Ready = 1.378674
write_to_read_ratio_blp_rw_average = 0.202644
GrpLevelPara = 1.832536 

BW Util details:
bwutil = 0.219019 
total_CMD = 121896279 
util_bw = 26697568 
Wasted_Col = 48566353 
Wasted_Row = 8264192 
Idle = 38368166 

BW Util Bottlenecks: 
RCDc_limit = 64279888 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4738980 
rwq = 0 
CCDLc_limit_alone = 3424578 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 121896279 
n_nop = 107063653 
Read = 5385787 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4502833 
n_pre = 4502817 
n_ref = 0 
n_req = 6223077 
total_req = 6674392 

Dual Bus Interface Util: 
issued_total_row = 9005650 
issued_total_col = 6674392 
Row_Bus_Util =  0.073880 
CoL_Bus_Util = 0.054755 
Either_Row_CoL_Bus_Util = 0.121682 
Issued_on_Two_Bus_Simul_Util = 0.006952 
issued_two_Eff = 0.057132 
queue_avg = 3.590354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107082752 n_act=4496609 n_pre=4496593 n_ref_event=0 n_req=6212948 n_rd=5377120 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2187
n_activity=89426472 dram_eff=0.2981
bk0: 334709a 95524008i bk1: 334347a 95440900i bk2: 342853a 94841354i bk3: 343242a 94831755i bk4: 337296a 95451019i bk5: 338149a 95309804i bk6: 332323a 96007063i bk7: 332427a 95954154i bk8: 335557a 95564522i bk9: 334231a 95727386i bk10: 338218a 95136055i bk11: 336711a 95239880i bk12: 332632a 95822970i bk13: 331018a 96018420i bk14: 337544a 95145170i bk15: 335863a 95283476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276252
Row_Buffer_Locality_read = 0.305152
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.171686
Bank_Level_Parallism_Col = 2.187682
Bank_Level_Parallism_Ready = 1.377217
write_to_read_ratio_blp_rw_average = 0.202177
GrpLevelPara = 1.828078 

BW Util details:
bwutil = 0.218662 
total_CMD = 121896279 
util_bw = 26654028 
Wasted_Col = 48650880 
Wasted_Row = 8287282 
Idle = 38304089 

BW Util Bottlenecks: 
RCDc_limit = 64259491 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4763557 
rwq = 0 
CCDLc_limit_alone = 3452622 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 121896279 
n_nop = 107082752 
Read = 5377120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4496609 
n_pre = 4496593 
n_ref = 0 
n_req = 6212948 
total_req = 6663507 

Dual Bus Interface Util: 
issued_total_row = 8993202 
issued_total_col = 6663507 
Row_Bus_Util =  0.073777 
CoL_Bus_Util = 0.054665 
Either_Row_CoL_Bus_Util = 0.121526 
Issued_on_Two_Bus_Simul_Util = 0.006917 
issued_two_Eff = 0.056920 
queue_avg = 3.538397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107077934 n_act=4498625 n_pre=4498609 n_ref_event=0 n_req=6216134 n_rd=5379702 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2188
n_activity=89350167 dram_eff=0.2985
bk0: 334555a 95549925i bk1: 334656a 95476147i bk2: 343319a 94872732i bk3: 336755a 95353856i bk4: 340225a 95247911i bk5: 343539a 94849328i bk6: 335987a 95602526i bk7: 333400a 95906635i bk8: 335169a 95609304i bk9: 333866a 95900563i bk10: 337445a 95165633i bk11: 338837a 95050542i bk12: 329789a 96155722i bk13: 329707a 96094876i bk14: 337369a 95297735i bk15: 335084a 95473343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276299
Row_Buffer_Locality_read = 0.305221
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.175158
Bank_Level_Parallism_Col = 2.191791
Bank_Level_Parallism_Ready = 1.380764
write_to_read_ratio_blp_rw_average = 0.202714
GrpLevelPara = 1.830433 

BW Util details:
bwutil = 0.218776 
total_CMD = 121896279 
util_bw = 26668024 
Wasted_Col = 48564846 
Wasted_Row = 8265517 
Idle = 38397892 

BW Util Bottlenecks: 
RCDc_limit = 64255325 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4702732 
rwq = 0 
CCDLc_limit_alone = 3397258 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 121896279 
n_nop = 107077934 
Read = 5379702 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4498625 
n_pre = 4498609 
n_ref = 0 
n_req = 6216134 
total_req = 6667006 

Dual Bus Interface Util: 
issued_total_row = 8997234 
issued_total_col = 6667006 
Row_Bus_Util =  0.073811 
CoL_Bus_Util = 0.054694 
Either_Row_CoL_Bus_Util = 0.121565 
Issued_on_Two_Bus_Simul_Util = 0.006939 
issued_two_Eff = 0.057084 
queue_avg = 3.493581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49358
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107090655 n_act=4491851 n_pre=4491835 n_ref_event=0 n_req=6210164 n_rd=5375601 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2186
n_activity=89406478 dram_eff=0.298
bk0: 336921a 95250540i bk1: 336356a 95348059i bk2: 335709a 95625421i bk3: 340148a 95305479i bk4: 340571a 95268297i bk5: 340157a 95198800i bk6: 334338a 95835802i bk7: 338295a 95398195i bk8: 330912a 96213954i bk9: 331174a 96221725i bk10: 335035a 95449315i bk11: 334431a 95538138i bk12: 328289a 96194330i bk13: 334508a 95644756i bk14: 339158a 95048014i bk15: 339599a 94952466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276694
Row_Buffer_Locality_read = 0.305603
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.162358
Bank_Level_Parallism_Col = 2.189984
Bank_Level_Parallism_Ready = 1.381072
write_to_read_ratio_blp_rw_average = 0.202288
GrpLevelPara = 1.829598 

BW Util details:
bwutil = 0.218602 
total_CMD = 121896279 
util_bw = 26646816 
Wasted_Col = 48566466 
Wasted_Row = 8320025 
Idle = 38362972 

BW Util Bottlenecks: 
RCDc_limit = 64205485 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4691088 
rwq = 0 
CCDLc_limit_alone = 3385680 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 121896279 
n_nop = 107090655 
Read = 5375601 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4491851 
n_pre = 4491835 
n_ref = 0 
n_req = 6210164 
total_req = 6661704 

Dual Bus Interface Util: 
issued_total_row = 8983686 
issued_total_col = 6661704 
Row_Bus_Util =  0.073699 
CoL_Bus_Util = 0.054651 
Either_Row_CoL_Bus_Util = 0.121461 
Issued_on_Two_Bus_Simul_Util = 0.006889 
issued_two_Eff = 0.056719 
queue_avg = 3.496540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49654
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107074777 n_act=4498188 n_pre=4498172 n_ref_event=0 n_req=6218064 n_rd=5382305 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2189
n_activity=89389532 dram_eff=0.2985
bk0: 333375a 95687084i bk1: 332871a 95580457i bk2: 343270a 94743763i bk3: 342298a 94874467i bk4: 340493a 95129669i bk5: 341455a 95054095i bk6: 330994a 96058002i bk7: 331426a 95885643i bk8: 332040a 95963638i bk9: 332355a 95756128i bk10: 338502a 95069186i bk11: 338919a 94997560i bk12: 334507a 95681590i bk13: 332993a 95631846i bk14: 337990a 95051720i bk15: 338817a 94931883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276593
Row_Buffer_Locality_read = 0.305455
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.189980
Bank_Level_Parallism_Col = 2.192279
Bank_Level_Parallism_Ready = 1.378235
write_to_read_ratio_blp_rw_average = 0.202534
GrpLevelPara = 1.831880 

BW Util details:
bwutil = 0.218862 
total_CMD = 121896279 
util_bw = 26678500 
Wasted_Col = 48567572 
Wasted_Row = 8287070 
Idle = 38363137 

BW Util Bottlenecks: 
RCDc_limit = 64246572 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4730884 
rwq = 0 
CCDLc_limit_alone = 3419150 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 121896279 
n_nop = 107074777 
Read = 5382305 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4498188 
n_pre = 4498172 
n_ref = 0 
n_req = 6218064 
total_req = 6669625 

Dual Bus Interface Util: 
issued_total_row = 8996360 
issued_total_col = 6669625 
Row_Bus_Util =  0.073803 
CoL_Bus_Util = 0.054716 
Either_Row_CoL_Bus_Util = 0.121591 
Issued_on_Two_Bus_Simul_Util = 0.006928 
issued_two_Eff = 0.056977 
queue_avg = 3.593209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59321
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107013989 n_act=4521994 n_pre=4521978 n_ref_event=0 n_req=6241281 n_rd=5401684 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2197
n_activity=89438536 dram_eff=0.2994
bk0: 335675a 94992041i bk1: 332765a 95434281i bk2: 344814a 94394268i bk3: 339052a 94911281i bk4: 341834a 94834398i bk5: 342830a 94646930i bk6: 333639a 95508734i bk7: 336276a 95371316i bk8: 333690a 95482710i bk9: 331662a 95641960i bk10: 339659a 94717953i bk11: 337746a 94822749i bk12: 336592a 95182912i bk13: 337234a 95119435i bk14: 337111a 95009823i bk15: 341105a 94619242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275470
Row_Buffer_Locality_read = 0.304183
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.249221
Bank_Level_Parallism_Col = 2.196055
Bank_Level_Parallism_Ready = 1.377714
write_to_read_ratio_blp_rw_average = 0.202526
GrpLevelPara = 1.835057 

BW Util details:
bwutil = 0.219675 
total_CMD = 121896279 
util_bw = 26777560 
Wasted_Col = 48665082 
Wasted_Row = 8200257 
Idle = 38253380 

BW Util Bottlenecks: 
RCDc_limit = 64495375 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4792021 
rwq = 0 
CCDLc_limit_alone = 3473527 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 121896279 
n_nop = 107013989 
Read = 5401684 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4521994 
n_pre = 4521978 
n_ref = 0 
n_req = 6241281 
total_req = 6694390 

Dual Bus Interface Util: 
issued_total_row = 9043972 
issued_total_col = 6694390 
Row_Bus_Util =  0.074194 
CoL_Bus_Util = 0.054919 
Either_Row_CoL_Bus_Util = 0.122090 
Issued_on_Two_Bus_Simul_Util = 0.007023 
issued_two_Eff = 0.057523 
queue_avg = 3.744177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107078161 n_act=4497792 n_pre=4497776 n_ref_event=0 n_req=6217984 n_rd=5380869 n_rd_L2_A=0 n_write=0 n_wr_bk=1288076 bw_util=0.2188
n_activity=89364283 dram_eff=0.2985
bk0: 333681a 95493898i bk1: 331595a 95722687i bk2: 344808a 94493552i bk3: 340819a 94940960i bk4: 339911a 95211933i bk5: 338886a 95198476i bk6: 335995a 95666509i bk7: 334256a 95763561i bk8: 329398a 96101177i bk9: 332853a 95738827i bk10: 340118a 94802875i bk11: 336608a 95074623i bk12: 333064a 95901311i bk13: 332199a 95894525i bk14: 338861a 94937483i bk15: 337817a 95034843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276648
Row_Buffer_Locality_read = 0.305537
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.195893
Bank_Level_Parallism_Col = 2.192453
Bank_Level_Parallism_Ready = 1.379098
write_to_read_ratio_blp_rw_average = 0.202748
GrpLevelPara = 1.831918 

BW Util details:
bwutil = 0.218840 
total_CMD = 121896279 
util_bw = 26675780 
Wasted_Col = 48535940 
Wasted_Row = 8276800 
Idle = 38407759 

BW Util Bottlenecks: 
RCDc_limit = 64212833 
RCDWRc_limit = 7281618 
WTRc_limit = 23270108 
RTWc_limit = 17653410 
CCDLc_limit = 4709002 
rwq = 0 
CCDLc_limit_alone = 3397709 
WTRc_limit_alone = 22604101 
RTWc_limit_alone = 17008124 

Commands details: 
total_CMD = 121896279 
n_nop = 107078161 
Read = 5380869 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288076 
n_act = 4497792 
n_pre = 4497776 
n_ref = 0 
n_req = 6217984 
total_req = 6668945 

Dual Bus Interface Util: 
issued_total_row = 8995568 
issued_total_col = 6668945 
Row_Bus_Util =  0.073797 
CoL_Bus_Util = 0.054710 
Either_Row_CoL_Bus_Util = 0.121563 
Issued_on_Two_Bus_Simul_Util = 0.006944 
issued_two_Eff = 0.057119 
queue_avg = 3.594208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59421
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107096032 n_act=4489757 n_pre=4489741 n_ref_event=0 n_req=6206802 n_rd=5375893 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2185
n_activity=89449734 dram_eff=0.2978
bk0: 332169a 95937088i bk1: 332337a 95888578i bk2: 334922a 95984156i bk3: 339687a 95531729i bk4: 336141a 95770610i bk5: 342361a 95091410i bk6: 335678a 95868704i bk7: 336569a 95754024i bk8: 331581a 96236185i bk9: 332291a 96065791i bk10: 336670a 95506267i bk11: 340459a 95158968i bk12: 334450a 95928914i bk13: 332324a 96206935i bk14: 337261a 95555337i bk15: 340993a 95159858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276639
Row_Buffer_Locality_read = 0.305359
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.120554
Bank_Level_Parallism_Col = 2.186245
Bank_Level_Parallism_Ready = 1.380126
write_to_read_ratio_blp_rw_average = 0.201926
GrpLevelPara = 1.826852 

BW Util details:
bwutil = 0.218514 
total_CMD = 121896279 
util_bw = 26636012 
Wasted_Col = 48631534 
Wasted_Row = 8322649 
Idle = 38306084 

BW Util Bottlenecks: 
RCDc_limit = 64285813 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4690331 
rwq = 0 
CCDLc_limit_alone = 3386390 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 121896279 
n_nop = 107096032 
Read = 5375893 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4489757 
n_pre = 4489741 
n_ref = 0 
n_req = 6206802 
total_req = 6659003 

Dual Bus Interface Util: 
issued_total_row = 8979498 
issued_total_col = 6659003 
Row_Bus_Util =  0.073665 
CoL_Bus_Util = 0.054628 
Either_Row_CoL_Bus_Util = 0.121417 
Issued_on_Two_Bus_Simul_Util = 0.006877 
issued_two_Eff = 0.056638 
queue_avg = 3.381661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38166
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121896279 n_nop=107142129 n_act=4471526 n_pre=4471510 n_ref_event=0 n_req=6186223 n_rd=5354650 n_rd_L2_A=0 n_write=0 n_wr_bk=1283080 bw_util=0.2178
n_activity=89305060 dram_eff=0.2973
bk0: 332978a 95990879i bk1: 332541a 95864897i bk2: 338301a 95703287i bk3: 335148a 95902769i bk4: 335391a 95867746i bk5: 340780a 95388357i bk6: 336029a 95904130i bk7: 330627a 96345452i bk8: 330238a 96425994i bk9: 329025a 96590317i bk10: 337410a 95611657i bk11: 337327a 95568650i bk12: 333780a 96031968i bk13: 330481a 96408382i bk14: 338810a 95549150i bk15: 335784a 95521051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277180
Row_Buffer_Locality_read = 0.306156
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.091991
Bank_Level_Parallism_Col = 2.184166
Bank_Level_Parallism_Ready = 1.380027
write_to_read_ratio_blp_rw_average = 0.201713
GrpLevelPara = 1.824914 

BW Util details:
bwutil = 0.217816 
total_CMD = 121896279 
util_bw = 26550920 
Wasted_Col = 48526264 
Wasted_Row = 8351593 
Idle = 38467502 

BW Util Bottlenecks: 
RCDc_limit = 64006041 
RCDWRc_limit = 7249886 
WTRc_limit = 23169658 
RTWc_limit = 17434857 
CCDLc_limit = 4689819 
rwq = 0 
CCDLc_limit_alone = 3390160 
WTRc_limit_alone = 22504634 
RTWc_limit_alone = 16800222 

Commands details: 
total_CMD = 121896279 
n_nop = 107142129 
Read = 5354650 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283080 
n_act = 4471526 
n_pre = 4471510 
n_ref = 0 
n_req = 6186223 
total_req = 6637730 

Dual Bus Interface Util: 
issued_total_row = 8943036 
issued_total_col = 6637730 
Row_Bus_Util =  0.073366 
CoL_Bus_Util = 0.054454 
Either_Row_CoL_Bus_Util = 0.121039 
Issued_on_Two_Bus_Simul_Util = 0.006781 
issued_two_Eff = 0.056026 
queue_avg = 3.281588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4947017, Miss = 2818633, Miss_rate = 0.570, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4863422, Miss = 2816468, Miss_rate = 0.579, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4938579, Miss = 2833750, Miss_rate = 0.574, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4884340, Miss = 2825714, Miss_rate = 0.579, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4945960, Miss = 2814632, Miss_rate = 0.569, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4903944, Miss = 2835244, Miss_rate = 0.578, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4916408, Miss = 2824055, Miss_rate = 0.574, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4936159, Miss = 2834797, Miss_rate = 0.574, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4947257, Miss = 2827664, Miss_rate = 0.572, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4939232, Miss = 2822521, Miss_rate = 0.571, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4931246, Miss = 2830391, Miss_rate = 0.574, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4873957, Miss = 2822377, Miss_rate = 0.579, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4922230, Miss = 2817461, Miss_rate = 0.572, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4914171, Miss = 2831184, Miss_rate = 0.576, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8471690, Miss = 2827711, Miss_rate = 0.334, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4936109, Miss = 2827669, Miss_rate = 0.573, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9391102, Miss = 2839550, Miss_rate = 0.302, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4913651, Miss = 2835206, Miss_rate = 0.577, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4938241, Miss = 2832372, Miss_rate = 0.574, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4856945, Miss = 2821569, Miss_rate = 0.581, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4904301, Miss = 2815410, Miss_rate = 0.574, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4911930, Miss = 2833558, Miss_rate = 0.577, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4895534, Miss = 2819474, Miss_rate = 0.576, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4866178, Miss = 2808249, Miss_rate = 0.577, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 125949603
L2_total_cache_misses = 67815659
L2_total_cache_miss_rate = 0.5384
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35832427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28706408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115120471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829132
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=125949603
icnt_total_pkts_simt_to_mem=125949603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125949603
Req_Network_cycles = 47532784
Req_Network_injected_packets_per_cycle =       2.6497 
Req_Network_conflicts_per_cycle =       0.3420
Req_Network_conflicts_per_cycle_util =       0.4817
Req_Bank_Level_Parallism =       3.7321
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0987
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6747

Reply_Network_injected_packets_num = 125949603
Reply_Network_cycles = 47532784
Reply_Network_injected_packets_per_cycle =        2.6497
Reply_Network_conflicts_per_cycle =        1.1262
Reply_Network_conflicts_per_cycle_util =       1.5807
Reply_Bank_Level_Parallism =       3.7190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1808
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0883
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 23 min, 30 sec (253410 sec)
gpgpu_simulation_rate = 18135 (inst/sec)
gpgpu_simulation_rate = 187 (cycle/sec)
gpgpu_silicon_slowdown = 7299465x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 33: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 15646
gpu_sim_insn = 6448
gpu_ipc =       0.4121
gpu_tot_sim_cycle = 47548430
gpu_tot_sim_insn = 4595792184
gpu_tot_ipc =      96.6550
gpu_tot_issued_cta = 587018
gpu_occupancy = 3.3596% 
gpu_tot_occupancy = 53.1402% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0052
partiton_level_parallism_total  =       2.6489
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.7321
L2_BW  =       0.2261 GB/Sec
L2_BW_total  =     115.7027 GB/Sec
gpu_total_sim_rate=18134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7942941, Miss = 3422843, Miss_rate = 0.431, Pending_hits = 78286, Reservation_fails = 421573
	L1D_cache_core[1]: Access = 7728492, Miss = 3323441, Miss_rate = 0.430, Pending_hits = 75329, Reservation_fails = 427281
	L1D_cache_core[2]: Access = 7546946, Miss = 3240046, Miss_rate = 0.429, Pending_hits = 76011, Reservation_fails = 418864
	L1D_cache_core[3]: Access = 7832457, Miss = 3302427, Miss_rate = 0.422, Pending_hits = 76088, Reservation_fails = 409436
	L1D_cache_core[4]: Access = 7812554, Miss = 3451290, Miss_rate = 0.442, Pending_hits = 78581, Reservation_fails = 451901
	L1D_cache_core[5]: Access = 7728624, Miss = 3262326, Miss_rate = 0.422, Pending_hits = 75424, Reservation_fails = 405388
	L1D_cache_core[6]: Access = 7696755, Miss = 3221658, Miss_rate = 0.419, Pending_hits = 74382, Reservation_fails = 410293
	L1D_cache_core[7]: Access = 7678179, Miss = 3169006, Miss_rate = 0.413, Pending_hits = 72404, Reservation_fails = 379034
	L1D_cache_core[8]: Access = 7859211, Miss = 3397899, Miss_rate = 0.432, Pending_hits = 75863, Reservation_fails = 433668
	L1D_cache_core[9]: Access = 7371013, Miss = 3046924, Miss_rate = 0.413, Pending_hits = 74961, Reservation_fails = 380779
	L1D_cache_core[10]: Access = 7967510, Miss = 3341761, Miss_rate = 0.419, Pending_hits = 75814, Reservation_fails = 404467
	L1D_cache_core[11]: Access = 7748523, Miss = 3409722, Miss_rate = 0.440, Pending_hits = 78462, Reservation_fails = 463241
	L1D_cache_core[12]: Access = 7660247, Miss = 3299991, Miss_rate = 0.431, Pending_hits = 75855, Reservation_fails = 421456
	L1D_cache_core[13]: Access = 7998799, Miss = 3446085, Miss_rate = 0.431, Pending_hits = 76294, Reservation_fails = 442589
	L1D_cache_core[14]: Access = 7838442, Miss = 3339107, Miss_rate = 0.426, Pending_hits = 77418, Reservation_fails = 427555
	L1D_cache_core[15]: Access = 6706915, Miss = 2641826, Miss_rate = 0.394, Pending_hits = 68441, Reservation_fails = 350387
	L1D_cache_core[16]: Access = 7784040, Miss = 3367897, Miss_rate = 0.433, Pending_hits = 76362, Reservation_fails = 440533
	L1D_cache_core[17]: Access = 7730799, Miss = 3346927, Miss_rate = 0.433, Pending_hits = 77701, Reservation_fails = 428098
	L1D_cache_core[18]: Access = 7709507, Miss = 3327465, Miss_rate = 0.432, Pending_hits = 75789, Reservation_fails = 443040
	L1D_cache_core[19]: Access = 8030177, Miss = 3396954, Miss_rate = 0.423, Pending_hits = 75803, Reservation_fails = 433499
	L1D_cache_core[20]: Access = 7839023, Miss = 3294784, Miss_rate = 0.420, Pending_hits = 76995, Reservation_fails = 435602
	L1D_cache_core[21]: Access = 7630378, Miss = 3289979, Miss_rate = 0.431, Pending_hits = 75436, Reservation_fails = 427099
	L1D_cache_core[22]: Access = 7820086, Miss = 3358752, Miss_rate = 0.430, Pending_hits = 75074, Reservation_fails = 443698
	L1D_cache_core[23]: Access = 7085817, Miss = 2914682, Miss_rate = 0.411, Pending_hits = 72608, Reservation_fails = 379489
	L1D_cache_core[24]: Access = 7645251, Miss = 3247935, Miss_rate = 0.425, Pending_hits = 75559, Reservation_fails = 431472
	L1D_cache_core[25]: Access = 7656057, Miss = 3292880, Miss_rate = 0.430, Pending_hits = 77177, Reservation_fails = 431197
	L1D_cache_core[26]: Access = 7891279, Miss = 3411969, Miss_rate = 0.432, Pending_hits = 77741, Reservation_fails = 469523
	L1D_cache_core[27]: Access = 7782124, Miss = 3298259, Miss_rate = 0.424, Pending_hits = 75400, Reservation_fails = 432736
	L1D_cache_core[28]: Access = 7432938, Miss = 3128573, Miss_rate = 0.421, Pending_hits = 74001, Reservation_fails = 398299
	L1D_cache_core[29]: Access = 7522954, Miss = 3117014, Miss_rate = 0.414, Pending_hits = 73800, Reservation_fails = 378812
	L1D_total_cache_accesses = 230678038
	L1D_total_cache_misses = 98110422
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2269059
	L1D_total_cache_reservation_fails = 12621009
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125546883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66719396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9181824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25313550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269059
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219848888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9025510
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 587018, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
394981, 368643, 409284, 392894, 395975, 395560, 384007, 395046, 372535, 376989, 401728, 396696, 387983, 379533, 368086, 362627, 373538, 350480, 354982, 374157, 372774, 356051, 386548, 407851, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11617078528
gpgpu_n_tot_w_icount = 363033704
gpgpu_n_stall_shd_mem = 65721942
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115120534
gpgpu_n_mem_write_global = 10829150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 487963232
gpgpu_n_store_insn = 46686849
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129499648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542807
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179135
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100276629	W0_Idle:421840220	W0_Scoreboard:-590998965	W1:109530229	W2:36344699	W3:19561974	W4:12796033	W5:9302152	W6:7260834	W7:5918403	W8:4949874	W9:4235434	W10:3711368	W11:3237176	W12:2899791	W13:2554473	W14:2287280	W15:2055624	W16:1806773	W17:1615096	W18:1423978	W19:1255072	W20:1126775	W21:1003627	W22:916297	W23:883105	W24:905562	W25:969962	W26:1113145	W27:1308780	W28:1594494	W29:1934985	W30:2376368	W31:2956712	W32:113197629
single_issue_nums: WS0:90593887	WS1:90448263	WS2:91045865	WS3:90945689	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 736263568 {8:92032946,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433166000 {40:10829150,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3681317840 {40:92032946,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86633200 {8:10829150,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41923251 	1728847 	2626830 	4616381 	8711935 	6833039 	4370008 	2431760 	984048 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019689 	64176664 	3015627 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98325067 	1715855 	203970 	92003 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104084892 	13478993 	5162636 	2115962 	758559 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4792 	42206 	61 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385118  1.393353  1.379875  1.383860  1.376317  1.378982  1.390766  1.386531  1.379403  1.377912  1.375156  1.381255  1.386495  1.392867  1.375520  1.382982 
dram[1]:  1.385109  1.387829  1.376639  1.378397  1.376989  1.378347  1.383165  1.387471  1.380412  1.377968  1.378076  1.381292  1.387726  1.388402  1.375267  1.375063 
dram[2]:  1.382872  1.386403  1.382765  1.380977  1.378293  1.375568  1.387617  1.383007  1.378819  1.379367  1.383103  1.377052  1.391633  1.386536  1.378560  1.375945 
dram[3]:  1.384283  1.387158  1.383094  1.377058  1.377373  1.375101  1.386825  1.384393  1.381041  1.376124  1.378537  1.377982  1.393887  1.391464  1.377082  1.382112 
dram[4]:  1.385936  1.388264  1.375491  1.377144  1.380516  1.377851  1.387289  1.387902  1.374860  1.377949  1.374642  1.378448  1.389740  1.392833  1.377475  1.381786 
dram[5]:  1.386387  1.386624  1.376534  1.381885  1.378252  1.374714  1.382692  1.388366  1.375462  1.379196  1.375885  1.375157  1.392914  1.394088  1.379249  1.382356 
dram[6]:  1.385526  1.385230  1.384478  1.378103  1.377428  1.377118  1.387280  1.380088  1.385198  1.383516  1.377410  1.378100  1.396595  1.389404  1.377711  1.378403 
dram[7]:  1.391570  1.389165  1.375638  1.377741  1.379553  1.376555  1.390071  1.386362  1.381325  1.380730  1.375412  1.376347  1.391002  1.390231  1.379722  1.377369 
dram[8]:  1.382484  1.389203  1.374120  1.382079  1.376750  1.376466  1.383231  1.382794  1.377070  1.381791  1.373408  1.377775  1.383910  1.386656  1.379104  1.377071 
dram[9]:  1.387258  1.391038  1.372943  1.379660  1.380069  1.379167  1.384086  1.385688  1.383388  1.378911  1.374027  1.378939  1.393138  1.395515  1.376976  1.379784 
dram[10]:  1.389734  1.389543  1.384539  1.379635  1.382229  1.372882  1.383430  1.383480  1.380339  1.378912  1.379041  1.374336  1.390539  1.393733  1.380930  1.376672 
dram[11]:  1.387790  1.387591  1.381485  1.383942  1.381586  1.377533  1.383859  1.387653  1.382126  1.384732  1.377030  1.378283  1.390506  1.393763  1.379845  1.378542 
average row locality = 74565560/53952748 = 1.382053
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336032    332478    337408    338391    339444    339372    328923    332532    331823    333272    335568    334142    334652    334152    338246    335597 
dram[1]:    336013    333356    343618    341337    340215    338667    336878    332934    331261    335813    335114    332924    334810    334013    339308    340134 
dram[2]:    337840    333777    336395    340068    338040    340283    332368    336753    333222    332823    330256    339729    332483    335594    337492    339689 
dram[3]:    336652    334122    335949    342378    341388    343236    333772    335760    332096    335607    337428    338007    331026    333837    339214    335318 
dram[4]:    334709    334347    342853    343242    337297    338149    332323    332429    335557    334231    338219    336711    332632    331019    337544    335863 
dram[5]:    334555    334656    343319    336755    340225    343539    335987    333400    335169    333866    337445    338837    329789    329707    337370    335085 
dram[6]:    336921    336356    335709    340148    340571    340157    334339    338297    330912    331174    335035    334431    328289    334510    339158    339599 
dram[7]:    333375    332871    343270    342298    340494    341455    330994    331426    332040    332355    338503    338919    334507    332993    337990    338817 
dram[8]:    335675    332765    344814    339052    341834    342830    333639    336276    333690    331662    339659    337746    336592    337234    337111    341105 
dram[9]:    333681    331595    344808    340820    339911    338886    335995    334256    329398    332853    340118    336608    333064    332199    338861    337817 
dram[10]:    332171    332339    334922    339687    336141    342361    335678    336569    331581    332291    336672    340459    334450    332324    337261    340993 
dram[11]:    332978    332541    338301    335149    335391    340780    336031    330627    330239    329025    337410    337327    333780    330481    338810    335784 
total dram reads = 64538878
bank skew: 344814/328289 = 1.05
chip skew: 5401684/5354654 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79471     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79642     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447877
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283080 = 1.01
average mf latency per bank:
dram[0]:        519       548       540       566       536       556       514       538       526       543       514       535       526       546       529       549
dram[1]:        507       501       535       533       527       525       510       504       510       507       506       494       516       512       513       508
dram[2]:        519       510       550       539       528       519       512       510       515       504       504       506       516       514       515       518
dram[3]:        516       524       530       524       522       518       510       503       509       508       504       506       513       519       518       517
dram[4]:        525       517       537       552       524       521       511       520       521       517       513       511       519       522       521       521
dram[5]:        514       514       543       539       525       525       514       512       518       513       508       509       520       519       521       518
dram[6]:        522       521       545       543       523       522       512       513       521       513       506       509       525       523       520       519
dram[7]:        530       521       545       550       528       526       510       504       509       510       514       510      2525       525       516       515
dram[8]:        528       516       560       545       533       530      2664       512       523       515       516       513       531       526       521       519
dram[9]:        515       515       536       538       522       524       511       519       508       512       510       514       525       527       510       513
dram[10]:        516       513       543       546       522       523       512       511       515       513       515       511       523       518       517       515
dram[11]:        506       499       527       521       504       512       503       495       502       506       495       497       512       511       505       502
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107164750 n_act=4479999 n_pre=4479983 n_ref_event=0 n_req=6195172 n_rd=5362032 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.218
n_activity=89469471 dram_eff=0.2971
bk0: 336032a 95556814i bk1: 332478a 95987819i bk2: 337408a 95540574i bk3: 338391a 95586434i bk4: 339444a 95472820i bk5: 339372a 95427668i bk6: 328923a 96536397i bk7: 332532a 96074663i bk8: 331823a 96131758i bk9: 333272a 95904909i bk10: 335568a 95567902i bk11: 334142a 95681568i bk12: 334652a 95902410i bk13: 334152a 95945274i bk14: 338246a 95284289i bk15: 335597a 95575329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276856
Row_Buffer_Locality_read = 0.305716
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.119801
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.218003 
total_CMD = 121936401 
util_bw = 26582484 
Wasted_Col = 48652383 
Wasted_Row = 8366151 
Idle = 38335383 

BW Util Bottlenecks: 
RCDc_limit = 64121943 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4749727 
rwq = 0 
CCDLc_limit_alone = 3441292 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 121936401 
n_nop = 107164750 
Read = 5362032 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4479999 
n_pre = 4479983 
n_ref = 0 
n_req = 6195172 
total_req = 6645621 

Dual Bus Interface Util: 
issued_total_row = 8959982 
issued_total_col = 6645621 
Row_Bus_Util =  0.073481 
CoL_Bus_Util = 0.054501 
Either_Row_CoL_Bus_Util = 0.121142 
Issued_on_Two_Bus_Simul_Util = 0.006839 
issued_two_Eff = 0.056456 
queue_avg = 3.536411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53641
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107091508 n_act=4505367 n_pre=4505351 n_ref_event=0 n_req=6222330 n_rd=5386395 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.219
n_activity=89412464 dram_eff=0.2987
bk0: 336013a 95529331i bk1: 333356a 95733333i bk2: 343618a 95044574i bk3: 341337a 95214524i bk4: 340215a 95432306i bk5: 338667a 95559809i bk6: 336878a 95793410i bk7: 332934a 96145584i bk8: 331261a 96241651i bk9: 335813a 95782543i bk10: 335114a 95672733i bk11: 332924a 95813449i bk12: 334810a 95773428i bk13: 334013a 95793304i bk14: 339308a 95184516i bk15: 340134a 95103126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275936
Row_Buffer_Locality_read = 0.304755
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.152272
Bank_Level_Parallism_Col = 2.192696
Bank_Level_Parallism_Ready = 1.380120
write_to_read_ratio_blp_rw_average = 0.202231
GrpLevelPara = 1.831257 

BW Util details:
bwutil = 0.218994 
total_CMD = 121936401 
util_bw = 26703328 
Wasted_Col = 48612341 
Wasted_Row = 8243704 
Idle = 38377028 

BW Util Bottlenecks: 
RCDc_limit = 64378327 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4714441 
rwq = 0 
CCDLc_limit_alone = 3400507 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 121936401 
n_nop = 107091508 
Read = 5386395 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4505367 
n_pre = 4505351 
n_ref = 0 
n_req = 6222330 
total_req = 6675832 

Dual Bus Interface Util: 
issued_total_row = 9010718 
issued_total_col = 6675832 
Row_Bus_Util =  0.073897 
CoL_Bus_Util = 0.054748 
Either_Row_CoL_Bus_Util = 0.121743 
Issued_on_Two_Bus_Simul_Util = 0.006902 
issued_two_Eff = 0.056697 
queue_avg = 3.353513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35351
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107115240 n_act=4498187 n_pre=4498171 n_ref_event=0 n_req=6215353 n_rd=5376812 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2188
n_activity=89321030 dram_eff=0.2987
bk0: 337840a 95174753i bk1: 333777a 95450770i bk2: 336395a 95547895i bk3: 340068a 95262463i bk4: 338040a 95395585i bk5: 340283a 95106719i bk6: 332368a 95966450i bk7: 336753a 95494751i bk8: 333222a 95781663i bk9: 332823a 95760422i bk10: 330256a 95922103i bk11: 339729a 95063844i bk12: 332483a 95846953i bk13: 335594a 95507201i bk14: 337492a 95164389i bk15: 339689a 94951124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276278
Row_Buffer_Locality_read = 0.305259
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.188742
Bank_Level_Parallism_Col = 2.195967
Bank_Level_Parallism_Ready = 1.383784
write_to_read_ratio_blp_rw_average = 0.202844
GrpLevelPara = 1.833029 

BW Util details:
bwutil = 0.218769 
total_CMD = 121936401 
util_bw = 26675888 
Wasted_Col = 48503793 
Wasted_Row = 8270694 
Idle = 38486026 

BW Util Bottlenecks: 
RCDc_limit = 64182942 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4697022 
rwq = 0 
CCDLc_limit_alone = 3386934 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 121936401 
n_nop = 107115240 
Read = 5376812 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4498187 
n_pre = 4498171 
n_ref = 0 
n_req = 6215353 
total_req = 6668972 

Dual Bus Interface Util: 
issued_total_row = 8996358 
issued_total_col = 6668972 
Row_Bus_Util =  0.073779 
CoL_Bus_Util = 0.054692 
Either_Row_CoL_Bus_Util = 0.121548 
Issued_on_Two_Bus_Simul_Util = 0.006923 
issued_two_Eff = 0.056957 
queue_avg = 3.499956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107103770 n_act=4502834 n_pre=4502818 n_ref_event=0 n_req=6223080 n_rd=5385790 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2189
n_activity=89359255 dram_eff=0.2988
bk0: 336652a 95253603i bk1: 334122a 95503924i bk2: 335949a 95440651i bk3: 342378a 94873975i bk4: 341388a 95111986i bk5: 343236a 94828950i bk6: 333772a 95682322i bk7: 335760a 95599727i bk8: 332096a 95955099i bk9: 335607a 95470674i bk10: 337428a 95184847i bk11: 338007a 95142186i bk12: 331026a 96103914i bk13: 333837a 95846806i bk14: 339214a 94961763i bk15: 335318a 95313175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276430
Row_Buffer_Locality_read = 0.305315
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.195506
Bank_Level_Parallism_Col = 2.194064
Bank_Level_Parallism_Ready = 1.378673
write_to_read_ratio_blp_rw_average = 0.202644
GrpLevelPara = 1.832535 

BW Util details:
bwutil = 0.218947 
total_CMD = 121936401 
util_bw = 26697580 
Wasted_Col = 48566377 
Wasted_Row = 8264216 
Idle = 38408228 

BW Util Bottlenecks: 
RCDc_limit = 64279912 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4738980 
rwq = 0 
CCDLc_limit_alone = 3424578 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 121936401 
n_nop = 107103770 
Read = 5385790 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4502834 
n_pre = 4502818 
n_ref = 0 
n_req = 6223080 
total_req = 6674395 

Dual Bus Interface Util: 
issued_total_row = 9005652 
issued_total_col = 6674395 
Row_Bus_Util =  0.073855 
CoL_Bus_Util = 0.054737 
Either_Row_CoL_Bus_Util = 0.121642 
Issued_on_Two_Bus_Simul_Util = 0.006950 
issued_two_Eff = 0.057132 
queue_avg = 3.589173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107122859 n_act=4496614 n_pre=4496598 n_ref_event=0 n_req=6212953 n_rd=5377125 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2186
n_activity=89426982 dram_eff=0.2981
bk0: 334709a 95564129i bk1: 334347a 95481023i bk2: 342853a 94881477i bk3: 343242a 94871879i bk4: 337297a 95491094i bk5: 338149a 95349927i bk6: 332323a 96047187i bk7: 332429a 95994180i bk8: 335557a 95604642i bk9: 334231a 95767508i bk10: 338219a 95176128i bk11: 336711a 95280001i bk12: 332632a 95863091i bk13: 331019a 96058492i bk14: 337544a 95185289i bk15: 335863a 95323596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276252
Row_Buffer_Locality_read = 0.305152
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.171673
Bank_Level_Parallism_Col = 2.187680
Bank_Level_Parallism_Ready = 1.377216
write_to_read_ratio_blp_rw_average = 0.202177
GrpLevelPara = 1.828076 

BW Util details:
bwutil = 0.218590 
total_CMD = 121936401 
util_bw = 26654048 
Wasted_Col = 48651000 
Wasted_Row = 8287402 
Idle = 38343951 

BW Util Bottlenecks: 
RCDc_limit = 64259611 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4763557 
rwq = 0 
CCDLc_limit_alone = 3452622 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 121936401 
n_nop = 107122859 
Read = 5377125 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4496614 
n_pre = 4496598 
n_ref = 0 
n_req = 6212953 
total_req = 6663512 

Dual Bus Interface Util: 
issued_total_row = 8993212 
issued_total_col = 6663512 
Row_Bus_Util =  0.073753 
CoL_Bus_Util = 0.054647 
Either_Row_CoL_Bus_Util = 0.121486 
Issued_on_Two_Bus_Simul_Util = 0.006915 
issued_two_Eff = 0.056920 
queue_avg = 3.537232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53723
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107118050 n_act=4498627 n_pre=4498611 n_ref_event=0 n_req=6216136 n_rd=5379704 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2187
n_activity=89350371 dram_eff=0.2985
bk0: 334555a 95590046i bk1: 334656a 95516268i bk2: 343319a 94912854i bk3: 336755a 95393978i bk4: 340225a 95288033i bk5: 343539a 94889450i bk6: 335987a 95642648i bk7: 333400a 95946757i bk8: 335169a 95649426i bk9: 333866a 95940685i bk10: 337445a 95205755i bk11: 338837a 95090664i bk12: 329789a 96195845i bk13: 329707a 96134999i bk14: 337370a 95337809i bk15: 335085a 95513416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276298
Row_Buffer_Locality_read = 0.305221
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.175153
Bank_Level_Parallism_Col = 2.191790
Bank_Level_Parallism_Ready = 1.380764
write_to_read_ratio_blp_rw_average = 0.202714
GrpLevelPara = 1.830433 

BW Util details:
bwutil = 0.218704 
total_CMD = 121936401 
util_bw = 26668032 
Wasted_Col = 48564894 
Wasted_Row = 8265565 
Idle = 38437910 

BW Util Bottlenecks: 
RCDc_limit = 64255373 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4702732 
rwq = 0 
CCDLc_limit_alone = 3397258 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 121936401 
n_nop = 107118050 
Read = 5379704 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4498627 
n_pre = 4498611 
n_ref = 0 
n_req = 6216136 
total_req = 6667008 

Dual Bus Interface Util: 
issued_total_row = 8997238 
issued_total_col = 6667008 
Row_Bus_Util =  0.073786 
CoL_Bus_Util = 0.054676 
Either_Row_CoL_Bus_Util = 0.121525 
Issued_on_Two_Bus_Simul_Util = 0.006937 
issued_two_Eff = 0.057084 
queue_avg = 3.492432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49243
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107130766 n_act=4491854 n_pre=4491838 n_ref_event=0 n_req=6210169 n_rd=5375606 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2185
n_activity=89406784 dram_eff=0.298
bk0: 336921a 95290663i bk1: 336356a 95388182i bk2: 335709a 95665544i bk3: 340148a 95345602i bk4: 340571a 95308420i bk5: 340157a 95238923i bk6: 334339a 95875925i bk7: 338297a 95438221i bk8: 330912a 96254074i bk9: 331174a 96261846i bk10: 335035a 95489436i bk11: 334431a 95578259i bk12: 328289a 96234452i bk13: 334510a 95684824i bk14: 339158a 95088133i bk15: 339599a 94992586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276694
Row_Buffer_Locality_read = 0.305604
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.162351
Bank_Level_Parallism_Col = 2.189983
Bank_Level_Parallism_Ready = 1.381072
write_to_read_ratio_blp_rw_average = 0.202288
GrpLevelPara = 1.829597 

BW Util details:
bwutil = 0.218531 
total_CMD = 121936401 
util_bw = 26646836 
Wasted_Col = 48566540 
Wasted_Row = 8320093 
Idle = 38402932 

BW Util Bottlenecks: 
RCDc_limit = 64205557 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4691090 
rwq = 0 
CCDLc_limit_alone = 3385682 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 121936401 
n_nop = 107130766 
Read = 5375606 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4491854 
n_pre = 4491838 
n_ref = 0 
n_req = 6210169 
total_req = 6661709 

Dual Bus Interface Util: 
issued_total_row = 8983692 
issued_total_col = 6661709 
Row_Bus_Util =  0.073675 
CoL_Bus_Util = 0.054633 
Either_Row_CoL_Bus_Util = 0.121421 
Issued_on_Two_Bus_Simul_Util = 0.006887 
issued_two_Eff = 0.056719 
queue_avg = 3.495390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49539
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107114893 n_act=4498190 n_pre=4498174 n_ref_event=0 n_req=6218066 n_rd=5382307 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2188
n_activity=89389736 dram_eff=0.2985
bk0: 333375a 95727206i bk1: 332871a 95620580i bk2: 343270a 94783886i bk3: 342298a 94914590i bk4: 340494a 95169743i bk5: 341455a 95094216i bk6: 330994a 96098124i bk7: 331426a 95925765i bk8: 332040a 96003760i bk9: 332355a 95796251i bk10: 338503a 95109260i bk11: 338919a 95037681i bk12: 334507a 95721711i bk13: 332993a 95671967i bk14: 337990a 95091841i bk15: 338817a 94972004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276593
Row_Buffer_Locality_read = 0.305455
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.189974
Bank_Level_Parallism_Col = 2.192278
Bank_Level_Parallism_Ready = 1.378235
write_to_read_ratio_blp_rw_average = 0.202534
GrpLevelPara = 1.831879 

BW Util details:
bwutil = 0.218790 
total_CMD = 121936401 
util_bw = 26678508 
Wasted_Col = 48567620 
Wasted_Row = 8287118 
Idle = 38403155 

BW Util Bottlenecks: 
RCDc_limit = 64246620 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4730884 
rwq = 0 
CCDLc_limit_alone = 3419150 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 121936401 
n_nop = 107114893 
Read = 5382307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4498190 
n_pre = 4498174 
n_ref = 0 
n_req = 6218066 
total_req = 6669627 

Dual Bus Interface Util: 
issued_total_row = 8996364 
issued_total_col = 6669627 
Row_Bus_Util =  0.073779 
CoL_Bus_Util = 0.054698 
Either_Row_CoL_Bus_Util = 0.121551 
Issued_on_Two_Bus_Simul_Util = 0.006926 
issued_two_Eff = 0.056977 
queue_avg = 3.592027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107054111 n_act=4521994 n_pre=4521978 n_ref_event=0 n_req=6241281 n_rd=5401684 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2196
n_activity=89438536 dram_eff=0.2994
bk0: 335675a 95032163i bk1: 332765a 95474403i bk2: 344814a 94434390i bk3: 339052a 94951403i bk4: 341834a 94874520i bk5: 342830a 94687052i bk6: 333639a 95548856i bk7: 336276a 95411438i bk8: 333690a 95522832i bk9: 331662a 95682082i bk10: 339659a 94758075i bk11: 337746a 94862871i bk12: 336592a 95223034i bk13: 337234a 95159557i bk14: 337111a 95049945i bk15: 341105a 94659364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275470
Row_Buffer_Locality_read = 0.304183
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.249221
Bank_Level_Parallism_Col = 2.196055
Bank_Level_Parallism_Ready = 1.377714
write_to_read_ratio_blp_rw_average = 0.202526
GrpLevelPara = 1.835057 

BW Util details:
bwutil = 0.219603 
total_CMD = 121936401 
util_bw = 26777560 
Wasted_Col = 48665082 
Wasted_Row = 8200257 
Idle = 38293502 

BW Util Bottlenecks: 
RCDc_limit = 64495375 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4792021 
rwq = 0 
CCDLc_limit_alone = 3473527 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 121936401 
n_nop = 107054111 
Read = 5401684 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4521994 
n_pre = 4521978 
n_ref = 0 
n_req = 6241281 
total_req = 6694390 

Dual Bus Interface Util: 
issued_total_row = 9043972 
issued_total_col = 6694390 
Row_Bus_Util =  0.074170 
CoL_Bus_Util = 0.054901 
Either_Row_CoL_Bus_Util = 0.122050 
Issued_on_Two_Bus_Simul_Util = 0.007021 
issued_two_Eff = 0.057523 
queue_avg = 3.742945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74295
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107118280 n_act=4497793 n_pre=4497777 n_ref_event=0 n_req=6217985 n_rd=5380870 n_rd_L2_A=0 n_write=0 n_wr_bk=1288076 bw_util=0.2188
n_activity=89364385 dram_eff=0.2985
bk0: 333681a 95534020i bk1: 331595a 95762809i bk2: 344808a 94533675i bk3: 340820a 94981034i bk4: 339911a 95252054i bk5: 338886a 95238597i bk6: 335995a 95706631i bk7: 334256a 95803683i bk8: 329398a 96141299i bk9: 332853a 95778949i bk10: 340118a 94842997i bk11: 336608a 95114745i bk12: 333064a 95941433i bk13: 332199a 95934647i bk14: 338861a 94977605i bk15: 337817a 95074965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276648
Row_Buffer_Locality_read = 0.305537
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.195890
Bank_Level_Parallism_Col = 2.192452
Bank_Level_Parallism_Ready = 1.379098
write_to_read_ratio_blp_rw_average = 0.202748
GrpLevelPara = 1.831918 

BW Util details:
bwutil = 0.218768 
total_CMD = 121936401 
util_bw = 26675784 
Wasted_Col = 48535964 
Wasted_Row = 8276824 
Idle = 38447829 

BW Util Bottlenecks: 
RCDc_limit = 64212857 
RCDWRc_limit = 7281618 
WTRc_limit = 23270108 
RTWc_limit = 17653410 
CCDLc_limit = 4709002 
rwq = 0 
CCDLc_limit_alone = 3397709 
WTRc_limit_alone = 22604101 
RTWc_limit_alone = 17008124 

Commands details: 
total_CMD = 121936401 
n_nop = 107118280 
Read = 5380870 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288076 
n_act = 4497793 
n_pre = 4497777 
n_ref = 0 
n_req = 6217985 
total_req = 6668946 

Dual Bus Interface Util: 
issued_total_row = 8995570 
issued_total_col = 6668946 
Row_Bus_Util =  0.073773 
CoL_Bus_Util = 0.054692 
Either_Row_CoL_Bus_Util = 0.121523 
Issued_on_Two_Bus_Simul_Util = 0.006941 
issued_two_Eff = 0.057119 
queue_avg = 3.593026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59303
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107136142 n_act=4489760 n_pre=4489744 n_ref_event=0 n_req=6206808 n_rd=5375899 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2184
n_activity=89450106 dram_eff=0.2978
bk0: 332171a 95977162i bk1: 332339a 95928650i bk2: 334922a 96024276i bk3: 339687a 95571849i bk4: 336141a 95810732i bk5: 342361a 95131532i bk6: 335678a 95908826i bk7: 336569a 95794146i bk8: 331581a 96276307i bk9: 332291a 96105914i bk10: 336672a 95546341i bk11: 340459a 95199090i bk12: 334450a 95969036i bk13: 332324a 96247057i bk14: 337261a 95595460i bk15: 340993a 95199981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276639
Row_Buffer_Locality_read = 0.305359
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.120547
Bank_Level_Parallism_Col = 2.186244
Bank_Level_Parallism_Ready = 1.380126
write_to_read_ratio_blp_rw_average = 0.201926
GrpLevelPara = 1.826851 

BW Util details:
bwutil = 0.218442 
total_CMD = 121936401 
util_bw = 26636036 
Wasted_Col = 48631606 
Wasted_Row = 8322721 
Idle = 38346038 

BW Util Bottlenecks: 
RCDc_limit = 64285885 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4690331 
rwq = 0 
CCDLc_limit_alone = 3386390 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 121936401 
n_nop = 107136142 
Read = 5375899 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4489760 
n_pre = 4489744 
n_ref = 0 
n_req = 6206808 
total_req = 6659009 

Dual Bus Interface Util: 
issued_total_row = 8979504 
issued_total_col = 6659009 
Row_Bus_Util =  0.073641 
CoL_Bus_Util = 0.054611 
Either_Row_CoL_Bus_Util = 0.121377 
Issued_on_Two_Bus_Simul_Util = 0.006875 
issued_two_Eff = 0.056638 
queue_avg = 3.380548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38055
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121936401 n_nop=107182241 n_act=4471529 n_pre=4471513 n_ref_event=0 n_req=6186227 n_rd=5354654 n_rd_L2_A=0 n_write=0 n_wr_bk=1283080 bw_util=0.2177
n_activity=89305187 dram_eff=0.2973
bk0: 332978a 96031002i bk1: 332541a 95905021i bk2: 338301a 95743411i bk3: 335149a 95942833i bk4: 335391a 95907868i bk5: 340780a 95428481i bk6: 336031a 95944190i bk7: 330627a 96385573i bk8: 330239a 96466068i bk9: 329025a 96630436i bk10: 337410a 95651777i bk11: 337327a 95608770i bk12: 333780a 96072088i bk13: 330481a 96448503i bk14: 338810a 95589272i bk15: 335784a 95561173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277180
Row_Buffer_Locality_read = 0.306156
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.091989
Bank_Level_Parallism_Col = 2.184166
Bank_Level_Parallism_Ready = 1.380027
write_to_read_ratio_blp_rw_average = 0.201713
GrpLevelPara = 1.824914 

BW Util details:
bwutil = 0.217744 
total_CMD = 121936401 
util_bw = 26550936 
Wasted_Col = 48526301 
Wasted_Row = 8351617 
Idle = 38507547 

BW Util Bottlenecks: 
RCDc_limit = 64006098 
RCDWRc_limit = 7249886 
WTRc_limit = 23169658 
RTWc_limit = 17434857 
CCDLc_limit = 4689821 
rwq = 0 
CCDLc_limit_alone = 3390162 
WTRc_limit_alone = 22504634 
RTWc_limit_alone = 16800222 

Commands details: 
total_CMD = 121936401 
n_nop = 107182241 
Read = 5354654 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283080 
n_act = 4471529 
n_pre = 4471513 
n_ref = 0 
n_req = 6186227 
total_req = 6637734 

Dual Bus Interface Util: 
issued_total_row = 8943042 
issued_total_col = 6637734 
Row_Bus_Util =  0.073342 
CoL_Bus_Util = 0.054436 
Either_Row_CoL_Bus_Util = 0.120999 
Issued_on_Two_Bus_Simul_Util = 0.006779 
issued_two_Eff = 0.056026 
queue_avg = 3.280509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4947018, Miss = 2818633, Miss_rate = 0.570, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4863431, Miss = 2816474, Miss_rate = 0.579, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4938584, Miss = 2833754, Miss_rate = 0.574, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4884349, Miss = 2825718, Miss_rate = 0.579, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4945963, Miss = 2814633, Miss_rate = 0.569, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4903948, Miss = 2835248, Miss_rate = 0.578, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4916413, Miss = 2824058, Miss_rate = 0.574, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4936159, Miss = 2834797, Miss_rate = 0.574, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4947263, Miss = 2827667, Miss_rate = 0.572, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4939239, Miss = 2822524, Miss_rate = 0.571, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4931247, Miss = 2830392, Miss_rate = 0.574, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4873958, Miss = 2822378, Miss_rate = 0.579, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4922233, Miss = 2817462, Miss_rate = 0.572, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4914177, Miss = 2831189, Miss_rate = 0.576, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8471695, Miss = 2827714, Miss_rate = 0.334, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4936109, Miss = 2827669, Miss_rate = 0.573, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9391102, Miss = 2839550, Miss_rate = 0.302, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4913651, Miss = 2835206, Miss_rate = 0.577, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4938241, Miss = 2832372, Miss_rate = 0.574, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4856946, Miss = 2821570, Miss_rate = 0.581, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4904310, Miss = 2815414, Miss_rate = 0.574, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4911932, Miss = 2833560, Miss_rate = 0.577, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4895537, Miss = 2819477, Miss_rate = 0.576, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4866179, Miss = 2808250, Miss_rate = 0.577, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 125949684
L2_total_cache_misses = 67815709
L2_total_cache_miss_rate = 0.5384
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35832452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28706426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457601
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115120534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829150
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=125949684
icnt_total_pkts_simt_to_mem=125949684
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125949684
Req_Network_cycles = 47548430
Req_Network_injected_packets_per_cycle =       2.6489 
Req_Network_conflicts_per_cycle =       0.3419
Req_Network_conflicts_per_cycle_util =       0.4817
Req_Bank_Level_Parallism =       3.7321
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0986
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6739

Reply_Network_injected_packets_num = 125949684
Reply_Network_cycles = 47548430
Reply_Network_injected_packets_per_cycle =        2.6489
Reply_Network_conflicts_per_cycle =        1.1258
Reply_Network_conflicts_per_cycle_util =       1.5807
Reply_Bank_Level_Parallism =       3.7190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1807
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0883
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 23 min, 44 sec (253424 sec)
gpgpu_simulation_rate = 18134 (inst/sec)
gpgpu_simulation_rate = 187 (cycle/sec)
gpgpu_silicon_slowdown = 7299465x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 34: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 34 
gpu_sim_cycle = 22386
gpu_sim_insn = 8106
gpu_ipc =       0.3621
gpu_tot_sim_cycle = 47570816
gpu_tot_sim_insn = 4595800290
gpu_tot_ipc =      96.6097
gpu_tot_issued_cta = 587019
gpu_occupancy = 3.2728% 
gpu_tot_occupancy = 53.1395% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0069
partiton_level_parallism_total  =       2.6476
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.7321
L2_BW  =       0.3005 GB/Sec
L2_BW_total  =     115.6484 GB/Sec
gpu_total_sim_rate=18133

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7942941, Miss = 3422843, Miss_rate = 0.431, Pending_hits = 78286, Reservation_fails = 421573
	L1D_cache_core[1]: Access = 7728492, Miss = 3323441, Miss_rate = 0.430, Pending_hits = 75329, Reservation_fails = 427281
	L1D_cache_core[2]: Access = 7546946, Miss = 3240046, Miss_rate = 0.429, Pending_hits = 76011, Reservation_fails = 418864
	L1D_cache_core[3]: Access = 7832457, Miss = 3302427, Miss_rate = 0.422, Pending_hits = 76088, Reservation_fails = 409436
	L1D_cache_core[4]: Access = 7812554, Miss = 3451290, Miss_rate = 0.442, Pending_hits = 78581, Reservation_fails = 451901
	L1D_cache_core[5]: Access = 7728624, Miss = 3262326, Miss_rate = 0.422, Pending_hits = 75424, Reservation_fails = 405388
	L1D_cache_core[6]: Access = 7697176, Miss = 3221796, Miss_rate = 0.419, Pending_hits = 74398, Reservation_fails = 410293
	L1D_cache_core[7]: Access = 7678179, Miss = 3169006, Miss_rate = 0.413, Pending_hits = 72404, Reservation_fails = 379034
	L1D_cache_core[8]: Access = 7859211, Miss = 3397899, Miss_rate = 0.432, Pending_hits = 75863, Reservation_fails = 433668
	L1D_cache_core[9]: Access = 7371013, Miss = 3046924, Miss_rate = 0.413, Pending_hits = 74961, Reservation_fails = 380779
	L1D_cache_core[10]: Access = 7967510, Miss = 3341761, Miss_rate = 0.419, Pending_hits = 75814, Reservation_fails = 404467
	L1D_cache_core[11]: Access = 7748523, Miss = 3409722, Miss_rate = 0.440, Pending_hits = 78462, Reservation_fails = 463241
	L1D_cache_core[12]: Access = 7660247, Miss = 3299991, Miss_rate = 0.431, Pending_hits = 75855, Reservation_fails = 421456
	L1D_cache_core[13]: Access = 7998799, Miss = 3446085, Miss_rate = 0.431, Pending_hits = 76294, Reservation_fails = 442589
	L1D_cache_core[14]: Access = 7838442, Miss = 3339107, Miss_rate = 0.426, Pending_hits = 77418, Reservation_fails = 427555
	L1D_cache_core[15]: Access = 6706915, Miss = 2641826, Miss_rate = 0.394, Pending_hits = 68441, Reservation_fails = 350387
	L1D_cache_core[16]: Access = 7784040, Miss = 3367897, Miss_rate = 0.433, Pending_hits = 76362, Reservation_fails = 440533
	L1D_cache_core[17]: Access = 7730799, Miss = 3346927, Miss_rate = 0.433, Pending_hits = 77701, Reservation_fails = 428098
	L1D_cache_core[18]: Access = 7709507, Miss = 3327465, Miss_rate = 0.432, Pending_hits = 75789, Reservation_fails = 443040
	L1D_cache_core[19]: Access = 8030177, Miss = 3396954, Miss_rate = 0.423, Pending_hits = 75803, Reservation_fails = 433499
	L1D_cache_core[20]: Access = 7839023, Miss = 3294784, Miss_rate = 0.420, Pending_hits = 76995, Reservation_fails = 435602
	L1D_cache_core[21]: Access = 7630378, Miss = 3289979, Miss_rate = 0.431, Pending_hits = 75436, Reservation_fails = 427099
	L1D_cache_core[22]: Access = 7820086, Miss = 3358752, Miss_rate = 0.430, Pending_hits = 75074, Reservation_fails = 443698
	L1D_cache_core[23]: Access = 7085817, Miss = 2914682, Miss_rate = 0.411, Pending_hits = 72608, Reservation_fails = 379489
	L1D_cache_core[24]: Access = 7645251, Miss = 3247935, Miss_rate = 0.425, Pending_hits = 75559, Reservation_fails = 431472
	L1D_cache_core[25]: Access = 7656057, Miss = 3292880, Miss_rate = 0.430, Pending_hits = 77177, Reservation_fails = 431197
	L1D_cache_core[26]: Access = 7891279, Miss = 3411969, Miss_rate = 0.432, Pending_hits = 77741, Reservation_fails = 469523
	L1D_cache_core[27]: Access = 7782124, Miss = 3298259, Miss_rate = 0.424, Pending_hits = 75400, Reservation_fails = 432736
	L1D_cache_core[28]: Access = 7432938, Miss = 3128573, Miss_rate = 0.421, Pending_hits = 74001, Reservation_fails = 398299
	L1D_cache_core[29]: Access = 7522954, Miss = 3117014, Miss_rate = 0.414, Pending_hits = 73800, Reservation_fails = 378812
	L1D_total_cache_accesses = 230678459
	L1D_total_cache_misses = 98110560
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2269075
	L1D_total_cache_reservation_fails = 12621009
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125547134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66719488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9181824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25313584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269075
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219849281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829178

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9025510
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 587019, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
394981, 368643, 409284, 392894, 395975, 395560, 384007, 395046, 372535, 376989, 401728, 396696, 387983, 379533, 368086, 362627, 373538, 350480, 354982, 374157, 372774, 356051, 386548, 407851, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11617093952
gpgpu_n_tot_w_icount = 363034186
gpgpu_n_stall_shd_mem = 65722070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115120660
gpgpu_n_mem_write_global = 10829178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 487963844
gpgpu_n_store_insn = 46686905
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129502208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53542926
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100276841	W0_Idle:421892303	W0_Scoreboard:-590982202	W1:109530339	W2:36344709	W3:19561984	W4:12796033	W5:9302163	W6:7260834	W7:5918403	W8:4949902	W9:4235445	W10:3711368	W11:3237176	W12:2899847	W13:2554473	W14:2287280	W15:2055624	W16:1806803	W17:1615096	W18:1423978	W19:1255072	W20:1126789	W21:1003627	W22:916297	W23:883105	W24:905575	W25:969962	W26:1113145	W27:1308780	W28:1594515	W29:1934985	W30:2376368	W31:2956712	W32:113197797
single_issue_nums: WS0:90594243	WS1:90448305	WS2:91045907	WS3:90945731	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 736264576 {8:92033072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433167120 {40:10829178,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3681322880 {40:92033072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86633424 {8:10829178,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41923334 	1728847 	2626830 	4616381 	8711945 	6833039 	4370008 	2431760 	984048 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56019750 	64176757 	3015627 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98325221 	1715855 	203970 	92003 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104085045 	13478994 	5162636 	2115962 	758559 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4795 	42221 	61 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385117  1.393351  1.379875  1.383860  1.376317  1.378985  1.390764  1.386531  1.379403  1.377911  1.375156  1.381254  1.386495  1.392867  1.375519  1.382984 
dram[1]:  1.385109  1.387830  1.376639  1.378403  1.376989  1.378345  1.383165  1.387472  1.380410  1.377968  1.378076  1.381292  1.387726  1.388404  1.375267  1.375063 
dram[2]:  1.382872  1.386403  1.382769  1.380977  1.378293  1.375568  1.387616  1.383009  1.378819  1.379367  1.383103  1.377052  1.391633  1.386536  1.378566  1.375955 
dram[3]:  1.384283  1.387158  1.383094  1.377058  1.377373  1.375101  1.386825  1.384393  1.381041  1.376124  1.378537  1.377982  1.393887  1.391464  1.377091  1.382121 
dram[4]:  1.385936  1.388263  1.375491  1.377144  1.380516  1.377851  1.387288  1.387901  1.374858  1.377949  1.374642  1.378448  1.389740  1.392833  1.377475  1.381786 
dram[5]:  1.386387  1.386624  1.376534  1.381885  1.378252  1.374714  1.382690  1.388366  1.375462  1.379196  1.375885  1.375157  1.392914  1.394088  1.379260  1.382356 
dram[6]:  1.385526  1.385229  1.384478  1.378103  1.377428  1.377118  1.387280  1.380088  1.385198  1.383515  1.377410  1.378100  1.396595  1.389403  1.377711  1.378403 
dram[7]:  1.391570  1.389165  1.375638  1.377741  1.379550  1.376555  1.390071  1.386364  1.381328  1.380730  1.375411  1.376347  1.391002  1.390231  1.379721  1.377369 
dram[8]:  1.382484  1.389203  1.374120  1.382077  1.376750  1.376466  1.383229  1.382792  1.377070  1.381791  1.373408  1.377775  1.383910  1.386654  1.379104  1.377071 
dram[9]:  1.387258  1.391037  1.372943  1.379660  1.380067  1.379166  1.384085  1.385688  1.383388  1.378911  1.374027  1.378939  1.393138  1.395515  1.376978  1.379784 
dram[10]:  1.389734  1.389543  1.384537  1.379635  1.382228  1.372882  1.383430  1.383479  1.380339  1.378910  1.379041  1.374336  1.390539  1.393733  1.380930  1.376672 
dram[11]:  1.387790  1.387590  1.381485  1.383950  1.381586  1.377533  1.383859  1.387653  1.382126  1.384732  1.377030  1.378283  1.390506  1.393763  1.379845  1.378542 
average row locality = 74565653/53952809 = 1.382053
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336033    332479    337408    338391    339444    339373    328924    332532    331823    333273    335568    334143    334652    334152    338247    335599 
dram[1]:    336013    333359    343618    341340    340215    338669    336878    332937    331263    335813    335114    332924    334810    334015    339308    340134 
dram[2]:    337840    333777    336396    340068    338040    340283    332369    336755    333222    332823    330256    339729    332483    335594    337498    339693 
dram[3]:    336652    334122    335949    342378    341388    343236    333772    335760    332096    335607    337428    338007    331026    333837    339218    335322 
dram[4]:    334709    334348    342853    343242    337297    338149    332324    332430    335558    334231    338219    336711    332632    331019    337548    335866 
dram[5]:    334555    334656    343319    336755    340225    343539    335988    333400    335169    333866    337445    338837    329789    329707    337373    335085 
dram[6]:    336921    336357    335709    340148    340571    340157    334339    338297    330912    331175    335035    334431    328289    334511    339158    339599 
dram[7]:    333375    332871    343270    342298    340496    341455    330994    331428    332042    332355    338504    338919    334507    332993    337991    338817 
dram[8]:    335675    332765    344814    339054    341834    342830    333640    336277    333690    331662    339659    337746    336592    337235    337111    341105 
dram[9]:    333681    331596    344808    340820    339912    338887    335996    334256    329398    332853    340118    336608    333064    332199    338863    337817 
dram[10]:    332171    332339    334923    339687    336142    342361    335678    336570    331581    332292    336672    340459    334450    332324    337261    340993 
dram[11]:    332978    332542    338301    335154    335391    340780    336031    330627    330239    329025    337410    337327    333780    330481    338810    335784 
total dram reads = 64538971
bank skew: 344814/328289 = 1.05
chip skew: 5401689/5354660 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79471     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79642     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447877
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283080 = 1.01
average mf latency per bank:
dram[0]:        519       548       540       566       536       556       514       538       526       543       514       535       526       546       529       549
dram[1]:        507       501       535       533       527       525       510       504       510       507       506       494       516       512       513       508
dram[2]:        519       510       550       539       528       519       512       510       515       504       504       506       516       514       515       518
dram[3]:        516       524       530       524       522       518       510       503       509       508       504       506       513       519       518       517
dram[4]:        525       517       537       552       524       521       511       520       521       517       513       511       519       522       521       521
dram[5]:        514       514       543       539       525       525       514       512       518       513       508       509       520       519       521       518
dram[6]:        522       521       545       543       523       522       512       513       521       513       506       509       525       523       520       519
dram[7]:        530       521       545       550       528       526       510       504       509       510       514       510      2525       525       516       515
dram[8]:        528       516       560       545       533       530      2664       512       523       515       516       513       531       526       521       519
dram[9]:        515       515       536       538       522       524       511       519       508       512       510       514       525       527       510       513
dram[10]:        516       513       543       546       522       523       512       511       515       513       515       511       523       518       517       515
dram[11]:        506       499       527       521       504       512       503       495       502       506       495       497       512       511       505       502
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107222133 n_act=4480006 n_pre=4479990 n_ref_event=0 n_req=6195181 n_rd=5362041 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2179
n_activity=89470207 dram_eff=0.2971
bk0: 336033a 95614168i bk1: 332479a 96045173i bk2: 337408a 95597978i bk3: 338391a 95643841i bk4: 339444a 95530227i bk5: 339373a 95485076i bk6: 328924a 96593756i bk7: 332532a 96132070i bk8: 331823a 96189166i bk9: 333273a 95962268i bk10: 335568a 95625308i bk11: 334143a 95738925i bk12: 334652a 95959815i bk13: 334152a 96002680i bk14: 338247a 95341646i bk15: 335599a 95632684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276856
Row_Buffer_Locality_read = 0.305716
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.119784
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.217901 
total_CMD = 121993807 
util_bw = 26582520 
Wasted_Col = 48652550 
Wasted_Row = 8366316 
Idle = 38392421 

BW Util Bottlenecks: 
RCDc_limit = 64122110 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4749727 
rwq = 0 
CCDLc_limit_alone = 3441292 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 121993807 
n_nop = 107222133 
Read = 5362041 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4480006 
n_pre = 4479990 
n_ref = 0 
n_req = 6195181 
total_req = 6645630 

Dual Bus Interface Util: 
issued_total_row = 8959996 
issued_total_col = 6645630 
Row_Bus_Util =  0.073446 
CoL_Bus_Util = 0.054475 
Either_Row_CoL_Bus_Util = 0.121085 
Issued_on_Two_Bus_Simul_Util = 0.006836 
issued_two_Eff = 0.056456 
queue_avg = 3.534747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107148879 n_act=4505377 n_pre=4505361 n_ref_event=0 n_req=6222345 n_rd=5386410 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.2189
n_activity=89413259 dram_eff=0.2987
bk0: 336013a 95586738i bk1: 333359a 95790644i bk2: 343618a 95101979i bk3: 341340a 95271875i bk4: 340215a 95489715i bk5: 338669a 95617118i bk6: 336878a 95850815i bk7: 332937a 96202866i bk8: 331263a 96298955i bk9: 335813a 95839942i bk10: 335114a 95730138i bk11: 332924a 95870855i bk12: 334810a 95830835i bk13: 334015a 95850662i bk14: 339308a 95241922i bk15: 340134a 95160533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275936
Row_Buffer_Locality_read = 0.304755
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.152254
Bank_Level_Parallism_Col = 2.192693
Bank_Level_Parallism_Ready = 1.380119
write_to_read_ratio_blp_rw_average = 0.202230
GrpLevelPara = 1.831255 

BW Util details:
bwutil = 0.218891 
total_CMD = 121993807 
util_bw = 26703388 
Wasted_Col = 48612534 
Wasted_Row = 8243872 
Idle = 38434013 

BW Util Bottlenecks: 
RCDc_limit = 64378547 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4714447 
rwq = 0 
CCDLc_limit_alone = 3400513 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 121993807 
n_nop = 107148879 
Read = 5386410 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4505377 
n_pre = 4505361 
n_ref = 0 
n_req = 6222345 
total_req = 6675847 

Dual Bus Interface Util: 
issued_total_row = 9010738 
issued_total_col = 6675847 
Row_Bus_Util =  0.073862 
CoL_Bus_Util = 0.054723 
Either_Row_CoL_Bus_Util = 0.121686 
Issued_on_Two_Bus_Simul_Util = 0.006899 
issued_two_Eff = 0.056697 
queue_avg = 3.351936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107172620 n_act=4498193 n_pre=4498177 n_ref_event=0 n_req=6215367 n_rd=5376826 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2187
n_activity=89321645 dram_eff=0.2987
bk0: 337840a 95232155i bk1: 333777a 95508174i bk2: 336396a 95605299i bk3: 340068a 95319868i bk4: 338040a 95452991i bk5: 340283a 95164126i bk6: 332369a 96023809i bk7: 336755a 95552103i bk8: 333222a 95839067i bk9: 332823a 95817826i bk10: 330256a 95979509i bk11: 339729a 95121252i bk12: 332483a 95904361i bk13: 335594a 95564610i bk14: 337498a 95221640i bk15: 339693a 95008475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276279
Row_Buffer_Locality_read = 0.305259
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.188729
Bank_Level_Parallism_Col = 2.195964
Bank_Level_Parallism_Ready = 1.383784
write_to_read_ratio_blp_rw_average = 0.202843
GrpLevelPara = 1.833028 

BW Util details:
bwutil = 0.218666 
total_CMD = 121993807 
util_bw = 26675944 
Wasted_Col = 48503921 
Wasted_Row = 8270814 
Idle = 38543128 

BW Util Bottlenecks: 
RCDc_limit = 64183078 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4697028 
rwq = 0 
CCDLc_limit_alone = 3386940 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 121993807 
n_nop = 107172620 
Read = 5376826 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4498193 
n_pre = 4498177 
n_ref = 0 
n_req = 6215367 
total_req = 6668986 

Dual Bus Interface Util: 
issued_total_row = 8996370 
issued_total_col = 6668986 
Row_Bus_Util =  0.073744 
CoL_Bus_Util = 0.054667 
Either_Row_CoL_Bus_Util = 0.121491 
Issued_on_Two_Bus_Simul_Util = 0.006920 
issued_two_Eff = 0.056957 
queue_avg = 3.498310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107161164 n_act=4502836 n_pre=4502820 n_ref_event=0 n_req=6223088 n_rd=5385798 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2188
n_activity=89359439 dram_eff=0.2988
bk0: 336652a 95311006i bk1: 334122a 95561329i bk2: 335949a 95498056i bk3: 342378a 94931381i bk4: 341388a 95169392i bk5: 343236a 94886356i bk6: 333772a 95739728i bk7: 335760a 95657133i bk8: 332096a 96012505i bk9: 335607a 95528080i bk10: 337428a 95242253i bk11: 338007a 95199592i bk12: 331026a 96161320i bk13: 333837a 95904214i bk14: 339218a 95019108i bk15: 335322a 95370528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276431
Row_Buffer_Locality_read = 0.305316
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.195503
Bank_Level_Parallism_Col = 2.194063
Bank_Level_Parallism_Ready = 1.378673
write_to_read_ratio_blp_rw_average = 0.202644
GrpLevelPara = 1.832535 

BW Util details:
bwutil = 0.218844 
total_CMD = 121993807 
util_bw = 26697612 
Wasted_Col = 48566407 
Wasted_Row = 8264240 
Idle = 38465548 

BW Util Bottlenecks: 
RCDc_limit = 64279952 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4738984 
rwq = 0 
CCDLc_limit_alone = 3424582 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 121993807 
n_nop = 107161164 
Read = 5385798 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4502836 
n_pre = 4502820 
n_ref = 0 
n_req = 6223088 
total_req = 6674403 

Dual Bus Interface Util: 
issued_total_row = 9005656 
issued_total_col = 6674403 
Row_Bus_Util =  0.073821 
CoL_Bus_Util = 0.054711 
Either_Row_CoL_Bus_Util = 0.121585 
Issued_on_Two_Bus_Simul_Util = 0.006946 
issued_two_Eff = 0.057132 
queue_avg = 3.587485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107180236 n_act=4496623 n_pre=4496607 n_ref_event=0 n_req=6212964 n_rd=5377136 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2185
n_activity=89427680 dram_eff=0.2981
bk0: 334709a 95621531i bk1: 334348a 95538379i bk2: 342853a 94938880i bk3: 343242a 94929284i bk4: 337297a 95548500i bk5: 338149a 95407333i bk6: 332324a 96104546i bk7: 332430a 96051538i bk8: 335558a 95661998i bk9: 334231a 95824912i bk10: 338219a 95233533i bk11: 336711a 95337408i bk12: 332632a 95920499i bk13: 331019a 96115901i bk14: 337548a 95242552i bk15: 335866a 95380895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276252
Row_Buffer_Locality_read = 0.305151
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.171658
Bank_Level_Parallism_Col = 2.187678
Bank_Level_Parallism_Ready = 1.377216
write_to_read_ratio_blp_rw_average = 0.202176
GrpLevelPara = 1.828075 

BW Util details:
bwutil = 0.218487 
total_CMD = 121993807 
util_bw = 26654092 
Wasted_Col = 48651174 
Wasted_Row = 8287546 
Idle = 38400995 

BW Util Bottlenecks: 
RCDc_limit = 64259815 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4763557 
rwq = 0 
CCDLc_limit_alone = 3452622 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 121993807 
n_nop = 107180236 
Read = 5377136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4496623 
n_pre = 4496607 
n_ref = 0 
n_req = 6212964 
total_req = 6663523 

Dual Bus Interface Util: 
issued_total_row = 8993230 
issued_total_col = 6663523 
Row_Bus_Util =  0.073719 
CoL_Bus_Util = 0.054622 
Either_Row_CoL_Bus_Util = 0.121429 
Issued_on_Two_Bus_Simul_Util = 0.006912 
issued_two_Eff = 0.056920 
queue_avg = 3.535568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107175450 n_act=4498628 n_pre=4498612 n_ref_event=0 n_req=6216140 n_rd=5379708 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2186
n_activity=89350539 dram_eff=0.2985
bk0: 334555a 95647452i bk1: 334656a 95573674i bk2: 343319a 94970260i bk3: 336755a 95451385i bk4: 340225a 95345440i bk5: 343539a 94946857i bk6: 335988a 95700006i bk7: 333400a 96004162i bk8: 335169a 95706831i bk9: 333866a 95998090i bk10: 337445a 95263160i bk11: 338837a 95148070i bk12: 329789a 96253251i bk13: 329707a 96192405i bk14: 337373a 95395215i bk15: 335085a 95570822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276299
Row_Buffer_Locality_read = 0.305221
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.175150
Bank_Level_Parallism_Col = 2.191790
Bank_Level_Parallism_Ready = 1.380764
write_to_read_ratio_blp_rw_average = 0.202714
GrpLevelPara = 1.830432 

BW Util details:
bwutil = 0.218602 
total_CMD = 121993807 
util_bw = 26668048 
Wasted_Col = 48564918 
Wasted_Row = 8265589 
Idle = 38495252 

BW Util Bottlenecks: 
RCDc_limit = 64255397 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4702732 
rwq = 0 
CCDLc_limit_alone = 3397258 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 121993807 
n_nop = 107175450 
Read = 5379708 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4498628 
n_pre = 4498612 
n_ref = 0 
n_req = 6216140 
total_req = 6667012 

Dual Bus Interface Util: 
issued_total_row = 8997240 
issued_total_col = 6667012 
Row_Bus_Util =  0.073752 
CoL_Bus_Util = 0.054650 
Either_Row_CoL_Bus_Util = 0.121468 
Issued_on_Two_Bus_Simul_Util = 0.006934 
issued_two_Eff = 0.057084 
queue_avg = 3.490788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107188163 n_act=4491857 n_pre=4491841 n_ref_event=0 n_req=6210172 n_rd=5375609 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2184
n_activity=89407090 dram_eff=0.298
bk0: 336921a 95348069i bk1: 336357a 95445539i bk2: 335709a 95722948i bk3: 340148a 95403007i bk4: 340571a 95365825i bk5: 340157a 95296328i bk6: 334339a 95933330i bk7: 338297a 95495626i bk8: 330912a 96311479i bk9: 331175a 96319205i bk10: 335035a 95546842i bk11: 334431a 95635667i bk12: 328289a 96291860i bk13: 334511a 95742183i bk14: 339158a 95145539i bk15: 339599a 95049992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276694
Row_Buffer_Locality_read = 0.305603
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.162343
Bank_Level_Parallism_Col = 2.189982
Bank_Level_Parallism_Ready = 1.381072
write_to_read_ratio_blp_rw_average = 0.202288
GrpLevelPara = 1.829596 

BW Util details:
bwutil = 0.218428 
total_CMD = 121993807 
util_bw = 26646848 
Wasted_Col = 48566612 
Wasted_Row = 8320165 
Idle = 38460182 

BW Util Bottlenecks: 
RCDc_limit = 64205629 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4691090 
rwq = 0 
CCDLc_limit_alone = 3385682 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 121993807 
n_nop = 107188163 
Read = 5375609 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4491857 
n_pre = 4491841 
n_ref = 0 
n_req = 6210172 
total_req = 6661712 

Dual Bus Interface Util: 
issued_total_row = 8983698 
issued_total_col = 6661712 
Row_Bus_Util =  0.073641 
CoL_Bus_Util = 0.054607 
Either_Row_CoL_Bus_Util = 0.121364 
Issued_on_Two_Bus_Simul_Util = 0.006884 
issued_two_Eff = 0.056719 
queue_avg = 3.493745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49375
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107172279 n_act=4498196 n_pre=4498180 n_ref_event=0 n_req=6218074 n_rd=5382315 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2187
n_activity=89390269 dram_eff=0.2985
bk0: 333375a 95784612i bk1: 332871a 95677986i bk2: 343270a 94841292i bk3: 342298a 94971996i bk4: 340496a 95227053i bk5: 341455a 95151620i bk6: 330994a 96155531i bk7: 331428a 95983118i bk8: 332042a 96061113i bk9: 332355a 95853656i bk10: 338504a 95166617i bk11: 338919a 95095085i bk12: 334507a 95779117i bk13: 332993a 95729373i bk14: 337991a 95149199i bk15: 338817a 95029409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276593
Row_Buffer_Locality_read = 0.305455
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.189961
Bank_Level_Parallism_Col = 2.192276
Bank_Level_Parallism_Ready = 1.378235
write_to_read_ratio_blp_rw_average = 0.202534
GrpLevelPara = 1.831877 

BW Util details:
bwutil = 0.218688 
total_CMD = 121993807 
util_bw = 26678540 
Wasted_Col = 48567757 
Wasted_Row = 8287238 
Idle = 38460272 

BW Util Bottlenecks: 
RCDc_limit = 64246756 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4730888 
rwq = 0 
CCDLc_limit_alone = 3419154 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 121993807 
n_nop = 107172279 
Read = 5382315 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4498196 
n_pre = 4498180 
n_ref = 0 
n_req = 6218074 
total_req = 6669635 

Dual Bus Interface Util: 
issued_total_row = 8996376 
issued_total_col = 6669635 
Row_Bus_Util =  0.073745 
CoL_Bus_Util = 0.054672 
Either_Row_CoL_Bus_Util = 0.121494 
Issued_on_Two_Bus_Simul_Util = 0.006922 
issued_two_Eff = 0.056977 
queue_avg = 3.590337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59034
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107111502 n_act=4521999 n_pre=4521983 n_ref_event=0 n_req=6241286 n_rd=5401689 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2195
n_activity=89438962 dram_eff=0.2994
bk0: 335675a 95089570i bk1: 332765a 95531810i bk2: 344814a 94491798i bk3: 339054a 95008713i bk4: 341834a 94931924i bk5: 342830a 94744458i bk6: 333640a 95606214i bk7: 336277a 95468794i bk8: 333690a 95580234i bk9: 331662a 95739487i bk10: 339659a 94815480i bk11: 337746a 94920277i bk12: 336592a 95280441i bk13: 337235a 95216915i bk14: 337111a 95107350i bk15: 341105a 94716770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275470
Row_Buffer_Locality_read = 0.304183
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.249210
Bank_Level_Parallism_Col = 2.196053
Bank_Level_Parallism_Ready = 1.377713
write_to_read_ratio_blp_rw_average = 0.202526
GrpLevelPara = 1.835056 

BW Util details:
bwutil = 0.219499 
total_CMD = 121993807 
util_bw = 26777580 
Wasted_Col = 48665192 
Wasted_Row = 8200353 
Idle = 38350682 

BW Util Bottlenecks: 
RCDc_limit = 64495491 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4792023 
rwq = 0 
CCDLc_limit_alone = 3473529 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 121993807 
n_nop = 107111502 
Read = 5401689 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4521999 
n_pre = 4521983 
n_ref = 0 
n_req = 6241286 
total_req = 6694395 

Dual Bus Interface Util: 
issued_total_row = 9043982 
issued_total_col = 6694395 
Row_Bus_Util =  0.074135 
CoL_Bus_Util = 0.054875 
Either_Row_CoL_Bus_Util = 0.121992 
Issued_on_Two_Bus_Simul_Util = 0.007017 
issued_two_Eff = 0.057523 
queue_avg = 3.741184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74118
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107175670 n_act=4497798 n_pre=4497782 n_ref_event=0 n_req=6217991 n_rd=5380876 n_rd_L2_A=0 n_write=0 n_wr_bk=1288076 bw_util=0.2187
n_activity=89364758 dram_eff=0.2985
bk0: 333681a 95591427i bk1: 331596a 95820167i bk2: 344808a 94591080i bk3: 340820a 95038440i bk4: 339912a 95309411i bk5: 338887a 95295945i bk6: 335996a 95763987i bk7: 334256a 95861087i bk8: 329398a 96198704i bk9: 332853a 95836354i bk10: 340118a 94900403i bk11: 336608a 95172152i bk12: 333064a 95998840i bk13: 332199a 95992054i bk14: 338863a 95034963i bk15: 337817a 95132371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276648
Row_Buffer_Locality_read = 0.305537
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.195881
Bank_Level_Parallism_Col = 2.192451
Bank_Level_Parallism_Ready = 1.379098
write_to_read_ratio_blp_rw_average = 0.202747
GrpLevelPara = 1.831917 

BW Util details:
bwutil = 0.218665 
total_CMD = 121993807 
util_bw = 26675808 
Wasted_Col = 48536068 
Wasted_Row = 8276901 
Idle = 38505030 

BW Util Bottlenecks: 
RCDc_limit = 64212973 
RCDWRc_limit = 7281618 
WTRc_limit = 23270108 
RTWc_limit = 17653410 
CCDLc_limit = 4709002 
rwq = 0 
CCDLc_limit_alone = 3397709 
WTRc_limit_alone = 22604101 
RTWc_limit_alone = 17008124 

Commands details: 
total_CMD = 121993807 
n_nop = 107175670 
Read = 5380876 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288076 
n_act = 4497798 
n_pre = 4497782 
n_ref = 0 
n_req = 6217991 
total_req = 6668952 

Dual Bus Interface Util: 
issued_total_row = 8995580 
issued_total_col = 6668952 
Row_Bus_Util =  0.073738 
CoL_Bus_Util = 0.054666 
Either_Row_CoL_Bus_Util = 0.121466 
Issued_on_Two_Bus_Simul_Util = 0.006938 
issued_two_Eff = 0.057119 
queue_avg = 3.591335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107193536 n_act=4489764 n_pre=4489748 n_ref_event=0 n_req=6206812 n_rd=5375903 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2183
n_activity=89450514 dram_eff=0.2978
bk0: 332171a 96034569i bk1: 332339a 95986057i bk2: 334923a 96081634i bk3: 339687a 95629254i bk4: 336142a 95868089i bk5: 342361a 95188936i bk6: 335678a 95966233i bk7: 336570a 95851504i bk8: 331581a 96333712i bk9: 332292a 96163270i bk10: 336672a 95603745i bk11: 340459a 95256496i bk12: 334450a 96026442i bk13: 332324a 96304463i bk14: 337261a 95652867i bk15: 340993a 95257388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276639
Row_Buffer_Locality_read = 0.305359
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.120537
Bank_Level_Parallism_Col = 2.186242
Bank_Level_Parallism_Ready = 1.380126
write_to_read_ratio_blp_rw_average = 0.201926
GrpLevelPara = 1.826850 

BW Util details:
bwutil = 0.218339 
total_CMD = 121993807 
util_bw = 26636052 
Wasted_Col = 48631702 
Wasted_Row = 8322817 
Idle = 38403236 

BW Util Bottlenecks: 
RCDc_limit = 64285981 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4690331 
rwq = 0 
CCDLc_limit_alone = 3386390 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 121993807 
n_nop = 107193536 
Read = 5375903 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4489764 
n_pre = 4489748 
n_ref = 0 
n_req = 6206812 
total_req = 6659013 

Dual Bus Interface Util: 
issued_total_row = 8979512 
issued_total_col = 6659013 
Row_Bus_Util =  0.073606 
CoL_Bus_Util = 0.054585 
Either_Row_CoL_Bus_Util = 0.121320 
Issued_on_Two_Bus_Simul_Util = 0.006871 
issued_two_Eff = 0.056638 
queue_avg = 3.378957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37896
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121993807 n_nop=107239635 n_act=4471532 n_pre=4471516 n_ref_event=0 n_req=6186233 n_rd=5354660 n_rd_L2_A=0 n_write=0 n_wr_bk=1283080 bw_util=0.2176
n_activity=89305527 dram_eff=0.2973
bk0: 332978a 96088409i bk1: 332542a 95962379i bk2: 338301a 95800816i bk3: 335154a 96000134i bk4: 335391a 95965271i bk5: 340780a 95485886i bk6: 336031a 96001595i bk7: 330627a 96442978i bk8: 330239a 96523473i bk9: 329025a 96687842i bk10: 337410a 95709183i bk11: 337327a 95666177i bk12: 333780a 96129495i bk13: 330481a 96505910i bk14: 338810a 95646679i bk15: 335784a 95618580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277180
Row_Buffer_Locality_read = 0.306156
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.091981
Bank_Level_Parallism_Col = 2.184165
Bank_Level_Parallism_Ready = 1.380026
write_to_read_ratio_blp_rw_average = 0.201713
GrpLevelPara = 1.824913 

BW Util details:
bwutil = 0.217642 
total_CMD = 121993807 
util_bw = 26550960 
Wasted_Col = 48526377 
Wasted_Row = 8351689 
Idle = 38564781 

BW Util Bottlenecks: 
RCDc_limit = 64006170 
RCDWRc_limit = 7249886 
WTRc_limit = 23169658 
RTWc_limit = 17434857 
CCDLc_limit = 4689825 
rwq = 0 
CCDLc_limit_alone = 3390166 
WTRc_limit_alone = 22504634 
RTWc_limit_alone = 16800222 

Commands details: 
total_CMD = 121993807 
n_nop = 107239635 
Read = 5354660 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283080 
n_act = 4471532 
n_pre = 4471516 
n_ref = 0 
n_req = 6186233 
total_req = 6637740 

Dual Bus Interface Util: 
issued_total_row = 8943048 
issued_total_col = 6637740 
Row_Bus_Util =  0.073307 
CoL_Bus_Util = 0.054410 
Either_Row_CoL_Bus_Util = 0.120942 
Issued_on_Two_Bus_Simul_Util = 0.006776 
issued_two_Eff = 0.056026 
queue_avg = 3.278965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4947024, Miss = 2818637, Miss_rate = 0.570, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4863445, Miss = 2816481, Miss_rate = 0.579, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4938587, Miss = 2833756, Miss_rate = 0.574, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4884371, Miss = 2825734, Miss_rate = 0.579, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4945973, Miss = 2814641, Miss_rate = 0.569, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4903955, Miss = 2835254, Miss_rate = 0.578, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4916417, Miss = 2824062, Miss_rate = 0.574, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4936163, Miss = 2834801, Miss_rate = 0.574, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4947273, Miss = 2827674, Miss_rate = 0.572, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4939250, Miss = 2822530, Miss_rate = 0.571, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4931253, Miss = 2830396, Miss_rate = 0.574, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4873958, Miss = 2822378, Miss_rate = 0.579, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4922235, Miss = 2817462, Miss_rate = 0.572, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4914181, Miss = 2831192, Miss_rate = 0.576, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8471705, Miss = 2827721, Miss_rate = 0.334, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4936111, Miss = 2827671, Miss_rate = 0.573, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9391105, Miss = 2839552, Miss_rate = 0.302, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4913656, Miss = 2835210, Miss_rate = 0.577, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4938247, Miss = 2832377, Miss_rate = 0.574, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4856948, Miss = 2821572, Miss_rate = 0.581, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4904318, Miss = 2815416, Miss_rate = 0.574, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4911937, Miss = 2833563, Miss_rate = 0.577, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4895538, Miss = 2819477, Miss_rate = 0.576, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4866188, Miss = 2808257, Miss_rate = 0.577, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 125949838
L2_total_cache_misses = 67815814
L2_total_cache_miss_rate = 0.5384
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35832506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28706465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115120660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829178
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=125949838
icnt_total_pkts_simt_to_mem=125949838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125949838
Req_Network_cycles = 47570816
Req_Network_injected_packets_per_cycle =       2.6476 
Req_Network_conflicts_per_cycle =       0.3417
Req_Network_conflicts_per_cycle_util =       0.4817
Req_Bank_Level_Parallism =       3.7321
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0986
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6726

Reply_Network_injected_packets_num = 125949838
Reply_Network_cycles = 47570816
Reply_Network_injected_packets_per_cycle =        2.6476
Reply_Network_conflicts_per_cycle =        1.1253
Reply_Network_conflicts_per_cycle_util =       1.5806
Reply_Bank_Level_Parallism =       3.7190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1806
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0883
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 24 min, 4 sec (253444 sec)
gpgpu_simulation_rate = 18133 (inst/sec)
gpgpu_simulation_rate = 187 (cycle/sec)
gpgpu_silicon_slowdown = 7299465x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 35: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 35 
gpu_sim_cycle = 24532
gpu_sim_insn = 17823
gpu_ipc =       0.7265
gpu_tot_sim_cycle = 47595348
gpu_tot_sim_insn = 4595818113
gpu_tot_ipc =      96.5602
gpu_tot_issued_cta = 587020
gpu_occupancy = 11.4351% 
gpu_tot_occupancy = 53.1387% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0325
partiton_level_parallism_total  =       2.6463
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.7320
L2_BW  =       1.4191 GB/Sec
L2_BW_total  =     115.5895 GB/Sec
gpu_total_sim_rate=18131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7942941, Miss = 3422843, Miss_rate = 0.431, Pending_hits = 78286, Reservation_fails = 421573
	L1D_cache_core[1]: Access = 7728492, Miss = 3323441, Miss_rate = 0.430, Pending_hits = 75329, Reservation_fails = 427281
	L1D_cache_core[2]: Access = 7546946, Miss = 3240046, Miss_rate = 0.429, Pending_hits = 76011, Reservation_fails = 418864
	L1D_cache_core[3]: Access = 7832457, Miss = 3302427, Miss_rate = 0.422, Pending_hits = 76088, Reservation_fails = 409436
	L1D_cache_core[4]: Access = 7812554, Miss = 3451290, Miss_rate = 0.442, Pending_hits = 78581, Reservation_fails = 451901
	L1D_cache_core[5]: Access = 7728624, Miss = 3262326, Miss_rate = 0.422, Pending_hits = 75424, Reservation_fails = 405388
	L1D_cache_core[6]: Access = 7697176, Miss = 3221796, Miss_rate = 0.419, Pending_hits = 74398, Reservation_fails = 410293
	L1D_cache_core[7]: Access = 7680187, Miss = 3169686, Miss_rate = 0.413, Pending_hits = 72523, Reservation_fails = 379183
	L1D_cache_core[8]: Access = 7859211, Miss = 3397899, Miss_rate = 0.432, Pending_hits = 75863, Reservation_fails = 433668
	L1D_cache_core[9]: Access = 7371013, Miss = 3046924, Miss_rate = 0.413, Pending_hits = 74961, Reservation_fails = 380779
	L1D_cache_core[10]: Access = 7967510, Miss = 3341761, Miss_rate = 0.419, Pending_hits = 75814, Reservation_fails = 404467
	L1D_cache_core[11]: Access = 7748523, Miss = 3409722, Miss_rate = 0.440, Pending_hits = 78462, Reservation_fails = 463241
	L1D_cache_core[12]: Access = 7660247, Miss = 3299991, Miss_rate = 0.431, Pending_hits = 75855, Reservation_fails = 421456
	L1D_cache_core[13]: Access = 7998799, Miss = 3446085, Miss_rate = 0.431, Pending_hits = 76294, Reservation_fails = 442589
	L1D_cache_core[14]: Access = 7838442, Miss = 3339107, Miss_rate = 0.426, Pending_hits = 77418, Reservation_fails = 427555
	L1D_cache_core[15]: Access = 6706915, Miss = 2641826, Miss_rate = 0.394, Pending_hits = 68441, Reservation_fails = 350387
	L1D_cache_core[16]: Access = 7784040, Miss = 3367897, Miss_rate = 0.433, Pending_hits = 76362, Reservation_fails = 440533
	L1D_cache_core[17]: Access = 7730799, Miss = 3346927, Miss_rate = 0.433, Pending_hits = 77701, Reservation_fails = 428098
	L1D_cache_core[18]: Access = 7709507, Miss = 3327465, Miss_rate = 0.432, Pending_hits = 75789, Reservation_fails = 443040
	L1D_cache_core[19]: Access = 8030177, Miss = 3396954, Miss_rate = 0.423, Pending_hits = 75803, Reservation_fails = 433499
	L1D_cache_core[20]: Access = 7839023, Miss = 3294784, Miss_rate = 0.420, Pending_hits = 76995, Reservation_fails = 435602
	L1D_cache_core[21]: Access = 7630378, Miss = 3289979, Miss_rate = 0.431, Pending_hits = 75436, Reservation_fails = 427099
	L1D_cache_core[22]: Access = 7820086, Miss = 3358752, Miss_rate = 0.430, Pending_hits = 75074, Reservation_fails = 443698
	L1D_cache_core[23]: Access = 7085817, Miss = 2914682, Miss_rate = 0.411, Pending_hits = 72608, Reservation_fails = 379489
	L1D_cache_core[24]: Access = 7645251, Miss = 3247935, Miss_rate = 0.425, Pending_hits = 75559, Reservation_fails = 431472
	L1D_cache_core[25]: Access = 7656057, Miss = 3292880, Miss_rate = 0.430, Pending_hits = 77177, Reservation_fails = 431197
	L1D_cache_core[26]: Access = 7891279, Miss = 3411969, Miss_rate = 0.432, Pending_hits = 77741, Reservation_fails = 469523
	L1D_cache_core[27]: Access = 7782124, Miss = 3298259, Miss_rate = 0.424, Pending_hits = 75400, Reservation_fails = 432736
	L1D_cache_core[28]: Access = 7432938, Miss = 3128573, Miss_rate = 0.421, Pending_hits = 74001, Reservation_fails = 398299
	L1D_cache_core[29]: Access = 7522954, Miss = 3117014, Miss_rate = 0.414, Pending_hits = 73800, Reservation_fails = 378812
	L1D_total_cache_accesses = 230680467
	L1D_total_cache_misses = 98111240
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2269194
	L1D_total_cache_reservation_fails = 12621158
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125548226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66719908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9181973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25313761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269194
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4751807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219851089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829378

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9025659
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439176
ctas_completed 587020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
394981, 368643, 409284, 392894, 395975, 395560, 384007, 395046, 372535, 376989, 401728, 396696, 387983, 379533, 368086, 362627, 373538, 350480, 354982, 374157, 372774, 356051, 386548, 407851, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11617148992
gpgpu_n_tot_w_icount = 363035906
gpgpu_n_stall_shd_mem = 65722741
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115121257
gpgpu_n_mem_write_global = 10829378
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 487966426
gpgpu_n_store_insn = 46687235
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129504768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53543528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179213
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100277045	W0_Idle:421907423	W0_Scoreboard:-590921122	W1:109530716	W2:36345059	W3:19562063	W4:12796167	W5:9302267	W6:7260845	W7:5918414	W8:4949902	W9:4235473	W10:3711390	W11:3237215	W12:2899877	W13:2554473	W14:2287280	W15:2055624	W16:1806803	W17:1615121	W18:1423992	W19:1255100	W20:1126833	W21:1003627	W22:916297	W23:883132	W24:905616	W25:969975	W26:1113145	W27:1308794	W28:1594545	W29:1935011	W30:2376368	W31:2956712	W32:113198070
single_issue_nums: WS0:90594823	WS1:90448813	WS2:91046273	WS3:90945997	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 736269352 {8:92033669,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433175120 {40:10829378,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3681346760 {40:92033669,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86635024 {8:10829378,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41923735 	1728851 	2626842 	4616412 	8711991 	6833039 	4370008 	2431760 	984048 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56020052 	64177252 	3015627 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98325996 	1715877 	203970 	92003 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104085747 	13479075 	5162649 	2115963 	758559 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4796 	42240 	61 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385117  1.393343  1.379896  1.383882  1.376327  1.378988  1.390763  1.386528  1.379405  1.377906  1.375156  1.381254  1.386489  1.392866  1.375520  1.382989 
dram[1]:  1.385113  1.387829  1.376648  1.378419  1.376989  1.378347  1.383165  1.387472  1.380416  1.377964  1.378075  1.381291  1.387724  1.388401  1.375267  1.375062 
dram[2]:  1.382868  1.386402  1.382778  1.380978  1.378292  1.375569  1.387617  1.383005  1.378819  1.379365  1.383101  1.377054  1.391632  1.386536  1.378566  1.375955 
dram[3]:  1.384283  1.387158  1.383102  1.377077  1.377379  1.375099  1.386827  1.384393  1.381041  1.376140  1.378537  1.377979  1.393887  1.391464  1.377093  1.382120 
dram[4]:  1.385933  1.388265  1.375506  1.377150  1.380515  1.377846  1.387283  1.387898  1.374862  1.377957  1.374639  1.378448  1.389740  1.392830  1.377472  1.381788 
dram[5]:  1.386385  1.386624  1.376553  1.381883  1.378252  1.374714  1.382689  1.388366  1.375461  1.379196  1.375885  1.375153  1.392915  1.394088  1.379260  1.382356 
dram[6]:  1.385526  1.385233  1.384472  1.378103  1.377426  1.377118  1.387279  1.380088  1.385196  1.383521  1.377409  1.378100  1.396595  1.389403  1.377712  1.378405 
dram[7]:  1.391570  1.389165  1.375637  1.377738  1.379550  1.376555  1.390070  1.386362  1.381330  1.380730  1.375412  1.376345  1.390999  1.390237  1.379719  1.377369 
dram[8]:  1.382482  1.389205  1.374133  1.382094  1.376749  1.376465  1.383233  1.382792  1.377071  1.381788  1.373404  1.377775  1.383910  1.386655  1.379104  1.377071 
dram[9]:  1.387256  1.391037  1.372941  1.379669  1.380067  1.379165  1.384084  1.385685  1.383397  1.378924  1.374026  1.378939  1.393139  1.395514  1.376978  1.379784 
dram[10]:  1.389733  1.389542  1.384577  1.379666  1.382226  1.372881  1.383427  1.383478  1.380341  1.378907  1.379039  1.374333  1.390540  1.393733  1.380930  1.376672 
dram[11]:  1.387789  1.387588  1.381492  1.383955  1.381587  1.377534  1.383859  1.387659  1.382134  1.384731  1.377030  1.378283  1.390508  1.393763  1.379843  1.378541 
average row locality = 74566147/53953115 = 1.382054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336036    332485    337422    338400    339448    339378    328925    332534    331825    333277    335568    334143    334656    334153    338250    335603 
dram[1]:    336017    333360    343622    341353    340215    338671    336878    332937    331266    335816    335115    332928    334811    334017    339308    340135 
dram[2]:    337843    333778    336400    340074    338041    340286    332372    336758    333226    332825    330258    339731    332484    335594    337498    339693 
dram[3]:    336652    334122    335954    342389    341394    343237    333774    335760    332099    335613    337428    338009    331026    333837    339220    335323 
dram[4]:    334711    334353    342863    343252    337298    338153    332327    332432    335559    334236    338222    336711    332636    331021    337550    335868 
dram[5]:    334556    334656    343330    336760    340225    343539    335989    333400    335170    333870    337445    338840    329792    329707    337373    335085 
dram[6]:    336921    336361    335714    340148    340572    340157    334340    338297    330913    331178    335036    334431    328289    334511    339161    339601 
dram[7]:    333379    332871    343271    342301    340496    341455    330998    331433    332044    332355    338507    338921    334509    332999    337992    338817 
dram[8]:    335677    332767    344823    339063    341835    342834    333641    336281    333693    331664    339662    337746    336592    337238    337111    341105 
dram[9]:    333682    331599    344813    340828    339912    338888    335997    334258    329402    332858    340119    336608    333067    332200    338863    337817 
dram[10]:    332172    332340    334937    339700    336143    342362    335680    336571    331583    332302    336673    340461    334453    332324    337261    340993 
dram[11]:    332979    332543    338310    335169    335394    340783    336035    330630    330241    329026    337410    337327    333782    330484    338812    335785 
total dram reads = 64539465
bank skew: 344823/328289 = 1.05
chip skew: 5401732/5354710 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79471     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79642     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447877
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283080 = 1.01
average mf latency per bank:
dram[0]:        519       548       540       566       536       556       514       538       526       543       514       535       526       546       529       549
dram[1]:        507       501       535       533       527       525       510       504       510       507       506       494       516       512       513       508
dram[2]:        519       510       550       539       528       519       512       510       515       504       504       506       516       514       515       518
dram[3]:        516       524       530       524       522       518       510       503       509       508       504       506       513       519       518       517
dram[4]:        525       517       537       552       524       521       511       520       521       517       513       511       519       522       521       521
dram[5]:        514       514       543       539       525       525       514       512       518       513       508       509       520       519       521       518
dram[6]:        522       521       545       543       523       522       512       513       521       513       506       509       525       523       520       519
dram[7]:        530       521       545       550       528       526       510       504       509       510       514       510      2525       525       516       515
dram[8]:        528       516       560       545       533       530      2664       512       523       515       516       513       531       526       521       519
dram[9]:        515       515       536       538       522       524       511       519       508       512       510       514       525       527       510       513
dram[10]:        516       513       543       546       522       523       512       511       515       513       515       511       523       518       517       515
dram[11]:        506       499       527       521       504       512       503       495       502       506       495       497       512       511       505       502
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107284906 n_act=4480043 n_pre=4480027 n_ref_event=0 n_req=6195243 n_rd=5362103 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2178
n_activity=89472804 dram_eff=0.2971
bk0: 336036a 95676980i bk1: 332485a 96107785i bk2: 337422a 95660550i bk3: 338400a 95706618i bk4: 339448a 95593055i bk5: 339378a 95547833i bk6: 328925a 96656615i bk7: 332534a 96194883i bk8: 331825a 96252030i bk9: 333277a 96024986i bk10: 335568a 95688216i bk11: 334143a 95801837i bk12: 334656a 96022536i bk13: 334153a 96065540i bk14: 338250a 95404447i bk15: 335603a 95695485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276858
Row_Buffer_Locality_read = 0.305717
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.119722
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379177
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.217790 
total_CMD = 122056716 
util_bw = 26582768 
Wasted_Col = 48653238 
Wasted_Row = 8366848 
Idle = 38453862 

BW Util Bottlenecks: 
RCDc_limit = 64122914 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4749753 
rwq = 0 
CCDLc_limit_alone = 3441318 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 122056716 
n_nop = 107284906 
Read = 5362103 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4480043 
n_pre = 4480027 
n_ref = 0 
n_req = 6195243 
total_req = 6645692 

Dual Bus Interface Util: 
issued_total_row = 8960070 
issued_total_col = 6645692 
Row_Bus_Util =  0.073409 
CoL_Bus_Util = 0.054448 
Either_Row_CoL_Bus_Util = 0.121024 
Issued_on_Two_Bus_Simul_Util = 0.006832 
issued_two_Eff = 0.056456 
queue_avg = 3.532930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107211703 n_act=4505400 n_pre=4505384 n_ref_event=0 n_req=6222384 n_rd=5386449 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.2188
n_activity=89415165 dram_eff=0.2986
bk0: 336017a 95649552i bk1: 333360a 95853504i bk2: 343622a 95164823i bk3: 341353a 95334437i bk4: 340215a 95552614i bk5: 338671a 95679967i bk6: 336878a 95913719i bk7: 332937a 96265775i bk8: 331266a 96361809i bk9: 335816a 95902705i bk10: 335115a 95793000i bk11: 332928a 95933622i bk12: 334811a 95893692i bk13: 334017a 95913472i bk14: 339308a 95304832i bk15: 340135a 95223397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275937
Row_Buffer_Locality_read = 0.304756
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.152203
Bank_Level_Parallism_Col = 2.192685
Bank_Level_Parallism_Ready = 1.380117
write_to_read_ratio_blp_rw_average = 0.202229
GrpLevelPara = 1.831249 

BW Util details:
bwutil = 0.218780 
total_CMD = 122056716 
util_bw = 26703544 
Wasted_Col = 48613033 
Wasted_Row = 8244330 
Idle = 38495809 

BW Util Bottlenecks: 
RCDc_limit = 64379065 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4714469 
rwq = 0 
CCDLc_limit_alone = 3400535 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 122056716 
n_nop = 107211703 
Read = 5386449 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4505400 
n_pre = 4505384 
n_ref = 0 
n_req = 6222384 
total_req = 6675886 

Dual Bus Interface Util: 
issued_total_row = 9010784 
issued_total_col = 6675886 
Row_Bus_Util =  0.073825 
CoL_Bus_Util = 0.054695 
Either_Row_CoL_Bus_Util = 0.121624 
Issued_on_Two_Bus_Simul_Util = 0.006896 
issued_two_Eff = 0.056696 
queue_avg = 3.350211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107235442 n_act=4498219 n_pre=4498203 n_ref_event=0 n_req=6215402 n_rd=5376861 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2186
n_activity=89323948 dram_eff=0.2986
bk0: 337843a 95294923i bk1: 333778a 95571038i bk2: 336400a 95668164i bk3: 340074a 95382588i bk4: 338041a 95515852i bk5: 340286a 95226938i bk6: 332372a 96086623i bk7: 336758a 95614867i bk8: 333226a 95901819i bk9: 332825a 95880627i bk10: 330258a 96042313i bk11: 339731a 95184099i bk12: 332484a 95967217i bk13: 335594a 95627515i bk14: 337498a 95284550i bk15: 339693a 95071386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276279
Row_Buffer_Locality_read = 0.305259
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.188674
Bank_Level_Parallism_Col = 2.195955
Bank_Level_Parallism_Ready = 1.383782
write_to_read_ratio_blp_rw_average = 0.202842
GrpLevelPara = 1.833021 

BW Util details:
bwutil = 0.218555 
total_CMD = 122056716 
util_bw = 26676084 
Wasted_Col = 48504492 
Wasted_Row = 8271307 
Idle = 38604833 

BW Util Bottlenecks: 
RCDc_limit = 64183682 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4697030 
rwq = 0 
CCDLc_limit_alone = 3386942 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 122056716 
n_nop = 107235442 
Read = 5376861 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4498219 
n_pre = 4498203 
n_ref = 0 
n_req = 6215402 
total_req = 6669021 

Dual Bus Interface Util: 
issued_total_row = 8996422 
issued_total_col = 6669021 
Row_Bus_Util =  0.073707 
CoL_Bus_Util = 0.054639 
Either_Row_CoL_Bus_Util = 0.121429 
Issued_on_Two_Bus_Simul_Util = 0.006916 
issued_two_Eff = 0.056957 
queue_avg = 3.496507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49651
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107223998 n_act=4502854 n_pre=4502838 n_ref_event=0 n_req=6223127 n_rd=5385837 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2187
n_activity=89360872 dram_eff=0.2988
bk0: 336652a 95373916i bk1: 334122a 95624241i bk2: 335954a 95560861i bk3: 342389a 94994084i bk4: 341394a 95232135i bk5: 343237a 94949212i bk6: 333774a 95802586i bk7: 335760a 95720039i bk8: 332099a 96075312i bk9: 335613a 95590914i bk10: 337428a 95305162i bk11: 338009a 95262401i bk12: 331026a 96224226i bk13: 333837a 95967124i bk14: 339220a 95081965i bk15: 335323a 95433388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276432
Row_Buffer_Locality_read = 0.305318
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.195466
Bank_Level_Parallism_Col = 2.194056
Bank_Level_Parallism_Ready = 1.378671
write_to_read_ratio_blp_rw_average = 0.202643
GrpLevelPara = 1.832530 

BW Util details:
bwutil = 0.218732 
total_CMD = 122056716 
util_bw = 26697768 
Wasted_Col = 48566800 
Wasted_Row = 8264514 
Idle = 38527634 

BW Util Bottlenecks: 
RCDc_limit = 64280352 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4739012 
rwq = 0 
CCDLc_limit_alone = 3424610 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 122056716 
n_nop = 107223998 
Read = 5385837 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4502854 
n_pre = 4502838 
n_ref = 0 
n_req = 6223127 
total_req = 6674442 

Dual Bus Interface Util: 
issued_total_row = 9005692 
issued_total_col = 6674442 
Row_Bus_Util =  0.073783 
CoL_Bus_Util = 0.054683 
Either_Row_CoL_Bus_Util = 0.121523 
Issued_on_Two_Bus_Simul_Util = 0.006943 
issued_two_Eff = 0.057132 
queue_avg = 3.585638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107243016 n_act=4496661 n_pre=4496645 n_ref_event=0 n_req=6213020 n_rd=5377192 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2184
n_activity=89430342 dram_eff=0.298
bk0: 334711a 95684348i bk1: 334353a 95601142i bk2: 342863a 95001585i bk3: 343252a 94991853i bk4: 337298a 95611348i bk5: 338153a 95469996i bk6: 332327a 96167304i bk7: 332432a 96114341i bk8: 335559a 95724902i bk9: 334236a 95887694i bk10: 338222a 95296281i bk11: 336711a 95400316i bk12: 332636a 95983251i bk13: 331021a 96178709i bk14: 337550a 95305363i bk15: 335868a 95443759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276252
Row_Buffer_Locality_read = 0.305152
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.171597
Bank_Level_Parallism_Col = 2.187667
Bank_Level_Parallism_Ready = 1.377213
write_to_read_ratio_blp_rw_average = 0.202174
GrpLevelPara = 1.828068 

BW Util details:
bwutil = 0.218376 
total_CMD = 122056716 
util_bw = 26654316 
Wasted_Col = 48651880 
Wasted_Row = 8288085 
Idle = 38462435 

BW Util Bottlenecks: 
RCDc_limit = 64260632 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4763571 
rwq = 0 
CCDLc_limit_alone = 3452636 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 122056716 
n_nop = 107243016 
Read = 5377192 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4496661 
n_pre = 4496645 
n_ref = 0 
n_req = 6213020 
total_req = 6663579 

Dual Bus Interface Util: 
issued_total_row = 8993306 
issued_total_col = 6663579 
Row_Bus_Util =  0.073681 
CoL_Bus_Util = 0.054594 
Either_Row_CoL_Bus_Util = 0.121367 
Issued_on_Two_Bus_Simul_Util = 0.006908 
issued_two_Eff = 0.056919 
queue_avg = 3.533747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107238292 n_act=4498647 n_pre=4498631 n_ref_event=0 n_req=6216169 n_rd=5379737 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2185
n_activity=89352284 dram_eff=0.2985
bk0: 334556a 95710317i bk1: 334656a 95636586i bk2: 343330a 95032968i bk3: 336760a 95514090i bk4: 340225a 95408343i bk5: 343539a 95009763i bk6: 335989a 95762865i bk7: 333400a 96067070i bk8: 335170a 95769692i bk9: 333870a 96060849i bk10: 337445a 95326065i bk11: 338840a 95210834i bk12: 329792a 96316059i bk13: 329707a 96255313i bk14: 337373a 95458126i bk15: 335085a 95633733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276299
Row_Buffer_Locality_read = 0.305222
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.175108
Bank_Level_Parallism_Col = 2.191783
Bank_Level_Parallism_Ready = 1.380762
write_to_read_ratio_blp_rw_average = 0.202713
GrpLevelPara = 1.830427 

BW Util details:
bwutil = 0.218490 
total_CMD = 122056716 
util_bw = 26668164 
Wasted_Col = 48565349 
Wasted_Row = 8265968 
Idle = 38557235 

BW Util Bottlenecks: 
RCDc_limit = 64255845 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4702743 
rwq = 0 
CCDLc_limit_alone = 3397269 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 122056716 
n_nop = 107238292 
Read = 5379737 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4498647 
n_pre = 4498631 
n_ref = 0 
n_req = 6216169 
total_req = 6667041 

Dual Bus Interface Util: 
issued_total_row = 8997278 
issued_total_col = 6667041 
Row_Bus_Util =  0.073714 
CoL_Bus_Util = 0.054622 
Either_Row_CoL_Bus_Util = 0.121406 
Issued_on_Two_Bus_Simul_Util = 0.006930 
issued_two_Eff = 0.057084 
queue_avg = 3.488990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48899
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107251021 n_act=4491872 n_pre=4491856 n_ref_event=0 n_req=6210193 n_rd=5375630 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2183
n_activity=89408280 dram_eff=0.298
bk0: 336921a 95410981i bk1: 336361a 95508350i bk2: 335714a 95785606i bk3: 340148a 95465909i bk4: 340572a 95428682i bk5: 340157a 95359231i bk6: 334340a 95996188i bk7: 338297a 95558532i bk8: 330913a 96374339i bk9: 331178a 96382057i bk10: 335036a 95609702i bk11: 334431a 95698578i bk12: 328289a 96354773i bk13: 334511a 95805096i bk14: 339161a 95208353i bk15: 339601a 95112846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276694
Row_Buffer_Locality_read = 0.305603
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.162314
Bank_Level_Parallism_Col = 2.189977
Bank_Level_Parallism_Ready = 1.381070
write_to_read_ratio_blp_rw_average = 0.202287
GrpLevelPara = 1.829593 

BW Util details:
bwutil = 0.218316 
total_CMD = 122056716 
util_bw = 26646932 
Wasted_Col = 48566915 
Wasted_Row = 8320429 
Idle = 38522440 

BW Util Bottlenecks: 
RCDc_limit = 64205969 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4691096 
rwq = 0 
CCDLc_limit_alone = 3385688 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 122056716 
n_nop = 107251021 
Read = 5375630 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4491872 
n_pre = 4491856 
n_ref = 0 
n_req = 6210193 
total_req = 6661733 

Dual Bus Interface Util: 
issued_total_row = 8983728 
issued_total_col = 6661733 
Row_Bus_Util =  0.073603 
CoL_Bus_Util = 0.054579 
Either_Row_CoL_Bus_Util = 0.121302 
Issued_on_Two_Bus_Simul_Util = 0.006880 
issued_two_Eff = 0.056719 
queue_avg = 3.491945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49195
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107235105 n_act=4498221 n_pre=4498205 n_ref_event=0 n_req=6218107 n_rd=5382348 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2186
n_activity=89392013 dram_eff=0.2984
bk0: 333379a 95847368i bk1: 332871a 95740893i bk2: 343271a 94904153i bk3: 342301a 95034753i bk4: 340496a 95289962i bk5: 341455a 95214534i bk6: 330998a 96218293i bk7: 331433a 96045818i bk8: 332044a 96123967i bk9: 332355a 95916564i bk10: 338507a 95229406i bk11: 338921a 95157887i bk12: 334509a 95841925i bk13: 332999a 95792133i bk14: 337992a 95212053i bk15: 338817a 95092314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276593
Row_Buffer_Locality_read = 0.305454
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.189918
Bank_Level_Parallism_Col = 2.192269
Bank_Level_Parallism_Ready = 1.378233
write_to_read_ratio_blp_rw_average = 0.202532
GrpLevelPara = 1.831873 

BW Util details:
bwutil = 0.218576 
total_CMD = 122056716 
util_bw = 26678672 
Wasted_Col = 48568235 
Wasted_Row = 8287622 
Idle = 38522187 

BW Util Bottlenecks: 
RCDc_limit = 64247309 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4730896 
rwq = 0 
CCDLc_limit_alone = 3419162 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 122056716 
n_nop = 107235105 
Read = 5382348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4498221 
n_pre = 4498205 
n_ref = 0 
n_req = 6218107 
total_req = 6669668 

Dual Bus Interface Util: 
issued_total_row = 8996426 
issued_total_col = 6669668 
Row_Bus_Util =  0.073707 
CoL_Bus_Util = 0.054644 
Either_Row_CoL_Bus_Util = 0.121432 
Issued_on_Two_Bus_Simul_Util = 0.006919 
issued_two_Eff = 0.056976 
queue_avg = 3.588488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58849
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107174316 n_act=4522025 n_pre=4522009 n_ref_event=0 n_req=6241329 n_rd=5401732 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2194
n_activity=89440885 dram_eff=0.2994
bk0: 335677a 95152391i bk1: 332767a 95594679i bk2: 344823a 94554506i bk3: 339063a 95071467i bk4: 341835a 94994784i bk5: 342834a 94807206i bk6: 333641a 95669117i bk7: 336281a 95531540i bk8: 333693a 95643034i bk9: 331664a 95802294i bk10: 339662a 94878234i bk11: 337746a 94983177i bk12: 336592a 95343347i bk13: 337238a 95279728i bk14: 337111a 95170258i bk15: 341105a 94779684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275471
Row_Buffer_Locality_read = 0.304184
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.249164
Bank_Level_Parallism_Col = 2.196045
Bank_Level_Parallism_Ready = 1.377711
write_to_read_ratio_blp_rw_average = 0.202524
GrpLevelPara = 1.835050 

BW Util details:
bwutil = 0.219388 
total_CMD = 122056716 
util_bw = 26777752 
Wasted_Col = 48665691 
Wasted_Row = 8200729 
Idle = 38412544 

BW Util Bottlenecks: 
RCDc_limit = 64496050 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4792047 
rwq = 0 
CCDLc_limit_alone = 3473553 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 122056716 
n_nop = 107174316 
Read = 5401732 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4522025 
n_pre = 4522009 
n_ref = 0 
n_req = 6241329 
total_req = 6694438 

Dual Bus Interface Util: 
issued_total_row = 9044034 
issued_total_col = 6694438 
Row_Bus_Util =  0.074097 
CoL_Bus_Util = 0.054847 
Either_Row_CoL_Bus_Util = 0.121930 
Issued_on_Two_Bus_Simul_Util = 0.007014 
issued_two_Eff = 0.057522 
queue_avg = 3.739258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107238502 n_act=4497819 n_pre=4497803 n_ref_event=0 n_req=6218026 n_rd=5380911 n_rd_L2_A=0 n_write=0 n_wr_bk=1288076 bw_util=0.2186
n_activity=89366520 dram_eff=0.2985
bk0: 333682a 95654293i bk1: 331599a 95882953i bk2: 344813a 94653790i bk3: 340828a 95101136i bk4: 339912a 95372311i bk5: 338888a 95358801i bk6: 335997a 95826842i bk7: 334258a 95923867i bk8: 329402a 96261546i bk9: 332858a 95899195i bk10: 340119a 94963262i bk11: 336608a 95235061i bk12: 333067a 96061652i bk13: 332200a 96054915i bk14: 338863a 95097874i bk15: 337817a 95195285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276648
Row_Buffer_Locality_read = 0.305538
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.195833
Bank_Level_Parallism_Col = 2.192443
Bank_Level_Parallism_Ready = 1.379096
write_to_read_ratio_blp_rw_average = 0.202746
GrpLevelPara = 1.831911 

BW Util details:
bwutil = 0.218554 
total_CMD = 122056716 
util_bw = 26675948 
Wasted_Col = 48536529 
Wasted_Row = 8277348 
Idle = 38566891 

BW Util Bottlenecks: 
RCDc_limit = 64213445 
RCDWRc_limit = 7281618 
WTRc_limit = 23270108 
RTWc_limit = 17653410 
CCDLc_limit = 4709024 
rwq = 0 
CCDLc_limit_alone = 3397731 
WTRc_limit_alone = 22604101 
RTWc_limit_alone = 17008124 

Commands details: 
total_CMD = 122056716 
n_nop = 107238502 
Read = 5380911 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288076 
n_act = 4497819 
n_pre = 4497803 
n_ref = 0 
n_req = 6218026 
total_req = 6668987 

Dual Bus Interface Util: 
issued_total_row = 8995622 
issued_total_col = 6668987 
Row_Bus_Util =  0.073700 
CoL_Bus_Util = 0.054638 
Either_Row_CoL_Bus_Util = 0.121404 
Issued_on_Two_Bus_Simul_Util = 0.006934 
issued_two_Eff = 0.057119 
queue_avg = 3.589487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58949
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107256341 n_act=4489790 n_pre=4489774 n_ref_event=0 n_req=6206864 n_rd=5375955 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2182
n_activity=89452470 dram_eff=0.2978
bk0: 332172a 96097433i bk1: 332340a 96048924i bk2: 334937a 96144408i bk3: 339700a 95691983i bk4: 336143a 95930947i bk5: 342362a 95251799i bk6: 335680a 96029048i bk7: 336571a 95914367i bk8: 331583a 96396571i bk9: 332302a 96225752i bk10: 336673a 95666591i bk11: 340461a 95319296i bk12: 334453a 96089246i bk13: 332324a 96367363i bk14: 337261a 95715774i bk15: 340993a 95320300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276641
Row_Buffer_Locality_read = 0.305361
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.120492
Bank_Level_Parallism_Col = 2.186233
Bank_Level_Parallism_Ready = 1.380123
write_to_read_ratio_blp_rw_average = 0.201924
GrpLevelPara = 1.826844 

BW Util details:
bwutil = 0.218229 
total_CMD = 122056716 
util_bw = 26636260 
Wasted_Col = 48632228 
Wasted_Row = 8323173 
Idle = 38465055 

BW Util Bottlenecks: 
RCDc_limit = 64286553 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4690349 
rwq = 0 
CCDLc_limit_alone = 3386408 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 122056716 
n_nop = 107256341 
Read = 5375955 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4489790 
n_pre = 4489774 
n_ref = 0 
n_req = 6206864 
total_req = 6659065 

Dual Bus Interface Util: 
issued_total_row = 8979564 
issued_total_col = 6659065 
Row_Bus_Util =  0.073569 
CoL_Bus_Util = 0.054557 
Either_Row_CoL_Bus_Util = 0.121258 
Issued_on_Two_Bus_Simul_Util = 0.006868 
issued_two_Eff = 0.056637 
queue_avg = 3.377218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37722
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122056716 n_nop=107302431 n_act=4471564 n_pre=4471548 n_ref_event=0 n_req=6186283 n_rd=5354710 n_rd_L2_A=0 n_write=0 n_wr_bk=1283080 bw_util=0.2175
n_activity=89307814 dram_eff=0.2973
bk0: 332979a 96151275i bk1: 332543a 96025243i bk2: 338310a 95863420i bk3: 335169a 96062466i bk4: 335394a 96028059i bk5: 340783a 95548684i bk6: 336035a 96064352i bk7: 330630a 96505824i bk8: 330241a 96586377i bk9: 329026a 96750701i bk10: 337410a 95772093i bk11: 337327a 95729089i bk12: 333782a 96192361i bk13: 330484a 96568719i bk14: 338812a 95709462i bk15: 335785a 95681441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277181
Row_Buffer_Locality_read = 0.306156
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.091923
Bank_Level_Parallism_Col = 2.184155
Bank_Level_Parallism_Ready = 1.380024
write_to_read_ratio_blp_rw_average = 0.201711
GrpLevelPara = 1.824906 

BW Util details:
bwutil = 0.217531 
total_CMD = 122056716 
util_bw = 26551160 
Wasted_Col = 48526995 
Wasted_Row = 8352230 
Idle = 38626331 

BW Util Bottlenecks: 
RCDc_limit = 64006881 
RCDWRc_limit = 7249886 
WTRc_limit = 23169658 
RTWc_limit = 17434857 
CCDLc_limit = 4689843 
rwq = 0 
CCDLc_limit_alone = 3390184 
WTRc_limit_alone = 22504634 
RTWc_limit_alone = 16800222 

Commands details: 
total_CMD = 122056716 
n_nop = 107302431 
Read = 5354710 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283080 
n_act = 4471564 
n_pre = 4471548 
n_ref = 0 
n_req = 6186283 
total_req = 6637790 

Dual Bus Interface Util: 
issued_total_row = 8943112 
issued_total_col = 6637790 
Row_Bus_Util =  0.073270 
CoL_Bus_Util = 0.054383 
Either_Row_CoL_Bus_Util = 0.120881 
Issued_on_Two_Bus_Simul_Util = 0.006772 
issued_two_Eff = 0.056026 
queue_avg = 3.277280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4947081, Miss = 2818675, Miss_rate = 0.570, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4863506, Miss = 2816518, Miss_rate = 0.579, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4938603, Miss = 2833770, Miss_rate = 0.574, Pending_hits = 4652, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4884417, Miss = 2825764, Miss_rate = 0.579, Pending_hits = 4743, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4946002, Miss = 2814661, Miss_rate = 0.569, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4903987, Miss = 2835277, Miss_rate = 0.578, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4916456, Miss = 2824087, Miss_rate = 0.574, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4936187, Miss = 2834823, Miss_rate = 0.574, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4947313, Miss = 2827705, Miss_rate = 0.572, Pending_hits = 6375, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4939298, Miss = 2822565, Miss_rate = 0.571, Pending_hits = 4604, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4931277, Miss = 2830415, Miss_rate = 0.574, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4873980, Miss = 2822392, Miss_rate = 0.579, Pending_hits = 4560, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4922256, Miss = 2817476, Miss_rate = 0.572, Pending_hits = 4547, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4914194, Miss = 2831203, Miss_rate = 0.576, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8471741, Miss = 2827744, Miss_rate = 0.334, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4936134, Miss = 2827689, Miss_rate = 0.573, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9391129, Miss = 2839573, Miss_rate = 0.302, Pending_hits = 6739, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4913690, Miss = 2835237, Miss_rate = 0.577, Pending_hits = 4788, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4938267, Miss = 2832393, Miss_rate = 0.574, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4856974, Miss = 2821593, Miss_rate = 0.581, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4904351, Miss = 2815442, Miss_rate = 0.574, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4911973, Miss = 2833593, Miss_rate = 0.577, Pending_hits = 4823, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4895582, Miss = 2819505, Miss_rate = 0.576, Pending_hits = 4563, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4866237, Miss = 2808290, Miss_rate = 0.577, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 125950635
L2_total_cache_misses = 67816390
L2_total_cache_miss_rate = 0.5384
L2_total_cache_pending_hits = 117548
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35832826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28706639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7552453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115121257
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10829378
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=125950635
icnt_total_pkts_simt_to_mem=125950635
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125950635
Req_Network_cycles = 47595348
Req_Network_injected_packets_per_cycle =       2.6463 
Req_Network_conflicts_per_cycle =       0.3415
Req_Network_conflicts_per_cycle_util =       0.4817
Req_Bank_Level_Parallism =       3.7321
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0985
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6712

Reply_Network_injected_packets_num = 125950635
Reply_Network_cycles = 47595348
Reply_Network_injected_packets_per_cycle =        2.6463
Reply_Network_conflicts_per_cycle =        1.1247
Reply_Network_conflicts_per_cycle_util =       1.5806
Reply_Bank_Level_Parallism =       3.7189
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1805
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0882
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 24 min, 27 sec (253467 sec)
gpgpu_simulation_rate = 18131 (inst/sec)
gpgpu_simulation_rate = 187 (cycle/sec)
gpgpu_silicon_slowdown = 7299465x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (3,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
Destroy streams for kernel 36: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 36 
gpu_sim_cycle = 36861
gpu_sim_insn = 77981
gpu_ipc =       2.1155
gpu_tot_sim_cycle = 47632209
gpu_tot_sim_insn = 4595896094
gpu_tot_ipc =      96.4872
gpu_tot_issued_cta = 587023
gpu_occupancy = 16.2090% 
gpu_tot_occupancy = 53.1365% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1048
partiton_level_parallism_total  =       2.6443
partiton_level_parallism_util =       1.2050
partiton_level_parallism_util_total  =       3.7318
L2_BW  =       4.5764 GB/Sec
L2_BW_total  =     115.5036 GB/Sec
gpu_total_sim_rate=18129

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7942941, Miss = 3422843, Miss_rate = 0.431, Pending_hits = 78286, Reservation_fails = 421573
	L1D_cache_core[1]: Access = 7728492, Miss = 3323441, Miss_rate = 0.430, Pending_hits = 75329, Reservation_fails = 427281
	L1D_cache_core[2]: Access = 7546946, Miss = 3240046, Miss_rate = 0.429, Pending_hits = 76011, Reservation_fails = 418864
	L1D_cache_core[3]: Access = 7832457, Miss = 3302427, Miss_rate = 0.422, Pending_hits = 76088, Reservation_fails = 409436
	L1D_cache_core[4]: Access = 7812554, Miss = 3451290, Miss_rate = 0.442, Pending_hits = 78581, Reservation_fails = 451901
	L1D_cache_core[5]: Access = 7728624, Miss = 3262326, Miss_rate = 0.422, Pending_hits = 75424, Reservation_fails = 405388
	L1D_cache_core[6]: Access = 7697176, Miss = 3221796, Miss_rate = 0.419, Pending_hits = 74398, Reservation_fails = 410293
	L1D_cache_core[7]: Access = 7680187, Miss = 3169686, Miss_rate = 0.413, Pending_hits = 72523, Reservation_fails = 379183
	L1D_cache_core[8]: Access = 7864884, Miss = 3399342, Miss_rate = 0.432, Pending_hits = 76053, Reservation_fails = 434109
	L1D_cache_core[9]: Access = 7374301, Miss = 3048140, Miss_rate = 0.413, Pending_hits = 75237, Reservation_fails = 381188
	L1D_cache_core[10]: Access = 7969715, Miss = 3342339, Miss_rate = 0.419, Pending_hits = 76023, Reservation_fails = 404620
	L1D_cache_core[11]: Access = 7748523, Miss = 3409722, Miss_rate = 0.440, Pending_hits = 78462, Reservation_fails = 463241
	L1D_cache_core[12]: Access = 7660247, Miss = 3299991, Miss_rate = 0.431, Pending_hits = 75855, Reservation_fails = 421456
	L1D_cache_core[13]: Access = 7998799, Miss = 3446085, Miss_rate = 0.431, Pending_hits = 76294, Reservation_fails = 442589
	L1D_cache_core[14]: Access = 7838442, Miss = 3339107, Miss_rate = 0.426, Pending_hits = 77418, Reservation_fails = 427555
	L1D_cache_core[15]: Access = 6706915, Miss = 2641826, Miss_rate = 0.394, Pending_hits = 68441, Reservation_fails = 350387
	L1D_cache_core[16]: Access = 7784040, Miss = 3367897, Miss_rate = 0.433, Pending_hits = 76362, Reservation_fails = 440533
	L1D_cache_core[17]: Access = 7730799, Miss = 3346927, Miss_rate = 0.433, Pending_hits = 77701, Reservation_fails = 428098
	L1D_cache_core[18]: Access = 7709507, Miss = 3327465, Miss_rate = 0.432, Pending_hits = 75789, Reservation_fails = 443040
	L1D_cache_core[19]: Access = 8030177, Miss = 3396954, Miss_rate = 0.423, Pending_hits = 75803, Reservation_fails = 433499
	L1D_cache_core[20]: Access = 7839023, Miss = 3294784, Miss_rate = 0.420, Pending_hits = 76995, Reservation_fails = 435602
	L1D_cache_core[21]: Access = 7630378, Miss = 3289979, Miss_rate = 0.431, Pending_hits = 75436, Reservation_fails = 427099
	L1D_cache_core[22]: Access = 7820086, Miss = 3358752, Miss_rate = 0.430, Pending_hits = 75074, Reservation_fails = 443698
	L1D_cache_core[23]: Access = 7085817, Miss = 2914682, Miss_rate = 0.411, Pending_hits = 72608, Reservation_fails = 379489
	L1D_cache_core[24]: Access = 7645251, Miss = 3247935, Miss_rate = 0.425, Pending_hits = 75559, Reservation_fails = 431472
	L1D_cache_core[25]: Access = 7656057, Miss = 3292880, Miss_rate = 0.430, Pending_hits = 77177, Reservation_fails = 431197
	L1D_cache_core[26]: Access = 7891279, Miss = 3411969, Miss_rate = 0.432, Pending_hits = 77741, Reservation_fails = 469523
	L1D_cache_core[27]: Access = 7782124, Miss = 3298259, Miss_rate = 0.424, Pending_hits = 75400, Reservation_fails = 432736
	L1D_cache_core[28]: Access = 7432938, Miss = 3128573, Miss_rate = 0.421, Pending_hits = 74001, Reservation_fails = 398299
	L1D_cache_core[29]: Access = 7522954, Miss = 3117014, Miss_rate = 0.414, Pending_hits = 73800, Reservation_fails = 378812
	L1D_total_cache_accesses = 230691633
	L1D_total_cache_misses = 98114477
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2269869
	L1D_total_cache_reservation_fails = 12622161
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125554855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2269869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66721842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9182912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25314681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2269869
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4752432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3052705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219861247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10830386

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9026598
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439240
ctas_completed 587023, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
394981, 368643, 409284, 392894, 395975, 395560, 384007, 395046, 372535, 376989, 401728, 396696, 387983, 379533, 368086, 362627, 373538, 350480, 354982, 374157, 372774, 356051, 386548, 407851, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11617434656
gpgpu_n_tot_w_icount = 363044833
gpgpu_n_stall_shd_mem = 65726364
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115124111
gpgpu_n_mem_write_global = 10830386
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 487980226
gpgpu_n_store_insn = 46688601
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129512448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53546852
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12179512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100277752	W0_Idle:421966727	W0_Scoreboard:-590705000	W1:109532860	W2:36346172	W3:19562821	W4:12796640	W5:9302846	W6:7261221	W7:5918713	W8:4950009	W9:4235572	W10:3711629	W11:3237496	W12:2900099	W13:2554701	W14:2287368	W15:2055663	W16:1806886	W17:1615223	W18:1424003	W19:1255170	W20:1126889	W21:1003711	W22:916378	W23:883216	W24:905782	W25:970045	W26:1113197	W27:1308833	W28:1594545	W29:1935037	W30:2376368	W31:2956725	W32:113199015
single_issue_nums: WS0:90597525	WS1:90451268	WS2:91048387	WS3:90947653	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 736292184 {8:92036523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433215440 {40:10830386,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3681460920 {40:92036523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86643088 {8:10830386,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41925565 	1728868 	2626880 	4616492 	8712133 	6833059 	4370009 	2431760 	984048 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56021726 	64179440 	3015627 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98329695 	1716040 	203970 	92003 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104088981 	13479402 	5162836 	2116062 	758574 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4799 	42269 	61 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385128  1.393339  1.379891  1.383899  1.376328  1.378980  1.390767  1.386523  1.379417  1.377910  1.375152  1.381252  1.386494  1.392865  1.375521  1.382980 
dram[1]:  1.385113  1.387828  1.376657  1.378437  1.376984  1.378339  1.383171  1.387484  1.380429  1.377958  1.378063  1.381288  1.387734  1.388416  1.375264  1.375065 
dram[2]:  1.382861  1.386397  1.382790  1.380996  1.378292  1.375560  1.387624  1.383018  1.378845  1.379367  1.383090  1.377056  1.391639  1.386525  1.378562  1.375952 
dram[3]:  1.384282  1.387156  1.383118  1.377098  1.377375  1.375093  1.386843  1.384413  1.381048  1.376137  1.378530  1.377975  1.393887  1.391478  1.377086  1.382122 
dram[4]:  1.385928  1.388276  1.375513  1.377161  1.380516  1.377842  1.387294  1.387918  1.374868  1.377971  1.374645  1.378448  1.389728  1.392818  1.377469  1.381787 
dram[5]:  1.386378  1.386622  1.376549  1.381888  1.378243  1.374717  1.382699  1.388365  1.375489  1.379214  1.375885  1.375170  1.392910  1.394082  1.379259  1.382357 
dram[6]:  1.385523  1.385236  1.384481  1.378130  1.377429  1.377112  1.387282  1.380081  1.385211  1.383532  1.377424  1.378108  1.396588  1.389407  1.377708  1.378404 
dram[7]:  1.391570  1.389159  1.375637  1.377755  1.379551  1.376557  1.390070  1.386377  1.381339  1.380720  1.375400  1.376349  1.390988  1.390230  1.379712  1.377366 
dram[8]:  1.382481  1.389202  1.374150  1.382095  1.376748  1.376466  1.383243  1.382793  1.377087  1.381797  1.373413  1.377776  1.383892  1.386654  1.379096  1.377074 
dram[9]:  1.387254  1.391035  1.372953  1.379683  1.380069  1.379164  1.384103  1.385695  1.383395  1.378932  1.374030  1.378950  1.393120  1.395515  1.376973  1.379784 
dram[10]:  1.389740  1.389550  1.384588  1.379662  1.382222  1.372889  1.383438  1.383484  1.380354  1.378918  1.379046  1.374344  1.390520  1.393721  1.380919  1.376663 
dram[11]:  1.387786  1.387585  1.381493  1.383946  1.381590  1.377535  1.383890  1.387671  1.382158  1.384772  1.377025  1.378291  1.390518  1.393759  1.379854  1.378544 
average row locality = 74568275/53954539 = 1.382057
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336050    332495    337444    338424    339454    339388    328936    332545    331838    333292    335578    334162    334660    334164    338260    335613 
dram[1]:    336028    333364    343652    341369    340223    338677    336888    332950    331282    335828    335127    332941    334815    334028    339310    340140 
dram[2]:    337848    333785    336413    340097    338048    340300    332381    336770    333239    332834    330269    339733    332490    335609    337501    339699 
dram[3]:    336660    334127    335978    342402    341405    343246    333784    335774    332116    335623    337437    338019    331040    333852    339229    335329 
dram[4]:    334718    334363    342880    343269    337308    338163    332341    332443    335573    334251    338232    336722    332648    331040    337556    335876 
dram[5]:    334565    334668    343348    336774    340235    343552    335996    333408    335182    333882    337452    338853    329799    329718    337377    335088 
dram[6]:    336927    336366    335729    340164    340581    340162    334345    338306    330931    331184    335050    334440    328294    334515    339164    339602 
dram[7]:    333386    332886    343297    342324    340506    341461    331009    331444    332059    332369    338516    338932    334517    333004    337998    338819 
dram[8]:    335688    332780    344846    339080    341843    342837    333652    336291    333706    331679    339677    337760    336609    337257    337117    341114 
dram[9]:    333691    331611    344833    340850    339918    338892    336015    334265    329414    332863    340127    336614    333087    332217    338867    337817 
dram[10]:    332181    332352    334958    339721    336150    342371    335690    336577    331592    332312    336679    340471    334471    332336    337269    341004 
dram[11]:    332992    332560    338327    335186    335403    340789    336052    330639    330256    329047    337421    337336    333793    330494    338825    335793 
total dram reads = 64541593
bank skew: 344846/328294 = 1.05
chip skew: 5401936/5354913 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79471     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79642     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447877
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283080 = 1.01
average mf latency per bank:
dram[0]:        519       548       540       566       536       556       514       538       526       543       514       535       526       546       529       549
dram[1]:        507       501       535       533       527       525       510       504       510       507       506       494       516       512       513       508
dram[2]:        519       510       550       539       528       519       512       510       515       504       504       506       516       514       515       518
dram[3]:        516       524       530       524       522       518       510       503       509       508       504       506       513       519       518       517
dram[4]:        525       517       537       552       524       521       511       520       521       517       513       511       519       522       521       521
dram[5]:        514       514       543       539       525       525       514       512       518       513       508       509       520       519       521       518
dram[6]:        522       521       545       543       523       522       512       513       521       513       506       509       525       523       520       519
dram[7]:        530       521       545       550       528       526       510       504       509       510       514       510      2525       525       516       515
dram[8]:        528       516       560       545       533       530      2664       512       523       515       516       513       531       526       521       519
dram[9]:        515       515       536       538       522       524       511       519       508       512       510       514       525       527       510       513
dram[10]:        516       513       543       546       522       523       512       511       515       513       515       511       523       518       517       515
dram[11]:        506       499       527       521       504       512       503       496       502       506       495       497       512       511       505       502
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107378954 n_act=4480184 n_pre=4480168 n_ref_event=0 n_req=6195443 n_rd=5362303 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2176
n_activity=89482823 dram_eff=0.2971
bk0: 336050a 95771100i bk1: 332495a 96201871i bk2: 337444a 95754199i bk3: 338424a 95800363i bk4: 339454a 95687372i bk5: 339388a 95641897i bk6: 328936a 96750774i bk7: 332545a 96288939i bk8: 331838a 96346185i bk9: 333292a 96118980i bk10: 335578a 95782346i bk11: 334162a 95895651i bk12: 334660a 96116946i bk13: 334164a 96159639i bk14: 338260a 95498614i bk15: 335613a 95789571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276858
Row_Buffer_Locality_read = 0.305716
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.119479
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.217628 
total_CMD = 122151243 
util_bw = 26583568 
Wasted_Col = 48656002 
Wasted_Row = 8368988 
Idle = 38542685 

BW Util Bottlenecks: 
RCDc_limit = 64126018 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4749819 
rwq = 0 
CCDLc_limit_alone = 3441384 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 122151243 
n_nop = 107378954 
Read = 5362303 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4480184 
n_pre = 4480168 
n_ref = 0 
n_req = 6195443 
total_req = 6645892 

Dual Bus Interface Util: 
issued_total_row = 8960352 
issued_total_col = 6645892 
Row_Bus_Util =  0.073355 
CoL_Bus_Util = 0.054407 
Either_Row_CoL_Bus_Util = 0.120934 
Issued_on_Two_Bus_Simul_Util = 0.006827 
issued_two_Eff = 0.056454 
queue_avg = 3.530204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5302
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107305827 n_act=4505516 n_pre=4505500 n_ref_event=0 n_req=6222557 n_rd=5386622 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.2186
n_activity=89423730 dram_eff=0.2986
bk0: 336028a 95743705i bk1: 333364a 95947900i bk2: 343652a 95258178i bk3: 341369a 95428546i bk4: 340223a 95646783i bk5: 338677a 95774152i bk6: 336888a 96007909i bk7: 332950a 96359935i bk8: 331282a 96455801i bk9: 335828a 95996722i bk10: 335127a 95886878i bk11: 332941a 96027636i bk12: 334815a 95988158i bk13: 334028a 96007754i bk14: 339310a 95399268i bk15: 340140a 95317794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275938
Row_Buffer_Locality_read = 0.304757
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.151990
Bank_Level_Parallism_Col = 2.192647
Bank_Level_Parallism_Ready = 1.380108
write_to_read_ratio_blp_rw_average = 0.202222
GrpLevelPara = 1.831223 

BW Util details:
bwutil = 0.218616 
total_CMD = 122151243 
util_bw = 26704236 
Wasted_Col = 48615382 
Wasted_Row = 8246217 
Idle = 38585408 

BW Util Bottlenecks: 
RCDc_limit = 64381651 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4714522 
rwq = 0 
CCDLc_limit_alone = 3400588 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 122151243 
n_nop = 107305827 
Read = 5386622 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4505516 
n_pre = 4505500 
n_ref = 0 
n_req = 6222557 
total_req = 6676059 

Dual Bus Interface Util: 
issued_total_row = 9011016 
issued_total_col = 6676059 
Row_Bus_Util =  0.073769 
CoL_Bus_Util = 0.054654 
Either_Row_CoL_Bus_Util = 0.121533 
Issued_on_Two_Bus_Simul_Util = 0.006890 
issued_two_Eff = 0.056695 
queue_avg = 3.347625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107329606 n_act=4498323 n_pre=4498307 n_ref_event=0 n_req=6215557 n_rd=5377016 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2184
n_activity=89331643 dram_eff=0.2986
bk0: 337848a 95389208i bk1: 333785a 95665262i bk2: 336413a 95762301i bk3: 340097a 95476466i bk4: 338048a 95610124i bk5: 340300a 95320875i bk6: 332381a 96180856i bk7: 336770a 95709088i bk8: 333239a 95996136i bk9: 332834a 95974847i bk10: 330269a 96136348i bk11: 339733a 95278569i bk12: 332490a 96061595i bk13: 335609a 95721389i bk14: 337501a 95378918i bk15: 339699a 95165671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276280
Row_Buffer_Locality_read = 0.305260
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.188475
Bank_Level_Parallism_Col = 2.195918
Bank_Level_Parallism_Ready = 1.383773
write_to_read_ratio_blp_rw_average = 0.202835
GrpLevelPara = 1.832996 

BW Util details:
bwutil = 0.218391 
total_CMD = 122151243 
util_bw = 26676704 
Wasted_Col = 48506701 
Wasted_Row = 8272941 
Idle = 38694897 

BW Util Bottlenecks: 
RCDc_limit = 64186018 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4697082 
rwq = 0 
CCDLc_limit_alone = 3386994 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 122151243 
n_nop = 107329606 
Read = 5377016 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4498323 
n_pre = 4498307 
n_ref = 0 
n_req = 6215557 
total_req = 6669176 

Dual Bus Interface Util: 
issued_total_row = 8996630 
issued_total_col = 6669176 
Row_Bus_Util =  0.073652 
CoL_Bus_Util = 0.054598 
Either_Row_CoL_Bus_Util = 0.121338 
Issued_on_Two_Bus_Simul_Util = 0.006911 
issued_two_Eff = 0.056955 
queue_avg = 3.493807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107318100 n_act=4502975 n_pre=4502959 n_ref_event=0 n_req=6223311 n_rd=5386021 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2186
n_activity=89368933 dram_eff=0.2987
bk0: 336660a 95468156i bk1: 334127a 95718564i bk2: 335978a 95654682i bk3: 342402a 95088336i bk4: 341405a 95326207i bk5: 343246a 95043304i bk6: 333784a 95896898i bk7: 335774a 95814217i bk8: 332116a 96169217i bk9: 335623a 95685017i bk10: 337437a 95399265i bk11: 338019a 95356509i bk12: 331040a 96318255i bk13: 333852a 96061190i bk14: 339229a 95176036i bk15: 335329a 95527694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276434
Row_Buffer_Locality_read = 0.305319
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.195264
Bank_Level_Parallism_Col = 2.194020
Bank_Level_Parallism_Ready = 1.378662
write_to_read_ratio_blp_rw_average = 0.202636
GrpLevelPara = 1.832506 

BW Util details:
bwutil = 0.218569 
total_CMD = 122151243 
util_bw = 26698504 
Wasted_Col = 48569094 
Wasted_Row = 8266228 
Idle = 38617417 

BW Util Bottlenecks: 
RCDc_limit = 64282986 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4739064 
rwq = 0 
CCDLc_limit_alone = 3424662 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 122151243 
n_nop = 107318100 
Read = 5386021 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4502975 
n_pre = 4502959 
n_ref = 0 
n_req = 6223311 
total_req = 6674626 

Dual Bus Interface Util: 
issued_total_row = 9005934 
issued_total_col = 6674626 
Row_Bus_Util =  0.073728 
CoL_Bus_Util = 0.054642 
Either_Row_CoL_Bus_Util = 0.121433 
Issued_on_Two_Bus_Simul_Util = 0.006937 
issued_two_Eff = 0.057130 
queue_avg = 3.582872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58287
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107337099 n_act=4496789 n_pre=4496773 n_ref_event=0 n_req=6213211 n_rd=5377383 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.2182
n_activity=89438789 dram_eff=0.298
bk0: 334718a 95778571i bk1: 334363a 95695349i bk2: 342880a 95095531i bk3: 343269a 95085833i bk4: 337308a 95705482i bk5: 338163a 95564067i bk6: 332341a 96261407i bk7: 332443a 96208648i bk8: 335573a 95818955i bk9: 334251a 95981702i bk10: 338232a 95390507i bk11: 336722a 95494463i bk12: 332648a 96077233i bk13: 331040a 96272257i bk14: 337556a 95399630i bk15: 335876a 95537989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276254
Row_Buffer_Locality_read = 0.305153
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.171385
Bank_Level_Parallism_Col = 2.187629
Bank_Level_Parallism_Ready = 1.377203
write_to_read_ratio_blp_rw_average = 0.202166
GrpLevelPara = 1.828042 

BW Util details:
bwutil = 0.218214 
total_CMD = 122151243 
util_bw = 26655080 
Wasted_Col = 48654274 
Wasted_Row = 8289945 
Idle = 38551944 

BW Util Bottlenecks: 
RCDc_limit = 64263325 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4763664 
rwq = 0 
CCDLc_limit_alone = 3452729 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 122151243 
n_nop = 107337099 
Read = 5377383 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4496789 
n_pre = 4496773 
n_ref = 0 
n_req = 6213211 
total_req = 6663770 

Dual Bus Interface Util: 
issued_total_row = 8993562 
issued_total_col = 6663770 
Row_Bus_Util =  0.073626 
CoL_Bus_Util = 0.054553 
Either_Row_CoL_Bus_Util = 0.121277 
Issued_on_Two_Bus_Simul_Util = 0.006903 
issued_two_Eff = 0.056918 
queue_avg = 3.531024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107332448 n_act=4498753 n_pre=4498737 n_ref_event=0 n_req=6216329 n_rd=5379897 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2183
n_activity=89358731 dram_eff=0.2984
bk0: 334565a 95804458i bk1: 334668a 95730624i bk2: 343348a 95126742i bk3: 336774a 95608107i bk4: 340235a 95502312i bk5: 343552a 95103813i bk6: 335996a 95857212i bk7: 333408a 96161297i bk8: 335182a 95864041i bk9: 333882a 96155125i bk10: 337452a 95420338i bk11: 338853a 95305010i bk12: 329799a 96410234i bk13: 329718a 96349305i bk14: 337377a 95552498i bk15: 335088a 95728164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276301
Row_Buffer_Locality_read = 0.305223
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.174952
Bank_Level_Parallism_Col = 2.191754
Bank_Level_Parallism_Ready = 1.380754
write_to_read_ratio_blp_rw_average = 0.202707
GrpLevelPara = 1.830408 

BW Util details:
bwutil = 0.218326 
total_CMD = 122151243 
util_bw = 26668804 
Wasted_Col = 48567201 
Wasted_Row = 8267316 
Idle = 38647922 

BW Util Bottlenecks: 
RCDc_limit = 64258079 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4702799 
rwq = 0 
CCDLc_limit_alone = 3397325 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 122151243 
n_nop = 107332448 
Read = 5379897 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4498753 
n_pre = 4498737 
n_ref = 0 
n_req = 6216329 
total_req = 6667201 

Dual Bus Interface Util: 
issued_total_row = 8997490 
issued_total_col = 6667201 
Row_Bus_Util =  0.073659 
CoL_Bus_Util = 0.054582 
Either_Row_CoL_Bus_Util = 0.121315 
Issued_on_Two_Bus_Simul_Util = 0.006925 
issued_two_Eff = 0.057083 
queue_avg = 3.486299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4863
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107345263 n_act=4491952 n_pre=4491936 n_ref_event=0 n_req=6210323 n_rd=5375760 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.2182
n_activity=89413203 dram_eff=0.298
bk0: 336927a 95505251i bk1: 336366a 95602730i bk2: 335729a 95879651i bk3: 340164a 95560086i bk4: 340581a 95522809i bk5: 340162a 95453493i bk6: 334345a 96090532i bk7: 338306a 95652627i bk8: 330931a 96468235i bk9: 331184a 96476456i bk10: 335050a 95703830i bk11: 334440a 95792812i bk12: 328294a 96449052i bk13: 334515a 95899521i bk14: 339164a 95302727i bk15: 339602a 95207331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276696
Row_Buffer_Locality_read = 0.305605
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.162199
Bank_Level_Parallism_Col = 2.189955
Bank_Level_Parallism_Ready = 1.381064
write_to_read_ratio_blp_rw_average = 0.202282
GrpLevelPara = 1.829578 

BW Util details:
bwutil = 0.218151 
total_CMD = 122151243 
util_bw = 26647452 
Wasted_Col = 48568332 
Wasted_Row = 8321398 
Idle = 38614061 

BW Util Bottlenecks: 
RCDc_limit = 64207629 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4691150 
rwq = 0 
CCDLc_limit_alone = 3385742 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 122151243 
n_nop = 107345263 
Read = 5375760 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4491952 
n_pre = 4491936 
n_ref = 0 
n_req = 6210323 
total_req = 6661863 

Dual Bus Interface Util: 
issued_total_row = 8983888 
issued_total_col = 6661863 
Row_Bus_Util =  0.073547 
CoL_Bus_Util = 0.054538 
Either_Row_CoL_Bus_Util = 0.121210 
Issued_on_Two_Bus_Simul_Util = 0.006875 
issued_two_Eff = 0.056718 
queue_avg = 3.489251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107329198 n_act=4498352 n_pre=4498336 n_ref_event=0 n_req=6218286 n_rd=5382527 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2184
n_activity=89399868 dram_eff=0.2984
bk0: 333386a 95941659i bk1: 332886a 95834732i bk2: 343297a 94997719i bk3: 342324a 95128558i bk4: 340506a 95384034i bk5: 341461a 95308836i bk6: 331009a 96312317i bk7: 331444a 96140078i bk8: 332059a 96217886i bk9: 332369a 96010424i bk10: 338516a 95323333i bk11: 338932a 95251969i bk12: 334517a 95936046i bk13: 333004a 95886382i bk14: 337998a 95306283i bk15: 338819a 95186632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276593
Row_Buffer_Locality_read = 0.305453
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.189727
Bank_Level_Parallism_Col = 2.192233
Bank_Level_Parallism_Ready = 1.378224
write_to_read_ratio_blp_rw_average = 0.202525
GrpLevelPara = 1.831849 

BW Util details:
bwutil = 0.218413 
total_CMD = 122151243 
util_bw = 26679388 
Wasted_Col = 48570573 
Wasted_Row = 8289301 
Idle = 38611981 

BW Util Bottlenecks: 
RCDc_limit = 64250016 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4730974 
rwq = 0 
CCDLc_limit_alone = 3419240 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 122151243 
n_nop = 107329198 
Read = 5382527 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4498352 
n_pre = 4498336 
n_ref = 0 
n_req = 6218286 
total_req = 6669847 

Dual Bus Interface Util: 
issued_total_row = 8996688 
issued_total_col = 6669847 
Row_Bus_Util =  0.073652 
CoL_Bus_Util = 0.054603 
Either_Row_CoL_Bus_Util = 0.121342 
Issued_on_Two_Bus_Simul_Util = 0.006913 
issued_two_Eff = 0.056975 
queue_avg = 3.585727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58573
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107268364 n_act=4522165 n_pre=4522149 n_ref_event=0 n_req=6241533 n_rd=5401936 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.2192
n_activity=89449330 dram_eff=0.2994
bk0: 335688a 95246429i bk1: 332780a 95688638i bk2: 344846a 94648326i bk3: 339080a 95165275i bk4: 341843a 95088925i bk5: 342837a 94901598i bk6: 333652a 95763342i bk7: 336291a 95625687i bk8: 333706a 95737199i bk9: 331679a 95896211i bk10: 339677a 94972292i bk11: 337760a 95077192i bk12: 336609a 95436988i bk13: 337257a 95373460i bk14: 337117a 95264407i bk15: 341114a 94873889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275472
Row_Buffer_Locality_read = 0.304184
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.248956
Bank_Level_Parallism_Col = 2.196010
Bank_Level_Parallism_Ready = 1.377701
write_to_read_ratio_blp_rw_average = 0.202516
GrpLevelPara = 1.835026 

BW Util details:
bwutil = 0.219225 
total_CMD = 122151243 
util_bw = 26778568 
Wasted_Col = 48668114 
Wasted_Row = 8202586 
Idle = 38501975 

BW Util Bottlenecks: 
RCDc_limit = 64498926 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4792156 
rwq = 0 
CCDLc_limit_alone = 3473662 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 122151243 
n_nop = 107268364 
Read = 5401936 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4522165 
n_pre = 4522149 
n_ref = 0 
n_req = 6241533 
total_req = 6694642 

Dual Bus Interface Util: 
issued_total_row = 9044314 
issued_total_col = 6694642 
Row_Bus_Util =  0.074042 
CoL_Bus_Util = 0.054806 
Either_Row_CoL_Bus_Util = 0.121840 
Issued_on_Two_Bus_Simul_Util = 0.007008 
issued_two_Eff = 0.057521 
queue_avg = 3.736378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73638
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107332638 n_act=4497931 n_pre=4497915 n_ref_event=0 n_req=6218196 n_rd=5381081 n_rd_L2_A=0 n_write=0 n_wr_bk=1288076 bw_util=0.2184
n_activity=89373435 dram_eff=0.2985
bk0: 333691a 95748445i bk1: 331611a 95976974i bk2: 344833a 94747669i bk3: 340850a 95194928i bk4: 339918a 95466616i bk5: 338892a 95453162i bk6: 336015a 95920852i bk7: 334265a 96018236i bk8: 329414a 96355555i bk9: 332863a 95993622i bk10: 340127a 95057555i bk11: 336614a 95329482i bk12: 333087a 96155213i bk13: 332217a 96148804i bk14: 338867a 95192190i bk15: 337817a 95289809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276650
Row_Buffer_Locality_read = 0.305539
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.195665
Bank_Level_Parallism_Col = 2.192413
Bank_Level_Parallism_Ready = 1.379087
write_to_read_ratio_blp_rw_average = 0.202739
GrpLevelPara = 1.831891 

BW Util details:
bwutil = 0.218390 
total_CMD = 122151243 
util_bw = 26676628 
Wasted_Col = 48538502 
Wasted_Row = 8278779 
Idle = 38657334 

BW Util Bottlenecks: 
RCDc_limit = 64215811 
RCDWRc_limit = 7281618 
WTRc_limit = 23270108 
RTWc_limit = 17653410 
CCDLc_limit = 4709094 
rwq = 0 
CCDLc_limit_alone = 3397801 
WTRc_limit_alone = 22604101 
RTWc_limit_alone = 17008124 

Commands details: 
total_CMD = 122151243 
n_nop = 107332638 
Read = 5381081 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288076 
n_act = 4497931 
n_pre = 4497915 
n_ref = 0 
n_req = 6218196 
total_req = 6669157 

Dual Bus Interface Util: 
issued_total_row = 8995846 
issued_total_col = 6669157 
Row_Bus_Util =  0.073645 
CoL_Bus_Util = 0.054598 
Either_Row_CoL_Bus_Util = 0.121314 
Issued_on_Two_Bus_Simul_Util = 0.006929 
issued_two_Eff = 0.057117 
queue_avg = 3.586718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58672
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107350447 n_act=4489913 n_pre=4489897 n_ref_event=0 n_req=6207043 n_rd=5376134 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2181
n_activity=89461068 dram_eff=0.2977
bk0: 332181a 96191700i bk1: 332352a 96143102i bk2: 334958a 96238252i bk3: 339721a 95785650i bk4: 336150a 96025113i bk5: 342371a 95346064i bk6: 335690a 96123305i bk7: 336577a 96008712i bk8: 331592a 96490894i bk9: 332312a 96320003i bk10: 336679a 95760981i bk11: 340471a 95413580i bk12: 334471a 96182957i bk13: 332336a 96461345i bk14: 337269a 95809913i bk15: 341004a 95414246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276642
Row_Buffer_Locality_read = 0.305361
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.120284
Bank_Level_Parallism_Col = 2.186197
Bank_Level_Parallism_Ready = 1.380113
write_to_read_ratio_blp_rw_average = 0.201917
GrpLevelPara = 1.826818 

BW Util details:
bwutil = 0.218066 
total_CMD = 122151243 
util_bw = 26636976 
Wasted_Col = 48634554 
Wasted_Row = 8325049 
Idle = 38554664 

BW Util Bottlenecks: 
RCDc_limit = 64289217 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4690423 
rwq = 0 
CCDLc_limit_alone = 3386482 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 122151243 
n_nop = 107350447 
Read = 5376134 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4489913 
n_pre = 4489897 
n_ref = 0 
n_req = 6207043 
total_req = 6659244 

Dual Bus Interface Util: 
issued_total_row = 8979810 
issued_total_col = 6659244 
Row_Bus_Util =  0.073514 
CoL_Bus_Util = 0.054516 
Either_Row_CoL_Bus_Util = 0.121168 
Issued_on_Two_Bus_Simul_Util = 0.006862 
issued_two_Eff = 0.056636 
queue_avg = 3.374611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37461
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122151243 n_nop=107396523 n_act=4471686 n_pre=4471670 n_ref_event=0 n_req=6186486 n_rd=5354913 n_rd_L2_A=0 n_write=0 n_wr_bk=1283080 bw_util=0.2174
n_activity=89316366 dram_eff=0.2973
bk0: 332992a 96245293i bk1: 332560a 96119128i bk2: 338327a 95957317i bk3: 335186a 96156218i bk4: 335403a 96122138i bk5: 340789a 95642924i bk6: 336052a 96158564i bk7: 330639a 96600122i bk8: 330256a 96680583i bk9: 329047a 96844879i bk10: 337421a 95866159i bk11: 337336a 95823365i bk12: 333793a 96286589i bk13: 330494a 96662777i bk14: 338825a 95803639i bk15: 335793a 95775715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277185
Row_Buffer_Locality_read = 0.306160
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.091731
Bank_Level_Parallism_Col = 2.184119
Bank_Level_Parallism_Ready = 1.380013
write_to_read_ratio_blp_rw_average = 0.201704
GrpLevelPara = 1.824882 

BW Util details:
bwutil = 0.217370 
total_CMD = 122151243 
util_bw = 26551972 
Wasted_Col = 48529275 
Wasted_Row = 8353918 
Idle = 38716078 

BW Util Bottlenecks: 
RCDc_limit = 64009458 
RCDWRc_limit = 7249886 
WTRc_limit = 23169658 
RTWc_limit = 17434857 
CCDLc_limit = 4689898 
rwq = 0 
CCDLc_limit_alone = 3390239 
WTRc_limit_alone = 22504634 
RTWc_limit_alone = 16800222 

Commands details: 
total_CMD = 122151243 
n_nop = 107396523 
Read = 5354913 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283080 
n_act = 4471686 
n_pre = 4471670 
n_ref = 0 
n_req = 6186486 
total_req = 6637993 

Dual Bus Interface Util: 
issued_total_row = 8943356 
issued_total_col = 6637993 
Row_Bus_Util =  0.073215 
CoL_Bus_Util = 0.054342 
Either_Row_CoL_Bus_Util = 0.120791 
Issued_on_Two_Bus_Simul_Util = 0.006767 
issued_two_Eff = 0.056025 
queue_avg = 3.274749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4947241, Miss = 2818778, Miss_rate = 0.570, Pending_hits = 6561, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4863736, Miss = 2816652, Miss_rate = 0.579, Pending_hits = 4524, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4938752, Miss = 2833880, Miss_rate = 0.574, Pending_hits = 4653, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4884585, Miss = 2825859, Miss_rate = 0.579, Pending_hits = 4744, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4946118, Miss = 2814740, Miss_rate = 0.569, Pending_hits = 4582, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4904157, Miss = 2835379, Miss_rate = 0.578, Pending_hits = 4876, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4916650, Miss = 2824211, Miss_rate = 0.574, Pending_hits = 4571, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4936349, Miss = 2834922, Miss_rate = 0.574, Pending_hits = 4711, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4947504, Miss = 2827810, Miss_rate = 0.572, Pending_hits = 6376, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4939469, Miss = 2822681, Miss_rate = 0.571, Pending_hits = 4605, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4931421, Miss = 2830504, Miss_rate = 0.574, Pending_hits = 4666, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4874126, Miss = 2822491, Miss_rate = 0.579, Pending_hits = 4561, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4922380, Miss = 2817560, Miss_rate = 0.572, Pending_hits = 4551, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4914289, Miss = 2831265, Miss_rate = 0.576, Pending_hits = 4830, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8471872, Miss = 2827843, Miss_rate = 0.334, Pending_hits = 4651, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4936252, Miss = 2827784, Miss_rate = 0.573, Pending_hits = 4669, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9391290, Miss = 2839690, Miss_rate = 0.302, Pending_hits = 6740, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4913852, Miss = 2835348, Miss_rate = 0.577, Pending_hits = 4789, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4938441, Miss = 2832512, Miss_rate = 0.574, Pending_hits = 4672, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4857123, Miss = 2821678, Miss_rate = 0.581, Pending_hits = 4709, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4904506, Miss = 2815548, Miss_rate = 0.574, Pending_hits = 4615, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4912137, Miss = 2833703, Miss_rate = 0.577, Pending_hits = 4824, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4895843, Miss = 2819634, Miss_rate = 0.576, Pending_hits = 4566, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4866404, Miss = 2808398, Miss_rate = 0.577, Pending_hits = 4517, Reservation_fails = 1620
L2_total_cache_accesses = 125954497
L2_total_cache_misses = 67818870
L2_total_cache_miss_rate = 0.5384
L2_total_cache_pending_hits = 117563
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50464955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35834062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28707531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117563
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7553109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 819584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2457693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115124111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10830386
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=125954497
icnt_total_pkts_simt_to_mem=125954497
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125954497
Req_Network_cycles = 47632209
Req_Network_injected_packets_per_cycle =       2.6443 
Req_Network_conflicts_per_cycle =       0.3413
Req_Network_conflicts_per_cycle_util =       0.4816
Req_Bank_Level_Parallism =       3.7318
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0985
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6692

Reply_Network_injected_packets_num = 125954497
Reply_Network_cycles = 47632209
Reply_Network_injected_packets_per_cycle =        2.6443
Reply_Network_conflicts_per_cycle =        1.1239
Reply_Network_conflicts_per_cycle_util =       1.5806
Reply_Bank_Level_Parallism =       3.7187
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1804
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0881
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 25 min, 6 sec (253506 sec)
gpgpu_simulation_rate = 18129 (inst/sec)
gpgpu_simulation_rate = 187 (cycle/sec)
gpgpu_silicon_slowdown = 7299465x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
Destroy streams for kernel 37: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 37 
gpu_sim_cycle = 46561
gpu_sim_insn = 317837
gpu_ipc =       6.8262
gpu_tot_sim_cycle = 47678770
gpu_tot_sim_insn = 4596213931
gpu_tot_ipc =      96.3996
gpu_tot_issued_cta = 587036
gpu_occupancy = 18.2481% 
gpu_tot_occupancy = 53.1268% 
max_total_param_size = 0
gpu_stall_dramfull = 5820504
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4162
partiton_level_parallism_total  =       2.6421
partiton_level_parallism_util =       1.6688
partiton_level_parallism_util_total  =       3.7311
L2_BW  =      18.1808 GB/Sec
L2_BW_total  =     115.4086 GB/Sec
gpu_total_sim_rate=18125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7942941, Miss = 3422843, Miss_rate = 0.431, Pending_hits = 78286, Reservation_fails = 421573
	L1D_cache_core[1]: Access = 7728492, Miss = 3323441, Miss_rate = 0.430, Pending_hits = 75329, Reservation_fails = 427281
	L1D_cache_core[2]: Access = 7546946, Miss = 3240046, Miss_rate = 0.429, Pending_hits = 76011, Reservation_fails = 418864
	L1D_cache_core[3]: Access = 7832457, Miss = 3302427, Miss_rate = 0.422, Pending_hits = 76088, Reservation_fails = 409436
	L1D_cache_core[4]: Access = 7812554, Miss = 3451290, Miss_rate = 0.442, Pending_hits = 78581, Reservation_fails = 451901
	L1D_cache_core[5]: Access = 7728624, Miss = 3262326, Miss_rate = 0.422, Pending_hits = 75424, Reservation_fails = 405388
	L1D_cache_core[6]: Access = 7697176, Miss = 3221796, Miss_rate = 0.419, Pending_hits = 74398, Reservation_fails = 410293
	L1D_cache_core[7]: Access = 7680187, Miss = 3169686, Miss_rate = 0.413, Pending_hits = 72523, Reservation_fails = 379183
	L1D_cache_core[8]: Access = 7864884, Miss = 3399342, Miss_rate = 0.432, Pending_hits = 76053, Reservation_fails = 434109
	L1D_cache_core[9]: Access = 7374301, Miss = 3048140, Miss_rate = 0.413, Pending_hits = 75237, Reservation_fails = 381188
	L1D_cache_core[10]: Access = 7969715, Miss = 3342339, Miss_rate = 0.419, Pending_hits = 76023, Reservation_fails = 404620
	L1D_cache_core[11]: Access = 7753833, Miss = 3411089, Miss_rate = 0.440, Pending_hits = 78649, Reservation_fails = 463564
	L1D_cache_core[12]: Access = 7665732, Miss = 3301323, Miss_rate = 0.431, Pending_hits = 76097, Reservation_fails = 421849
	L1D_cache_core[13]: Access = 8002367, Miss = 3447512, Miss_rate = 0.431, Pending_hits = 76518, Reservation_fails = 443228
	L1D_cache_core[14]: Access = 7843414, Miss = 3340507, Miss_rate = 0.426, Pending_hits = 77695, Reservation_fails = 427971
	L1D_cache_core[15]: Access = 6711935, Miss = 2643199, Miss_rate = 0.394, Pending_hits = 68684, Reservation_fails = 350768
	L1D_cache_core[16]: Access = 7788593, Miss = 3369185, Miss_rate = 0.433, Pending_hits = 76657, Reservation_fails = 441027
	L1D_cache_core[17]: Access = 7735713, Miss = 3348284, Miss_rate = 0.433, Pending_hits = 78002, Reservation_fails = 428611
	L1D_cache_core[18]: Access = 7713456, Miss = 3328741, Miss_rate = 0.432, Pending_hits = 76115, Reservation_fails = 443530
	L1D_cache_core[19]: Access = 8033480, Miss = 3398198, Miss_rate = 0.423, Pending_hits = 76138, Reservation_fails = 434240
	L1D_cache_core[20]: Access = 7842244, Miss = 3296039, Miss_rate = 0.420, Pending_hits = 77301, Reservation_fails = 436255
	L1D_cache_core[21]: Access = 7632803, Miss = 3291218, Miss_rate = 0.431, Pending_hits = 75691, Reservation_fails = 427669
	L1D_cache_core[22]: Access = 7822597, Miss = 3359848, Miss_rate = 0.430, Pending_hits = 75430, Reservation_fails = 444221
	L1D_cache_core[23]: Access = 7086926, Miss = 2915020, Miss_rate = 0.411, Pending_hits = 72703, Reservation_fails = 379526
	L1D_cache_core[24]: Access = 7645251, Miss = 3247935, Miss_rate = 0.425, Pending_hits = 75559, Reservation_fails = 431472
	L1D_cache_core[25]: Access = 7656057, Miss = 3292880, Miss_rate = 0.430, Pending_hits = 77177, Reservation_fails = 431197
	L1D_cache_core[26]: Access = 7891279, Miss = 3411969, Miss_rate = 0.432, Pending_hits = 77741, Reservation_fails = 469523
	L1D_cache_core[27]: Access = 7782124, Miss = 3298259, Miss_rate = 0.424, Pending_hits = 75400, Reservation_fails = 432736
	L1D_cache_core[28]: Access = 7432938, Miss = 3128573, Miss_rate = 0.421, Pending_hits = 74001, Reservation_fails = 398299
	L1D_cache_core[29]: Access = 7522954, Miss = 3117014, Miss_rate = 0.414, Pending_hits = 73800, Reservation_fails = 378812
	L1D_total_cache_accesses = 230741973
	L1D_total_cache_misses = 98130469
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2273311
	L1D_total_cache_reservation_fails = 12628334
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125582373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2273311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66731910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9188586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25318557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2273311
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4755820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3054396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3439748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3025606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219906151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10835822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9032190
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 156148
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3439739
ctas_completed 587036, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
394981, 368643, 409284, 392894, 395975, 395560, 384007, 395046, 372535, 376989, 401728, 396696, 387983, 379533, 368086, 362627, 373538, 350480, 354982, 374157, 372774, 356051, 386548, 407851, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11618883520
gpgpu_n_tot_w_icount = 363090110
gpgpu_n_stall_shd_mem = 65742203
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115138055
gpgpu_n_mem_write_global = 10835822
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 488033959
gpgpu_n_store_insn = 46694953
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129545728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53561354
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12180849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100281555	W0_Idle:422176026	W0_Scoreboard:-589697163	W1:109545554	W2:36355300	W3:19567473	W4:12799230	W5:9305149	W6:7262348	W7:5919553	W8:4950796	W9:4236547	W10:3712129	W11:3238022	W12:2900601	W13:2555192	W14:2287879	W15:2056002	W16:1807118	W17:1615423	W18:1424282	W19:1255462	W20:1127219	W21:1004081	W22:916681	W23:883508	W24:906077	W25:970318	W26:1113288	W27:1308886	W28:1594571	W29:1935037	W30:2376381	W31:2956725	W32:113203278
single_issue_nums: WS0:90607955	WS1:90462472	WS2:91060677	WS3:90959006	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 736403736 {8:92050467,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433432880 {40:10835822,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3682018680 {40:92050467,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86686576 {8:10835822,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 343 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41931972 	1728941 	2627024 	4616868 	8712970 	6833704 	4370694 	2432476 	984210 	274715 	63613 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56030361 	64189081 	3016731 	2694910 	41751 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98347702 	1717413 	203970 	92003 	664142 	1968036 	2833 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104106502 	13480917 	5163119 	2116122 	758575 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4799 	42310 	61 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385110  1.393324  1.379917  1.383943  1.376355  1.378978  1.390811  1.386587  1.379459  1.377963  1.375106  1.381221  1.386472  1.392838  1.375488  1.382990 
dram[1]:  1.385114  1.387833  1.376695  1.378483  1.376975  1.378337  1.383199  1.387503  1.380444  1.378032  1.378039  1.381296  1.387732  1.388409  1.375233  1.375039 
dram[2]:  1.382885  1.386412  1.382820  1.381040  1.378291  1.375561  1.387692  1.383063  1.378864  1.379436  1.383067  1.377051  1.391628  1.386523  1.378535  1.375951 
dram[3]:  1.384267  1.387153  1.383132  1.377130  1.377370  1.375071  1.386878  1.384416  1.381054  1.376177  1.378517  1.377955  1.393901  1.391468  1.377075  1.382123 
dram[4]:  1.385903  1.388306  1.375578  1.377200  1.380525  1.377813  1.387276  1.387956  1.374912  1.378049  1.374647  1.378425  1.389696  1.392812  1.377444  1.381776 
dram[5]:  1.386354  1.386593  1.376564  1.381934  1.378229  1.374727  1.382707  1.388356  1.375535  1.379295  1.375859  1.375140  1.392881  1.394048  1.379230  1.382354 
dram[6]:  1.385523  1.385263  1.384529  1.378176  1.377438  1.377111  1.387275  1.380101  1.385250  1.383601  1.377383  1.378075  1.396554  1.389415  1.377704  1.378386 
dram[7]:  1.391547  1.389161  1.375648  1.377784  1.379562  1.376553  1.390069  1.386405  1.381436  1.380743  1.375387  1.376330  1.390954  1.390202  1.379700  1.377362 
dram[8]:  1.382476  1.389220  1.374177  1.382145  1.376744  1.376449  1.383253  1.382836  1.377165  1.381868  1.373388  1.377741  1.383864  1.386639  1.379084  1.377058 
dram[9]:  1.387236  1.391057  1.372983  1.379729  1.380048  1.379166  1.384136  1.385697  1.383449  1.378940  1.373995  1.378940  1.393086  1.395485  1.376931  1.379782 
dram[10]:  1.389755  1.389536  1.384615  1.379694  1.382206  1.372885  1.383431  1.383546  1.380421  1.378964  1.379035  1.374308  1.390506  1.393742  1.380892  1.376643 
dram[11]:  1.387787  1.387581  1.381562  1.384000  1.381605  1.377551  1.383896  1.387709  1.382195  1.384853  1.377013  1.378275  1.390517  1.393761  1.379858  1.378533 
average row locality = 74578320/53961527 = 1.382065
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336092    332544    337519    338492    339503    339455    328991    332621    331898    333351    335620    334203    334704    334208    338300    335671 
dram[1]:    336074    333414    343718    341440    340266    338722    336936    333008    331343    335904    335171    332997    334845    334065    339352    340178 
dram[2]:    337892    333842    336488    340155    338089    340336    332451    336838    333313    332918    330300    339777    332526    335636    337554    339747 
dram[3]:    336714    334183    336051    342473    341438    343288    333863    335851    332206    335695    337472    338071    331073    333895    339285    335364 
dram[4]:    334769    334431    342958    343334    337356    338203    332404    332505    335635    334321    338278    336779    332710    331083    337593    335906 
dram[5]:    334615    334718    343410    336831    340268    343581    336055    333479    335254    333950    337501    338901    329844    329756    337417    335123 
dram[6]:    336984    336418    335802    340235    340614    340203    334411    338360    330997    331250    335088    334486    328328    334556    339200    339637 
dram[7]:    333438    332949    343365    342401    340556    341493    331070    331517    332134    332429    338551    338972    334559    333028    338032    338862 
dram[8]:    335739    332817    344902    339155    341879    342865    333702    336368    333773    331754    339707    337801    336648    337286    337144    341144 
dram[9]:    333729    331667    344905    340932    339952    338927    336074    334321    329480    332941    340157    336658    333125    332248    338906    337862 
dram[10]:    332231    332398    335039    339810    336183    342418    335749    336647    331663    332387    336716    340513    334513    332385    337322    341048 
dram[11]:    333041    332595    338414    335269    335446    340832    336130    330702    330320    329119    337456    337370    333840    330535    338866    335831 
total dram reads = 64551638
bank skew: 344905/328328 = 1.05
chip skew: 5402684/5355766 = 1.01
number of total write accesses:
dram[0]:     80443     80668     81212     80204     79874     79783     79616     80413     79400     79336     80704     80063     79509     79418     81363     81583 
dram[1]:     81817     81288     81563     81556     79481     79304     79894     79269     79037     79602     80126     80590     81392     80288     81936     82294 
dram[2]:     82420     82531     81085     80314     79297     81278     79982     80631     79257     80087     80275     80153     80520     80121     82173     82036 
dram[3]:     81796     81454     81532     81962     79399     81162     80554     80038     78440     79298     79756     79717     79481     79614     82136     82266 
dram[4]:     81181     81615     80972     81874     79743     80933     79115     78764     78554     78229     80632     80795     80627     79947     81514     81892 
dram[5]:     81844     81375     81383     81486     79883     80177     80268     79280     79454     77995     80928     80932     79554     79724     81878     81143 
dram[6]:     81684     81311     80450     81100     79862     79915     78966     80904     77248     77895     81140     80620     80965     80468     81495     82080 
dram[7]:     79731     80852     81833     81001     79769     79573     79886     79980     78922     79528     80650     79868     79866     81268     82020     82573 
dram[8]:     81920     81218     81570     81765     79767     80287     80629     80367     79611     79717     80858     80876     80893     80284     81888     81056 
dram[9]:     81419     80854     82717     81230     79544     80258     79500     79471     79620     78896     81409     80797     79209     79307     82447     81398 
dram[10]:     81210     81411     80028     80222     80417     81557     79572     79885     78878     79119     80124     80408     79105     78805     80683     81686 
dram[11]:     80725     81662     80376     80185     80685     80481     79612     79642     78590     78441     80557     79685     80018     79203     80866     82352 
total dram writes = 15447877
bank skew: 82717/77248 = 1.07
chip skew: 1292706/1283080 = 1.01
average mf latency per bank:
dram[0]:        519       548       540       566       536       556       514       538       526       543       514       536       526       546       529       549
dram[1]:        507       501       535       533       527       525       510       504       510       507       506       494       516       512       513       508
dram[2]:        519       510       550       539       528       519       512       510       515       504       504       506       516       514       515       518
dram[3]:        516       524       530       524       522       518       510       503       509       508       504       506       513       519       518       517
dram[4]:        525       517       537       552       524       521       511       520       521       517       513       511       519       522       521       521
dram[5]:        514       514       543       539       525       525       514       512       518       513       508       509       520       519       521       518
dram[6]:        522       521       545       543       523       522       512       513       521       513       506       509       525       523       520       519
dram[7]:        530       521       545       550       528       526       510       504       509       510       514       510      2525       525       516       515
dram[8]:        528       516       560       545       533       530      2664       512       523       515       516       513       531       526       521       519
dram[9]:        515       515       536       538       522       524       511       519       508       512       510       514       525       527       510       513
dram[10]:        516       513       543       546       522       523       512       511       515       513       515       511       523       518       517       515
dram[11]:        506       499       527       522       504       512       503       496       502       506       495       497       512       511       505       502
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2566      3187      2473      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2840      2828      3094      3014      2994      2758      3014      3167      2792      2817      2721      2855
dram[3]:       2922      3079      3078      3109      3083      2888      3148      3123      2637      2650      2985      3090      2763      2987      3059      2771
dram[4]:       2556      2985      2788      3174      3094      3001      2748      3088      2689      2935      3066      2903      2642      2843      2689      2917
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2654      2617      2539      2720      3163      2759      2691      2761      3038
dram[7]:       2593      2856      2835      2826      2743      2544      2745      2716      2623      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       2922      3005      2923      2992      3063      3130      2905      2982      2841      2669      2962      2786      2870      3145      3020      3088
dram[10]:       2881      2831      3083      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      2997      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107496391 n_act=4480789 n_pre=4480773 n_ref_event=0 n_req=6196312 n_rd=5363172 n_rd_L2_A=0 n_write=0 n_wr_bk=1283589 bw_util=0.2174
n_activity=89511006 dram_eff=0.297
bk0: 336092a 95887811i bk1: 332544a 96318620i bk2: 337519a 95870044i bk3: 338492a 95916591i bk4: 339503a 95804341i bk5: 339455a 95757600i bk6: 328991a 96867936i bk7: 332621a 96404973i bk8: 331898a 96463540i bk9: 333351a 96235569i bk10: 335620a 95898444i bk11: 334203a 96012363i bk12: 334704a 96233466i bk13: 334208a 96276286i bk14: 338300a 95615208i bk15: 335671a 95905700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276862
Row_Buffer_Locality_read = 0.305716
Row_Buffer_Locality_write = 0.091119
Bank_Level_Parallism = 5.118945
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.217444 
total_CMD = 122270645 
util_bw = 26587044 
Wasted_Col = 48665051 
Wasted_Row = 8375056 
Idle = 38643494 

BW Util Bottlenecks: 
RCDc_limit = 64137322 
RCDWRc_limit = 7256724 
WTRc_limit = 23130013 
RTWc_limit = 17559743 
CCDLc_limit = 4750263 
rwq = 0 
CCDLc_limit_alone = 3441828 
WTRc_limit_alone = 22465990 
RTWc_limit_alone = 16915331 

Commands details: 
total_CMD = 122270645 
n_nop = 107496391 
Read = 5363172 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283589 
n_act = 4480789 
n_pre = 4480773 
n_ref = 0 
n_req = 6196312 
total_req = 6646761 

Dual Bus Interface Util: 
issued_total_row = 8961562 
issued_total_col = 6646761 
Row_Bus_Util =  0.073293 
CoL_Bus_Util = 0.054361 
Either_Row_CoL_Bus_Util = 0.120832 
Issued_on_Two_Bus_Simul_Util = 0.006821 
issued_two_Eff = 0.056454 
queue_avg = 3.527220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107423371 n_act=4506076 n_pre=4506060 n_ref_event=0 n_req=6223368 n_rd=5387433 n_rd_L2_A=0 n_write=0 n_wr_bk=1289437 bw_util=0.2184
n_activity=89451346 dram_eff=0.2986
bk0: 336074a 95860268i bk1: 333414a 96064688i bk2: 343718a 95374088i bk3: 341440a 95544340i bk4: 340266a 95763343i bk5: 338722a 95891095i bk6: 336936a 96125144i bk7: 333008a 96476869i bk8: 331343a 96571981i bk9: 335904a 96112698i bk10: 335171a 96003325i bk11: 332997a 96143722i bk12: 334845a 96105808i bk13: 334065a 96124841i bk14: 339352a 95516158i bk15: 340178a 95434459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275943
Row_Buffer_Locality_read = 0.304757
Row_Buffer_Locality_write = 0.090237
Bank_Level_Parallism = 5.151463
Bank_Level_Parallism_Col = 2.192536
Bank_Level_Parallism_Ready = 1.380076
write_to_read_ratio_blp_rw_average = 0.202192
GrpLevelPara = 1.831151 

BW Util details:
bwutil = 0.218429 
total_CMD = 122270645 
util_bw = 26707480 
Wasted_Col = 48624057 
Wasted_Row = 8252313 
Idle = 38686795 

BW Util Bottlenecks: 
RCDc_limit = 64392230 
RCDWRc_limit = 7272401 
WTRc_limit = 23359111 
RTWc_limit = 17646898 
CCDLc_limit = 4714888 
rwq = 0 
CCDLc_limit_alone = 3400954 
WTRc_limit_alone = 22688775 
RTWc_limit_alone = 17003300 

Commands details: 
total_CMD = 122270645 
n_nop = 107423371 
Read = 5387433 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289437 
n_act = 4506076 
n_pre = 4506060 
n_ref = 0 
n_req = 6223368 
total_req = 6676870 

Dual Bus Interface Util: 
issued_total_row = 9012136 
issued_total_col = 6676870 
Row_Bus_Util =  0.073706 
CoL_Bus_Util = 0.054607 
Either_Row_CoL_Bus_Util = 0.121430 
Issued_on_Two_Bus_Simul_Util = 0.006884 
issued_two_Eff = 0.056693 
queue_avg = 3.344843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107447128 n_act=4498886 n_pre=4498870 n_ref_event=0 n_req=6216403 n_rd=5377862 n_rd_L2_A=0 n_write=0 n_wr_bk=1292160 bw_util=0.2182
n_activity=89359232 dram_eff=0.2986
bk0: 337892a 95506347i bk1: 333842a 95782207i bk2: 336488a 95877983i bk3: 340155a 95593370i bk4: 338089a 95727332i bk5: 340336a 95438191i bk6: 332451a 96297838i bk7: 336838a 95825606i bk8: 333313a 96111882i bk9: 332918a 96090633i bk10: 330300a 96253756i bk11: 339777a 95395490i bk12: 332526a 96178370i bk13: 335636a 95839508i bk14: 337554a 95495184i bk15: 339747a 95282232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276288
Row_Buffer_Locality_read = 0.305264
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.187922
Bank_Level_Parallism_Col = 2.195812
Bank_Level_Parallism_Ready = 1.383741
write_to_read_ratio_blp_rw_average = 0.202805
GrpLevelPara = 1.832924 

BW Util details:
bwutil = 0.218205 
total_CMD = 122270645 
util_bw = 26680088 
Wasted_Col = 48515244 
Wasted_Row = 8278816 
Idle = 38796497 

BW Util Bottlenecks: 
RCDc_limit = 64196355 
RCDWRc_limit = 7295335 
WTRc_limit = 23369827 
RTWc_limit = 17647186 
CCDLc_limit = 4697470 
rwq = 0 
CCDLc_limit_alone = 3387382 
WTRc_limit_alone = 22700494 
RTWc_limit_alone = 17006431 

Commands details: 
total_CMD = 122270645 
n_nop = 107447128 
Read = 5377862 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292160 
n_act = 4498886 
n_pre = 4498870 
n_ref = 0 
n_req = 6216403 
total_req = 6670022 

Dual Bus Interface Util: 
issued_total_row = 8997756 
issued_total_col = 6670022 
Row_Bus_Util =  0.073589 
CoL_Bus_Util = 0.054551 
Either_Row_CoL_Bus_Util = 0.121235 
Issued_on_Two_Bus_Simul_Util = 0.006905 
issued_two_Eff = 0.056954 
queue_avg = 3.490786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107435407 n_act=4503618 n_pre=4503602 n_ref_event=0 n_req=6224212 n_rd=5386922 n_rd_L2_A=0 n_write=0 n_wr_bk=1288605 bw_util=0.2184
n_activity=89399439 dram_eff=0.2987
bk0: 336714a 95584647i bk1: 334183a 95834950i bk2: 336051a 95770280i bk3: 342473a 95203754i bk4: 341438a 95443700i bk5: 343288a 95160093i bk6: 333863a 96012676i bk7: 335851a 95929507i bk8: 332206a 96283984i bk9: 335695a 95801066i bk10: 337472a 95516481i bk11: 338071a 95472424i bk12: 331073a 96435674i bk13: 333895a 96177745i bk14: 339285a 95292204i bk15: 335364a 95645387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276436
Row_Buffer_Locality_read = 0.305316
Row_Buffer_Locality_write = 0.090628
Bank_Level_Parallism = 5.194650
Bank_Level_Parallism_Col = 2.193891
Bank_Level_Parallism_Ready = 1.378619
write_to_read_ratio_blp_rw_average = 0.202602
GrpLevelPara = 1.832421 

BW Util details:
bwutil = 0.218385 
total_CMD = 122270645 
util_bw = 26702108 
Wasted_Col = 48578954 
Wasted_Row = 8272947 
Idle = 38716636 

BW Util Bottlenecks: 
RCDc_limit = 64295145 
RCDWRc_limit = 7282003 
WTRc_limit = 23316636 
RTWc_limit = 17686263 
CCDLc_limit = 4739534 
rwq = 0 
CCDLc_limit_alone = 3425132 
WTRc_limit_alone = 22648085 
RTWc_limit_alone = 17040412 

Commands details: 
total_CMD = 122270645 
n_nop = 107435407 
Read = 5386922 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288605 
n_act = 4503618 
n_pre = 4503602 
n_ref = 0 
n_req = 6224212 
total_req = 6675527 

Dual Bus Interface Util: 
issued_total_row = 9007220 
issued_total_col = 6675527 
Row_Bus_Util =  0.073666 
CoL_Bus_Util = 0.054596 
Either_Row_CoL_Bus_Util = 0.121331 
Issued_on_Two_Bus_Simul_Util = 0.006931 
issued_two_Eff = 0.057128 
queue_avg = 3.579868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57987
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107454538 n_act=4497399 n_pre=4497383 n_ref_event=0 n_req=6214093 n_rd=5378265 n_rd_L2_A=0 n_write=0 n_wr_bk=1286387 bw_util=0.218
n_activity=89467844 dram_eff=0.298
bk0: 334769a 95895179i bk1: 334431a 95811565i bk2: 342958a 95211793i bk3: 343334a 95201968i bk4: 337356a 95822155i bk5: 338203a 95681101i bk6: 332404a 96377362i bk7: 332505a 96325140i bk8: 335635a 95935784i bk9: 334321a 96098177i bk10: 338278a 95507270i bk11: 336779a 95610402i bk12: 332710a 96192541i bk13: 331083a 96388750i bk14: 337593a 95516178i bk15: 335906a 95655553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276258
Row_Buffer_Locality_read = 0.305153
Row_Buffer_Locality_write = 0.090330
Bank_Level_Parallism = 5.170836
Bank_Level_Parallism_Col = 2.187513
Bank_Level_Parallism_Ready = 1.377164
write_to_read_ratio_blp_rw_average = 0.202135
GrpLevelPara = 1.827968 

BW Util details:
bwutil = 0.218029 
total_CMD = 122270645 
util_bw = 26658608 
Wasted_Col = 48663450 
Wasted_Row = 8296087 
Idle = 38652500 

BW Util Bottlenecks: 
RCDc_limit = 64274714 
RCDWRc_limit = 7283411 
WTRc_limit = 23265310 
RTWc_limit = 17625480 
CCDLc_limit = 4764076 
rwq = 0 
CCDLc_limit_alone = 3453141 
WTRc_limit_alone = 22601671 
RTWc_limit_alone = 16978184 

Commands details: 
total_CMD = 122270645 
n_nop = 107454538 
Read = 5378265 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286387 
n_act = 4497399 
n_pre = 4497383 
n_ref = 0 
n_req = 6214093 
total_req = 6664652 

Dual Bus Interface Util: 
issued_total_row = 8994782 
issued_total_col = 6664652 
Row_Bus_Util =  0.073565 
CoL_Bus_Util = 0.054507 
Either_Row_CoL_Bus_Util = 0.121175 
Issued_on_Two_Bus_Simul_Util = 0.006897 
issued_two_Eff = 0.056920 
queue_avg = 3.528090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107449996 n_act=4499341 n_pre=4499325 n_ref_event=0 n_req=6217135 n_rd=5380703 n_rd_L2_A=0 n_write=0 n_wr_bk=1287304 bw_util=0.2181
n_activity=89385478 dram_eff=0.2984
bk0: 334615a 95920838i bk1: 334718a 95846878i bk2: 343410a 95243022i bk3: 336831a 95724739i bk4: 340268a 95619313i bk5: 343581a 95221312i bk6: 336055a 95973195i bk7: 333479a 96277159i bk8: 335254a 95979719i bk9: 333950a 96271276i bk10: 337501a 95536687i bk11: 338901a 95420886i bk12: 329844a 96526269i bk13: 329756a 96466022i bk14: 337417a 95668969i bk15: 335123a 95845052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276300
Row_Buffer_Locality_read = 0.305217
Row_Buffer_Locality_write = 0.090276
Bank_Level_Parallism = 5.174485
Bank_Level_Parallism_Col = 2.191646
Bank_Level_Parallism_Ready = 1.380714
write_to_read_ratio_blp_rw_average = 0.202677
GrpLevelPara = 1.830339 

BW Util details:
bwutil = 0.218139 
total_CMD = 122270645 
util_bw = 26672028 
Wasted_Col = 48575854 
Wasted_Row = 8273068 
Idle = 38749695 

BW Util Bottlenecks: 
RCDc_limit = 64269021 
RCDWRc_limit = 7281938 
WTRc_limit = 23259578 
RTWc_limit = 17638388 
CCDLc_limit = 4703229 
rwq = 0 
CCDLc_limit_alone = 3397755 
WTRc_limit_alone = 22594515 
RTWc_limit_alone = 16997977 

Commands details: 
total_CMD = 122270645 
n_nop = 107449996 
Read = 5380703 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287304 
n_act = 4499341 
n_pre = 4499325 
n_ref = 0 
n_req = 6217135 
total_req = 6668007 

Dual Bus Interface Util: 
issued_total_row = 8998666 
issued_total_col = 6668007 
Row_Bus_Util =  0.073596 
CoL_Bus_Util = 0.054535 
Either_Row_CoL_Bus_Util = 0.121212 
Issued_on_Two_Bus_Simul_Util = 0.006919 
issued_two_Eff = 0.057084 
queue_avg = 3.483489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107462839 n_act=4492511 n_pre=4492495 n_ref_event=0 n_req=6211132 n_rd=5376569 n_rd_L2_A=0 n_write=0 n_wr_bk=1286103 bw_util=0.218
n_activity=89438231 dram_eff=0.298
bk0: 336984a 95621205i bk1: 336418a 95719688i bk2: 335802a 95995142i bk3: 340235a 95676037i bk4: 340614a 95640160i bk5: 340203a 95570453i bk6: 334411a 96206104i bk7: 338360a 95769754i bk8: 330997a 96584573i bk9: 331250a 96593035i bk10: 335088a 95820487i bk11: 334486a 95909144i bk12: 328328a 96566001i bk13: 334556a 96016662i bk14: 339200a 95420090i bk15: 339637a 95324368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276700
Row_Buffer_Locality_read = 0.305606
Row_Buffer_Locality_write = 0.090480
Bank_Level_Parallism = 5.161747
Bank_Level_Parallism_Col = 2.189851
Bank_Level_Parallism_Ready = 1.381024
write_to_read_ratio_blp_rw_average = 0.202254
GrpLevelPara = 1.829509 

BW Util details:
bwutil = 0.217965 
total_CMD = 122270645 
util_bw = 26650688 
Wasted_Col = 48576583 
Wasted_Row = 8326570 
Idle = 38716804 

BW Util Bottlenecks: 
RCDc_limit = 64217960 
RCDWRc_limit = 7267021 
WTRc_limit = 23249600 
RTWc_limit = 17603643 
CCDLc_limit = 4691591 
rwq = 0 
CCDLc_limit_alone = 3386183 
WTRc_limit_alone = 22584620 
RTWc_limit_alone = 16963215 

Commands details: 
total_CMD = 122270645 
n_nop = 107462839 
Read = 5376569 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286103 
n_act = 4492511 
n_pre = 4492495 
n_ref = 0 
n_req = 6211132 
total_req = 6662672 

Dual Bus Interface Util: 
issued_total_row = 8985006 
issued_total_col = 6662672 
Row_Bus_Util =  0.073485 
CoL_Bus_Util = 0.054491 
Either_Row_CoL_Bus_Util = 0.121107 
Issued_on_Two_Bus_Simul_Util = 0.006869 
issued_two_Eff = 0.056718 
queue_avg = 3.486439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48644
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107446702 n_act=4498939 n_pre=4498923 n_ref_event=0 n_req=6219115 n_rd=5383356 n_rd_L2_A=0 n_write=0 n_wr_bk=1287320 bw_util=0.2182
n_activity=89426503 dram_eff=0.2984
bk0: 333438a 96057787i bk1: 332949a 95950513i bk2: 343365a 95113274i bk3: 342401a 95244090i bk4: 340556a 95500465i bk5: 341493a 95426428i bk6: 331070a 96428597i bk7: 331517a 96255642i bk8: 332134a 96334238i bk9: 332429a 96126448i bk10: 338551a 95440492i bk11: 338972a 95368278i bk12: 334559a 96052476i bk13: 333028a 96003867i bk14: 338032a 95423637i bk15: 338862a 95303651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276595
Row_Buffer_Locality_read = 0.305451
Row_Buffer_Locality_write = 0.090725
Bank_Level_Parallism = 5.189259
Bank_Level_Parallism_Col = 2.192127
Bank_Level_Parallism_Ready = 1.378184
write_to_read_ratio_blp_rw_average = 0.202495
GrpLevelPara = 1.831777 

BW Util details:
bwutil = 0.218227 
total_CMD = 122270645 
util_bw = 26682704 
Wasted_Col = 48579083 
Wasted_Row = 8294908 
Idle = 38713950 

BW Util Bottlenecks: 
RCDc_limit = 64260853 
RCDWRc_limit = 7271624 
WTRc_limit = 23272167 
RTWc_limit = 17656410 
CCDLc_limit = 4731457 
rwq = 0 
CCDLc_limit_alone = 3419723 
WTRc_limit_alone = 22605312 
RTWc_limit_alone = 17011531 

Commands details: 
total_CMD = 122270645 
n_nop = 107446702 
Read = 5383356 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287320 
n_act = 4498939 
n_pre = 4498923 
n_ref = 0 
n_req = 6219115 
total_req = 6670676 

Dual Bus Interface Util: 
issued_total_row = 8997862 
issued_total_col = 6670676 
Row_Bus_Util =  0.073590 
CoL_Bus_Util = 0.054557 
Either_Row_CoL_Bus_Util = 0.121239 
Issued_on_Two_Bus_Simul_Util = 0.006908 
issued_two_Eff = 0.056975 
queue_avg = 3.582803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5828
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107386059 n_act=4522679 n_pre=4522663 n_ref_event=0 n_req=6242281 n_rd=5402684 n_rd_L2_A=0 n_write=0 n_wr_bk=1292706 bw_util=0.219
n_activity=89474900 dram_eff=0.2993
bk0: 335739a 95363031i bk1: 332817a 95806345i bk2: 344902a 94765113i bk3: 339155a 95281173i bk4: 341879a 95206142i bk5: 342865a 95018907i bk6: 333702a 95880436i bk7: 336368a 95741660i bk8: 333773a 95854079i bk9: 331754a 96012504i bk10: 339707a 95089719i bk11: 337801a 95194021i bk12: 336648a 95553987i bk13: 337286a 95491455i bk14: 337144a 95381857i bk15: 341144a 94991728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275477
Row_Buffer_Locality_read = 0.304185
Row_Buffer_Locality_write = 0.090740
Bank_Level_Parallism = 5.248405
Bank_Level_Parallism_Col = 2.195901
Bank_Level_Parallism_Ready = 1.377668
write_to_read_ratio_blp_rw_average = 0.202489
GrpLevelPara = 1.834950 

BW Util details:
bwutil = 0.219035 
total_CMD = 122270645 
util_bw = 26781560 
Wasted_Col = 48676311 
Wasted_Row = 8208145 
Idle = 38604629 

BW Util Bottlenecks: 
RCDc_limit = 64508635 
RCDWRc_limit = 7295552 
WTRc_limit = 23478453 
RTWc_limit = 17751638 
CCDLc_limit = 4792586 
rwq = 0 
CCDLc_limit_alone = 3474092 
WTRc_limit_alone = 22806836 
RTWc_limit_alone = 17104761 

Commands details: 
total_CMD = 122270645 
n_nop = 107386059 
Read = 5402684 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292706 
n_act = 4522679 
n_pre = 4522663 
n_ref = 0 
n_req = 6242281 
total_req = 6695390 

Dual Bus Interface Util: 
issued_total_row = 9045342 
issued_total_col = 6695390 
Row_Bus_Util =  0.073978 
CoL_Bus_Util = 0.054759 
Either_Row_CoL_Bus_Util = 0.121735 
Issued_on_Two_Bus_Simul_Util = 0.007002 
issued_two_Eff = 0.057519 
queue_avg = 3.733104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7331
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107450168 n_act=4498511 n_pre=4498495 n_ref_event=0 n_req=6218999 n_rd=5381884 n_rd_L2_A=0 n_write=0 n_wr_bk=1288076 bw_util=0.2182
n_activity=89401317 dram_eff=0.2984
bk0: 333729a 95865696i bk1: 331667a 96093424i bk2: 344905a 94863652i bk3: 340932a 95310422i bk4: 339952a 95583557i bk5: 338927a 95570575i bk6: 336074a 96037616i bk7: 334321a 96134840i bk8: 329480a 96472550i bk9: 332941a 96108974i bk10: 340157a 95174715i bk11: 336658a 95446235i bk12: 333125a 96272351i bk13: 332248a 96266696i bk14: 338906a 95309117i bk15: 337862a 95406379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276650
Row_Buffer_Locality_read = 0.305535
Row_Buffer_Locality_write = 0.090950
Bank_Level_Parallism = 5.195103
Bank_Level_Parallism_Col = 2.192297
Bank_Level_Parallism_Ready = 1.379048
write_to_read_ratio_blp_rw_average = 0.202709
GrpLevelPara = 1.831815 

BW Util details:
bwutil = 0.218203 
total_CMD = 122270645 
util_bw = 26679840 
Wasted_Col = 48547356 
Wasted_Row = 8284749 
Idle = 38758700 

BW Util Bottlenecks: 
RCDc_limit = 64226809 
RCDWRc_limit = 7281618 
WTRc_limit = 23270108 
RTWc_limit = 17653410 
CCDLc_limit = 4709463 
rwq = 0 
CCDLc_limit_alone = 3398170 
WTRc_limit_alone = 22604101 
RTWc_limit_alone = 17008124 

Commands details: 
total_CMD = 122270645 
n_nop = 107450168 
Read = 5381884 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288076 
n_act = 4498511 
n_pre = 4498495 
n_ref = 0 
n_req = 6218999 
total_req = 6669960 

Dual Bus Interface Util: 
issued_total_row = 8997006 
issued_total_col = 6669960 
Row_Bus_Util =  0.073583 
CoL_Bus_Util = 0.054551 
Either_Row_CoL_Bus_Util = 0.121210 
Issued_on_Two_Bus_Simul_Util = 0.006923 
issued_two_Eff = 0.057116 
queue_avg = 3.583576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107467818 n_act=4490531 n_pre=4490515 n_ref_event=0 n_req=6207931 n_rd=5377022 n_rd_L2_A=0 n_write=0 n_wr_bk=1283110 bw_util=0.2179
n_activity=89489387 dram_eff=0.2977
bk0: 332231a 96308646i bk1: 332398a 96259945i bk2: 335039a 96353531i bk3: 339810a 95901126i bk4: 336183a 96142417i bk5: 342418a 95462944i bk6: 335749a 96239417i bk7: 336647a 96124588i bk8: 331663a 96607367i bk9: 332387a 96435936i bk10: 336716a 95878222i bk11: 340513a 95530327i bk12: 334513a 96299799i bk13: 332385a 96578152i bk14: 337322a 95925755i bk15: 341048a 95530778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276646
Row_Buffer_Locality_read = 0.305361
Row_Buffer_Locality_write = 0.090827
Bank_Level_Parallism = 5.119755
Bank_Level_Parallism_Col = 2.186078
Bank_Level_Parallism_Ready = 1.380071
write_to_read_ratio_blp_rw_average = 0.201885
GrpLevelPara = 1.826740 

BW Util details:
bwutil = 0.217882 
total_CMD = 122270645 
util_bw = 26640528 
Wasted_Col = 48643829 
Wasted_Row = 8330873 
Idle = 38655415 

BW Util Bottlenecks: 
RCDc_limit = 64300776 
RCDWRc_limit = 7234644 
WTRc_limit = 23159719 
RTWc_limit = 17539570 
CCDLc_limit = 4690832 
rwq = 0 
CCDLc_limit_alone = 3386891 
WTRc_limit_alone = 22495376 
RTWc_limit_alone = 16899972 

Commands details: 
total_CMD = 122270645 
n_nop = 107467818 
Read = 5377022 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283110 
n_act = 4490531 
n_pre = 4490515 
n_ref = 0 
n_req = 6207931 
total_req = 6660132 

Dual Bus Interface Util: 
issued_total_row = 8981046 
issued_total_col = 6660132 
Row_Bus_Util =  0.073452 
CoL_Bus_Util = 0.054470 
Either_Row_CoL_Bus_Util = 0.121066 
Issued_on_Two_Bus_Simul_Util = 0.006857 
issued_two_Eff = 0.056635 
queue_avg = 3.371899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3719
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122270645 n_nop=107514036 n_act=4472247 n_pre=4472231 n_ref_event=0 n_req=6187339 n_rd=5355766 n_rd_L2_A=0 n_write=0 n_wr_bk=1283080 bw_util=0.2172
n_activity=89343535 dram_eff=0.2972
bk0: 333041a 96362146i bk1: 332595a 96236181i bk2: 338414a 96072644i bk3: 335269a 96271663i bk4: 335446a 96239071i bk5: 340832a 95760133i bk6: 336130a 96273680i bk7: 330702a 96716092i bk8: 330320a 96796771i bk9: 329119a 96961323i bk10: 337456a 95982879i bk11: 337370a 95940644i bk12: 333840a 96403290i bk13: 330535a 96779587i bk14: 338866a 95920478i bk15: 335831a 95892632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277194
Row_Buffer_Locality_read = 0.306166
Row_Buffer_Locality_write = 0.090601
Bank_Level_Parallism = 5.091276
Bank_Level_Parallism_Col = 2.184019
Bank_Level_Parallism_Ready = 1.379979
write_to_read_ratio_blp_rw_average = 0.201675
GrpLevelPara = 1.824815 

BW Util details:
bwutil = 0.217185 
total_CMD = 122270645 
util_bw = 26555384 
Wasted_Col = 48537579 
Wasted_Row = 8359639 
Idle = 38818043 

BW Util Bottlenecks: 
RCDc_limit = 64019690 
RCDWRc_limit = 7249886 
WTRc_limit = 23169658 
RTWc_limit = 17434857 
CCDLc_limit = 4690341 
rwq = 0 
CCDLc_limit_alone = 3390682 
WTRc_limit_alone = 22504634 
RTWc_limit_alone = 16800222 

Commands details: 
total_CMD = 122270645 
n_nop = 107514036 
Read = 5355766 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283080 
n_act = 4472247 
n_pre = 4472231 
n_ref = 0 
n_req = 6187339 
total_req = 6638846 

Dual Bus Interface Util: 
issued_total_row = 8944478 
issued_total_col = 6638846 
Row_Bus_Util =  0.073153 
CoL_Bus_Util = 0.054296 
Either_Row_CoL_Bus_Util = 0.120688 
Issued_on_Two_Bus_Simul_Util = 0.006761 
issued_two_Eff = 0.056023 
queue_avg = 3.272247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4947985, Miss = 2819250, Miss_rate = 0.570, Pending_hits = 6565, Reservation_fails = 3503
L2_cache_bank[1]: Access = 4864771, Miss = 2817205, Miss_rate = 0.579, Pending_hits = 4533, Reservation_fails = 2770
L2_cache_bank[2]: Access = 4939451, Miss = 2834329, Miss_rate = 0.574, Pending_hits = 4658, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4885448, Miss = 2826363, Miss_rate = 0.579, Pending_hits = 4756, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4946934, Miss = 2815242, Miss_rate = 0.569, Pending_hits = 4592, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4904947, Miss = 2835866, Miss_rate = 0.578, Pending_hits = 4890, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4917480, Miss = 2824748, Miss_rate = 0.574, Pending_hits = 4576, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4937228, Miss = 2835449, Miss_rate = 0.574, Pending_hits = 4719, Reservation_fails = 2480
L2_cache_bank[8]: Access = 4948401, Miss = 2828338, Miss_rate = 0.572, Pending_hits = 6383, Reservation_fails = 3284
L2_cache_bank[9]: Access = 4940315, Miss = 2823201, Miss_rate = 0.571, Pending_hits = 4615, Reservation_fails = 3178
L2_cache_bank[10]: Access = 4932181, Miss = 2830975, Miss_rate = 0.574, Pending_hits = 4675, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4874843, Miss = 2822951, Miss_rate = 0.579, Pending_hits = 4575, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4923165, Miss = 2818046, Miss_rate = 0.572, Pending_hits = 4568, Reservation_fails = 2516
L2_cache_bank[13]: Access = 4915013, Miss = 2831741, Miss_rate = 0.576, Pending_hits = 4844, Reservation_fails = 1649
L2_cache_bank[14]: Access = 8472679, Miss = 2828340, Miss_rate = 0.334, Pending_hits = 4658, Reservation_fails = 1488
L2_cache_bank[15]: Access = 4937022, Miss = 2828270, Miss_rate = 0.573, Pending_hits = 4683, Reservation_fails = 1708
L2_cache_bank[16]: Access = 9391991, Miss = 2840103, Miss_rate = 0.302, Pending_hits = 6749, Reservation_fails = 2554
L2_cache_bank[17]: Access = 4914616, Miss = 2835820, Miss_rate = 0.577, Pending_hits = 4799, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4939172, Miss = 2832948, Miss_rate = 0.574, Pending_hits = 4678, Reservation_fails = 3025
L2_cache_bank[19]: Access = 4857953, Miss = 2822182, Miss_rate = 0.581, Pending_hits = 4715, Reservation_fails = 1897
L2_cache_bank[20]: Access = 4905407, Miss = 2816050, Miss_rate = 0.574, Pending_hits = 4625, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4913069, Miss = 2834241, Miss_rate = 0.577, Pending_hits = 4843, Reservation_fails = 2109
L2_cache_bank[22]: Access = 4896660, Miss = 2820146, Miss_rate = 0.576, Pending_hits = 4582, Reservation_fails = 2858
L2_cache_bank[23]: Access = 4867146, Miss = 2808867, Miss_rate = 0.577, Pending_hits = 4531, Reservation_fails = 1620
L2_total_cache_accesses = 125973877
L2_total_cache_misses = 67830671
L2_total_cache_miss_rate = 0.5385
L2_total_cache_pending_hits = 117812
L2_total_cache_reservation_fails = 62305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50468605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35840198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28711440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117812
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7556789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 820895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2458138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115138055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10835822
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 70
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 62235
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=125973877
icnt_total_pkts_simt_to_mem=125973877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125973877
Req_Network_cycles = 47678770
Req_Network_injected_packets_per_cycle =       2.6421 
Req_Network_conflicts_per_cycle =       0.3410
Req_Network_conflicts_per_cycle_util =       0.4815
Req_Bank_Level_Parallism =       3.7311
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0984
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6666

Reply_Network_injected_packets_num = 125973877
Reply_Network_cycles = 47678770
Reply_Network_injected_packets_per_cycle =        2.6421
Reply_Network_conflicts_per_cycle =        1.1230
Reply_Network_conflicts_per_cycle_util =       1.5802
Reply_Bank_Level_Parallism =       3.7179
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1802
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0881
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 26 min, 20 sec (253580 sec)
gpgpu_simulation_rate = 18125 (inst/sec)
gpgpu_simulation_rate = 188 (cycle/sec)
gpgpu_silicon_slowdown = 7260638x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
Destroy streams for kernel 38: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 38 
gpu_sim_cycle = 62566
gpu_sim_insn = 1509741
gpu_ipc =      24.1304
gpu_tot_sim_cycle = 47741336
gpu_tot_sim_insn = 4597723672
gpu_tot_ipc =      96.3049
gpu_tot_issued_cta = 587106
gpu_occupancy = 41.0175% 
gpu_tot_occupancy = 53.1159% 
max_total_param_size = 0
gpu_stall_dramfull = 5878360
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8300
partiton_level_parallism_total  =       2.6411
partiton_level_parallism_util =       3.6592
partiton_level_parallism_util_total  =       3.7310
L2_BW  =      79.9346 GB/Sec
L2_BW_total  =     115.3621 GB/Sec
gpu_total_sim_rate=18115

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7954925, Miss = 3427310, Miss_rate = 0.431, Pending_hits = 79012, Reservation_fails = 435950
	L1D_cache_core[1]: Access = 7739328, Miss = 3327745, Miss_rate = 0.430, Pending_hits = 76116, Reservation_fails = 443222
	L1D_cache_core[2]: Access = 7558844, Miss = 3244164, Miss_rate = 0.429, Pending_hits = 76861, Reservation_fails = 432211
	L1D_cache_core[3]: Access = 7841650, Miss = 3305890, Miss_rate = 0.422, Pending_hits = 76876, Reservation_fails = 419023
	L1D_cache_core[4]: Access = 7818470, Miss = 3453877, Miss_rate = 0.442, Pending_hits = 79128, Reservation_fails = 458078
	L1D_cache_core[5]: Access = 7734113, Miss = 3264973, Miss_rate = 0.422, Pending_hits = 76004, Reservation_fails = 411571
	L1D_cache_core[6]: Access = 7702567, Miss = 3224313, Miss_rate = 0.419, Pending_hits = 74932, Reservation_fails = 415925
	L1D_cache_core[7]: Access = 7686819, Miss = 3172234, Miss_rate = 0.413, Pending_hits = 73139, Reservation_fails = 385354
	L1D_cache_core[8]: Access = 7871064, Miss = 3401986, Miss_rate = 0.432, Pending_hits = 76654, Reservation_fails = 439091
	L1D_cache_core[9]: Access = 7380633, Miss = 3050586, Miss_rate = 0.413, Pending_hits = 75862, Reservation_fails = 386258
	L1D_cache_core[10]: Access = 7976960, Miss = 3344862, Miss_rate = 0.419, Pending_hits = 76599, Reservation_fails = 410067
	L1D_cache_core[11]: Access = 7761234, Miss = 3413805, Miss_rate = 0.440, Pending_hits = 79194, Reservation_fails = 468733
	L1D_cache_core[12]: Access = 7672587, Miss = 3304099, Miss_rate = 0.431, Pending_hits = 76672, Reservation_fails = 427194
	L1D_cache_core[13]: Access = 8009255, Miss = 3449951, Miss_rate = 0.431, Pending_hits = 77190, Reservation_fails = 448531
	L1D_cache_core[14]: Access = 7850197, Miss = 3343258, Miss_rate = 0.426, Pending_hits = 78272, Reservation_fails = 433549
	L1D_cache_core[15]: Access = 6718680, Miss = 2645727, Miss_rate = 0.394, Pending_hits = 69287, Reservation_fails = 355685
	L1D_cache_core[16]: Access = 7794967, Miss = 3371900, Miss_rate = 0.433, Pending_hits = 77281, Reservation_fails = 445721
	L1D_cache_core[17]: Access = 7742131, Miss = 3351115, Miss_rate = 0.433, Pending_hits = 78563, Reservation_fails = 434065
	L1D_cache_core[18]: Access = 7720007, Miss = 3331468, Miss_rate = 0.432, Pending_hits = 76652, Reservation_fails = 448726
	L1D_cache_core[19]: Access = 8040380, Miss = 3401006, Miss_rate = 0.423, Pending_hits = 76687, Reservation_fails = 439859
	L1D_cache_core[20]: Access = 7848439, Miss = 3298679, Miss_rate = 0.420, Pending_hits = 77918, Reservation_fails = 441058
	L1D_cache_core[21]: Access = 7638878, Miss = 3293896, Miss_rate = 0.431, Pending_hits = 76207, Reservation_fails = 432811
	L1D_cache_core[22]: Access = 7829194, Miss = 3362466, Miss_rate = 0.429, Pending_hits = 75993, Reservation_fails = 448684
	L1D_cache_core[23]: Access = 7093761, Miss = 2917609, Miss_rate = 0.411, Pending_hits = 73279, Reservation_fails = 383996
	L1D_cache_core[24]: Access = 7655026, Miss = 3251962, Miss_rate = 0.425, Pending_hits = 76372, Reservation_fails = 444442
	L1D_cache_core[25]: Access = 7666056, Miss = 3296905, Miss_rate = 0.430, Pending_hits = 77966, Reservation_fails = 444565
	L1D_cache_core[26]: Access = 7901314, Miss = 3416245, Miss_rate = 0.432, Pending_hits = 78434, Reservation_fails = 483934
	L1D_cache_core[27]: Access = 7793177, Miss = 3302649, Miss_rate = 0.424, Pending_hits = 76363, Reservation_fails = 447858
	L1D_cache_core[28]: Access = 7442502, Miss = 3132798, Miss_rate = 0.421, Pending_hits = 74761, Reservation_fails = 414244
	L1D_cache_core[29]: Access = 7535116, Miss = 3121345, Miss_rate = 0.414, Pending_hits = 74538, Reservation_fails = 393763
	L1D_total_cache_accesses = 230978274
	L1D_total_cache_misses = 98224823
	L1D_total_cache_miss_rate = 0.4253
	L1D_total_cache_pending_hits = 2292812
	L1D_total_cache_reservation_fails = 12874168
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125684682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2292807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66793986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9428886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25338159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2292807
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4775957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3064699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3445282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3027979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220109634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10868640

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9062880
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 365758
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3445273
ctas_completed 587106, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
395838, 369354, 410027, 393667, 396450, 396027, 384460, 396367, 372930, 377206, 402005, 397073, 388409, 379824, 368433, 362928, 373849, 350819, 355188, 374706, 373065, 356602, 386941, 408202, 401932, 383224, 391595, 383628, 375184, 400203, 385642, 387005, 
gpgpu_n_tot_thrd_icount = 11625530336
gpgpu_n_tot_w_icount = 363297823
gpgpu_n_stall_shd_mem = 65877116
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115219733
gpgpu_n_mem_write_global = 10868640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 488261293
gpgpu_n_store_insn = 46730707
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1129724928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53689969
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12187147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100402715	W0_Idle:422732410	W0_Scoreboard:-586439312	W1:109624937	W2:36385458	W3:19582762	W4:12809201	W5:9311890	W6:7268108	W7:5924577	W8:4955234	W9:4240135	W10:3714607	W11:3239971	W12:2902235	W13:2556256	W14:2288680	W15:2056648	W16:1807748	W17:1616222	W18:1425399	W19:1256701	W20:1129109	W21:1006098	W22:918596	W23:885380	W24:907635	W25:971398	W26:1113932	W27:1309214	W28:1594689	W29:1935115	W30:2376394	W31:2956738	W32:113226756
single_issue_nums: WS0:90661066	WS1:90513251	WS2:91111886	WS3:91011620	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737057160 {8:92132145,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 434745600 {40:10868640,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3685285800 {40:92132145,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86949120 {8:10868640,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 4887 
max_icnt2mem_latency = 2708 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 344 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 3 
mrq_lat_table:41957010 	1729465 	2628115 	4619373 	8716887 	6838522 	4377132 	2440503 	992015 	277091 	63738 	1134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56073392 	64226358 	3023814 	2717618 	46148 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	98432748 	1729241 	212072 	97974 	667354 	1968363 	2843 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104200937 	13494587 	5167741 	2117671 	758795 	275648 	63760 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4802 	42356 	63 	347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.385170  1.393446  1.379885  1.384008  1.376278  1.378881  1.390740  1.386485  1.379351  1.377789  1.374988  1.381127  1.386282  1.392811  1.375350  1.382803 
dram[1]:  1.385294  1.388004  1.376711  1.378530  1.376830  1.378264  1.383081  1.387446  1.380370  1.377923  1.377914  1.381114  1.387651  1.388184  1.375187  1.375014 
dram[2]:  1.383070  1.386588  1.382786  1.381011  1.378220  1.375426  1.387585  1.382955  1.378815  1.379382  1.382946  1.376939  1.391551  1.386454  1.378375  1.375866 
dram[3]:  1.384472  1.387267  1.383085  1.377143  1.377266  1.375043  1.386889  1.384349  1.380947  1.376225  1.378335  1.377787  1.393709  1.391361  1.376978  1.382012 
dram[4]:  1.386035  1.388417  1.375566  1.377247  1.380446  1.377759  1.387223  1.387905  1.374780  1.377939  1.374593  1.378253  1.389548  1.392718  1.377337  1.381663 
dram[5]:  1.386542  1.386743  1.376567  1.381975  1.378221  1.374683  1.382715  1.388315  1.375438  1.379185  1.375727  1.375070  1.392715  1.393862  1.379140  1.382245 
dram[6]:  1.385642  1.385375  1.384532  1.378178  1.377394  1.377105  1.387227  1.380039  1.385161  1.383460  1.377261  1.377965  1.396430  1.389216  1.377578  1.378277 
dram[7]:  1.391749  1.389456  1.375618  1.377753  1.379440  1.376528  1.390091  1.386356  1.381332  1.380640  1.375258  1.376231  1.390836  1.390104  1.379634  1.377327 
dram[8]:  1.382616  1.389433  1.374280  1.382131  1.376724  1.376407  1.383122  1.382879  1.377081  1.381737  1.373260  1.377595  1.383732  1.386564  1.378989  1.376948 
dram[9]:  1.387397  1.391238  1.372970  1.379702  1.380009  1.379198  1.384103  1.385644  1.383410  1.378820  1.373795  1.378757  1.392916  1.395334  1.376806  1.379673 
dram[10]:  1.389866  1.389668  1.384599  1.379675  1.382146  1.372822  1.383461  1.383533  1.380383  1.378810  1.378844  1.374106  1.390276  1.393551  1.380745  1.376543 
dram[11]:  1.388058  1.387746  1.381515  1.383922  1.381570  1.377579  1.383843  1.387709  1.382015  1.384759  1.376858  1.378080  1.390395  1.393539  1.379747  1.378415 
average row locality = 74640985/54008951 = 1.382011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    336474    332959    337816    338853    339818    339746    329306    332974    332142    333619    335883    334510    334979    334484    338586    335949 
dram[1]:    336430    333782    344037    341786    340587    339011    337220    333338    331642    336171    335418    333277    335113    334328    339660    340471 
dram[2]:    338284    334199    336817    340467    338371    340622    332803    337132    333598    333223    330585    340045    332792    335887    337836    340008 
dram[3]:    337126    334545    336384    342826    341742    343607    334239    336183    332492    335999    337764    338353    331355    334188    339564    335632 
dram[4]:    335146    334807    343307    343696    337681    338523    332749    332814    335914    334596    338594    337070    333008    331382    337891    336172 
dram[5]:    334974    335096    343742    337178    340576    343879    336359    333783    335528    334215    337741    339168    330114    330060    337684    335392 
dram[6]:    337324    336774    336146    340573    340920    340521    334727    338703    331311    331553    335367    334771    328620    334837    339487    339903 
dram[7]:    333843    333348    343704    342712    340856    341816    331400    331820    332433    332713    338837    339236    334871    333273    338337    339132 
dram[8]:    336098    333157    345285    339499    342202    343151    334053    336724    334037    332029    339964    338069    336913    337589    337448    341463 
dram[9]:    334107    332050    345265    341295    340262    339222    336422    334660    329774    333208    340417    336953    333400    332555    339186    338171 
dram[10]:    332629    332796    335408    340165    336485    342722    336139    337004    331952    332636    336988    340793    334806    332652    337622    341350 
dram[11]:    333430    332935    338724    335585    335761    341177    336432    330997    330576    329403    337716    337654    334092    330799    339172    336122 
total dram reads = 64611094
bank skew: 345285/328620 = 1.05
chip skew: 5407681/5360575 = 1.01
number of total write accesses:
dram[0]:     80457     80692     81223     80222     79899     79818     79647     80453     79421     79365     80720     80092     79533     79458     81381     81608 
dram[1]:     81833     81307     81582     81564     79506     79327     79919     79303     79060     79623     80149     80613     81409     80319     81952     82306 
dram[2]:     82431     82545     81099     80326     79318     81300     80023     80663     79279     80106     80300     80171     80545     80143     82187     82050 
dram[3]:     81816     81475     81551     81980     79422     81187     80600     80074     78467     79312     79778     79740     79514     79647     82161     82284 
dram[4]:     81210     81645     80997     81891     79764     80960     79150     78808     78573     78247     80652     80820     80667     79975     81534     81905 
dram[5]:     81854     81392     81399     81499     79895     80192     80301     79318     79469     78010     80946     80946     79576     79752     81890     81150 
dram[6]:     81696     81328     80475     81114     79878     79930     79008     80937     77271     77906     81164     80647     80994     80483     81513     82097 
dram[7]:     79746     80868     81855     81009     79799     79603     79923     80012     78935     79545     80679     79887     79886     81290     82034     82586 
dram[8]:     81936     81232     81586     81782     79780     80302     80665     80414     79624     79735     80875     80897     80919     80316     81891     81071 
dram[9]:     81431     80863     82737     81254     79560     80272     79531     79510     79642     78919     81422     80813     79231     79337     82464     81415 
dram[10]:     81229     81428     80047     80245     80442     81583     79610     79919     78899     79145     80146     80437     79138     78828     80696     81698 
dram[11]:     80738     81673     80389     80202     80716     80503     79652     79675     78615     78462     80572     79701     80047     79223     80875     82360 
total dram writes = 15452059
bank skew: 82737/77271 = 1.07
chip skew: 1293025/1283403 = 1.01
average mf latency per bank:
dram[0]:        519       549       540       567       537       557       514       538       526       544       514       536       526       547       530       550
dram[1]:        507       501       535       534       528       525       511       504       510       508       506       494       517       512       513       508
dram[2]:        520       510       550       540       529       519       513       510       515       504       504       507       516       514       515       519
dram[3]:        516       525       531       524       523       519       511       504       510       508       504       506       513       519       518       517
dram[4]:        526       518       538       553       524       522       512       521       522       518       513       512       520       523       522       522
dram[5]:        515       514       543       540       526       525       515       512       519       514       508       509       520       519       522       518
dram[6]:        522       521       545       543       524       523       513       514       522       514       507       509       525       523       521       520
dram[7]:        530       521       545       551       529       527       510       505       510       511       514       510      2524       526       516       515
dram[8]:        528       516       560       546       533       530      2663       513       524       515       516       514       532       526       522       519
dram[9]:        515       515       537       538       522       525       512       520       509       512       511       514       525       527       511       514
dram[10]:        517       514       544       547       522       523       513       511       516       513       516       511       524       518       517       516
dram[11]:        506       500       527       522       504       513       503       496       502       506       495       498       512       511       505       503
maximum mf latency per bank:
dram[0]:       2914      4887      2858      4305      3116      4462      3090      4708      2721      4545      3006      4554      2670      4526      2730      4520
dram[1]:       2816      2888      2910      2857      2679      3251      2826      2790      2513      2859      2647      3187      2693      2641      2809      2453
dram[2]:       3083      2901      3042      3487      2983      2828      3094      3014      2994      2758      3014      3167      3257      3419      2721      2855
dram[3]:       2922      3079      3078      3165      3083      2888      3148      3123      2694      3638      2985      3090      2763      2987      3059      2771
dram[4]:       3135      4021      3118      3740      3094      3614      2748      3378      2689      3132      3066      3944      2769      3192      2689      3819
dram[5]:       2862      2970      3155      2951      3316      2961      3200      3250      2837      2573      3052      3205      2887      2718      2874      2771
dram[6]:       2939      2633      3196      2910      3296      2807      3006      2681      2617      2539      2720      3163      2759      2691      2818      3038
dram[7]:       2686      3327      2835      2826      2743      2922      2811      2716      2627      2531      2776      2902      2903      2841      3068      2796
dram[8]:       3040      3400      3008      2978      3451      2991      3083      3015      3533      2850      3147      2913      2895      2851      3190      3204
dram[9]:       3095      3017      3091      3675      3063      3130      2905      2996      2841      2701      2962      2830      2870      3145      3020      3088
dram[10]:       2881      2831      3100      2834      3117      2785      3150      2770      2923      2997      3366      2851      2935      2813      2907      2867
dram[11]:       3092      3004      3277      3066      3191      3044      2990      3327      2633      3046      2661      3143      2861      2941      2676      2913

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107644634 n_act=4484801 n_pre=4484785 n_ref_event=0 n_req=6201533 n_rd=5368098 n_rd_L2_A=0 n_write=0 n_wr_bk=1283989 bw_util=0.2173
n_activity=89585363 dram_eff=0.297
bk0: 336474a 96017564i bk1: 332959a 96446502i bk2: 337816a 96003533i bk3: 338853a 96045914i bk4: 339818a 95936314i bk5: 339746a 95887277i bk6: 329306a 96999834i bk7: 332974a 96533748i bk8: 332142a 96600970i bk9: 333619a 96368568i bk10: 335883a 96032235i bk11: 334510a 96141763i bk12: 334979a 96365185i bk13: 334484a 96407602i bk14: 338586a 95748338i bk15: 335949a 96040145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276824
Row_Buffer_Locality_read = 0.305657
Row_Buffer_Locality_write = 0.091113
Bank_Level_Parallism = 5.120432
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.378963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.217333 
total_CMD = 122431091 
util_bw = 26608348 
Wasted_Col = 48703236 
Wasted_Row = 8382912 
Idle = 38736595 

BW Util Bottlenecks: 
RCDc_limit = 64196586 
RCDWRc_limit = 7259051 
WTRc_limit = 23139894 
RTWc_limit = 17571764 
CCDLc_limit = 4755240 
rwq = 0 
CCDLc_limit_alone = 3445768 
WTRc_limit_alone = 22475521 
RTWc_limit_alone = 16926665 

Commands details: 
total_CMD = 122431091 
n_nop = 107644634 
Read = 5368098 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283989 
n_act = 4484801 
n_pre = 4484785 
n_ref = 0 
n_req = 6201533 
total_req = 6652087 

Dual Bus Interface Util: 
issued_total_row = 8969586 
issued_total_col = 6652087 
Row_Bus_Util =  0.073262 
CoL_Bus_Util = 0.054333 
Either_Row_CoL_Bus_Util = 0.120774 
Issued_on_Two_Bus_Simul_Util = 0.006822 
issued_two_Eff = 0.056485 
queue_avg = 3.535394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53539
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107571838 n_act=4509935 n_pre=4509919 n_ref_event=0 n_req=6228461 n_rd=5392271 n_rd_L2_A=0 n_write=0 n_wr_bk=1289772 bw_util=0.2183
n_activity=89525700 dram_eff=0.2986
bk0: 336430a 95995323i bk1: 333782a 96197331i bk2: 344037a 95505525i bk3: 341786a 95675218i bk4: 340587a 95892478i bk5: 339011a 96027024i bk6: 337220a 96258179i bk7: 333338a 96607125i bk8: 331642a 96703378i bk9: 336171a 96245645i bk10: 335418a 96137667i bk11: 333277a 96275970i bk12: 335113a 96239971i bk13: 334328a 96257589i bk14: 339660a 95648943i bk15: 340471a 95569756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275915
Row_Buffer_Locality_read = 0.304709
Row_Buffer_Locality_write = 0.090235
Bank_Level_Parallism = 5.152686
Bank_Level_Parallism_Col = 2.192475
Bank_Level_Parallism_Ready = 1.379944
write_to_read_ratio_blp_rw_average = 0.202104
GrpLevelPara = 1.831147 

BW Util details:
bwutil = 0.218312 
total_CMD = 122431091 
util_bw = 26728172 
Wasted_Col = 48662786 
Wasted_Row = 8260578 
Idle = 38779555 

BW Util Bottlenecks: 
RCDc_limit = 64450791 
RCDWRc_limit = 7274314 
WTRc_limit = 23367666 
RTWc_limit = 17655455 
CCDLc_limit = 4718970 
rwq = 0 
CCDLc_limit_alone = 3404352 
WTRc_limit_alone = 22697000 
RTWc_limit_alone = 17011503 

Commands details: 
total_CMD = 122431091 
n_nop = 107571838 
Read = 5392271 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289772 
n_act = 4509935 
n_pre = 4509919 
n_ref = 0 
n_req = 6228461 
total_req = 6682043 

Dual Bus Interface Util: 
issued_total_row = 9019854 
issued_total_col = 6682043 
Row_Bus_Util =  0.073673 
CoL_Bus_Util = 0.054578 
Either_Row_CoL_Bus_Util = 0.121368 
Issued_on_Two_Bus_Simul_Util = 0.006883 
issued_two_Eff = 0.056708 
queue_avg = 3.351902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3519
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107595845 n_act=4502718 n_pre=4502702 n_ref_event=0 n_req=6221459 n_rd=5382669 n_rd_L2_A=0 n_write=0 n_wr_bk=1292486 bw_util=0.2181
n_activity=89434024 dram_eff=0.2986
bk0: 338284a 95638957i bk1: 334199a 95916239i bk2: 336817a 96011012i bk3: 340467a 95726025i bk4: 338371a 95861811i bk5: 340622a 95571596i bk6: 332803a 96426128i bk7: 337132a 95957564i bk8: 333598a 96245892i bk9: 333223a 96222314i bk10: 330585a 96386647i bk11: 340045a 95528953i bk12: 332792a 96309602i bk13: 335887a 95973576i bk14: 337836a 95629752i bk15: 340008a 95419209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276260
Row_Buffer_Locality_read = 0.305215
Row_Buffer_Locality_write = 0.090451
Bank_Level_Parallism = 5.189076
Bank_Level_Parallism_Col = 2.195801
Bank_Level_Parallism_Ready = 1.383599
write_to_read_ratio_blp_rw_average = 0.202726
GrpLevelPara = 1.832952 

BW Util details:
bwutil = 0.218087 
total_CMD = 122431091 
util_bw = 26700620 
Wasted_Col = 48553575 
Wasted_Row = 8287411 
Idle = 38889485 

BW Util Bottlenecks: 
RCDc_limit = 64254394 
RCDWRc_limit = 7297292 
WTRc_limit = 23377647 
RTWc_limit = 17657030 
CCDLc_limit = 4701704 
rwq = 0 
CCDLc_limit_alone = 3390927 
WTRc_limit_alone = 22708124 
RTWc_limit_alone = 17015776 

Commands details: 
total_CMD = 122431091 
n_nop = 107595845 
Read = 5382669 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292486 
n_act = 4502718 
n_pre = 4502702 
n_ref = 0 
n_req = 6221459 
total_req = 6675155 

Dual Bus Interface Util: 
issued_total_row = 9005420 
issued_total_col = 6675155 
Row_Bus_Util =  0.073555 
CoL_Bus_Util = 0.054522 
Either_Row_CoL_Bus_Util = 0.121172 
Issued_on_Two_Bus_Simul_Util = 0.006905 
issued_two_Eff = 0.056981 
queue_avg = 3.497925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107583325 n_act=4507668 n_pre=4507652 n_ref_event=0 n_req=6229580 n_rd=5391999 n_rd_L2_A=0 n_write=0 n_wr_bk=1289008 bw_util=0.2183
n_activity=89474752 dram_eff=0.2987
bk0: 337126a 95712770i bk1: 334545a 95964573i bk2: 336384a 95898286i bk3: 342826a 95331781i bk4: 341742a 95573236i bk5: 343607a 95291077i bk6: 334239a 96138102i bk7: 336183a 96056789i bk8: 332492a 96414797i bk9: 335999a 95931087i bk10: 337764a 95646409i bk11: 338353a 95601280i bk12: 331355a 96568908i bk13: 334188a 96308073i bk14: 339564a 95426040i bk15: 335632a 95779057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276409
Row_Buffer_Locality_read = 0.305270
Row_Buffer_Locality_write = 0.090616
Bank_Level_Parallism = 5.196322
Bank_Level_Parallism_Col = 2.193947
Bank_Level_Parallism_Ready = 1.378468
write_to_read_ratio_blp_rw_average = 0.202536
GrpLevelPara = 1.832505 

BW Util details:
bwutil = 0.218278 
total_CMD = 122431091 
util_bw = 26724028 
Wasted_Col = 48617394 
Wasted_Row = 8281631 
Idle = 38808038 

BW Util Bottlenecks: 
RCDc_limit = 64354558 
RCDWRc_limit = 7284281 
WTRc_limit = 23326505 
RTWc_limit = 17698358 
CCDLc_limit = 4744129 
rwq = 0 
CCDLc_limit_alone = 3428907 
WTRc_limit_alone = 22657700 
RTWc_limit_alone = 17051941 

Commands details: 
total_CMD = 122431091 
n_nop = 107583325 
Read = 5391999 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289008 
n_act = 4507668 
n_pre = 4507652 
n_ref = 0 
n_req = 6229580 
total_req = 6681007 

Dual Bus Interface Util: 
issued_total_row = 9015320 
issued_total_col = 6681007 
Row_Bus_Util =  0.073636 
CoL_Bus_Util = 0.054570 
Either_Row_CoL_Bus_Util = 0.121274 
Issued_on_Two_Bus_Simul_Util = 0.006931 
issued_two_Eff = 0.057151 
queue_avg = 3.588364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107602571 n_act=4501483 n_pre=4501467 n_ref_event=0 n_req=6219487 n_rd=5383350 n_rd_L2_A=0 n_write=0 n_wr_bk=1286798 bw_util=0.2179
n_activity=89543395 dram_eff=0.298
bk0: 335146a 96024044i bk1: 334807a 95938905i bk2: 343307a 95337949i bk3: 343696a 95329883i bk4: 337681a 95952164i bk5: 338523a 95810459i bk6: 332749a 96505092i bk7: 332814a 96455652i bk8: 335914a 96070665i bk9: 334596a 96229646i bk10: 338594a 95638285i bk11: 337070a 95738580i bk12: 333008a 96321398i bk13: 331382a 96518357i bk14: 337891a 95648510i bk15: 336172a 95788964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276229
Row_Buffer_Locality_read = 0.305103
Row_Buffer_Locality_write = 0.090327
Bank_Level_Parallism = 5.172528
Bank_Level_Parallism_Col = 2.187517
Bank_Level_Parallism_Ready = 1.377013
write_to_read_ratio_blp_rw_average = 0.202052
GrpLevelPara = 1.828009 

BW Util details:
bwutil = 0.217923 
total_CMD = 122431091 
util_bw = 26680592 
Wasted_Col = 48702382 
Wasted_Row = 8304234 
Idle = 38743883 

BW Util Bottlenecks: 
RCDc_limit = 64334717 
RCDWRc_limit = 7285676 
WTRc_limit = 23275382 
RTWc_limit = 17635027 
CCDLc_limit = 4768984 
rwq = 0 
CCDLc_limit_alone = 3457363 
WTRc_limit_alone = 22611462 
RTWc_limit_alone = 16987326 

Commands details: 
total_CMD = 122431091 
n_nop = 107602571 
Read = 5383350 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286798 
n_act = 4501483 
n_pre = 4501467 
n_ref = 0 
n_req = 6219487 
total_req = 6670148 

Dual Bus Interface Util: 
issued_total_row = 9002950 
issued_total_col = 6670148 
Row_Bus_Util =  0.073535 
CoL_Bus_Util = 0.054481 
Either_Row_CoL_Bus_Util = 0.121117 
Issued_on_Two_Bus_Simul_Util = 0.006898 
issued_two_Eff = 0.056956 
queue_avg = 3.538001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107598802 n_act=4503103 n_pre=4503087 n_ref_event=0 n_req=6222151 n_rd=5385489 n_rd_L2_A=0 n_write=0 n_wr_bk=1287589 bw_util=0.218
n_activity=89460239 dram_eff=0.2984
bk0: 334974a 96056603i bk1: 335096a 95979245i bk2: 343742a 95375271i bk3: 337178a 95856149i bk4: 340576a 95754463i bk5: 343879a 95355229i bk6: 336359a 96106475i bk7: 333783a 96410492i bk8: 335528a 96115209i bk9: 334215a 96405631i bk10: 337741a 95671920i bk11: 339168a 95557482i bk12: 330114a 96659785i bk13: 330060a 96596590i bk14: 337684a 95804811i bk15: 335392a 95981665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276279
Row_Buffer_Locality_read = 0.305176
Row_Buffer_Locality_write = 0.090271
Bank_Level_Parallism = 5.175467
Bank_Level_Parallism_Col = 2.191533
Bank_Level_Parallism_Ready = 1.380567
write_to_read_ratio_blp_rw_average = 0.202583
GrpLevelPara = 1.830305 

BW Util details:
bwutil = 0.218019 
total_CMD = 122431091 
util_bw = 26692312 
Wasted_Col = 48613778 
Wasted_Row = 8282045 
Idle = 38842956 

BW Util Bottlenecks: 
RCDc_limit = 64325983 
RCDWRc_limit = 7283889 
WTRc_limit = 23267592 
RTWc_limit = 17645297 
CCDLc_limit = 4707225 
rwq = 0 
CCDLc_limit_alone = 3401262 
WTRc_limit_alone = 22602308 
RTWc_limit_alone = 17004618 

Commands details: 
total_CMD = 122431091 
n_nop = 107598802 
Read = 5385489 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287589 
n_act = 4503103 
n_pre = 4503087 
n_ref = 0 
n_req = 6222151 
total_req = 6673078 

Dual Bus Interface Util: 
issued_total_row = 9006190 
issued_total_col = 6673078 
Row_Bus_Util =  0.073561 
CoL_Bus_Util = 0.054505 
Either_Row_CoL_Bus_Util = 0.121148 
Issued_on_Two_Bus_Simul_Util = 0.006918 
issued_two_Eff = 0.057104 
queue_avg = 3.489408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48941
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107611103 n_act=4496499 n_pre=4496483 n_ref_event=0 n_req=6216382 n_rd=5381537 n_rd_L2_A=0 n_write=0 n_wr_bk=1286441 bw_util=0.2179
n_activity=89514617 dram_eff=0.298
bk0: 337324a 95754752i bk1: 336774a 95851933i bk2: 336146a 96122727i bk3: 340573a 95804787i bk4: 340920a 95770990i bk5: 340521a 95701674i bk6: 334727a 96336148i bk7: 338703a 95897872i bk8: 331311a 96714732i bk9: 331553a 96723721i bk10: 335367a 95952912i bk11: 334771a 96040275i bk12: 328620a 96698109i bk13: 334837a 96149528i bk14: 339487a 95552029i bk15: 339903a 95457782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276669
Row_Buffer_Locality_read = 0.305554
Row_Buffer_Locality_write = 0.090477
Bank_Level_Parallism = 5.163233
Bank_Level_Parallism_Col = 2.189780
Bank_Level_Parallism_Ready = 1.380865
write_to_read_ratio_blp_rw_average = 0.202160
GrpLevelPara = 1.829507 

BW Util details:
bwutil = 0.217852 
total_CMD = 122431091 
util_bw = 26671912 
Wasted_Col = 48615578 
Wasted_Row = 8335181 
Idle = 38808420 

BW Util Bottlenecks: 
RCDc_limit = 64277270 
RCDWRc_limit = 7269297 
WTRc_limit = 23259140 
RTWc_limit = 17611515 
CCDLc_limit = 4695682 
rwq = 0 
CCDLc_limit_alone = 3389726 
WTRc_limit_alone = 22593939 
RTWc_limit_alone = 16970760 

Commands details: 
total_CMD = 122431091 
n_nop = 107611103 
Read = 5381537 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286441 
n_act = 4496499 
n_pre = 4496483 
n_ref = 0 
n_req = 6216382 
total_req = 6667978 

Dual Bus Interface Util: 
issued_total_row = 8992982 
issued_total_col = 6667978 
Row_Bus_Util =  0.073453 
CoL_Bus_Util = 0.054463 
Either_Row_CoL_Bus_Util = 0.121048 
Issued_on_Two_Bus_Simul_Util = 0.006869 
issued_two_Eff = 0.056746 
queue_avg = 3.493954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49395
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107595270 n_act=4502838 n_pre=4502822 n_ref_event=0 n_req=6224365 n_rd=5388331 n_rd_L2_A=0 n_write=0 n_wr_bk=1287657 bw_util=0.2181
n_activity=89500484 dram_eff=0.2984
bk0: 333843a 96186166i bk1: 333348a 96080687i bk2: 343704a 95241700i bk3: 342712a 95375888i bk4: 340856a 95631834i bk5: 341816a 95556285i bk6: 331400a 96559972i bk7: 331820a 96388951i bk8: 332433a 96468070i bk9: 332713a 96259980i bk10: 338837a 95571700i bk11: 339236a 95503400i bk12: 334871a 96184048i bk13: 333273a 96139380i bk14: 338337a 95556065i bk15: 339132a 95439085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276579
Row_Buffer_Locality_read = 0.305416
Row_Buffer_Locality_write = 0.090721
Bank_Level_Parallism = 5.190643
Bank_Level_Parallism_Col = 2.192096
Bank_Level_Parallism_Ready = 1.378035
write_to_read_ratio_blp_rw_average = 0.202414
GrpLevelPara = 1.831788 

BW Util details:
bwutil = 0.218114 
total_CMD = 122431091 
util_bw = 26703952 
Wasted_Col = 48616841 
Wasted_Row = 8302762 
Idle = 38807536 

BW Util Bottlenecks: 
RCDc_limit = 64318367 
RCDWRc_limit = 7273752 
WTRc_limit = 23280891 
RTWc_limit = 17665506 
CCDLc_limit = 4736057 
rwq = 0 
CCDLc_limit_alone = 3423656 
WTRc_limit_alone = 22613807 
RTWc_limit_alone = 17020189 

Commands details: 
total_CMD = 122431091 
n_nop = 107595270 
Read = 5388331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1287657 
n_act = 4502838 
n_pre = 4502822 
n_ref = 0 
n_req = 6224365 
total_req = 6675988 

Dual Bus Interface Util: 
issued_total_row = 9005660 
issued_total_col = 6675988 
Row_Bus_Util =  0.073557 
CoL_Bus_Util = 0.054529 
Either_Row_CoL_Bus_Util = 0.121177 
Issued_on_Two_Bus_Simul_Util = 0.006909 
issued_two_Eff = 0.057012 
queue_avg = 3.590084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59008
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107534411 n_act=4526600 n_pre=4526584 n_ref_event=0 n_req=6247521 n_rd=5407681 n_rd_L2_A=0 n_write=0 n_wr_bk=1293025 bw_util=0.2189
n_activity=89549229 dram_eff=0.2993
bk0: 336098a 95493933i bk1: 333157a 95941123i bk2: 345285a 94894632i bk3: 339499a 95409975i bk4: 342202a 95337503i bk5: 343151a 95152754i bk6: 334053a 96007968i bk7: 336724a 95870440i bk8: 334037a 95987960i bk9: 332029a 96145826i bk10: 339964a 95223186i bk11: 338069a 95326512i bk12: 336913a 95687622i bk13: 337589a 95624225i bk14: 337448a 95514310i bk15: 341463a 95123535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275457
Row_Buffer_Locality_read = 0.304145
Row_Buffer_Locality_write = 0.090735
Bank_Level_Parallism = 5.249742
Bank_Level_Parallism_Col = 2.195809
Bank_Level_Parallism_Ready = 1.377506
write_to_read_ratio_blp_rw_average = 0.202389
GrpLevelPara = 1.834944 

BW Util details:
bwutil = 0.218922 
total_CMD = 122431091 
util_bw = 26802824 
Wasted_Col = 48714304 
Wasted_Row = 8216447 
Idle = 38697516 

BW Util Bottlenecks: 
RCDc_limit = 64567164 
RCDWRc_limit = 7297436 
WTRc_limit = 23487080 
RTWc_limit = 17758559 
CCDLc_limit = 4796715 
rwq = 0 
CCDLc_limit_alone = 3477705 
WTRc_limit_alone = 22815232 
RTWc_limit_alone = 17111397 

Commands details: 
total_CMD = 122431091 
n_nop = 107534411 
Read = 5407681 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293025 
n_act = 4526600 
n_pre = 4526584 
n_ref = 0 
n_req = 6247521 
total_req = 6700706 

Dual Bus Interface Util: 
issued_total_row = 9053184 
issued_total_col = 6700706 
Row_Bus_Util =  0.073945 
CoL_Bus_Util = 0.054730 
Either_Row_CoL_Bus_Util = 0.121674 
Issued_on_Two_Bus_Simul_Util = 0.007002 
issued_two_Eff = 0.057544 
queue_avg = 3.739973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107598194 n_act=4502535 n_pre=4502519 n_ref_event=0 n_req=6224311 n_rd=5386947 n_rd_L2_A=0 n_write=0 n_wr_bk=1288401 bw_util=0.2181
n_activity=89477209 dram_eff=0.2984
bk0: 334107a 95997904i bk1: 332050a 96223186i bk2: 345265a 94991501i bk3: 341295a 95436833i bk4: 340262a 95716187i bk5: 339222a 95704240i bk6: 336422a 96165314i bk7: 334660a 96262563i bk8: 329774a 96603782i bk9: 333208a 96241258i bk10: 340417a 95308907i bk11: 336953a 95575340i bk12: 333400a 96404605i bk13: 332555a 96395843i bk14: 339186a 95440892i bk15: 338171a 95535349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276621
Row_Buffer_Locality_read = 0.305484
Row_Buffer_Locality_write = 0.090941
Bank_Level_Parallism = 5.196661
Bank_Level_Parallism_Col = 2.192284
Bank_Level_Parallism_Ready = 1.378882
write_to_read_ratio_blp_rw_average = 0.202620
GrpLevelPara = 1.831837 

BW Util details:
bwutil = 0.218093 
total_CMD = 122431091 
util_bw = 26701392 
Wasted_Col = 48586552 
Wasted_Row = 8293085 
Idle = 38850062 

BW Util Bottlenecks: 
RCDc_limit = 64287216 
RCDWRc_limit = 7283515 
WTRc_limit = 23278862 
RTWc_limit = 17663462 
CCDLc_limit = 4713833 
rwq = 0 
CCDLc_limit_alone = 3401848 
WTRc_limit_alone = 22612618 
RTWc_limit_alone = 17017721 

Commands details: 
total_CMD = 122431091 
n_nop = 107598194 
Read = 5386947 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288401 
n_act = 4502535 
n_pre = 4502519 
n_ref = 0 
n_req = 6224311 
total_req = 6675348 

Dual Bus Interface Util: 
issued_total_row = 9005054 
issued_total_col = 6675348 
Row_Bus_Util =  0.073552 
CoL_Bus_Util = 0.054523 
Either_Row_CoL_Bus_Util = 0.121153 
Issued_on_Two_Bus_Simul_Util = 0.006922 
issued_two_Eff = 0.057137 
queue_avg = 3.591408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59141
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107615689 n_act=4494676 n_pre=4494660 n_ref_event=0 n_req=6213337 n_rd=5382147 n_rd_L2_A=0 n_write=0 n_wr_bk=1283490 bw_util=0.2178
n_activity=89567566 dram_eff=0.2977
bk0: 332629a 96436034i bk1: 332796a 96389491i bk2: 335408a 96481899i bk3: 340165a 96028378i bk4: 336485a 96272330i bk5: 342722a 95593033i bk6: 336139a 96366632i bk7: 337004a 96254048i bk8: 331952a 96740386i bk9: 332636a 96570083i bk10: 336988a 96010262i bk11: 340793a 95660656i bk12: 334806a 96428779i bk13: 332652a 96711352i bk14: 337622a 96056930i bk15: 341350a 95662227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276608
Row_Buffer_Locality_read = 0.305300
Row_Buffer_Locality_write = 0.090820
Bank_Level_Parallism = 5.121310
Bank_Level_Parallism_Col = 2.186047
Bank_Level_Parallism_Ready = 1.379901
write_to_read_ratio_blp_rw_average = 0.201794
GrpLevelPara = 1.826761 

BW Util details:
bwutil = 0.217776 
total_CMD = 122431091 
util_bw = 26662548 
Wasted_Col = 48683826 
Wasted_Row = 8339666 
Idle = 38745051 

BW Util Bottlenecks: 
RCDc_limit = 64362536 
RCDWRc_limit = 7236815 
WTRc_limit = 23169263 
RTWc_limit = 17548925 
CCDLc_limit = 4695430 
rwq = 0 
CCDLc_limit_alone = 3390793 
WTRc_limit_alone = 22504660 
RTWc_limit_alone = 16908891 

Commands details: 
total_CMD = 122431091 
n_nop = 107615689 
Read = 5382147 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283490 
n_act = 4494676 
n_pre = 4494660 
n_ref = 0 
n_req = 6213337 
total_req = 6665637 

Dual Bus Interface Util: 
issued_total_row = 8989336 
issued_total_col = 6665637 
Row_Bus_Util =  0.073424 
CoL_Bus_Util = 0.054444 
Either_Row_CoL_Bus_Util = 0.121010 
Issued_on_Two_Bus_Simul_Util = 0.006857 
issued_two_Eff = 0.056669 
queue_avg = 3.379449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37945
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122431091 n_nop=107662708 n_act=4476095 n_pre=4476079 n_ref_event=0 n_req=6192398 n_rd=5360575 n_rd_L2_A=0 n_write=0 n_wr_bk=1283403 bw_util=0.2171
n_activity=89418507 dram_eff=0.2972
bk0: 333430a 96495206i bk1: 332935a 96371609i bk2: 338724a 96206442i bk3: 335585a 96403493i bk4: 335761a 96368359i bk5: 341177a 95890703i bk6: 336432a 96406592i bk7: 330997a 96850292i bk8: 330576a 96930263i bk9: 329403a 97095352i bk10: 337716a 96118128i bk11: 337654a 96072909i bk12: 334092a 96536151i bk13: 330799a 96915049i bk14: 339172a 96053051i bk15: 336122a 96028541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277163
Row_Buffer_Locality_read = 0.306113
Row_Buffer_Locality_write = 0.090600
Bank_Level_Parallism = 5.092416
Bank_Level_Parallism_Col = 2.183999
Bank_Level_Parallism_Ready = 1.379815
write_to_read_ratio_blp_rw_average = 0.201599
GrpLevelPara = 1.824828 

BW Util details:
bwutil = 0.217068 
total_CMD = 122431091 
util_bw = 26575912 
Wasted_Col = 48576065 
Wasted_Row = 8368843 
Idle = 38910271 

BW Util Bottlenecks: 
RCDc_limit = 64077920 
RCDWRc_limit = 7251907 
WTRc_limit = 23177806 
RTWc_limit = 17445257 
CCDLc_limit = 4694657 
rwq = 0 
CCDLc_limit_alone = 3394265 
WTRc_limit_alone = 22512549 
RTWc_limit_alone = 16810122 

Commands details: 
total_CMD = 122431091 
n_nop = 107662708 
Read = 5360575 
Write = 0 
L2_Alloc = 0 
L2_WB = 1283403 
n_act = 4476095 
n_pre = 4476079 
n_ref = 0 
n_req = 6192398 
total_req = 6643978 

Dual Bus Interface Util: 
issued_total_row = 8952174 
issued_total_col = 6643978 
Row_Bus_Util =  0.073120 
CoL_Bus_Util = 0.054267 
Either_Row_CoL_Bus_Util = 0.120626 
Issued_on_Two_Bus_Simul_Util = 0.006761 
issued_two_Eff = 0.056050 
queue_avg = 3.278840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27884

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4952520, Miss = 2821998, Miss_rate = 0.570, Pending_hits = 6660, Reservation_fails = 4421
L2_cache_bank[1]: Access = 4869662, Miss = 2820136, Miss_rate = 0.579, Pending_hits = 4666, Reservation_fails = 5315
L2_cache_bank[2]: Access = 4944061, Miss = 2837097, Miss_rate = 0.574, Pending_hits = 4777, Reservation_fails = 2049
L2_cache_bank[3]: Access = 4890104, Miss = 2829173, Miss_rate = 0.579, Pending_hits = 4872, Reservation_fails = 2567
L2_cache_bank[4]: Access = 4951501, Miss = 2818090, Miss_rate = 0.569, Pending_hits = 4719, Reservation_fails = 3532
L2_cache_bank[5]: Access = 4909389, Miss = 2838578, Miss_rate = 0.578, Pending_hits = 5014, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4922380, Miss = 2827716, Miss_rate = 0.574, Pending_hits = 4709, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4942163, Miss = 2838336, Miss_rate = 0.574, Pending_hits = 4851, Reservation_fails = 3903
L2_cache_bank[8]: Access = 4953604, Miss = 2831336, Miss_rate = 0.572, Pending_hits = 6516, Reservation_fails = 3670
L2_cache_bank[9]: Access = 4945242, Miss = 2826069, Miss_rate = 0.571, Pending_hits = 4751, Reservation_fails = 4514
L2_cache_bank[10]: Access = 4936766, Miss = 2833717, Miss_rate = 0.574, Pending_hits = 4797, Reservation_fails = 2956
L2_cache_bank[11]: Access = 4879656, Miss = 2825784, Miss_rate = 0.579, Pending_hits = 4681, Reservation_fails = 2370
L2_cache_bank[12]: Access = 4927842, Miss = 2820899, Miss_rate = 0.572, Pending_hits = 4710, Reservation_fails = 3056
L2_cache_bank[13]: Access = 4919863, Miss = 2834596, Miss_rate = 0.576, Pending_hits = 4996, Reservation_fails = 2426
L2_cache_bank[14]: Access = 8477551, Miss = 2831297, Miss_rate = 0.334, Pending_hits = 4817, Reservation_fails = 2154
L2_cache_bank[15]: Access = 4941488, Miss = 2831026, Miss_rate = 0.573, Pending_hits = 4793, Reservation_fails = 2706
L2_cache_bank[16]: Access = 9396869, Miss = 2842997, Miss_rate = 0.303, Pending_hits = 6873, Reservation_fails = 3356
L2_cache_bank[17]: Access = 4919396, Miss = 2838682, Miss_rate = 0.577, Pending_hits = 4905, Reservation_fails = 3021
L2_cache_bank[18]: Access = 4944103, Miss = 2835852, Miss_rate = 0.574, Pending_hits = 4819, Reservation_fails = 3668
L2_cache_bank[19]: Access = 4862787, Miss = 2825109, Miss_rate = 0.581, Pending_hits = 4848, Reservation_fails = 2183
L2_cache_bank[20]: Access = 4910321, Miss = 2819045, Miss_rate = 0.574, Pending_hits = 4752, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4917932, Miss = 2837166, Miss_rate = 0.577, Pending_hits = 4950, Reservation_fails = 2217
L2_cache_bank[22]: Access = 4901193, Miss = 2822897, Miss_rate = 0.576, Pending_hits = 4726, Reservation_fails = 4222
L2_cache_bank[23]: Access = 4871980, Miss = 2811694, Miss_rate = 0.577, Pending_hits = 4669, Reservation_fails = 2078
L2_total_cache_accesses = 126088373
L2_total_cache_misses = 67899290
L2_total_cache_miss_rate = 0.5385
L2_total_cache_pending_hits = 120871
L2_total_cache_reservation_fails = 75555
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50487772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 120867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35878325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28732769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 120867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7580440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 826969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2461227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115219733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10868640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1190
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74365
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=126088373
icnt_total_pkts_simt_to_mem=126088373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 126088373
Req_Network_cycles = 47741336
Req_Network_injected_packets_per_cycle =       2.6411 
Req_Network_conflicts_per_cycle =       0.3409
Req_Network_conflicts_per_cycle_util =       0.4815
Req_Bank_Level_Parallism =       3.7310
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0987
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6656

Reply_Network_injected_packets_num = 126088373
Reply_Network_cycles = 47741336
Reply_Network_injected_packets_per_cycle =        2.6411
Reply_Network_conflicts_per_cycle =        1.1227
Reply_Network_conflicts_per_cycle_util =       1.5804
Reply_Bank_Level_Parallism =       3.7178
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1801
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0880
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 30 min, 6 sec (253806 sec)
gpgpu_simulation_rate = 18115 (inst/sec)
gpgpu_simulation_rate = 188 (cycle/sec)
gpgpu_silicon_slowdown = 7260638x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (477,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
Destroy streams for kernel 39: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 39 
gpu_sim_cycle = 187635
gpu_sim_insn = 9859338
gpu_ipc =      52.5453
gpu_tot_sim_cycle = 47928971
gpu_tot_sim_insn = 4607583010
gpu_tot_ipc =      96.1336
gpu_tot_issued_cta = 587583
gpu_occupancy = 71.2251% 
gpu_tot_occupancy = 53.1951% 
max_total_param_size = 0
gpu_stall_dramfull = 6302069
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5593
partiton_level_parallism_total  =       2.6486
partiton_level_parallism_util =       5.1824
partiton_level_parallism_util_total  =       3.7381
L2_BW  =     199.1499 GB/Sec
L2_BW_total  =     115.6901 GB/Sec
gpu_total_sim_rate=18064

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8007648, Miss = 3451261, Miss_rate = 0.431, Pending_hits = 82883, Reservation_fails = 494282
	L1D_cache_core[1]: Access = 7793622, Miss = 3354451, Miss_rate = 0.430, Pending_hits = 80541, Reservation_fails = 508495
	L1D_cache_core[2]: Access = 7609831, Miss = 3268551, Miss_rate = 0.430, Pending_hits = 80905, Reservation_fails = 492360
	L1D_cache_core[3]: Access = 7893803, Miss = 3331208, Miss_rate = 0.422, Pending_hits = 81383, Reservation_fails = 484927
	L1D_cache_core[4]: Access = 7868828, Miss = 3478306, Miss_rate = 0.442, Pending_hits = 83276, Reservation_fails = 522268
	L1D_cache_core[5]: Access = 7786888, Miss = 3291411, Miss_rate = 0.423, Pending_hits = 80687, Reservation_fails = 474833
	L1D_cache_core[6]: Access = 7751511, Miss = 3247470, Miss_rate = 0.419, Pending_hits = 78748, Reservation_fails = 477600
	L1D_cache_core[7]: Access = 7739807, Miss = 3198162, Miss_rate = 0.413, Pending_hits = 77532, Reservation_fails = 448000
	L1D_cache_core[8]: Access = 7929573, Miss = 3431061, Miss_rate = 0.433, Pending_hits = 81829, Reservation_fails = 506326
	L1D_cache_core[9]: Access = 7430444, Miss = 3073316, Miss_rate = 0.414, Pending_hits = 79721, Reservation_fails = 448363
	L1D_cache_core[10]: Access = 8027245, Miss = 3369668, Miss_rate = 0.420, Pending_hits = 80895, Reservation_fails = 473265
	L1D_cache_core[11]: Access = 7812145, Miss = 3437392, Miss_rate = 0.440, Pending_hits = 83417, Reservation_fails = 532460
	L1D_cache_core[12]: Access = 7723153, Miss = 3326541, Miss_rate = 0.431, Pending_hits = 80432, Reservation_fails = 489241
	L1D_cache_core[13]: Access = 8063029, Miss = 3475066, Miss_rate = 0.431, Pending_hits = 81382, Reservation_fails = 514877
	L1D_cache_core[14]: Access = 7898306, Miss = 3367135, Miss_rate = 0.426, Pending_hits = 82387, Reservation_fails = 495776
	L1D_cache_core[15]: Access = 6768819, Miss = 2670781, Miss_rate = 0.395, Pending_hits = 73354, Reservation_fails = 420107
	L1D_cache_core[16]: Access = 7841419, Miss = 3394482, Miss_rate = 0.433, Pending_hits = 80983, Reservation_fails = 505506
	L1D_cache_core[17]: Access = 7791003, Miss = 3376048, Miss_rate = 0.433, Pending_hits = 82883, Reservation_fails = 497524
	L1D_cache_core[18]: Access = 7771471, Miss = 3356928, Miss_rate = 0.432, Pending_hits = 81005, Reservation_fails = 510651
	L1D_cache_core[19]: Access = 8094713, Miss = 3426890, Miss_rate = 0.423, Pending_hits = 81028, Reservation_fails = 502827
	L1D_cache_core[20]: Access = 7898343, Miss = 3322828, Miss_rate = 0.421, Pending_hits = 82127, Reservation_fails = 504247
	L1D_cache_core[21]: Access = 7684498, Miss = 3314743, Miss_rate = 0.431, Pending_hits = 79999, Reservation_fails = 493527
	L1D_cache_core[22]: Access = 7877413, Miss = 3384095, Miss_rate = 0.430, Pending_hits = 79218, Reservation_fails = 507030
	L1D_cache_core[23]: Access = 7142659, Miss = 2940549, Miss_rate = 0.412, Pending_hits = 76934, Reservation_fails = 445222
	L1D_cache_core[24]: Access = 7705007, Miss = 3274336, Miss_rate = 0.425, Pending_hits = 80191, Reservation_fails = 506354
	L1D_cache_core[25]: Access = 7717106, Miss = 3320311, Miss_rate = 0.430, Pending_hits = 81766, Reservation_fails = 509281
	L1D_cache_core[26]: Access = 7952303, Miss = 3439028, Miss_rate = 0.432, Pending_hits = 82007, Reservation_fails = 541082
	L1D_cache_core[27]: Access = 7843959, Miss = 3325531, Miss_rate = 0.424, Pending_hits = 80123, Reservation_fails = 506921
	L1D_cache_core[28]: Access = 7494984, Miss = 3157214, Miss_rate = 0.421, Pending_hits = 78652, Reservation_fails = 474738
	L1D_cache_core[29]: Access = 7589693, Miss = 3147547, Miss_rate = 0.415, Pending_hits = 78865, Reservation_fails = 454421
	L1D_total_cache_accesses = 232509223
	L1D_total_cache_misses = 98952310
	L1D_total_cache_miss_rate = 0.4256
	L1D_total_cache_pending_hits = 2415153
	L1D_total_cache_reservation_fails = 14742511
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126237831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2415124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67286057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11250566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25470717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2415124
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4903929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3151796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3491945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3043740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221409729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11099494

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 248
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9346779
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1903539
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3491936
ctas_completed 587583, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
396826, 371070, 411522, 395343, 398132, 397575, 385903, 397455, 373909, 378313, 403668, 398264, 390746, 380629, 370516, 364039, 375495, 352862, 356808, 376465, 374603, 357420, 388728, 409360, 403380, 384566, 393511, 385378, 376286, 402395, 386896, 389145, 
gpgpu_n_tot_thrd_icount = 11671812608
gpgpu_n_tot_w_icount = 364744144
gpgpu_n_stall_shd_mem = 66944930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115844362
gpgpu_n_mem_write_global = 11099494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 489691994
gpgpu_n_store_insn = 46974833
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1130946048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 54721484
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12223446
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101656300	W0_Idle:423262274	W0_Scoreboard:-569491518	W1:110254769	W2:36584911	W3:19686875	W4:12876641	W5:9359568	W6:7302551	W7:5951054	W8:4977388	W9:4256414	W10:3726556	W11:3248911	W12:2908065	W13:2560046	W14:2291268	W15:2059541	W16:1811309	W17:1621725	W18:1432897	W19:1267354	W20:1141754	W21:1019692	W22:931725	W23:896973	W24:917256	W25:978321	W26:1117712	W27:1311612	W28:1595659	W29:1935388	W30:2376446	W31:2956777	W32:113386986
single_issue_nums: WS0:91022583	WS1:90879522	WS2:91475189	WS3:91366850	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 742054192 {8:92756774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 443979760 {40:11099494,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3710270960 {40:92756774,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88795952 {8:11099494,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 7312 
max_icnt2mem_latency = 5069 
maxmrqlatency = 3251 
max_icnt2sh_latency = 418 
averagemflatency = 345 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 3 
mrq_lat_table:42060486 	1733148 	2635274 	4634593 	8747993 	6889971 	4454875 	2541103 	1078112 	301725 	64509 	1261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56409755 	64497307 	3191000 	2747370 	87731 	10693 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	99148459 	1807294 	224663 	106517 	684090 	1986949 	8050 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104785348 	13651597 	5242466 	2147331 	767514 	276604 	63762 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4805 	42489 	87 	350 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.384437  1.392774  1.379471  1.383557  1.375661  1.378220  1.389930  1.385863  1.378581  1.377171  1.374290  1.380472  1.385507  1.392000  1.374793  1.382311 
dram[1]:  1.384536  1.387196  1.376139  1.378012  1.376153  1.377685  1.382173  1.386667  1.379659  1.377275  1.376993  1.380281  1.387003  1.387288  1.374497  1.374456 
dram[2]:  1.382421  1.385938  1.382392  1.380579  1.377547  1.374884  1.386739  1.382260  1.378012  1.378793  1.381995  1.376085  1.390707  1.385708  1.377803  1.375258 
dram[3]:  1.383895  1.386511  1.382332  1.376791  1.376785  1.374435  1.386216  1.383827  1.380249  1.375584  1.377674  1.377208  1.393154  1.390669  1.376673  1.381646 
dram[4]:  1.385202  1.387893  1.375031  1.376784  1.379761  1.377101  1.386293  1.387110  1.374074  1.377301  1.373799  1.377580  1.388840  1.392192  1.376564  1.381047 
dram[5]:  1.385823  1.386111  1.376114  1.381485  1.377781  1.374361  1.382101  1.387548  1.374828  1.378305  1.375041  1.374274  1.392156  1.393047  1.378554  1.381623 
dram[6]:  1.384860  1.384595  1.383968  1.377685  1.377132  1.376481  1.386454  1.379432  1.384284  1.382890  1.376749  1.377229  1.395609  1.388664  1.377100  1.377659 
dram[7]:  1.390926  1.388649  1.375160  1.377224  1.379018  1.376029  1.389187  1.385513  1.380507  1.379731  1.374570  1.375455  1.390039  1.389578  1.379275  1.376762 
dram[8]:  1.381654  1.388556  1.373689  1.381452  1.376266  1.375692  1.382458  1.382146  1.376386  1.380984  1.372507  1.376644  1.383054  1.385871  1.378332  1.376335 
dram[9]:  1.386901  1.390459  1.372522  1.379220  1.379364  1.378469  1.383516  1.384897  1.382556  1.378371  1.373036  1.377854  1.392342  1.394653  1.376230  1.379163 
dram[10]:  1.388991  1.389132  1.384161  1.379210  1.381598  1.372343  1.382753  1.382947  1.379620  1.378043  1.378023  1.373536  1.389782  1.392869  1.380254  1.376086 
dram[11]:  1.387322  1.387017  1.380896  1.383373  1.380806  1.376837  1.383158  1.386948  1.381401  1.384137  1.376306  1.377540  1.389775  1.392820  1.379284  1.377820 
average row locality = 75143050/54397853 = 1.381361
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    338585    335113    340080    341164    341908    341825    331437    335110    334182    335696    338029    336542    337148    336601    340799    338088 
dram[1]:    338489    335792    346298    343967    342680    341163    339352    335457    333733    338161    337494    335348    337315    336558    341875    342579 
dram[2]:    340403    336300    339033    342781    340490    342739    334972    339253    335615    335287    332717    342099    335015    338041    339982    342180 
dram[3]:    339247    336600    338648    345079    343929    345791    336483    338371    334652    338063    339895    340560    333541    336478    341724    337911 
dram[4]:    337240    336935    345561    345921    339859    340658    334833    334947    337948    336714    340695    339190    335212    333621    340089    338354 
dram[5]:    337006    337203    345983    339529    342645    346079    338544    335943    337627    336240    339827    341337    332298    332174    339876    337666 
dram[6]:    339487    339002    338381    342831    343086    342672    336862    340937    333342    333626    337483    336913    330799    337071    341669    342088 
dram[7]:    335991    335514    345933    344913    343005    343977    333555    333947    334484    334779    340919    341249    337052    335426    340537    341330 
dram[8]:    338206    335263    347493    341662    344400    345231    336177    338968    335998    334052    341976    340078    339056    339713    339664    343679 
dram[9]:    336275    334159    347493    343541    342380    341343    338677    336788    331914    335438    342553    339029    335614    334776    341391    340383 
dram[10]:    334722    334975    337586    342333    338668    344913    338263    339157    334025    334732    339060    343011    336972    334842    339793    343509 
dram[11]:    335576    335139    340958    337825    337868    343302    338595    333083    332616    331483    339822    339814    336189    332986    341298    338334 
total dram reads = 65023880
bank skew: 347493/330799 = 1.05
chip skew: 5441616/5394888 = 1.01
number of total write accesses:
dram[0]:     81098     81397     81918     80912     80527     80446     80355     81136     80112     80046     81345     80740     80211     80143     81948     82143 
dram[1]:     82463     81967     82227     82218     80132     80000     80580     80013     79726     80256     80762     81257     82099     81070     82512     82884 
dram[2]:     83065     83191     81702     80989     79980     81945     80698     81325     79920     80778     80899     80832     81210     80827     82726     82638 
dram[3]:     82457     82104     82156     82669     80124     81896     81278     80734     79191     79992     80447     80377     80211     80369     82761     82863 
dram[4]:     81871     82286     81624     82537     80501     81652     79834     79491     79280     78926     81320     81501     81333     80606     82099     82496 
dram[5]:     82423     82053     82005     82148     80529     80879     80958     80040     80118     78721     81632     81641     80241     80442     82478     81814 
dram[6]:     82333     81992     81147     81752     80598     80635     79681     81650     77985     78621     81821     81340     81676     81156     82148     82698 
dram[7]:     80376     81529     82548     81615     80489     80280     80632     80676     79643     80209     81348     80522     80550     81923     82632     83188 
dram[8]:     82567     81843     82234     82469     80499     80958     81335     81111     80302     80394     81523     81536     81559     81003     82419     81707 
dram[9]:     82155     81546     83404     81956     80209     80940     80279     80198     80351     79575     82106     81448     79978     80036     83054     82026 
dram[10]:     81876     82101     80660     80915     81149     82278     80282     80651     79552     79845     80794     81107     79789     79496     81302     82271 
dram[11]:     81345     82297     81015     80940     81387     81161     80377     80386     79251     79125     81257     80339     80680     79890     81419     82966 
total dram writes = 15578492
bank skew: 83404/77985 = 1.07
chip skew: 1303459/1293835 = 1.01
average mf latency per bank:
dram[0]:        522       551       543       570       539       559       517       541       528       546       517       538       528       549       532       552
dram[1]:        510       504       538       537       530       528       513       507       513       510       509       497       519       514       516       510
dram[2]:        523       513       554       543       532       522       516       513       518       507       507       509       519       516       518       521
dram[3]:        519       527       534       528       526       522       514       506       513       511       507       509       516       522       520       520
dram[4]:        528       521       541       556       527       524       514       523       525       521       516       515       522       526       524       525
dram[5]:        518       517       547       544       529       528       518       515       522       517       511       512       523       522       525       521
dram[6]:        525       525       549       547       527       526       516       517       525       517       509       513       528       527       524       523
dram[7]:        533       524       548       553       531       529       513       507       513       513       517       513      2513       528       519       517
dram[8]:        531       519       563       548       536       533      2651       515       526       518       518       515       534       528       524       522
dram[9]:        519       518       541       542       526       528       516       522       512       516       514       517       529       530       514       517
dram[10]:        520       518       548       551       526       527       516       515       519       517       519       514       527       522       521       519
dram[11]:        509       504       531       526       507       516       506       499       505       509       498       501       515       514       508       506
maximum mf latency per bank:
dram[0]:       5409      6330      5906      5928      5187      5460      5100      5314      5007      5793      5455      5656      5524      5670      5734      5279
dram[1]:       5613      5788      5422      6906      5545      6469      5593      5938      5321      5817      5536      6385      5526      6083      5524      6264
dram[2]:       5971      5358      7109      6423      6613      5291      6825      5345      6540      5348      6531      5382      6407      5756      6699      5396
dram[3]:       6608      6001      5862      6536      5814      5708      6362      5946      6412      6358      6743      5711      6198      5810      6027      6121
dram[4]:       5573      6037      6483      7173      6239      6112      5629      5894      5856      6318      5820      6109      5696      6243      6209      5808
dram[5]:       6468      5608      6962      6002      6300      5710      6300      5829      6167      5475      5933      6068      6867      5991      6579      5970
dram[6]:       6062      7107      6084      7008      6493      6856      5589      6314      5769      6608      5640      6791      5713      6731      6418      6597
dram[7]:       6994      5383      6745      5367      6136      5645      6498      5072      6284      5420      5986      5602      6345      5081      6508      5083
dram[8]:       5972      5168      5894      5498      5930      6084      5643      5441      5427      5569      5578      5758      5998      5453      5604      6877
dram[9]:       6602      6356      7013      6891      6618      6179      6900      5817      6632      5838      7054      6140      6462      6319      7089      6228
dram[10]:       6133      6713      7312      7009      6950      6565      6335      6944      6456      6874      6598      6669      6680      6886      6221      5949
dram[11]:       6514      7075      6744      6567      6358      6703      6795      6776      6225      6807      7200      6587      6200      6382      6476      6750

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=108025590 n_act=4517026 n_pre=4517010 n_ref_event=0 n_req=6243176 n_rd=5402307 n_rd_L2_A=0 n_write=0 n_wr_bk=1294477 bw_util=0.2179
n_activity=90006462 dram_eff=0.2976
bk0: 338585a 96209440i bk1: 335113a 96628814i bk2: 340080a 96176824i bk3: 341164a 96220662i bk4: 341908a 96132746i bk5: 341825a 96083666i bk6: 331437a 97187891i bk7: 335110a 96719724i bk8: 334182a 96791702i bk9: 335696a 96557587i bk10: 338029a 96215501i bk11: 336542a 96342899i bk12: 337148a 96553117i bk13: 336601a 96591272i bk14: 340799a 95932540i bk15: 338088a 96240680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276486
Row_Buffer_Locality_read = 0.305370
Row_Buffer_Locality_write = 0.090918
Bank_Level_Parallism = 5.151740
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.379058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.217937 
total_CMD = 122912273 
util_bw = 26787136 
Wasted_Col = 48932732 
Wasted_Row = 8390375 
Idle = 38802030 

BW Util Bottlenecks: 
RCDc_limit = 64548635 
RCDWRc_limit = 7311284 
WTRc_limit = 23335194 
RTWc_limit = 17766079 
CCDLc_limit = 4799955 
rwq = 0 
CCDLc_limit_alone = 3475833 
WTRc_limit_alone = 22664691 
RTWc_limit_alone = 17112460 

Commands details: 
total_CMD = 122912273 
n_nop = 108025590 
Read = 5402307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294477 
n_act = 4517026 
n_pre = 4517010 
n_ref = 0 
n_req = 6243176 
total_req = 6696784 

Dual Bus Interface Util: 
issued_total_row = 9034036 
issued_total_col = 6696784 
Row_Bus_Util =  0.073500 
CoL_Bus_Util = 0.054484 
Either_Row_CoL_Bus_Util = 0.121116 
Issued_on_Two_Bus_Simul_Util = 0.006868 
issued_two_Eff = 0.056704 
queue_avg = 3.649420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107953423 n_act=4542233 n_pre=4542217 n_ref_event=0 n_req=6269807 n_rd=5426261 n_rd_L2_A=0 n_write=0 n_wr_bk=1300166 bw_util=0.2189
n_activity=89947276 dram_eff=0.2991
bk0: 338489a 96199227i bk1: 335792a 96400682i bk2: 346298a 95689556i bk3: 343967a 95858642i bk4: 342680a 96089623i bk5: 341163a 96216386i bk6: 339352a 96448157i bk7: 335457a 96795662i bk8: 333733a 96893786i bk9: 338161a 96459674i bk10: 337494a 96328015i bk11: 335348a 96471203i bk12: 337315a 96432683i bk13: 336558a 96432718i bk14: 341875a 95834756i bk15: 342579a 95782085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275539
Row_Buffer_Locality_read = 0.304388
Row_Buffer_Locality_write = 0.089960
Bank_Level_Parallism = 5.182838
Bank_Level_Parallism_Col = 2.197907
Bank_Level_Parallism_Ready = 1.379880
write_to_read_ratio_blp_rw_average = 0.202513
GrpLevelPara = 1.834545 

BW Util details:
bwutil = 0.218902 
total_CMD = 122912273 
util_bw = 26905708 
Wasted_Col = 48893062 
Wasted_Row = 8268092 
Idle = 38845411 

BW Util Bottlenecks: 
RCDc_limit = 64805596 
RCDWRc_limit = 7326901 
WTRc_limit = 23559935 
RTWc_limit = 17849145 
CCDLc_limit = 4763476 
rwq = 0 
CCDLc_limit_alone = 3434325 
WTRc_limit_alone = 22883435 
RTWc_limit_alone = 17196494 

Commands details: 
total_CMD = 122912273 
n_nop = 107953423 
Read = 5426261 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300166 
n_act = 4542233 
n_pre = 4542217 
n_ref = 0 
n_req = 6269807 
total_req = 6726427 

Dual Bus Interface Util: 
issued_total_row = 9084450 
issued_total_col = 6726427 
Row_Bus_Util =  0.073910 
CoL_Bus_Util = 0.054725 
Either_Row_CoL_Bus_Util = 0.121703 
Issued_on_Two_Bus_Simul_Util = 0.006932 
issued_two_Eff = 0.056958 
queue_avg = 3.453437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.45344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107977600 n_act=4534978 n_pre=4534962 n_ref_event=0 n_req=6262966 n_rd=5416907 n_rd_L2_A=0 n_write=0 n_wr_bk=1302725 bw_util=0.2187
n_activity=89853833 dram_eff=0.2991
bk0: 340403a 95824750i bk1: 336300a 96108954i bk2: 339033a 96198157i bk3: 342781a 95894063i bk4: 340490a 96044170i bk5: 342739a 95763563i bk6: 334972a 96604306i bk7: 339253a 96148640i bk8: 335615a 96446185i bk9: 335287a 96412902i bk10: 332717a 96572998i bk11: 342099a 95724351i bk12: 335015a 96486392i bk13: 338041a 96158317i bk14: 339982a 95822739i bk15: 342180a 95613408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275906
Row_Buffer_Locality_read = 0.304913
Row_Buffer_Locality_write = 0.090185
Bank_Level_Parallism = 5.220317
Bank_Level_Parallism_Col = 2.201135
Bank_Level_Parallism_Ready = 1.383556
write_to_read_ratio_blp_rw_average = 0.203120
GrpLevelPara = 1.836399 

BW Util details:
bwutil = 0.218681 
total_CMD = 122912273 
util_bw = 26878528 
Wasted_Col = 48783181 
Wasted_Row = 8294452 
Idle = 38956112 

BW Util Bottlenecks: 
RCDc_limit = 64608134 
RCDWRc_limit = 7349663 
WTRc_limit = 23572731 
RTWc_limit = 17844233 
CCDLc_limit = 4746284 
rwq = 0 
CCDLc_limit_alone = 3421218 
WTRc_limit_alone = 22896992 
RTWc_limit_alone = 17194906 

Commands details: 
total_CMD = 122912273 
n_nop = 107977600 
Read = 5416907 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302725 
n_act = 4534978 
n_pre = 4534962 
n_ref = 0 
n_req = 6262966 
total_req = 6719632 

Dual Bus Interface Util: 
issued_total_row = 9069940 
issued_total_col = 6719632 
Row_Bus_Util =  0.073792 
CoL_Bus_Util = 0.054670 
Either_Row_CoL_Bus_Util = 0.121507 
Issued_on_Two_Bus_Simul_Util = 0.006955 
issued_two_Eff = 0.057243 
queue_avg = 3.610588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61059
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107963436 n_act=4540291 n_pre=4540275 n_ref_event=0 n_req=6272056 n_rd=5426972 n_rd_L2_A=0 n_write=0 n_wr_bk=1299629 bw_util=0.2189
n_activity=89895188 dram_eff=0.2993
bk0: 339247a 95884972i bk1: 336600a 96149668i bk2: 338648a 96058505i bk3: 345079a 95495474i bk4: 343929a 95742097i bk5: 345791a 95455996i bk6: 336483a 96295678i bk7: 338371a 96230966i bk8: 334652a 96583591i bk9: 338063a 96114076i bk10: 339895a 95818878i bk11: 340560a 95768822i bk12: 333541a 96735396i bk13: 336478a 96462077i bk14: 341724a 95610785i bk15: 337911a 95950888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276108
Row_Buffer_Locality_read = 0.305027
Row_Buffer_Locality_write = 0.090398
Bank_Level_Parallism = 5.230890
Bank_Level_Parallism_Col = 2.199893
Bank_Level_Parallism_Ready = 1.378588
write_to_read_ratio_blp_rw_average = 0.202969
GrpLevelPara = 1.836200 

BW Util details:
bwutil = 0.218907 
total_CMD = 122912273 
util_bw = 26906404 
Wasted_Col = 48843637 
Wasted_Row = 8287860 
Idle = 38874372 

BW Util Bottlenecks: 
RCDc_limit = 64704875 
RCDWRc_limit = 7336860 
WTRc_limit = 23522541 
RTWc_limit = 17895654 
CCDLc_limit = 4790608 
rwq = 0 
CCDLc_limit_alone = 3460276 
WTRc_limit_alone = 22847595 
RTWc_limit_alone = 17240268 

Commands details: 
total_CMD = 122912273 
n_nop = 107963436 
Read = 5426972 
Write = 0 
L2_Alloc = 0 
L2_WB = 1299629 
n_act = 4540291 
n_pre = 4540275 
n_ref = 0 
n_req = 6272056 
total_req = 6726601 

Dual Bus Interface Util: 
issued_total_row = 9080566 
issued_total_col = 6726601 
Row_Bus_Util =  0.073878 
CoL_Bus_Util = 0.054727 
Either_Row_CoL_Bus_Util = 0.121622 
Issued_on_Two_Bus_Simul_Util = 0.006983 
issued_two_Eff = 0.057418 
queue_avg = 3.720644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107983358 n_act=4534008 n_pre=4533992 n_ref_event=0 n_req=6261353 n_rd=5417777 n_rd_L2_A=0 n_write=0 n_wr_bk=1297357 bw_util=0.2185
n_activity=89965185 dram_eff=0.2986
bk0: 337240a 96210079i bk1: 336935a 96120841i bk2: 345561a 95509399i bk3: 345921a 95507992i bk4: 339859a 96118463i bk5: 340658a 95995692i bk6: 334833a 96686544i bk7: 334947a 96638049i bk8: 337948a 96255052i bk9: 336714a 96418545i bk10: 340695a 95826007i bk11: 339190a 95920047i bk12: 335212a 96497538i bk13: 333621a 96690347i bk14: 340089a 95827906i bk15: 338354a 95973666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275874
Row_Buffer_Locality_read = 0.304803
Row_Buffer_Locality_write = 0.090078
Bank_Level_Parallism = 5.205045
Bank_Level_Parallism_Col = 2.193134
Bank_Level_Parallism_Ready = 1.377043
write_to_read_ratio_blp_rw_average = 0.202471
GrpLevelPara = 1.831566 

BW Util details:
bwutil = 0.218534 
total_CMD = 122912273 
util_bw = 26860536 
Wasted_Col = 48931279 
Wasted_Row = 8311366 
Idle = 38809092 

BW Util Bottlenecks: 
RCDc_limit = 64687675 
RCDWRc_limit = 7338875 
WTRc_limit = 23473043 
RTWc_limit = 17825111 
CCDLc_limit = 4813748 
rwq = 0 
CCDLc_limit_alone = 3487767 
WTRc_limit_alone = 22802741 
RTWc_limit_alone = 17169432 

Commands details: 
total_CMD = 122912273 
n_nop = 107983358 
Read = 5417777 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297357 
n_act = 4534008 
n_pre = 4533992 
n_ref = 0 
n_req = 6261353 
total_req = 6715134 

Dual Bus Interface Util: 
issued_total_row = 9068000 
issued_total_col = 6715134 
Row_Bus_Util =  0.073776 
CoL_Bus_Util = 0.054634 
Either_Row_CoL_Bus_Util = 0.121460 
Issued_on_Two_Bus_Simul_Util = 0.006950 
issued_two_Eff = 0.057219 
queue_avg = 3.656248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65625
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107979750 n_act=4535416 n_pre=4535400 n_ref_event=0 n_req=6263975 n_rd=5419977 n_rd_L2_A=0 n_write=0 n_wr_bk=1298122 bw_util=0.2186
n_activity=89881085 dram_eff=0.299
bk0: 337006a 96252396i bk1: 337203a 96162992i bk2: 345983a 95548996i bk3: 339529a 96016309i bk4: 342645a 95948910i bk5: 346079a 95534692i bk6: 338544a 96286851i bk7: 335943a 96583942i bk8: 337627a 96299864i bk9: 336240a 96587177i bk10: 339827a 95858088i bk11: 341337a 95731101i bk12: 332298a 96844877i bk13: 332174a 96782582i bk14: 339876a 95995177i bk15: 337666a 96151220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275952
Row_Buffer_Locality_read = 0.304900
Row_Buffer_Locality_write = 0.090056
Bank_Level_Parallism = 5.207961
Bank_Level_Parallism_Col = 2.197363
Bank_Level_Parallism_Ready = 1.380697
write_to_read_ratio_blp_rw_average = 0.203001
GrpLevelPara = 1.833938 

BW Util details:
bwutil = 0.218631 
total_CMD = 122912273 
util_bw = 26872396 
Wasted_Col = 48840941 
Wasted_Row = 8289589 
Idle = 38909347 

BW Util Bottlenecks: 
RCDc_limit = 64677223 
RCDWRc_limit = 7335290 
WTRc_limit = 23465244 
RTWc_limit = 17839890 
CCDLc_limit = 4752532 
rwq = 0 
CCDLc_limit_alone = 3431497 
WTRc_limit_alone = 22793587 
RTWc_limit_alone = 17190512 

Commands details: 
total_CMD = 122912273 
n_nop = 107979750 
Read = 5419977 
Write = 0 
L2_Alloc = 0 
L2_WB = 1298122 
n_act = 4535416 
n_pre = 4535400 
n_ref = 0 
n_req = 6263975 
total_req = 6718099 

Dual Bus Interface Util: 
issued_total_row = 9070816 
issued_total_col = 6718099 
Row_Bus_Util =  0.073799 
CoL_Bus_Util = 0.054658 
Either_Row_CoL_Bus_Util = 0.121489 
Issued_on_Two_Bus_Simul_Util = 0.006968 
issued_two_Eff = 0.057351 
queue_avg = 3.610872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107991058 n_act=4529178 n_pre=4529162 n_ref_event=0 n_req=6258724 n_rd=5416249 n_rd_L2_A=0 n_write=0 n_wr_bk=1297233 bw_util=0.2185
n_activity=89934457 dram_eff=0.2986
bk0: 339487a 95915903i bk1: 339002a 96004623i bk2: 338381a 96277142i bk3: 342831a 95964161i bk4: 343086a 95938588i bk5: 342672a 95863533i bk6: 336862a 96508122i bk7: 340937a 96047047i bk8: 333342a 96883444i bk9: 333626a 96896152i bk10: 337483a 96119910i bk11: 336913a 96194352i bk12: 330799a 96855924i bk13: 337071a 96302835i bk14: 341669a 95719559i bk15: 342088a 95621825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276342
Row_Buffer_Locality_read = 0.305284
Row_Buffer_Locality_write = 0.090271
Bank_Level_Parallism = 5.199579
Bank_Level_Parallism_Col = 2.195757
Bank_Level_Parallism_Ready = 1.380981
write_to_read_ratio_blp_rw_average = 0.202623
GrpLevelPara = 1.833295 

BW Util details:
bwutil = 0.218480 
total_CMD = 122912273 
util_bw = 26853928 
Wasted_Col = 48842095 
Wasted_Row = 8341474 
Idle = 38874776 

BW Util Bottlenecks: 
RCDc_limit = 64627915 
RCDWRc_limit = 7322571 
WTRc_limit = 23454566 
RTWc_limit = 17812158 
CCDLc_limit = 4741887 
rwq = 0 
CCDLc_limit_alone = 3420671 
WTRc_limit_alone = 22783142 
RTWc_limit_alone = 17162366 

Commands details: 
total_CMD = 122912273 
n_nop = 107991058 
Read = 5416249 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297233 
n_act = 4529178 
n_pre = 4529162 
n_ref = 0 
n_req = 6258724 
total_req = 6713482 

Dual Bus Interface Util: 
issued_total_row = 9058340 
issued_total_col = 6713482 
Row_Bus_Util =  0.073698 
CoL_Bus_Util = 0.054620 
Either_Row_CoL_Bus_Util = 0.121397 
Issued_on_Two_Bus_Simul_Util = 0.006920 
issued_two_Eff = 0.057007 
queue_avg = 3.637849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63785
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107976162 n_act=4535159 n_pre=4535143 n_ref_event=0 n_req=6266015 n_rd=5422611 n_rd_L2_A=0 n_write=0 n_wr_bk=1298160 bw_util=0.2187
n_activity=89920716 dram_eff=0.299
bk0: 335991a 96362352i bk1: 335514a 96251961i bk2: 345933a 95412641i bk3: 344913a 95554364i bk4: 343005a 95813374i bk5: 343977a 95740240i bk6: 333555a 96733137i bk7: 333947a 96572267i bk8: 334484a 96654128i bk9: 334779a 96441875i bk10: 340919a 95761481i bk11: 341249a 95693327i bk12: 337052a 96360952i bk13: 335426a 96332908i bk14: 340537a 95731895i bk15: 341330a 95624063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276229
Row_Buffer_Locality_read = 0.305117
Row_Buffer_Locality_write = 0.090498
Bank_Level_Parallism = 5.223030
Bank_Level_Parallism_Col = 2.197635
Bank_Level_Parallism_Ready = 1.378001
write_to_read_ratio_blp_rw_average = 0.202835
GrpLevelPara = 1.835302 

BW Util details:
bwutil = 0.218718 
total_CMD = 122912273 
util_bw = 26883084 
Wasted_Col = 48845157 
Wasted_Row = 8310227 
Idle = 38873805 

BW Util Bottlenecks: 
RCDc_limit = 64670075 
RCDWRc_limit = 7325890 
WTRc_limit = 23474659 
RTWc_limit = 17856706 
CCDLc_limit = 4780667 
rwq = 0 
CCDLc_limit_alone = 3453693 
WTRc_limit_alone = 22801513 
RTWc_limit_alone = 17202878 

Commands details: 
total_CMD = 122912273 
n_nop = 107976162 
Read = 5422611 
Write = 0 
L2_Alloc = 0 
L2_WB = 1298160 
n_act = 4535159 
n_pre = 4535143 
n_ref = 0 
n_req = 6266015 
total_req = 6720771 

Dual Bus Interface Util: 
issued_total_row = 9070302 
issued_total_col = 6720771 
Row_Bus_Util =  0.073795 
CoL_Bus_Util = 0.054679 
Either_Row_CoL_Bus_Util = 0.121518 
Issued_on_Two_Bus_Simul_Util = 0.006956 
issued_two_Eff = 0.057241 
queue_avg = 3.708777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70878
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107916010 n_act=4558861 n_pre=4558845 n_ref_event=0 n_req=6288783 n_rd=5441616 n_rd_L2_A=0 n_write=0 n_wr_bk=1303459 bw_util=0.2195
n_activity=89969084 dram_eff=0.2999
bk0: 338206a 95683040i bk1: 335263a 96134225i bk2: 347493a 95077127i bk3: 341662a 95591729i bk4: 344400a 95518751i bk5: 345231a 95353681i bk6: 336177a 96200278i bk7: 338968a 96047571i bk8: 335998a 96197810i bk9: 334052a 96345351i bk10: 341976a 95424618i bk11: 340078a 95531656i bk12: 339056a 95882883i bk13: 339713a 95810292i bk14: 339664a 95703519i bk15: 343679a 95304306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.275081
Row_Buffer_Locality_read = 0.303824
Row_Buffer_Locality_write = 0.090456
Bank_Level_Parallism = 5.279782
Bank_Level_Parallism_Col = 2.200899
Bank_Level_Parallism_Ready = 1.377372
write_to_read_ratio_blp_rw_average = 0.202758
GrpLevelPara = 1.838207 

BW Util details:
bwutil = 0.219509 
total_CMD = 122912273 
util_bw = 26980300 
Wasted_Col = 48944132 
Wasted_Row = 8223827 
Idle = 38764014 

BW Util Bottlenecks: 
RCDc_limit = 64920911 
RCDWRc_limit = 7350020 
WTRc_limit = 23681448 
RTWc_limit = 17941193 
CCDLc_limit = 4841057 
rwq = 0 
CCDLc_limit_alone = 3508371 
WTRc_limit_alone = 23003871 
RTWc_limit_alone = 17286084 

Commands details: 
total_CMD = 122912273 
n_nop = 107916010 
Read = 5441616 
Write = 0 
L2_Alloc = 0 
L2_WB = 1303459 
n_act = 4558861 
n_pre = 4558845 
n_ref = 0 
n_req = 6288783 
total_req = 6745075 

Dual Bus Interface Util: 
issued_total_row = 9117706 
issued_total_col = 6745075 
Row_Bus_Util =  0.074181 
CoL_Bus_Util = 0.054877 
Either_Row_CoL_Bus_Util = 0.122008 
Issued_on_Two_Bus_Simul_Util = 0.007050 
issued_two_Eff = 0.057782 
queue_avg = 3.842859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84286
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107977979 n_act=4535308 n_pre=4535292 n_ref_event=0 n_req=6266726 n_rd=5421754 n_rd_L2_A=0 n_write=0 n_wr_bk=1299261 bw_util=0.2187
n_activity=89897064 dram_eff=0.2991
bk0: 336275a 96159423i bk1: 334159a 96399450i bk2: 347493a 95156144i bk3: 343541a 95591338i bk4: 342380a 95893850i bk5: 341343a 95876330i bk6: 338677a 96318411i bk7: 336788a 96433518i bk8: 331914a 96773076i bk9: 335438a 96406912i bk10: 342553a 95478618i bk11: 339029a 95755876i bk12: 335614a 96571583i bk13: 334776a 96563283i bk14: 341391a 95614034i bk15: 340383a 95707728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276287
Row_Buffer_Locality_read = 0.305209
Row_Buffer_Locality_write = 0.090712
Bank_Level_Parallism = 5.231512
Bank_Level_Parallism_Col = 2.198148
Bank_Level_Parallism_Ready = 1.378975
write_to_read_ratio_blp_rw_average = 0.203046
GrpLevelPara = 1.835546 

BW Util details:
bwutil = 0.218726 
total_CMD = 122912273 
util_bw = 26884060 
Wasted_Col = 48812748 
Wasted_Row = 8298852 
Idle = 38916613 

BW Util Bottlenecks: 
RCDc_limit = 64637868 
RCDWRc_limit = 7336995 
WTRc_limit = 23478275 
RTWc_limit = 17857791 
CCDLc_limit = 4759485 
rwq = 0 
CCDLc_limit_alone = 3432783 
WTRc_limit_alone = 22805697 
RTWc_limit_alone = 17203667 

Commands details: 
total_CMD = 122912273 
n_nop = 107977979 
Read = 5421754 
Write = 0 
L2_Alloc = 0 
L2_WB = 1299261 
n_act = 4535308 
n_pre = 4535292 
n_ref = 0 
n_req = 6266726 
total_req = 6721015 

Dual Bus Interface Util: 
issued_total_row = 9070600 
issued_total_col = 6721015 
Row_Bus_Util =  0.073797 
CoL_Bus_Util = 0.054681 
Either_Row_CoL_Bus_Util = 0.121504 
Issued_on_Two_Bus_Simul_Util = 0.006975 
issued_two_Eff = 0.057406 
queue_avg = 3.722672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72267
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=107996760 n_act=4526966 n_pre=4526950 n_ref_event=0 n_req=6255241 n_rd=5416561 n_rd_L2_A=0 n_write=0 n_wr_bk=1294068 bw_util=0.2184
n_activity=89988067 dram_eff=0.2983
bk0: 334722a 96614177i bk1: 334975a 96563037i bk2: 337586a 96663018i bk3: 342333a 96197965i bk4: 338668a 96440628i bk5: 344913a 95762387i bk6: 338263a 96542694i bk7: 339157a 96429683i bk8: 334025a 96921307i bk9: 334732a 96736429i bk10: 339060a 96188033i bk11: 343011a 95830937i bk12: 336972a 96612705i bk13: 334842a 96885066i bk14: 339793a 96233585i bk15: 343509a 95848146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276292
Row_Buffer_Locality_read = 0.305042
Row_Buffer_Locality_write = 0.090611
Bank_Level_Parallism = 5.155095
Bank_Level_Parallism_Col = 2.191697
Bank_Level_Parallism_Ready = 1.379899
write_to_read_ratio_blp_rw_average = 0.202221
GrpLevelPara = 1.830311 

BW Util details:
bwutil = 0.218388 
total_CMD = 122912273 
util_bw = 26842516 
Wasted_Col = 48911634 
Wasted_Row = 8347257 
Idle = 38810866 

BW Util Bottlenecks: 
RCDc_limit = 64711620 
RCDWRc_limit = 7289177 
WTRc_limit = 23361642 
RTWc_limit = 17741437 
CCDLc_limit = 4740449 
rwq = 0 
CCDLc_limit_alone = 3421054 
WTRc_limit_alone = 22690755 
RTWc_limit_alone = 17092929 

Commands details: 
total_CMD = 122912273 
n_nop = 107996760 
Read = 5416561 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294068 
n_act = 4526966 
n_pre = 4526950 
n_ref = 0 
n_req = 6255241 
total_req = 6710629 

Dual Bus Interface Util: 
issued_total_row = 9053916 
issued_total_col = 6710629 
Row_Bus_Util =  0.073662 
CoL_Bus_Util = 0.054597 
Either_Row_CoL_Bus_Util = 0.121351 
Issued_on_Two_Bus_Simul_Util = 0.006908 
issued_two_Eff = 0.056923 
queue_avg = 3.509716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50972
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122912273 n_nop=108043438 n_act=4508429 n_pre=4508413 n_ref_event=0 n_req=6234228 n_rd=5394888 n_rd_L2_A=0 n_write=0 n_wr_bk=1293835 bw_util=0.2177
n_activity=89838843 dram_eff=0.2978
bk0: 335576a 96673834i bk1: 335139a 96546596i bk2: 340958a 96377602i bk3: 337825a 96567841i bk4: 337868a 96547176i bk5: 343302a 96076347i bk6: 338595a 96581521i bk7: 333083a 97030968i bk8: 332616a 97124982i bk9: 331483a 97282483i bk10: 339822a 96305040i bk11: 339814a 96260872i bk12: 336189a 96727969i bk13: 332986a 97095698i bk14: 341298a 96244911i bk15: 338334a 96203646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.276826
Row_Buffer_Locality_read = 0.305833
Row_Buffer_Locality_write = 0.090386
Bank_Level_Parallism = 5.125256
Bank_Level_Parallism_Col = 2.189504
Bank_Level_Parallism_Ready = 1.379809
write_to_read_ratio_blp_rw_average = 0.202008
GrpLevelPara = 1.828329 

BW Util details:
bwutil = 0.217675 
total_CMD = 122912273 
util_bw = 26754892 
Wasted_Col = 48804215 
Wasted_Row = 8376448 
Idle = 38976718 

BW Util Bottlenecks: 
RCDc_limit = 64428307 
RCDWRc_limit = 7305058 
WTRc_limit = 23374145 
RTWc_limit = 17631642 
CCDLc_limit = 4738299 
rwq = 0 
CCDLc_limit_alone = 3423849 
WTRc_limit_alone = 22702880 
RTWc_limit_alone = 16988457 

Commands details: 
total_CMD = 122912273 
n_nop = 108043438 
Read = 5394888 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293835 
n_act = 4508429 
n_pre = 4508413 
n_ref = 0 
n_req = 6234228 
total_req = 6688723 

Dual Bus Interface Util: 
issued_total_row = 9016842 
issued_total_col = 6688723 
Row_Bus_Util =  0.073360 
CoL_Bus_Util = 0.054419 
Either_Row_CoL_Bus_Util = 0.120971 
Issued_on_Two_Bus_Simul_Util = 0.006808 
issued_two_Eff = 0.056274 
queue_avg = 3.396333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39633

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4988410, Miss = 2841832, Miss_rate = 0.570, Pending_hits = 7464, Reservation_fails = 4421
L2_cache_bank[1]: Access = 4904719, Miss = 2839821, Miss_rate = 0.579, Pending_hits = 5531, Reservation_fails = 5315
L2_cache_bank[2]: Access = 4979019, Miss = 2856817, Miss_rate = 0.574, Pending_hits = 5530, Reservation_fails = 3129
L2_cache_bank[3]: Access = 4924926, Miss = 2848719, Miss_rate = 0.578, Pending_hits = 5660, Reservation_fails = 3143
L2_cache_bank[4]: Access = 4986558, Miss = 2837758, Miss_rate = 0.569, Pending_hits = 5536, Reservation_fails = 4120
L2_cache_bank[5]: Access = 4944673, Miss = 2858340, Miss_rate = 0.578, Pending_hits = 5807, Reservation_fails = 3832
L2_cache_bank[6]: Access = 4958139, Miss = 2847805, Miss_rate = 0.574, Pending_hits = 5599, Reservation_fails = 2581
L2_cache_bank[7]: Access = 4978131, Miss = 2858500, Miss_rate = 0.574, Pending_hits = 5804, Reservation_fails = 3903
L2_cache_bank[8]: Access = 4989427, Miss = 2851140, Miss_rate = 0.571, Pending_hits = 7309, Reservation_fails = 4176
L2_cache_bank[9]: Access = 4981069, Miss = 2845969, Miss_rate = 0.571, Pending_hits = 5558, Reservation_fails = 4514
L2_cache_bank[10]: Access = 4972103, Miss = 2853342, Miss_rate = 0.574, Pending_hits = 5705, Reservation_fails = 3358
L2_cache_bank[11]: Access = 4916595, Miss = 2845923, Miss_rate = 0.579, Pending_hits = 5715, Reservation_fails = 2919
L2_cache_bank[12]: Access = 4963719, Miss = 2840840, Miss_rate = 0.572, Pending_hits = 5681, Reservation_fails = 3402
L2_cache_bank[13]: Access = 4956038, Miss = 2854861, Miss_rate = 0.576, Pending_hits = 5918, Reservation_fails = 2564
L2_cache_bank[14]: Access = 8513163, Miss = 2851212, Miss_rate = 0.335, Pending_hits = 5694, Reservation_fails = 2409
L2_cache_bank[15]: Access = 4977162, Miss = 2850739, Miss_rate = 0.573, Pending_hits = 5675, Reservation_fails = 3092
L2_cache_bank[16]: Access = 9432282, Miss = 2862594, Miss_rate = 0.303, Pending_hits = 7627, Reservation_fails = 3768
L2_cache_bank[17]: Access = 4954555, Miss = 2858317, Miss_rate = 0.577, Pending_hits = 5651, Reservation_fails = 3049
L2_cache_bank[18]: Access = 4980488, Miss = 2856045, Miss_rate = 0.573, Pending_hits = 5787, Reservation_fails = 4406
L2_cache_bank[19]: Access = 4899516, Miss = 2845155, Miss_rate = 0.581, Pending_hits = 5742, Reservation_fails = 2802
L2_cache_bank[20]: Access = 4945466, Miss = 2838718, Miss_rate = 0.574, Pending_hits = 5741, Reservation_fails = 2758
L2_cache_bank[21]: Access = 4953441, Miss = 2857178, Miss_rate = 0.577, Pending_hits = 5985, Reservation_fails = 2754
L2_cache_bank[22]: Access = 4936040, Miss = 2842517, Miss_rate = 0.576, Pending_hits = 5617, Reservation_fails = 5279
L2_cache_bank[23]: Access = 4908217, Miss = 2831652, Miss_rate = 0.577, Pending_hits = 5574, Reservation_fails = 2078
L2_total_cache_accesses = 126943856
L2_total_cache_misses = 68375794
L2_total_cache_miss_rate = 0.5386
L2_total_cache_pending_hits = 141910
L2_total_cache_reservation_fails = 83772
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50678615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 141867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36145864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28878016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 141867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7747537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 869160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2482754
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115844362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11099494
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1190
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 82582
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=126943856
icnt_total_pkts_simt_to_mem=126943856
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 126943856
Req_Network_cycles = 47928971
Req_Network_injected_packets_per_cycle =       2.6486 
Req_Network_conflicts_per_cycle =       0.3419
Req_Network_conflicts_per_cycle_util =       0.4826
Req_Bank_Level_Parallism =       3.7380
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0991
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6877

Reply_Network_injected_packets_num = 126943856
Reply_Network_cycles = 47928971
Reply_Network_injected_packets_per_cycle =        2.6486
Reply_Network_conflicts_per_cycle =        1.1311
Reply_Network_conflicts_per_cycle_util =       1.5907
Reply_Bank_Level_Parallism =       3.7248
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1813
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0883
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 22 hrs, 51 min, 9 sec (255069 sec)
gpgpu_simulation_rate = 18064 (inst/sec)
gpgpu_simulation_rate = 187 (cycle/sec)
gpgpu_silicon_slowdown = 7299465x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (3169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
Destroy streams for kernel 40: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 40 
gpu_sim_cycle = 1290115
gpu_sim_insn = 70205974
gpu_ipc =      54.4184
gpu_tot_sim_cycle = 49219086
gpu_tot_sim_insn = 4677788984
gpu_tot_ipc =      95.0401
gpu_tot_issued_cta = 590752
gpu_occupancy = 64.2691% 
gpu_tot_occupancy = 53.5395% 
max_total_param_size = 0
gpu_stall_dramfull = 6642101
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.3959
partiton_level_parallism_total  =       2.7206
partiton_level_parallism_util =       5.6847
partiton_level_parallism_util_total  =       3.8058
L2_BW  =     235.6914 GB/Sec
L2_BW_total  =     118.8355 GB/Sec
gpu_total_sim_rate=17714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8396447, Miss = 3664466, Miss_rate = 0.436, Pending_hits = 108089, Reservation_fails = 651072
	L1D_cache_core[1]: Access = 8180159, Miss = 3564716, Miss_rate = 0.436, Pending_hits = 105385, Reservation_fails = 659460
	L1D_cache_core[2]: Access = 7989045, Miss = 3478259, Miss_rate = 0.435, Pending_hits = 106115, Reservation_fails = 647612
	L1D_cache_core[3]: Access = 8266246, Miss = 3531329, Miss_rate = 0.427, Pending_hits = 105012, Reservation_fails = 631568
	L1D_cache_core[4]: Access = 8240639, Miss = 3681243, Miss_rate = 0.447, Pending_hits = 107480, Reservation_fails = 670464
	L1D_cache_core[5]: Access = 8160679, Miss = 3493276, Miss_rate = 0.428, Pending_hits = 104895, Reservation_fails = 624614
	L1D_cache_core[6]: Access = 8127978, Miss = 3447476, Miss_rate = 0.424, Pending_hits = 102571, Reservation_fails = 621725
	L1D_cache_core[7]: Access = 8118963, Miss = 3399473, Miss_rate = 0.419, Pending_hits = 100709, Reservation_fails = 598375
	L1D_cache_core[8]: Access = 8312546, Miss = 3639519, Miss_rate = 0.438, Pending_hits = 106870, Reservation_fails = 661768
	L1D_cache_core[9]: Access = 7808895, Miss = 3274115, Miss_rate = 0.419, Pending_hits = 103714, Reservation_fails = 599901
	L1D_cache_core[10]: Access = 8413889, Miss = 3582006, Miss_rate = 0.426, Pending_hits = 106039, Reservation_fails = 625863
	L1D_cache_core[11]: Access = 8197591, Miss = 3643320, Miss_rate = 0.444, Pending_hits = 107373, Reservation_fails = 684324
	L1D_cache_core[12]: Access = 8114423, Miss = 3534996, Miss_rate = 0.436, Pending_hits = 105558, Reservation_fails = 637278
	L1D_cache_core[13]: Access = 8441741, Miss = 3681898, Miss_rate = 0.436, Pending_hits = 106157, Reservation_fails = 667145
	L1D_cache_core[14]: Access = 8268594, Miss = 3567439, Miss_rate = 0.431, Pending_hits = 105573, Reservation_fails = 643027
	L1D_cache_core[15]: Access = 7142572, Miss = 2874972, Miss_rate = 0.403, Pending_hits = 98138, Reservation_fails = 566577
	L1D_cache_core[16]: Access = 8213309, Miss = 3601603, Miss_rate = 0.439, Pending_hits = 105768, Reservation_fails = 663461
	L1D_cache_core[17]: Access = 8159705, Miss = 3581251, Miss_rate = 0.439, Pending_hits = 107584, Reservation_fails = 651808
	L1D_cache_core[18]: Access = 8159383, Miss = 3563153, Miss_rate = 0.437, Pending_hits = 105436, Reservation_fails = 656735
	L1D_cache_core[19]: Access = 8468962, Miss = 3628688, Miss_rate = 0.428, Pending_hits = 104375, Reservation_fails = 648575
	L1D_cache_core[20]: Access = 8256298, Miss = 3518124, Miss_rate = 0.426, Pending_hits = 105219, Reservation_fails = 651446
	L1D_cache_core[21]: Access = 8053250, Miss = 3521418, Miss_rate = 0.437, Pending_hits = 104235, Reservation_fails = 651336
	L1D_cache_core[22]: Access = 8258462, Miss = 3591296, Miss_rate = 0.435, Pending_hits = 104299, Reservation_fails = 666075
	L1D_cache_core[23]: Access = 7523600, Miss = 3151940, Miss_rate = 0.419, Pending_hits = 101711, Reservation_fails = 599917
	L1D_cache_core[24]: Access = 8058437, Miss = 3468990, Miss_rate = 0.430, Pending_hits = 103422, Reservation_fails = 656593
	L1D_cache_core[25]: Access = 8098129, Miss = 3525191, Miss_rate = 0.435, Pending_hits = 104948, Reservation_fails = 661601
	L1D_cache_core[26]: Access = 8334650, Miss = 3647585, Miss_rate = 0.438, Pending_hits = 106604, Reservation_fails = 699563
	L1D_cache_core[27]: Access = 8222088, Miss = 3531585, Miss_rate = 0.430, Pending_hits = 104220, Reservation_fails = 658763
	L1D_cache_core[28]: Access = 7866765, Miss = 3361110, Miss_rate = 0.427, Pending_hits = 102568, Reservation_fails = 620230
	L1D_cache_core[29]: Access = 7974535, Miss = 3355202, Miss_rate = 0.421, Pending_hits = 103549, Reservation_fails = 605126
	L1D_total_cache_accesses = 243827980
	L1D_total_cache_misses = 105105639
	L1D_total_cache_miss_rate = 0.4311
	L1D_total_cache_pending_hits = 3143616
	L1D_total_cache_reservation_fails = 19282002
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.082
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129866888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3143536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71821624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15488443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26337028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3143537
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5711837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3829017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3793559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3117970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 231169076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12658904

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 333
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11752916
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3735194
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3793550
ctas_completed 590752, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
406934, 384161, 421502, 405005, 409848, 410871, 394892, 407871, 387014, 390923, 417061, 408802, 403568, 394444, 383937, 375112, 385964, 365527, 368152, 391154, 386878, 368104, 398849, 420049, 415426, 396297, 403200, 396782, 388873, 414692, 398231, 400696, 
gpgpu_n_tot_thrd_icount = 12024324352
gpgpu_n_tot_w_icount = 375760136
gpgpu_n_stall_shd_mem = 71177296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 121246239
gpgpu_n_mem_write_global = 12658904
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 500263106
gpgpu_n_store_insn = 48597089
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1139058688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 58685294
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12492002
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:103812826	W0_Idle:424923528	W0_Scoreboard:-436174430	W1:115463908	W2:38125475	W3:20395949	W4:13285742	W5:9644457	W6:7524246	W7:6128548	W8:5129366	W9:4391546	W10:3842232	W11:3344145	W12:2982625	W13:2614436	W14:2330926	W15:2087464	W16:1832355	W17:1644779	W18:1462364	W19:1308300	W20:1198052	W21:1092374	W22:1015549	W23:984534	W24:1000350	W25:1051433	W26:1175539	W27:1349732	W28:1618224	W29:1946186	W30:2380013	W31:2957557	W32:114451730
single_issue_nums: WS0:93763428	WS1:93647054	WS2:94218806	WS3:94130848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 785269208 {8:98158651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 506356160 {40:12658904,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3926346040 {40:98158651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 101271232 {8:12658904,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 7312 
max_icnt2mem_latency = 5069 
maxmrqlatency = 5573 
max_icnt2sh_latency = 418 
averagemflatency = 349 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 3 
mrq_lat_table:42980614 	1760998 	2692063 	4755344 	8995368 	7269494 	4982402 	3159315 	1562767 	438002 	67697 	1477 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59508832 	66957222 	4390977 	2911563 	121477 	15072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	105359592 	2451409 	274113 	125609 	705700 	1999760 	11119 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	109543529 	15027811 	5822975 	2340369 	814693 	282693 	63839 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4805 	43699 	143 	358 	25 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.375572  1.383896  1.370963  1.375087  1.367371  1.369735  1.380758  1.377044  1.370702  1.369271  1.366683  1.372331  1.376779  1.382912  1.366787  1.373566 
dram[1]:  1.375529  1.377935  1.368258  1.369872  1.367833  1.369347  1.373807  1.377719  1.371233  1.369432  1.369152  1.371953  1.378161  1.378032  1.366251  1.366410 
dram[2]:  1.373826  1.377326  1.373874  1.372120  1.369292  1.367093  1.377565  1.374262  1.369944  1.371045  1.373551  1.368579  1.381128  1.377291  1.368988  1.366915 
dram[3]:  1.375164  1.377223  1.373654  1.368408  1.368584  1.366304  1.377457  1.375445  1.371929  1.367499  1.369972  1.369596  1.384255  1.381878  1.368405  1.373262 
dram[4]:  1.376156  1.378763  1.366789  1.368702  1.371509  1.368978  1.377657  1.378381  1.366544  1.369049  1.366464  1.369846  1.379813  1.382996  1.368000  1.372635 
dram[5]:  1.376954  1.377205  1.367578  1.372075  1.369608  1.366300  1.373540  1.378807  1.367448  1.370467  1.367086  1.366580  1.382815  1.384014  1.369838  1.372483 
dram[6]:  1.375460  1.375490  1.375005  1.369190  1.369063  1.368436  1.377778  1.371096  1.375706  1.374978  1.369136  1.369925  1.386647  1.380318  1.368285  1.369594 
dram[7]:  1.381704  1.379682  1.367183  1.368642  1.370386  1.367776  1.380487  1.376202  1.372818  1.371866  1.367216  1.367446  1.381651  1.380792  1.371092  1.368653 
dram[8]:  1.372911  1.379275  1.365478  1.372714  1.368052  1.367349  1.373669  1.373990  1.368276  1.372726  1.364780  1.368041  1.374673  1.377665  1.369493  1.368185 
dram[9]:  1.377575  1.380912  1.364337  1.371091  1.370838  1.369756  1.374718  1.376291  1.374258  1.370607  1.365873  1.370311  1.383775  1.385702  1.368162  1.370945 
dram[10]:  1.379211  1.380560  1.375184  1.370626  1.372376  1.364024  1.374164  1.374536  1.371283  1.370061  1.369547  1.365679  1.380606  1.384060  1.371634  1.368252 
dram[11]:  1.377939  1.378031  1.372185  1.374343  1.372282  1.368349  1.374519  1.378357  1.372909  1.375522  1.368852  1.369813  1.381005  1.383878  1.370956  1.369203 
average row locality = 78665568/57298245 = 1.372914
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    354596    351298    356347    357243    357796    357402    346824    350407    349984    351286    353492    351809    352867    352209    356318    353563 
dram[1]:    354680    351974    362207    360264    358076    357061    354892    351071    349481    353491    352420    350563    352793    352044    357480    358060 
dram[2]:    356586    352065    355257    359237    356265    358211    350287    354847    351321    351131    347953    357425    350528    353343    355280    357547 
dram[3]:    355387    352826    354881    361317    359318    361376    352207    354051    350059    353733    355118    355868    348894    352206    357231    353658 
dram[4]:    353507    352982    361620    361894    355609    356015    350246    350567    353982    352359    356034    354389    350878    348915    355416    353989 
dram[5]:    353149    353589    361898    355347    358011    361532    354178    351539    353309    351888    355208    356389    347788    347586    355761    353399 
dram[6]:    355657    355147    354804    359325    358681    358273    352208    356792    349121    349554    352793    352200    345962    352604    357261    357805 
dram[7]:    352023    351815    362212    361441    358377    359511    349200    349565    350058    350378    356394    356619    352332    350765    355715    357021 
dram[8]:    354134    351172    363760    357909    359784    360648    351633    354641    351644    349655    357112    355105    354390    355315    355587    359257 
dram[9]:    352720    350586    363438    359440    357650    357067    354575    352345    347830    351214    357874    354313    351179    350183    356923    356017 
dram[10]:    350928    351030    353611    358220    354365    360513    354016    354945    349555    350188    354466    358483    352199    350381    355511    359302 
dram[11]:    351663    350827    357126    354185    353276    358582    354433    348460    348238    347044    354859    355332    351620    349001    356849    354043 
total dram reads = 68034348
bank skew: 363760/345962 = 1.05
chip skew: 5691746/5645538 = 1.01
number of total write accesses:
dram[0]:     85088     85394     86071     85134     84515     84581     84450     85204     84297     84244     85337     84617     84330     84208     85986     86241 
dram[1]:     86548     86002     86287     86307     84183     83933     84661     84190     83816     84215     84749     85252     86041     85036     86531     86803 
dram[2]:     87121     87198     85851     85010     83855     85881     84779     85440     84075     84908     84784     84763     85328     84833     86707     86600 
dram[3]:     86458     86195     86170     86655     84084     86031     85351     84864     83204     84089     84489     84536     84122     84500     86726     87000 
dram[4]:     85933     86408     85676     86514     84609     85701     83847     83519     83312     82932     85293     85479     85383     84641     86188     86462 
dram[5]:     86403     86125     86014     86195     84609     84839     84827     83983     84120     82804     85561     85499     84211     84391     86640     85697 
dram[6]:     86379     86047     85222     85884     84570     84642     83685     85766     82141     82786     85733     85218     85555     85228     86237     86664 
dram[7]:     84392     85610     86502     85738     84525     84380     84635     84781     83747     84397     85230     84414     84584     85987     86548     87276 
dram[8]:     86486     85954     86327     86490     84560     84935     85384     85134     84418     84437     85353     85549     85562     84906     86506     85613 
dram[9]:     86231     85608     87532     86066     84236     84969     84357     84284     84532     83591     86042     85573     84052     83978     87094     86058 
dram[10]:     86009     86127     84638     84896     85315     86350     84493     84690     83702     83863     84762     85029     83861     83559     85309     86193 
dram[11]:     85402     86366     85011     85160     85377     85085     84500     84500     83343     83225     85160     84193     84802     83890     85311     86902 
total dram writes = 16353016
bank skew: 87532/82141 = 1.07
chip skew: 1367614/1358227 = 1.01
average mf latency per bank:
dram[0]:        533       561       554       579       549       567       528       550       540       555       528       549       540       558       542       560
dram[1]:        520       515       548       547       539       538       523       517       523       520       519       507       528       524       525       520
dram[2]:        533       523       565       554       542       531       526       523       530       519       518       519       530       526       527       530
dram[3]:        529       537       544       537       535       531       525       517       523       521       517       519       526       533       529       530
dram[4]:        538       531       550       563       536       533       524       533       536       531       525       524       532       535       533       534
dram[5]:        527       527       556       552       538       536       528       525       532       526       521       521       533       532       534       530
dram[6]:        536       536       559       558       536       536       525       529       534       529       520       523       538       538       534       533
dram[7]:        544       535       559       563       541       539       525       518       525       524       527       523      2436       538       529       527
dram[8]:        540       529       570       557       544       541      2565       525       535       527       527       524       542       537       534       530
dram[9]:        529       529       550       551       535       537       526       532       523       526       524       528       539       540       525       527
dram[10]:        530       529       557       560       534       537       527       526       528       528       528       525       535       533       530       529
dram[11]:        519       513       540       536       516       525       516       509       514       519       508       511       524       526       517       516
maximum mf latency per bank:
dram[0]:       5597      6330      5906      5928      6096      5460      6201      5314      6177      5793      5893      6312      6026      5670      5734      5536
dram[1]:       5950      5788      5759      6906      5828      6469      6923      5938      5699      5817      5940      6385      6075      6083      5550      6264
dram[2]:       5971      6035      7109      6423      6613      5797      6825      5670      6540      5767      6531      5768      6407      5804      6699      5396
dram[3]:       6608      6001      5862      6536      5814      5708      6362      5946      6412      6358      6743      5711      6198      5810      6027      6121
dram[4]:       5573      6037      6483      7173      6239      6112      5629      5894      5856      6318      5820      6109      5696      6243      6209      5808
dram[5]:       6468      5608      6962      6002      6300      5710      6300      5854      6167      5475      5933      6068      6867      5991      6579      5970
dram[6]:       6062      7107      6084      7008      6493      6856      5589      6314      5769      6608      5640      6791      5713      6731      6418      6597
dram[7]:       6994      5383      6745      5690      6136      5645      6498      6274      6284      5420      5986      5833      6345      5081      6508      5390
dram[8]:       5972      5168      5905      5501      5930      6084      5643      5441      5533      5569      6031      5758      5998      5453      5604      6877
dram[9]:       6602      6356      7013      6891      6618      6179      6900      6135      6632      5838      7054      6140      6462      6319      7089      6228
dram[10]:       6133      6752      7312      7009      6950      6565      6335      6944      6456      6874      6598      6766      6680      7217      6221      6593
dram[11]:       6514      7075      6744      6567      6358      6703      6795      6776      6225      6807      7200      6587      6200      6382      6476      6750

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110603435 n_act=4759062 n_pre=4759046 n_ref_event=0 n_req=6537402 n_rd=5653441 n_rd_L2_A=0 n_write=0 n_wr_bk=1359697 bw_util=0.2222
n_activity=93153001 dram_eff=0.3011
bk0: 354596a 97390855i bk1: 351298a 97790431i bk2: 356347a 97295489i bk3: 357243a 97375367i bk4: 357796a 97319426i bk5: 357402a 97286202i bk6: 346824a 98432465i bk7: 350407a 97958569i bk8: 349984a 97979339i bk9: 351286a 97754574i bk10: 353492a 97434046i bk11: 351809a 97563005i bk12: 352867a 97736780i bk13: 352209a 97791490i bk14: 356318a 97162967i bk15: 353563a 97451330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272025
Row_Buffer_Locality_read = 0.300682
Row_Buffer_Locality_write = 0.088748
Bank_Level_Parallism = 5.360454
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.376113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.222250 
total_CMD = 126220731 
util_bw = 28052552 
Wasted_Col = 50733338 
Wasted_Row = 8446006 
Idle = 38988835 

BW Util Bottlenecks: 
RCDc_limit = 67432054 
RCDWRc_limit = 7635247 
WTRc_limit = 24800502 
RTWc_limit = 19019639 
CCDLc_limit = 5111403 
rwq = 0 
CCDLc_limit_alone = 3689614 
WTRc_limit_alone = 24083602 
RTWc_limit_alone = 18314750 

Commands details: 
total_CMD = 126220731 
n_nop = 110603435 
Read = 5653441 
Write = 0 
L2_Alloc = 0 
L2_WB = 1359697 
n_act = 4759062 
n_pre = 4759046 
n_ref = 0 
n_req = 6537402 
total_req = 7013138 

Dual Bus Interface Util: 
issued_total_row = 9518108 
issued_total_col = 7013138 
Row_Bus_Util =  0.075408 
CoL_Bus_Util = 0.055562 
Either_Row_CoL_Bus_Util = 0.123730 
Issued_on_Two_Bus_Simul_Util = 0.007241 
issued_two_Eff = 0.058522 
queue_avg = 4.343402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110534320 n_act=4783788 n_pre=4783772 n_ref_event=0 n_req=6562874 n_rd=5676557 n_rd_L2_A=0 n_write=0 n_wr_bk=1364554 bw_util=0.2231
n_activity=93094461 dram_eff=0.3025
bk0: 354680a 97347797i bk1: 351974a 97560510i bk2: 362207a 96898344i bk3: 360264a 97022773i bk4: 358076a 97323881i bk5: 357061a 97433020i bk6: 354892a 97683463i bk7: 351071a 98014690i bk8: 349481a 98106429i bk9: 353491a 97734860i bk10: 352420a 97640035i bk11: 350563a 97732901i bk12: 352793a 97682586i bk13: 352044a 97669630i bk14: 357480a 97069072i bk15: 358060a 97018393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271083
Row_Buffer_Locality_read = 0.299687
Row_Buffer_Locality_write = 0.087884
Bank_Level_Parallism = 5.385109
Bank_Level_Parallism_Col = 2.227668
Bank_Level_Parallism_Ready = 1.376630
write_to_read_ratio_blp_rw_average = 0.203953
GrpLevelPara = 1.854985 

BW Util details:
bwutil = 0.223136 
total_CMD = 126220731 
util_bw = 28164444 
Wasted_Col = 50699731 
Wasted_Row = 8324303 
Idle = 39032253 

BW Util Bottlenecks: 
RCDc_limit = 67696541 
RCDWRc_limit = 7648885 
WTRc_limit = 25018841 
RTWc_limit = 19073721 
CCDLc_limit = 5074362 
rwq = 0 
CCDLc_limit_alone = 3647763 
WTRc_limit_alone = 24295141 
RTWc_limit_alone = 18370822 

Commands details: 
total_CMD = 126220731 
n_nop = 110534320 
Read = 5676557 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364554 
n_act = 4783788 
n_pre = 4783772 
n_ref = 0 
n_req = 6562874 
total_req = 7041111 

Dual Bus Interface Util: 
issued_total_row = 9567560 
issued_total_col = 7041111 
Row_Bus_Util =  0.075800 
CoL_Bus_Util = 0.055784 
Either_Row_CoL_Bus_Util = 0.124278 
Issued_on_Two_Bus_Simul_Util = 0.007307 
issued_two_Eff = 0.058794 
queue_avg = 4.117435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110558990 n_act=4776212 n_pre=4776196 n_ref_event=0 n_req=6556045 n_rd=5667283 n_rd_L2_A=0 n_write=0 n_wr_bk=1367133 bw_util=0.2229
n_activity=93000074 dram_eff=0.3026
bk0: 356586a 96963994i bk1: 352065a 97302823i bk2: 355257a 97325812i bk3: 359237a 97024541i bk4: 356265a 97252505i bk5: 358211a 97011753i bk6: 350287a 97835104i bk7: 354847a 97362226i bk8: 351321a 97652114i bk9: 351131a 97604882i bk10: 347953a 97843319i bk11: 357425a 96995072i bk12: 350528a 97695022i bk13: 353343a 97416847i bk14: 355280a 97066044i bk15: 357547a 96838942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271480
Row_Buffer_Locality_read = 0.300223
Row_Buffer_Locality_write = 0.088192
Bank_Level_Parallism = 5.424326
Bank_Level_Parallism_Col = 2.231000
Bank_Level_Parallism_Ready = 1.380141
write_to_read_ratio_blp_rw_average = 0.204599
GrpLevelPara = 1.856885 

BW Util details:
bwutil = 0.222924 
total_CMD = 126220731 
util_bw = 28137664 
Wasted_Col = 50587408 
Wasted_Row = 8352027 
Idle = 39143632 

BW Util Bottlenecks: 
RCDc_limit = 67493179 
RCDWRc_limit = 7671207 
WTRc_limit = 25026285 
RTWc_limit = 19078192 
CCDLc_limit = 5059135 
rwq = 0 
CCDLc_limit_alone = 3635852 
WTRc_limit_alone = 24303047 
RTWc_limit_alone = 18378147 

Commands details: 
total_CMD = 126220731 
n_nop = 110558990 
Read = 5667283 
Write = 0 
L2_Alloc = 0 
L2_WB = 1367133 
n_act = 4776212 
n_pre = 4776196 
n_ref = 0 
n_req = 6556045 
total_req = 7034416 

Dual Bus Interface Util: 
issued_total_row = 9552408 
issued_total_col = 7034416 
Row_Bus_Util =  0.075680 
CoL_Bus_Util = 0.055731 
Either_Row_CoL_Bus_Util = 0.124082 
Issued_on_Two_Bus_Simul_Util = 0.007329 
issued_two_Eff = 0.059066 
queue_avg = 4.308955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.30895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110543120 n_act=4782171 n_pre=4782155 n_ref_event=0 n_req=6565988 n_rd=5678130 n_rd_L2_A=0 n_write=0 n_wr_bk=1364474 bw_util=0.2232
n_activity=93041804 dram_eff=0.3028
bk0: 355387a 97031839i bk1: 352826a 97286277i bk2: 354881a 97204394i bk3: 361317a 96657684i bk4: 359318a 96986060i bk5: 361376a 96664733i bk6: 352207a 97494810i bk7: 354051a 97427866i bk8: 350059a 97813625i bk9: 353733a 97311388i bk10: 355118a 97085952i bk11: 355868a 97000658i bk12: 348894a 97969841i bk13: 352206a 97642027i bk14: 357231a 96845335i bk15: 353658a 97123936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271675
Row_Buffer_Locality_read = 0.300346
Row_Buffer_Locality_write = 0.088317
Bank_Level_Parallism = 5.436351
Bank_Level_Parallism_Col = 2.230470
Bank_Level_Parallism_Ready = 1.375653
write_to_read_ratio_blp_rw_average = 0.204453
GrpLevelPara = 1.857075 

BW Util details:
bwutil = 0.223184 
total_CMD = 126220731 
util_bw = 28170416 
Wasted_Col = 50643946 
Wasted_Row = 8344268 
Idle = 39062101 

BW Util Bottlenecks: 
RCDc_limit = 67589486 
RCDWRc_limit = 7658716 
WTRc_limit = 24982094 
RTWc_limit = 19135949 
CCDLc_limit = 5102868 
rwq = 0 
CCDLc_limit_alone = 3674868 
WTRc_limit_alone = 24260691 
RTWc_limit_alone = 18429352 

Commands details: 
total_CMD = 126220731 
n_nop = 110543120 
Read = 5678130 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364474 
n_act = 4782171 
n_pre = 4782155 
n_ref = 0 
n_req = 6565988 
total_req = 7042604 

Dual Bus Interface Util: 
issued_total_row = 9564326 
issued_total_col = 7042604 
Row_Bus_Util =  0.075775 
CoL_Bus_Util = 0.055796 
Either_Row_CoL_Bus_Util = 0.124208 
Issued_on_Two_Bus_Simul_Util = 0.007363 
issued_two_Eff = 0.059277 
queue_avg = 4.392604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3926
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110563900 n_act=4775399 n_pre=4775383 n_ref_event=0 n_req=6554663 n_rd=5668402 n_rd_L2_A=0 n_write=0 n_wr_bk=1361897 bw_util=0.2228
n_activity=93112421 dram_eff=0.302
bk0: 353507a 97343964i bk1: 352982a 97284230i bk2: 361620a 96677104i bk3: 361894a 96702294i bk4: 355609a 97315082i bk5: 356015a 97242621i bk6: 350246a 97933397i bk7: 350567a 97842664i bk8: 353982a 97416462i bk9: 352359a 97613413i bk10: 356034a 97064410i bk11: 354389a 97177850i bk12: 350878a 97678117i bk13: 348915a 97920935i bk14: 355416a 97050670i bk15: 353989a 97186926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271450
Row_Buffer_Locality_read = 0.300135
Row_Buffer_Locality_write = 0.087985
Bank_Level_Parallism = 5.410482
Bank_Level_Parallism_Col = 2.223619
Bank_Level_Parallism_Ready = 1.374070
write_to_read_ratio_blp_rw_average = 0.204001
GrpLevelPara = 1.852500 

BW Util details:
bwutil = 0.222794 
total_CMD = 126220731 
util_bw = 28121196 
Wasted_Col = 50734423 
Wasted_Row = 8369081 
Idle = 38996031 

BW Util Bottlenecks: 
RCDc_limit = 67571771 
RCDWRc_limit = 7660762 
WTRc_limit = 24928461 
RTWc_limit = 19065502 
CCDLc_limit = 5125247 
rwq = 0 
CCDLc_limit_alone = 3701581 
WTRc_limit_alone = 24211742 
RTWc_limit_alone = 18358555 

Commands details: 
total_CMD = 126220731 
n_nop = 110563900 
Read = 5668402 
Write = 0 
L2_Alloc = 0 
L2_WB = 1361897 
n_act = 4775399 
n_pre = 4775383 
n_ref = 0 
n_req = 6554663 
total_req = 7030299 

Dual Bus Interface Util: 
issued_total_row = 9550782 
issued_total_col = 7030299 
Row_Bus_Util =  0.075667 
CoL_Bus_Util = 0.055698 
Either_Row_CoL_Bus_Util = 0.124043 
Issued_on_Two_Bus_Simul_Util = 0.007322 
issued_two_Eff = 0.059032 
queue_avg = 4.335895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.33589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110561237 n_act=4776996 n_pre=4776980 n_ref_event=0 n_req=6556955 n_rd=5670571 n_rd_L2_A=0 n_write=0 n_wr_bk=1361918 bw_util=0.2229
n_activity=93025286 dram_eff=0.3024
bk0: 353149a 97430957i bk1: 353589a 97314240i bk2: 361898a 96730007i bk3: 355347a 97200687i bk4: 358011a 97195516i bk5: 361532a 96783597i bk6: 354178a 97515052i bk7: 351539a 97815971i bk8: 353309a 97531065i bk9: 351888a 97804490i bk10: 355208a 97108916i bk11: 356389a 97019236i bk12: 347788a 98078107i bk13: 347586a 98036898i bk14: 355761a 97169161i bk15: 353399a 97354534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271461
Row_Buffer_Locality_read = 0.300144
Row_Buffer_Locality_write = 0.087963
Bank_Level_Parallism = 5.410858
Bank_Level_Parallism_Col = 2.227743
Bank_Level_Parallism_Ready = 1.377352
write_to_read_ratio_blp_rw_average = 0.204478
GrpLevelPara = 1.854614 

BW Util details:
bwutil = 0.222863 
total_CMD = 126220731 
util_bw = 28129956 
Wasted_Col = 50646250 
Wasted_Row = 8345237 
Idle = 39099288 

BW Util Bottlenecks: 
RCDc_limit = 67573914 
RCDWRc_limit = 7654479 
WTRc_limit = 24913740 
RTWc_limit = 19085244 
CCDLc_limit = 5065384 
rwq = 0 
CCDLc_limit_alone = 3646690 
WTRc_limit_alone = 24195627 
RTWc_limit_alone = 18384663 

Commands details: 
total_CMD = 126220731 
n_nop = 110561237 
Read = 5670571 
Write = 0 
L2_Alloc = 0 
L2_WB = 1361918 
n_act = 4776996 
n_pre = 4776980 
n_ref = 0 
n_req = 6556955 
total_req = 7032489 

Dual Bus Interface Util: 
issued_total_row = 9553976 
issued_total_col = 7032489 
Row_Bus_Util =  0.075693 
CoL_Bus_Util = 0.055716 
Either_Row_CoL_Bus_Util = 0.124064 
Issued_on_Two_Bus_Simul_Util = 0.007344 
issued_two_Eff = 0.059195 
queue_avg = 4.258395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2584
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110570130 n_act=4771457 n_pre=4771441 n_ref_event=0 n_req=6553370 n_rd=5668187 n_rd_L2_A=0 n_write=0 n_wr_bk=1361757 bw_util=0.2228
n_activity=93081033 dram_eff=0.3021
bk0: 355657a 97035636i bk1: 355147a 97130210i bk2: 354804a 97379329i bk3: 359325a 97062208i bk4: 358681a 97137639i bk5: 358273a 97066238i bk6: 352208a 97731189i bk7: 356792a 97195383i bk8: 349121a 98035025i bk9: 349554a 98061598i bk10: 352793a 97363695i bk11: 352200a 97442823i bk12: 345962a 98114757i bk13: 352604a 97509777i bk14: 357261a 96876267i bk15: 357805a 96809672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271908
Row_Buffer_Locality_read = 0.300591
Row_Buffer_Locality_write = 0.088241
Bank_Level_Parallism = 5.410213
Bank_Level_Parallism_Col = 2.227117
Bank_Level_Parallism_Ready = 1.377955
write_to_read_ratio_blp_rw_average = 0.204181
GrpLevelPara = 1.854611 

BW Util details:
bwutil = 0.222783 
total_CMD = 126220731 
util_bw = 28119776 
Wasted_Col = 50643752 
Wasted_Row = 8396498 
Idle = 39060705 

BW Util Bottlenecks: 
RCDc_limit = 67520200 
RCDWRc_limit = 7642235 
WTRc_limit = 24906890 
RTWc_limit = 19069852 
CCDLc_limit = 5055653 
rwq = 0 
CCDLc_limit_alone = 3635363 
WTRc_limit_alone = 24188935 
RTWc_limit_alone = 18367517 

Commands details: 
total_CMD = 126220731 
n_nop = 110570130 
Read = 5668187 
Write = 0 
L2_Alloc = 0 
L2_WB = 1361757 
n_act = 4771457 
n_pre = 4771441 
n_ref = 0 
n_req = 6553370 
total_req = 7029944 

Dual Bus Interface Util: 
issued_total_row = 9542898 
issued_total_col = 7029944 
Row_Bus_Util =  0.075605 
CoL_Bus_Util = 0.055696 
Either_Row_CoL_Bus_Util = 0.123994 
Issued_on_Two_Bus_Simul_Util = 0.007307 
issued_two_Eff = 0.058927 
queue_avg = 4.350365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.35036
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110556450 n_act=4776554 n_pre=4776538 n_ref_event=0 n_req=6559560 n_rd=5673426 n_rd_L2_A=0 n_write=0 n_wr_bk=1362746 bw_util=0.223
n_activity=93069328 dram_eff=0.3024
bk0: 352023a 97561225i bk1: 351815a 97410755i bk2: 362212a 96595894i bk3: 361441a 96679082i bk4: 358377a 97063807i bk5: 359511a 96972682i bk6: 349200a 97962725i bk7: 349565a 97768282i bk8: 350058a 97893560i bk9: 350378a 97654269i bk10: 356394a 97011257i bk11: 356619a 96938040i bk12: 352332a 97637791i bk13: 350765a 97589787i bk14: 355715a 97015523i bk15: 357021a 96840722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271818
Row_Buffer_Locality_read = 0.300460
Row_Buffer_Locality_write = 0.088439
Bank_Level_Parallism = 5.424391
Bank_Level_Parallism_Col = 2.227895
Bank_Level_Parallism_Ready = 1.374948
write_to_read_ratio_blp_rw_average = 0.204327
GrpLevelPara = 1.855903 

BW Util details:
bwutil = 0.222980 
total_CMD = 126220731 
util_bw = 28144688 
Wasted_Col = 50649348 
Wasted_Row = 8367074 
Idle = 39059621 

BW Util Bottlenecks: 
RCDc_limit = 67555384 
RCDWRc_limit = 7647303 
WTRc_limit = 24928437 
RTWc_limit = 19095652 
CCDLc_limit = 5093216 
rwq = 0 
CCDLc_limit_alone = 3668946 
WTRc_limit_alone = 24208782 
RTWc_limit_alone = 18391037 

Commands details: 
total_CMD = 126220731 
n_nop = 110556450 
Read = 5673426 
Write = 0 
L2_Alloc = 0 
L2_WB = 1362746 
n_act = 4776554 
n_pre = 4776538 
n_ref = 0 
n_req = 6559560 
total_req = 7036172 

Dual Bus Interface Util: 
issued_total_row = 9553092 
issued_total_col = 7036172 
Row_Bus_Util =  0.075686 
CoL_Bus_Util = 0.055745 
Either_Row_CoL_Bus_Util = 0.124102 
Issued_on_Two_Bus_Simul_Util = 0.007328 
issued_two_Eff = 0.059050 
queue_avg = 4.386650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38665
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110497350 n_act=4800060 n_pre=4800044 n_ref_event=0 n_req=6581102 n_rd=5691746 n_rd_L2_A=0 n_write=0 n_wr_bk=1367614 bw_util=0.2237
n_activity=93115026 dram_eff=0.3033
bk0: 354134a 96926381i bk1: 351172a 97358833i bk2: 363760a 96259593i bk3: 357909a 96797910i bk4: 359784a 96805191i bk5: 360648a 96645179i bk6: 351633a 97466036i bk7: 354641a 97297970i bk8: 351644a 97438890i bk9: 349655a 97602636i bk10: 357112a 96745051i bk11: 355105a 96829145i bk12: 354390a 97165743i bk13: 355315a 97086451i bk14: 355587a 96894792i bk15: 359257a 96555913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.270630
Row_Buffer_Locality_read = 0.299129
Row_Buffer_Locality_write = 0.088241
Bank_Level_Parallism = 5.472975
Bank_Level_Parallism_Col = 2.230651
Bank_Level_Parallism_Ready = 1.374203
write_to_read_ratio_blp_rw_average = 0.204242
GrpLevelPara = 1.858417 

BW Util details:
bwutil = 0.223715 
total_CMD = 126220731 
util_bw = 28237440 
Wasted_Col = 50751251 
Wasted_Row = 8280329 
Idle = 38951711 

BW Util Bottlenecks: 
RCDc_limit = 67815931 
RCDWRc_limit = 7668007 
WTRc_limit = 25127524 
RTWc_limit = 19177785 
CCDLc_limit = 5151838 
rwq = 0 
CCDLc_limit_alone = 3721641 
WTRc_limit_alone = 24403820 
RTWc_limit_alone = 18471292 

Commands details: 
total_CMD = 126220731 
n_nop = 110497350 
Read = 5691746 
Write = 0 
L2_Alloc = 0 
L2_WB = 1367614 
n_act = 4800060 
n_pre = 4800044 
n_ref = 0 
n_req = 6581102 
total_req = 7059360 

Dual Bus Interface Util: 
issued_total_row = 9600104 
issued_total_col = 7059360 
Row_Bus_Util =  0.076058 
CoL_Bus_Util = 0.055929 
Either_Row_CoL_Bus_Util = 0.124571 
Issued_on_Two_Bus_Simul_Util = 0.007416 
issued_two_Eff = 0.059534 
queue_avg = 4.454590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45459
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110555373 n_act=4777447 n_pre=4777431 n_ref_event=0 n_req=6561219 n_rd=5673354 n_rd_L2_A=0 n_write=0 n_wr_bk=1364203 bw_util=0.223
n_activity=93042663 dram_eff=0.3026
bk0: 352720a 97288552i bk1: 350586a 97532850i bk2: 363438a 96312549i bk3: 359440a 96770813i bk4: 357650a 97139558i bk5: 357067a 97064382i bk6: 354575a 97473853i bk7: 352345a 97642533i bk8: 347830a 97925168i bk9: 351214a 97602153i bk10: 357874a 96717343i bk11: 354313a 96982684i bk12: 351179a 97764633i bk13: 350183a 97804847i bk14: 356923a 96821630i bk15: 356017a 96903193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271866
Row_Buffer_Locality_read = 0.300539
Row_Buffer_Locality_write = 0.088647
Bank_Level_Parallism = 5.438668
Bank_Level_Parallism_Col = 2.229133
Bank_Level_Parallism_Ready = 1.376081
write_to_read_ratio_blp_rw_average = 0.204576
GrpLevelPara = 1.856693 

BW Util details:
bwutil = 0.223024 
total_CMD = 126220731 
util_bw = 28150228 
Wasted_Col = 50613091 
Wasted_Row = 8354288 
Idle = 39103124 

BW Util Bottlenecks: 
RCDc_limit = 67525363 
RCDWRc_limit = 7657898 
WTRc_limit = 24950075 
RTWc_limit = 19104439 
CCDLc_limit = 5073578 
rwq = 0 
CCDLc_limit_alone = 3647807 
WTRc_limit_alone = 24229677 
RTWc_limit_alone = 18399066 

Commands details: 
total_CMD = 126220731 
n_nop = 110555373 
Read = 5673354 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364203 
n_act = 4777447 
n_pre = 4777431 
n_ref = 0 
n_req = 6561219 
total_req = 7037557 

Dual Bus Interface Util: 
issued_total_row = 9554878 
issued_total_col = 7037557 
Row_Bus_Util =  0.075700 
CoL_Bus_Util = 0.055756 
Either_Row_CoL_Bus_Util = 0.124111 
Issued_on_Two_Bus_Simul_Util = 0.007345 
issued_two_Eff = 0.059180 
queue_avg = 4.406321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40632
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110575854 n_act=4769278 n_pre=4769262 n_ref_event=0 n_req=6549095 n_rd=5667713 n_rd_L2_A=0 n_write=0 n_wr_bk=1358796 bw_util=0.2227
n_activity=93134814 dram_eff=0.3018
bk0: 350928a 97734246i bk1: 351030a 97731957i bk2: 353611a 97844445i bk3: 358220a 97372532i bk4: 354365a 97628585i bk5: 360513a 96961832i bk6: 354016a 97720558i bk7: 354945a 97625850i bk8: 349555a 98130078i bk9: 350188a 97980272i bk10: 354466a 97424649i bk11: 358483a 97063472i bk12: 352199a 97849450i bk13: 350381a 98108666i bk14: 355511a 97434115i bk15: 359302a 97055557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.271765
Row_Buffer_Locality_read = 0.300263
Row_Buffer_Locality_write = 0.088514
Bank_Level_Parallism = 5.362940
Bank_Level_Parallism_Col = 2.222292
Bank_Level_Parallism_Ready = 1.376687
write_to_read_ratio_blp_rw_average = 0.203712
GrpLevelPara = 1.851341 

BW Util details:
bwutil = 0.222674 
total_CMD = 126220731 
util_bw = 28106036 
Wasted_Col = 50716288 
Wasted_Row = 8402534 
Idle = 38995873 

BW Util Bottlenecks: 
RCDc_limit = 67610190 
RCDWRc_limit = 7609521 
WTRc_limit = 24819015 
RTWc_limit = 18980064 
CCDLc_limit = 5052699 
rwq = 0 
CCDLc_limit_alone = 3636190 
WTRc_limit_alone = 24101554 
RTWc_limit_alone = 18281016 

Commands details: 
total_CMD = 126220731 
n_nop = 110575854 
Read = 5667713 
Write = 0 
L2_Alloc = 0 
L2_WB = 1358796 
n_act = 4769278 
n_pre = 4769262 
n_ref = 0 
n_req = 6549095 
total_req = 7026509 

Dual Bus Interface Util: 
issued_total_row = 9538540 
issued_total_col = 7026509 
Row_Bus_Util =  0.075570 
CoL_Bus_Util = 0.055668 
Either_Row_CoL_Bus_Util = 0.123949 
Issued_on_Two_Bus_Simul_Util = 0.007290 
issued_two_Eff = 0.058816 
queue_avg = 4.185130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18513
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126220731 n_nop=110624914 n_act=4749821 n_pre=4749805 n_ref_event=0 n_req=6527295 n_rd=5645538 n_rd_L2_A=0 n_write=0 n_wr_bk=1358227 bw_util=0.222
n_activity=92983591 dram_eff=0.3013
bk0: 351663a 97867259i bk1: 350827a 97804156i bk2: 357126a 97580158i bk3: 354185a 97729076i bk4: 353276a 97812304i bk5: 358582a 97355624i bk6: 354433a 97790724i bk7: 348460a 98286586i bk8: 348238a 98370852i bk9: 347044a 98516784i bk10: 354859a 97619425i bk11: 355332a 97537266i bk12: 351620a 97976477i bk13: 349001a 98301659i bk14: 356849a 97507724i bk15: 354043a 97432978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.272314
Row_Buffer_Locality_read = 0.301065
Row_Buffer_Locality_write = 0.088235
Bank_Level_Parallism = 5.327159
Bank_Level_Parallism_Col = 2.220306
Bank_Level_Parallism_Ready = 1.376666
write_to_read_ratio_blp_rw_average = 0.203570
GrpLevelPara = 1.849339 

BW Util details:
bwutil = 0.221953 
total_CMD = 126220731 
util_bw = 28015060 
Wasted_Col = 50609761 
Wasted_Row = 8431599 
Idle = 39164311 

BW Util Bottlenecks: 
RCDc_limit = 67319180 
RCDWRc_limit = 7624547 
WTRc_limit = 24824147 
RTWc_limit = 18879055 
CCDLc_limit = 5051506 
rwq = 0 
CCDLc_limit_alone = 3639116 
WTRc_limit_alone = 24106053 
RTWc_limit_alone = 18184759 

Commands details: 
total_CMD = 126220731 
n_nop = 110624914 
Read = 5645538 
Write = 0 
L2_Alloc = 0 
L2_WB = 1358227 
n_act = 4749821 
n_pre = 4749805 
n_ref = 0 
n_req = 6527295 
total_req = 7003765 

Dual Bus Interface Util: 
issued_total_row = 9499626 
issued_total_col = 7003765 
Row_Bus_Util =  0.075262 
CoL_Bus_Util = 0.055488 
Either_Row_CoL_Bus_Util = 0.123560 
Issued_on_Two_Bus_Simul_Util = 0.007190 
issued_two_Eff = 0.058193 
queue_avg = 4.039489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5281683, Miss = 2983982, Miss_rate = 0.565, Pending_hits = 13553, Reservation_fails = 7583
L2_cache_bank[1]: Access = 5193957, Miss = 2981055, Miss_rate = 0.574, Pending_hits = 11465, Reservation_fails = 6428
L2_cache_bank[2]: Access = 5266285, Miss = 2997598, Miss_rate = 0.569, Pending_hits = 11266, Reservation_fails = 4806
L2_cache_bank[3]: Access = 5213649, Miss = 2990112, Miss_rate = 0.574, Pending_hits = 11402, Reservation_fails = 4878
L2_cache_bank[4]: Access = 5275631, Miss = 2978997, Miss_rate = 0.565, Pending_hits = 11579, Reservation_fails = 6716
L2_cache_bank[5]: Access = 5232483, Miss = 2999326, Miss_rate = 0.573, Pending_hits = 11812, Reservation_fails = 5917
L2_cache_bank[6]: Access = 5248246, Miss = 2988596, Miss_rate = 0.569, Pending_hits = 11391, Reservation_fails = 3637
L2_cache_bank[7]: Access = 5269646, Miss = 3000863, Miss_rate = 0.569, Pending_hits = 11674, Reservation_fails = 5581
L2_cache_bank[8]: Access = 5279215, Miss = 2992980, Miss_rate = 0.567, Pending_hits = 13193, Reservation_fails = 5944
L2_cache_bank[9]: Access = 5270259, Miss = 2986626, Miss_rate = 0.567, Pending_hits = 11277, Reservation_fails = 5325
L2_cache_bank[10]: Access = 5259674, Miss = 2994620, Miss_rate = 0.569, Pending_hits = 11437, Reservation_fails = 5358
L2_cache_bank[11]: Access = 5203775, Miss = 2986722, Miss_rate = 0.574, Pending_hits = 11260, Reservation_fails = 4298
L2_cache_bank[12]: Access = 5254503, Miss = 2982083, Miss_rate = 0.568, Pending_hits = 11878, Reservation_fails = 4529
L2_cache_bank[13]: Access = 5250151, Miss = 2997431, Miss_rate = 0.571, Pending_hits = 12110, Reservation_fails = 4109
L2_cache_bank[14]: Access = 8803679, Miss = 2991820, Miss_rate = 0.340, Pending_hits = 11788, Reservation_fails = 5147
L2_cache_bank[15]: Access = 5270992, Miss = 2992842, Miss_rate = 0.568, Pending_hits = 11871, Reservation_fails = 4153
L2_cache_bank[16]: Access = 9722872, Miss = 3003536, Miss_rate = 0.309, Pending_hits = 13336, Reservation_fails = 5955
L2_cache_bank[17]: Access = 5242679, Miss = 2999128, Miss_rate = 0.572, Pending_hits = 11120, Reservation_fails = 4878
L2_cache_bank[18]: Access = 5271328, Miss = 2998090, Miss_rate = 0.569, Pending_hits = 11787, Reservation_fails = 7546
L2_cache_bank[19]: Access = 5190877, Miss = 2986844, Miss_rate = 0.575, Pending_hits = 11778, Reservation_fails = 3717
L2_cache_bank[20]: Access = 5235727, Miss = 2980468, Miss_rate = 0.569, Pending_hits = 11682, Reservation_fails = 4368
L2_cache_bank[21]: Access = 5243546, Miss = 2998593, Miss_rate = 0.572, Pending_hits = 11938, Reservation_fails = 6617
L2_cache_bank[22]: Access = 5224199, Miss = 2983586, Miss_rate = 0.571, Pending_hits = 11310, Reservation_fails = 6316
L2_cache_bank[23]: Access = 5200087, Miss = 2973080, Miss_rate = 0.572, Pending_hits = 11212, Reservation_fails = 3636
L2_total_cache_accesses = 133905143
L2_total_cache_misses = 71768978
L2_total_cache_miss_rate = 0.5360
L2_total_cache_pending_hits = 283119
L2_total_cache_reservation_fails = 127442
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52928947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 282941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38064142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 127442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 29970209
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 282944
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8924099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1121355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2613272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 121246239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12658904
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1190
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126252
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.058

icnt_total_pkts_mem_to_simt=133905143
icnt_total_pkts_simt_to_mem=133905143
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 133905143
Req_Network_cycles = 49219086
Req_Network_injected_packets_per_cycle =       2.7206 
Req_Network_conflicts_per_cycle =       0.3521
Req_Network_conflicts_per_cycle_util =       0.4925
Req_Bank_Level_Parallism =       3.8057
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0995
Req_Network_out_buffer_full_per_cycle =       0.0003
Req_Network_out_buffer_avg_util =       2.6490

Reply_Network_injected_packets_num = 133905143
Reply_Network_cycles = 49219086
Reply_Network_injected_packets_per_cycle =        2.7206
Reply_Network_conflicts_per_cycle =        1.2033
Reply_Network_conflicts_per_cycle_util =       1.6774
Reply_Bank_Level_Parallism =       3.7925
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1902
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0907
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 1 hrs, 21 min, 9 sec (264069 sec)
gpgpu_simulation_rate = 17714 (inst/sec)
gpgpu_simulation_rate = 186 (cycle/sec)
gpgpu_silicon_slowdown = 7338709x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (8464,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 41 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
Destroy streams for kernel 41: size 0
kernel_name = _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
kernel_launch_uid = 41 
gpu_sim_cycle = 9462850
gpu_sim_insn = 299094638
gpu_ipc =      31.6072
gpu_tot_sim_cycle = 58681936
gpu_tot_sim_insn = 4976883622
gpu_tot_ipc =      84.8112
gpu_tot_issued_cta = 599216
gpu_occupancy = 64.4738% 
gpu_tot_occupancy = 55.6375% 
max_total_param_size = 0
gpu_stall_dramfull = 9368161
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6764
partiton_level_parallism_total  =       3.0360
partiton_level_parallism_util =       4.7409
partiton_level_parallism_util_total  =       4.0019
L2_BW  =     204.2656 GB/Sec
L2_BW_total  =     132.6117 GB/Sec
gpu_total_sim_rate=15143

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10389609, Miss = 5012826, Miss_rate = 0.482, Pending_hits = 165755, Reservation_fails = 1192863
	L1D_cache_core[1]: Access = 10232539, Miss = 4977070, Miss_rate = 0.486, Pending_hits = 166297, Reservation_fails = 1230374
	L1D_cache_core[2]: Access = 10069037, Miss = 4937357, Miss_rate = 0.490, Pending_hits = 167581, Reservation_fails = 1212240
	L1D_cache_core[3]: Access = 10368873, Miss = 4978897, Miss_rate = 0.480, Pending_hits = 166352, Reservation_fails = 1208552
	L1D_cache_core[4]: Access = 10296378, Miss = 5091811, Miss_rate = 0.495, Pending_hits = 169553, Reservation_fails = 1231063
	L1D_cache_core[5]: Access = 10158332, Miss = 4849279, Miss_rate = 0.477, Pending_hits = 164292, Reservation_fails = 1161905
	L1D_cache_core[6]: Access = 10145970, Miss = 4835942, Miss_rate = 0.477, Pending_hits = 164793, Reservation_fails = 1167446
	L1D_cache_core[7]: Access = 10184874, Miss = 4828382, Miss_rate = 0.474, Pending_hits = 161549, Reservation_fails = 1144768
	L1D_cache_core[8]: Access = 10374224, Miss = 5068047, Miss_rate = 0.489, Pending_hits = 167891, Reservation_fails = 1213598
	L1D_cache_core[9]: Access = 9855863, Miss = 4689403, Miss_rate = 0.476, Pending_hits = 164998, Reservation_fails = 1138319
	L1D_cache_core[10]: Access = 10441011, Miss = 4956837, Miss_rate = 0.475, Pending_hits = 165818, Reservation_fails = 1185063
	L1D_cache_core[11]: Access = 10198441, Miss = 5019135, Miss_rate = 0.492, Pending_hits = 167075, Reservation_fails = 1237708
	L1D_cache_core[12]: Access = 10156544, Miss = 4940315, Miss_rate = 0.486, Pending_hits = 167487, Reservation_fails = 1217988
	L1D_cache_core[13]: Access = 10484380, Miss = 5088150, Miss_rate = 0.485, Pending_hits = 167500, Reservation_fails = 1227753
	L1D_cache_core[14]: Access = 10319854, Miss = 4983334, Miss_rate = 0.483, Pending_hits = 166156, Reservation_fails = 1207815
	L1D_cache_core[15]: Access = 9175494, Miss = 4269270, Miss_rate = 0.465, Pending_hits = 158749, Reservation_fails = 1126048
	L1D_cache_core[16]: Access = 10295618, Miss = 5046095, Miss_rate = 0.490, Pending_hits = 167319, Reservation_fails = 1241331
	L1D_cache_core[17]: Access = 10220769, Miss = 4999201, Miss_rate = 0.489, Pending_hits = 169408, Reservation_fails = 1232486
	L1D_cache_core[18]: Access = 10246268, Miss = 5001629, Miss_rate = 0.488, Pending_hits = 168106, Reservation_fails = 1207306
	L1D_cache_core[19]: Access = 10565979, Miss = 5090201, Miss_rate = 0.482, Pending_hits = 165763, Reservation_fails = 1212320
	L1D_cache_core[20]: Access = 10327126, Miss = 4945383, Miss_rate = 0.479, Pending_hits = 167187, Reservation_fails = 1215298
	L1D_cache_core[21]: Access = 10072770, Miss = 4881248, Miss_rate = 0.485, Pending_hits = 162361, Reservation_fails = 1180376
	L1D_cache_core[22]: Access = 10353792, Miss = 5036845, Miss_rate = 0.486, Pending_hits = 166261, Reservation_fails = 1248943
	L1D_cache_core[23]: Access = 9602394, Miss = 4571754, Miss_rate = 0.476, Pending_hits = 163524, Reservation_fails = 1155997
	L1D_cache_core[24]: Access = 10152874, Miss = 4911518, Miss_rate = 0.484, Pending_hits = 167148, Reservation_fails = 1235297
	L1D_cache_core[25]: Access = 10122293, Miss = 4905117, Miss_rate = 0.485, Pending_hits = 163856, Reservation_fails = 1207637
	L1D_cache_core[26]: Access = 10307388, Miss = 4980341, Miss_rate = 0.483, Pending_hits = 166012, Reservation_fails = 1217286
	L1D_cache_core[27]: Access = 10242183, Miss = 4911610, Miss_rate = 0.480, Pending_hits = 164853, Reservation_fails = 1199539
	L1D_cache_core[28]: Access = 9887792, Miss = 4738306, Miss_rate = 0.479, Pending_hits = 161476, Reservation_fails = 1152098
	L1D_cache_core[29]: Access = 9993404, Miss = 4751803, Miss_rate = 0.475, Pending_hits = 164559, Reservation_fails = 1167809
	L1D_total_cache_accesses = 305242073
	L1D_total_cache_misses = 147297106
	L1D_total_cache_miss_rate = 0.4826
	L1D_total_cache_pending_hits = 4969679
	L1D_total_cache_reservation_fails = 35977226
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.094
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 145202830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4969522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108459594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31395225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 29654949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4969527
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7772458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6002490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4582001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3180073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 288286895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16955178

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 958
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 20693945
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10700322
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4581992
ctas_completed 599216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
462343, 437384, 469755, 461930, 466757, 472380, 450161, 471550, 432615, 444920, 477718, 462005, 454983, 452999, 432914, 432549, 444754, 416423, 416228, 449234, 441540, 426264, 461135, 472147, 471849, 444460, 454543, 453185, 438478, 469263, 458210, 453387, 
gpgpu_n_tot_thrd_icount = 13718016032
gpgpu_n_tot_w_icount = 428688001
gpgpu_n_stall_shd_mem = 93157043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 161202126
gpgpu_n_mem_write_global = 16955178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 559328152
gpgpu_n_store_insn = 52930519
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1160726528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79129379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14027664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108081527	W0_Idle:432319866	W0_Scoreboard:630168954	W1:141618543	W2:45172978	W3:23531200	W4:15187947	W5:11014869	W6:8584236	W7:6998921	W8:5866691	W9:5028095	W10:4417022	W11:3882685	W12:3492817	W13:3090413	W14:2784819	W15:2494897	W16:2203971	W17:1974048	W18:1765719	W19:1607588	W20:1487854	W21:1389775	W22:1317636	W23:1288777	W24:1291770	W25:1308773	W26:1404067	W27:1565001	W28:1822207	W29:2139147	W30:2547230	W31:3070510	W32:117337795
single_issue_nums: WS0:106874996	WS1:106861734	WS2:107382353	WS3:107568918	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1104916304 {8:138114538,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 678207120 {40:16955178,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1229614224 {40:138114538,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 135641424 {8:16955178,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 923503520 {40:23087588,}
maxmflatency = 9205 
max_icnt2mem_latency = 5430 
maxmrqlatency = 5573 
max_icnt2sh_latency = 418 
averagemflatency = 370 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 3 
mrq_lat_table:49661785 	1934355 	3063194 	5563996 	10624130 	9778993 	8423960 	7190251 	4990207 	1778564 	155931 	1760 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79767898 	80614142 	12641886 	4656587 	414189 	62596 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21368211 	1326499 	202055 	81013 	146662823 	4618989 	563822 	314526 	864888 	2095922 	56233 	2323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	145868593 	21220889 	7286591 	2581577 	842432 	284149 	63839 	9234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4806 	52091 	1042 	477 	71 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        65        64        65        64        65        65        64        64        65        64        64        65        64        64 
dram[2]:        64        64        64        65        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64        64 
dram[4]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64 
dram[6]:        64        64        64        64        64        65        64        64        64        64        65        64        65        66        65        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64        64 
dram[8]:        64        65        64        64        64        64        65        64        64        64        64        65        64        64        64        64 
dram[9]:        65        64        64        64        64        64        65        64        64        64        65        65        64        64        65        64 
dram[10]:        64        64        65        64        64        64        65        64        64        64        64        65        64        65        64        64 
dram[11]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    961967    719290    534237    462838    715725    806595    654750    639248    666279    580477    893511    699233   1201935    410637   1022843    817340 
dram[1]:    513679    647137    749161    417684    473562    566961    792658    551740    685139    672483    647360    618385    503125    848510    548478    683184 
dram[2]:    715213    418830    724550    877984    640997    745254    753444    583442    911188    793429    967661    947112    617698    636541    616909    662998 
dram[3]:    538785    591957    633974   1166139    748338    551221    737930    801006    777506   1369408    522026    865222    564812    801443    494801    552671 
dram[4]:    449392    423595    611118    763148    532056    510827    763143    545155    684104    528579    508306    602533    556350    568175    443775    500237 
dram[5]:    749006    569083   1123927    625271    450415    711965    735465    768574    512989   1001968    917780    606473    766636    863761   1087577    655422 
dram[6]:    515848    485416    462468    462948    548421    531042    677918    500110    678015    603771    576067    643506    607313    589524    656252    774716 
dram[7]:    702043    640159    659984    712220    753010    851300    539285    779671    569167    651154    485473    648145    460032    623155    609622    683651 
dram[8]:    575570    556494    466613    647301    630853    747144    496706    442174    682249    704226    699647    960967    651834    660032    492683    391557 
dram[9]:    598007    716983    760022    634509    701745    774796    673322    535665   1154086    818921    726793    701811    400057    619391   1087497   1268993 
dram[10]:    750445    576342    839704    855115    774256    794418    662437    951670    666610    893013    653385    700257    442881    413690    621358    786049 
dram[11]:    672701    922655    623505    600919    898571    753750    672603    538626    507421   1164248    502240    566557    578017    484723    589749    650911 
average row accesses per activate:
dram[0]:  1.287213  1.292960  1.283847  1.286785  1.282081  1.283758  1.289007  1.287438  1.281954  1.280820  1.281631  1.283922  1.287772  1.292099  1.281183  1.285917 
dram[1]:  1.286900  1.287686  1.282042  1.282993  1.282209  1.282001  1.286051  1.287838  1.282790  1.282370  1.282883  1.284794  1.289582  1.288669  1.280525  1.280968 
dram[2]:  1.286500  1.287229  1.285750  1.284351  1.282043  1.281639  1.286884  1.285060  1.281688  1.283322  1.284997  1.282503  1.290207  1.288463  1.282423  1.280553 
dram[3]:  1.286642  1.287167  1.285139  1.281779  1.282470  1.280960  1.287305  1.286010  1.283053  1.280821  1.283384  1.283140  1.293011  1.291368  1.282783  1.285076 
dram[4]:  1.287005  1.288777  1.280921  1.281708  1.283342  1.281761  1.287053  1.287594  1.279374  1.281343  1.281033  1.283678  1.289917  1.291623  1.282287  1.284618 
dram[5]:  1.287538  1.287979  1.284000  1.285230  1.283830  1.281957  1.285734  1.288561  1.280558  1.282235  1.282133  1.281319  1.291246  1.292582  1.282764  1.285081 
dram[6]:  1.286662  1.286768  1.285691  1.281004  1.280955  1.281165  1.286683  1.282741  1.284381  1.283821  1.282048  1.282346  1.294018  1.289688  1.282116  1.283720 
dram[7]:  1.290179  1.288640  1.281258  1.281851  1.284055  1.281090  1.289323  1.286058  1.283893  1.283412  1.281862  1.282339  1.291705  1.290355  1.284559  1.282315 
dram[8]:  1.285651  1.288977  1.281496  1.285460  1.282206  1.281837  1.285706  1.285878  1.281301  1.284014  1.280416  1.282977  1.286956  1.288965  1.283012  1.282288 
dram[9]:  1.288581  1.289507  1.280613  1.284100  1.284395  1.283179  1.285806  1.286802  1.284419  1.281532  1.281366  1.284062  1.293248  1.294253  1.282299  1.284114 
dram[10]:  1.288215  1.289494  1.285037  1.283247  1.284296  1.279762  1.285593  1.285795  1.282553  1.282311  1.283005  1.281219  1.291137  1.292400  1.283483  1.281558 
dram[11]:  1.287760  1.288076  1.283711  1.284925  1.284321  1.281797  1.285136  1.286946  1.283751  1.284164  1.283255  1.283476  1.290265  1.291623  1.283105  1.282480 
average row locality = 103167187/80292956 = 1.284885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    468583    465248    473832    473305    475053    475245    458562    461914    462542    464680    462756    461500    462854    463058    470832    466347 
dram[1]:    468970    466081    479756    478296    475068    473701    469181    464804    460990    466362    461404    458983    462807    460319    471301    472439 
dram[2]:    471687    466113    472610    476740    474014    473242    463481    470653    464597    462359    456104    467798    460235    464236    467812    471642 
dram[3]:    470418    467037    471319    478756    475668    478294    467194    468332    461646    467258    464118    465934    458849    461918    469938    467468 
dram[4]:    465961    466166    479334    479730    471042    470485    463190    465309    468114    465485    465933    464299    460240    457894    467557    468592 
dram[5]:    467064    468369    479353    470954    474001    477862    469974    466890    468116    465738    465305    466067    458441    456722    470765    465976 
dram[6]:    469764    467473    472352    475619    475461    473636    465340    471375    461643    461145    460948    461276    452949    461964    470363    469168 
dram[7]:    464417    465731    479389    480091    474203    477392    462565    464138    460798    462713    466314    466354    460552    460405    467108    470698 
dram[8]:    468224    464825    482617    475662    476058    475848    465663    468897    463407    460748    465798    462107    463941    466127    470054    475546 
dram[9]:    465926    465164    482847    476989    472214    474002    469626    466175    462170    465427    467416    463280    461136    458600    471370    469401 
dram[10]:    466191    463748    468856    475886    468681    476136    467901    469399    461231    461320    463493    467961    460893    460259    469626    473196 
dram[11]:    464390    463156    475066    471937    466401    475897    470029    462624    459904    459269    462358    465010    461658    458479    470412    466929 
total dram reads = 89784076
bank skew: 482847/452949 = 1.07
chip skew: 7505522/7453519 = 1.01
number of total write accesses:
dram[0]:    101914    102330    102944    102105    101974    102031    101989    102861    101819    101399    102402    101720    101360    101113    102758    103100 
dram[1]:    103438    103054    103265    103059    101594    101269    102418    101921    101139    101887    101700    102308    103202    102123    103260    103427 
dram[2]:    104008    104283    103070    101962    101043    103363    102616    103181    101476    102237    102202    102125    102310    101960    103365    103382 
dram[3]:    103371    103211    102832    103170    101388    103539    103158    102279    100552    101466    101507    101737    101594    101513    103142    103643 
dram[4]:    102819    103542    102338    103072    101866    103185    101235    101079    100708    100084    102504    102448    102382    101572    102872    103048 
dram[5]:    103745    102854    102645    102916    102115    101938    102542    101883    101324    100166    102749    102672    101595    101642    103483    102508 
dram[6]:    103316    102796    102148    102383    102028    101614    101291    103302     99429     99888    102903    102340    102815    102543    102590    103008 
dram[7]:    101348    102384    103109    102766    101749    101606    102011    102537    100950    101863    102374    101612    101918    103262    103048    104106 
dram[8]:    103517    102689    103103    103539    101966    102369    103000    102880    101876    101878    102214    102452    102579    102018    103185    102602 
dram[9]:    103402    102499    104306    102724    101880    102511    101865    101756    102223    101116    103124    102894    101156    100841    104027    102896 
dram[10]:    103016    102940    101352    101483    102524    103622    102116    102103    100817    101031    101974    101984    100721    100524    101748    102798 
dram[11]:    101927    102992    101977    102031    102359    102639    102114    102173    100689    100841    102299    101557    101818    100927    102034    103757 
total dram writes = 19640110
bank skew: 104306/99429 = 1.05
chip skew: 1642583/1630753 = 1.01
average mf latency per bank:
dram[0]:        594       624       616       641       608       632       580       605       593       608       578       601       592       612       599       616
dram[1]:        581       571       612       605       600       596       580       572       577       572       568       555       578       569       581       575
dram[2]:        589       577       622       615       596       586       571       576       576       568       564       566       573       574       574       583
dram[3]:        597       595       611       598       598       588       585       573       580       574       571       566       583       583       591       585
dram[4]:        589       585       605       618       587       580       572       581       584       578       568       568       577       578       581       586
dram[5]:        589       595       616       624       597       602       588       589       589       587       570       578       584       587       591       594
dram[6]:        625       579       660       606       626       578       606       573       609       568       593       561       606       576       612       574
dram[7]:        597       586       620       618       596       589       581       570       575       570       574       566      2059       580       579       573
dram[8]:        598       580       633       614       599       590      2147       575       587       573       570       564       588       582       589       584
dram[9]:        597       606       620       627       596       612       587       599       587       595       577       591       596       603       587       596
dram[10]:        580       577       603       613       581       589       571       571       572       572       566       565       574       574       574       575
dram[11]:        571       569       598       600       568       586       569       566       565       573       552       563       572       577       566       572
maximum mf latency per bank:
dram[0]:       5715      6330      5906      5928      6096      5460      6201      5966      6177      5793      5893      6312      6026      6405      5734      5536
dram[1]:       5950      5788      5988      6906      5828      6469      6923      5938      5699      5817      5940      6385      6075      6083      5550      6264
dram[2]:       5971      6035      7109      6423      6613      5898      6825      5670      6540      5767      6531      5768      6407      5804      6699      5836
dram[3]:       6608      6001      5862      6536      5814      5708      6362      6079      6412      6358      6743      5711      6198      5810      6027      6121
dram[4]:       5573      6037      6483      7173      6239      6112      6145      5894      5856      6318      5820      6109      5696      6243      6209      5808
dram[5]:       6468      6620      6962      7070      6300      6394      6705      6522      6368      6315      5933      6756      6867      6303      6579      6488
dram[6]:       7622      7107      7970      7008      7549      6856      7481      6314      7363      6608      9205      6791      7152      6731      7601      6597
dram[7]:       6994      5562      6745      5690      6449      5645      6498      6274      6284      5420      6543      5833      6345      5081      6694      5390
dram[8]:       5972      5168      5905      5566      5930      6084      5643      5441      5533      5569      6031      5758      5998      5514      5604      6877
dram[9]:       6602      6356      7013      6891      6618      6179      6900      6135      6632      5838      7054      6140      6462      8338      7089      6228
dram[10]:       6133      7057      7312      7009      6950      6565      6335      6944      6456      6874      6598      6766      6680      7217      6221      6593
dram[11]:       6514      7075      6744      6567      6358      6703      6795      6776      6225      6807      7200      6587      6200      6382      7360      6750

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129622707 n_act=6674431 n_pre=6674415 n_ref_event=0 n_req=8580001 n_rd=7466311 n_rd_L2_A=0 n_write=0 n_wr_bk=1633819 bw_util=0.2419
n_activity=117289726 dram_eff=0.3103
bk0: 468583a 104476062i bk1: 465248a 104836215i bk2: 473832a 103973104i bk3: 473305a 104211543i bk4: 475053a 104072902i bk5: 475245a 103917828i bk6: 458562a 105845733i bk7: 461914a 105460248i bk8: 462542a 105322680i bk9: 464680a 104988279i bk10: 462756a 105234273i bk11: 461500a 105232637i bk12: 462854a 105419176i bk13: 463058a 105341643i bk14: 470832a 104259496i bk15: 466347a 104741905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222094
Row_Buffer_Locality_read = 0.243820
Row_Buffer_Locality_write = 0.076440
Bank_Level_Parallism = 6.678733
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.325358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.241883 
total_CMD = 150487913 
util_bw = 36400520 
Wasted_Col = 66259700 
Wasted_Row = 8656274 
Idle = 39171419 

BW Util Bottlenecks: 
RCDc_limit = 94272053 
RCDWRc_limit = 9561350 
WTRc_limit = 33890274 
RTWc_limit = 25586872 
CCDLc_limit = 6778125 
rwq = 0 
CCDLc_limit_alone = 4928807 
WTRc_limit_alone = 32965985 
RTWc_limit_alone = 24661843 

Commands details: 
total_CMD = 150487913 
n_nop = 129622707 
Read = 7466311 
Write = 0 
L2_Alloc = 0 
L2_WB = 1633819 
n_act = 6674431 
n_pre = 6674415 
n_ref = 0 
n_req = 8580001 
total_req = 9100130 

Dual Bus Interface Util: 
issued_total_row = 13348846 
issued_total_col = 9100130 
Row_Bus_Util =  0.088704 
CoL_Bus_Util = 0.060471 
Either_Row_CoL_Bus_Util = 0.138650 
Issued_on_Two_Bus_Simul_Util = 0.010524 
issued_two_Eff = 0.075905 
queue_avg = 8.839195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.8392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129550645 n_act=6700611 n_pre=6700595 n_ref_event=0 n_req=8606074 n_rd=7490462 n_rd_L2_A=0 n_write=0 n_wr_bk=1639064 bw_util=0.2427
n_activity=117234561 dram_eff=0.3115
bk0: 468970a 104491996i bk1: 466081a 104702289i bk2: 479756a 103680571i bk3: 478296a 103813861i bk4: 475068a 104205979i bk5: 473701a 104398754i bk6: 469181a 104894013i bk7: 464804a 105350664i bk8: 460990a 105738844i bk9: 466362a 105188443i bk10: 461404a 105617329i bk11: 458983a 105760235i bk12: 462807a 105527035i bk13: 460319a 105669048i bk14: 471301a 104364134i bk15: 472439a 104253418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221409
Row_Buffer_Locality_read = 0.243098
Row_Buffer_Locality_write = 0.075784
Bank_Level_Parallism = 6.679049
Bank_Level_Parallism_Col = 2.282363
Bank_Level_Parallism_Ready = 1.325878
write_to_read_ratio_blp_rw_average = 0.194169
GrpLevelPara = 1.918010 

BW Util details:
bwutil = 0.242665 
total_CMD = 150487913 
util_bw = 36518104 
Wasted_Col = 66233150 
Wasted_Row = 8529033 
Idle = 39207626 

BW Util Bottlenecks: 
RCDc_limit = 94563057 
RCDWRc_limit = 9571230 
WTRc_limit = 34123176 
RTWc_limit = 25647066 
CCDLc_limit = 6749389 
rwq = 0 
CCDLc_limit_alone = 4892805 
WTRc_limit_alone = 33190691 
RTWc_limit_alone = 24722967 

Commands details: 
total_CMD = 150487913 
n_nop = 129550645 
Read = 7490462 
Write = 0 
L2_Alloc = 0 
L2_WB = 1639064 
n_act = 6700611 
n_pre = 6700595 
n_ref = 0 
n_req = 8606074 
total_req = 9129526 

Dual Bus Interface Util: 
issued_total_row = 13401206 
issued_total_col = 9129526 
Row_Bus_Util =  0.089052 
CoL_Bus_Util = 0.060666 
Either_Row_CoL_Bus_Util = 0.139129 
Issued_on_Two_Bus_Simul_Util = 0.010589 
issued_two_Eff = 0.076107 
queue_avg = 8.431522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.43152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129568696 n_act=6696684 n_pre=6696668 n_ref_event=0 n_req=8602459 n_rd=7483323 n_rd_L2_A=0 n_write=0 n_wr_bk=1642583 bw_util=0.2426
n_activity=117138707 dram_eff=0.3116
bk0: 471687a 103990652i bk1: 466113a 104464622i bk2: 472610a 104132361i bk3: 476740a 103800867i bk4: 474014a 104024587i bk5: 473242a 104099400i bk6: 463481a 105165489i bk7: 470653a 104394133i bk8: 464597a 104985032i bk9: 462359a 105272589i bk10: 456104a 105784033i bk11: 467798a 104690535i bk12: 460235a 105579822i bk13: 464236a 105049974i bk14: 467812a 104551320i bk15: 471642a 104083508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221538
Row_Buffer_Locality_read = 0.243294
Row_Buffer_Locality_write = 0.076066
Bank_Level_Parallism = 6.718765
Bank_Level_Parallism_Col = 2.285811
Bank_Level_Parallism_Ready = 1.328595
write_to_read_ratio_blp_rw_average = 0.194661
GrpLevelPara = 1.920339 

BW Util details:
bwutil = 0.242568 
total_CMD = 150487913 
util_bw = 36503624 
Wasted_Col = 66119166 
Wasted_Row = 8545613 
Idle = 39319510 

BW Util Bottlenecks: 
RCDc_limit = 94389160 
RCDWRc_limit = 9599247 
WTRc_limit = 34161460 
RTWc_limit = 25661496 
CCDLc_limit = 6737269 
rwq = 0 
CCDLc_limit_alone = 4881215 
WTRc_limit_alone = 33226406 
RTWc_limit_alone = 24740496 

Commands details: 
total_CMD = 150487913 
n_nop = 129568696 
Read = 7483323 
Write = 0 
L2_Alloc = 0 
L2_WB = 1642583 
n_act = 6696684 
n_pre = 6696668 
n_ref = 0 
n_req = 8602459 
total_req = 9125906 

Dual Bus Interface Util: 
issued_total_row = 13393352 
issued_total_col = 9125906 
Row_Bus_Util =  0.089000 
CoL_Bus_Util = 0.060642 
Either_Row_CoL_Bus_Util = 0.139009 
Issued_on_Two_Bus_Simul_Util = 0.010632 
issued_two_Eff = 0.076487 
queue_avg = 8.521374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.52137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129556608 n_act=6701428 n_pre=6701412 n_ref_event=0 n_req=8611181 n_rd=7494147 n_rd_L2_A=0 n_write=0 n_wr_bk=1638102 bw_util=0.2427
n_activity=117181656 dram_eff=0.3117
bk0: 470418a 104029859i bk1: 467037a 104414642i bk2: 471319a 104153496i bk3: 478756a 103525173i bk4: 475668a 103896238i bk5: 478294a 103500108i bk6: 467194a 104534986i bk7: 468332a 104604485i bk8: 461646a 105364248i bk9: 467258a 104603148i bk10: 464118a 104957990i bk11: 465934a 104709680i bk12: 458849a 105622795i bk13: 461918a 105404787i bk14: 469938a 104295600i bk15: 467468a 104379286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221776
Row_Buffer_Locality_read = 0.243460
Row_Buffer_Locality_write = 0.076298
Bank_Level_Parallism = 6.730623
Bank_Level_Parallism_Col = 2.284726
Bank_Level_Parallism_Ready = 1.325038
write_to_read_ratio_blp_rw_average = 0.194503
GrpLevelPara = 1.919868 

BW Util details:
bwutil = 0.242737 
total_CMD = 150487913 
util_bw = 36528996 
Wasted_Col = 66181927 
Wasted_Row = 8539772 
Idle = 39237218 

BW Util Bottlenecks: 
RCDc_limit = 94498097 
RCDWRc_limit = 9577000 
WTRc_limit = 34074607 
RTWc_limit = 25712045 
CCDLc_limit = 6779477 
rwq = 0 
CCDLc_limit_alone = 4920204 
WTRc_limit_alone = 33143008 
RTWc_limit_alone = 24784371 

Commands details: 
total_CMD = 150487913 
n_nop = 129556608 
Read = 7494147 
Write = 0 
L2_Alloc = 0 
L2_WB = 1638102 
n_act = 6701428 
n_pre = 6701412 
n_ref = 0 
n_req = 8611181 
total_req = 9132249 

Dual Bus Interface Util: 
issued_total_row = 13402840 
issued_total_col = 9132249 
Row_Bus_Util =  0.089063 
CoL_Bus_Util = 0.060684 
Either_Row_CoL_Bus_Util = 0.139090 
Issued_on_Two_Bus_Simul_Util = 0.010657 
issued_two_Eff = 0.076621 
queue_avg = 8.659714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.65971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129586202 n_act=6690896 n_pre=6690880 n_ref_event=0 n_req=8594248 n_rd=7479331 n_rd_L2_A=0 n_write=0 n_wr_bk=1634754 bw_util=0.2423
n_activity=117252267 dram_eff=0.3109
bk0: 465961a 104843545i bk1: 466166a 104687381i bk2: 479334a 103626851i bk3: 479730a 103587502i bk4: 471042a 104496000i bk5: 470485a 104556601i bk6: 463190a 105437179i bk7: 465309a 105108998i bk8: 468114a 104745765i bk9: 465485a 105127427i bk10: 465933a 104953392i bk11: 464299a 105037045i bk12: 460240a 105678016i bk13: 457894a 105978447i bk14: 467557a 104715194i bk15: 468592a 104544231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221468
Row_Buffer_Locality_read = 0.243183
Row_Buffer_Locality_write = 0.075796
Bank_Level_Parallism = 6.680501
Bank_Level_Parallism_Col = 2.277892
Bank_Level_Parallism_Ready = 1.323640
write_to_read_ratio_blp_rw_average = 0.193997
GrpLevelPara = 1.915207 

BW Util details:
bwutil = 0.242254 
total_CMD = 150487913 
util_bw = 36456340 
Wasted_Col = 66281709 
Wasted_Row = 8576536 
Idle = 39173328 

BW Util Bottlenecks: 
RCDc_limit = 94460306 
RCDWRc_limit = 9577395 
WTRc_limit = 34007424 
RTWc_limit = 25596446 
CCDLc_limit = 6789668 
rwq = 0 
CCDLc_limit_alone = 4937301 
WTRc_limit_alone = 33081857 
RTWc_limit_alone = 24669646 

Commands details: 
total_CMD = 150487913 
n_nop = 129586202 
Read = 7479331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1634754 
n_act = 6690896 
n_pre = 6690880 
n_ref = 0 
n_req = 8594248 
total_req = 9114085 

Dual Bus Interface Util: 
issued_total_row = 13381776 
issued_total_col = 9114085 
Row_Bus_Util =  0.088923 
CoL_Bus_Util = 0.060564 
Either_Row_CoL_Bus_Util = 0.138893 
Issued_on_Two_Bus_Simul_Util = 0.010593 
issued_two_Eff = 0.076269 
queue_avg = 8.445206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.44521
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129566686 n_act=6697897 n_pre=6697881 n_ref_event=0 n_req=8607751 n_rd=7491597 n_rd_L2_A=0 n_write=0 n_wr_bk=1636777 bw_util=0.2426
n_activity=117166467 dram_eff=0.3116
bk0: 467064a 104304330i bk1: 468369a 104170526i bk2: 479353a 103338824i bk3: 470954a 104001282i bk4: 474001a 103922226i bk5: 477862a 103510021i bk6: 469974a 104292106i bk7: 466890a 104624062i bk8: 468116a 104448818i bk9: 465738a 104854551i bk10: 465305a 104698213i bk11: 466067a 104623434i bk12: 458441a 105528121i bk13: 456722a 105693208i bk14: 470765a 104072878i bk15: 465976a 104508961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221876
Row_Buffer_Locality_read = 0.243609
Row_Buffer_Locality_write = 0.076007
Bank_Level_Parallism = 6.747513
Bank_Level_Parallism_Col = 2.284790
Bank_Level_Parallism_Ready = 1.326512
write_to_read_ratio_blp_rw_average = 0.194772
GrpLevelPara = 1.919930 

BW Util details:
bwutil = 0.242634 
total_CMD = 150487913 
util_bw = 36513496 
Wasted_Col = 66156458 
Wasted_Row = 8543901 
Idle = 39274058 

BW Util Bottlenecks: 
RCDc_limit = 94455256 
RCDWRc_limit = 9571514 
WTRc_limit = 34031746 
RTWc_limit = 25722082 
CCDLc_limit = 6744610 
rwq = 0 
CCDLc_limit_alone = 4893433 
WTRc_limit_alone = 33104585 
RTWc_limit_alone = 24798066 

Commands details: 
total_CMD = 150487913 
n_nop = 129566686 
Read = 7491597 
Write = 0 
L2_Alloc = 0 
L2_WB = 1636777 
n_act = 6697897 
n_pre = 6697881 
n_ref = 0 
n_req = 8607751 
total_req = 9128374 

Dual Bus Interface Util: 
issued_total_row = 13395778 
issued_total_col = 9128374 
Row_Bus_Util =  0.089016 
CoL_Bus_Util = 0.060659 
Either_Row_CoL_Bus_Util = 0.139023 
Issued_on_Two_Bus_Simul_Util = 0.010652 
issued_two_Eff = 0.076617 
queue_avg = 8.879575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.87957
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129599628 n_act=6682144 n_pre=6682128 n_ref_event=0 n_req=8583748 n_rd=7470476 n_rd_L2_A=0 n_write=0 n_wr_bk=1634394 bw_util=0.242
n_activity=117224644 dram_eff=0.3107
bk0: 469764a 104782729i bk1: 467473a 105089574i bk2: 472352a 104715572i bk3: 475619a 104571022i bk4: 475461a 104533340i bk5: 473636a 104688169i bk6: 465340a 105593249i bk7: 471375a 104898362i bk8: 461643a 105994844i bk9: 461145a 106163484i bk10: 460948a 105874501i bk11: 461276a 105889925i bk12: 452949a 106830361i bk13: 461964a 105865078i bk14: 470363a 104835993i bk15: 469168a 105007251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221535
Row_Buffer_Locality_read = 0.243272
Row_Buffer_Locality_write = 0.075674
Bank_Level_Parallism = 6.610763
Bank_Level_Parallism_Col = 2.278516
Bank_Level_Parallism_Ready = 1.326567
write_to_read_ratio_blp_rw_average = 0.194029
GrpLevelPara = 1.914739 

BW Util details:
bwutil = 0.242009 
total_CMD = 150487913 
util_bw = 36419480 
Wasted_Col = 66221979 
Wasted_Row = 8613537 
Idle = 39232917 

BW Util Bottlenecks: 
RCDc_limit = 94395736 
RCDWRc_limit = 9565726 
WTRc_limit = 33983508 
RTWc_limit = 25552059 
CCDLc_limit = 6718792 
rwq = 0 
CCDLc_limit_alone = 4870594 
WTRc_limit_alone = 33056293 
RTWc_limit_alone = 24631076 

Commands details: 
total_CMD = 150487913 
n_nop = 129599628 
Read = 7470476 
Write = 0 
L2_Alloc = 0 
L2_WB = 1634394 
n_act = 6682144 
n_pre = 6682128 
n_ref = 0 
n_req = 8583748 
total_req = 9104870 

Dual Bus Interface Util: 
issued_total_row = 13364272 
issued_total_col = 9104870 
Row_Bus_Util =  0.088806 
CoL_Bus_Util = 0.060502 
Either_Row_CoL_Bus_Util = 0.138804 
Issued_on_Two_Bus_Simul_Util = 0.010505 
issued_two_Eff = 0.075682 
queue_avg = 7.998721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.99872
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129576534 n_act=6690606 n_pre=6690590 n_ref_event=0 n_req=8598383 n_rd=7482868 n_rd_L2_A=0 n_write=0 n_wr_bk=1636643 bw_util=0.2424
n_activity=117207310 dram_eff=0.3112
bk0: 464417a 105108636i bk1: 465731a 104776277i bk2: 479389a 103634331i bk3: 480091a 103471632i bk4: 474203a 104227195i bk5: 477392a 103894152i bk6: 462565a 105432065i bk7: 464138a 105059222i bk8: 460798a 105718246i bk9: 462713a 105279300i bk10: 466314a 104935252i bk11: 466354a 104912956i bk12: 460552a 105758707i bk13: 460405a 105516038i bk14: 467108a 104817688i bk15: 470698a 104306183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221876
Row_Buffer_Locality_read = 0.243616
Row_Buffer_Locality_write = 0.076048
Bank_Level_Parallism = 6.687070
Bank_Level_Parallism_Col = 2.282011
Bank_Level_Parallism_Ready = 1.324552
write_to_read_ratio_blp_rw_average = 0.194485
GrpLevelPara = 1.918234 

BW Util details:
bwutil = 0.242398 
total_CMD = 150487913 
util_bw = 36478044 
Wasted_Col = 66189910 
Wasted_Row = 8579242 
Idle = 39240717 

BW Util Bottlenecks: 
RCDc_limit = 94408250 
RCDWRc_limit = 9571630 
WTRc_limit = 34028889 
RTWc_limit = 25672496 
CCDLc_limit = 6763386 
rwq = 0 
CCDLc_limit_alone = 4908628 
WTRc_limit_alone = 33099234 
RTWc_limit_alone = 24747393 

Commands details: 
total_CMD = 150487913 
n_nop = 129576534 
Read = 7482868 
Write = 0 
L2_Alloc = 0 
L2_WB = 1636643 
n_act = 6690606 
n_pre = 6690590 
n_ref = 0 
n_req = 8598383 
total_req = 9119511 

Dual Bus Interface Util: 
issued_total_row = 13381196 
issued_total_col = 9119511 
Row_Bus_Util =  0.088919 
CoL_Bus_Util = 0.060600 
Either_Row_CoL_Bus_Util = 0.138957 
Issued_on_Two_Bus_Simul_Util = 0.010561 
issued_two_Eff = 0.076003 
queue_avg = 8.456410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.45641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129514659 n_act=6716279 n_pre=6716263 n_ref_event=0 n_req=8624922 n_rd=7505522 n_rd_L2_A=0 n_write=0 n_wr_bk=1641867 bw_util=0.2431
n_activity=117253413 dram_eff=0.3121
bk0: 468224a 104086268i bk1: 464825a 104654895i bk2: 482617a 102921909i bk3: 475662a 103580175i bk4: 476058a 103743234i bk5: 475848a 103711631i bk6: 465663a 104738118i bk7: 468897a 104542075i bk8: 463407a 105014543i bk9: 460748a 105273813i bk10: 465798a 104761767i bk11: 462107a 105002968i bk12: 463941a 105054610i bk13: 466127a 104747613i bk14: 470054a 104086135i bk15: 475546a 103502610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221294
Row_Buffer_Locality_read = 0.242970
Row_Buffer_Locality_write = 0.075960
Bank_Level_Parallism = 6.748415
Bank_Level_Parallism_Col = 2.284772
Bank_Level_Parallism_Ready = 1.324117
write_to_read_ratio_blp_rw_average = 0.194528
GrpLevelPara = 1.920478 

BW Util details:
bwutil = 0.243139 
total_CMD = 150487913 
util_bw = 36589556 
Wasted_Col = 66278931 
Wasted_Row = 8488326 
Idle = 39131100 

BW Util Bottlenecks: 
RCDc_limit = 94655628 
RCDWRc_limit = 9599203 
WTRc_limit = 34251633 
RTWc_limit = 25767419 
CCDLc_limit = 6829177 
rwq = 0 
CCDLc_limit_alone = 4966383 
WTRc_limit_alone = 33317195 
RTWc_limit_alone = 24839063 

Commands details: 
total_CMD = 150487913 
n_nop = 129514659 
Read = 7505522 
Write = 0 
L2_Alloc = 0 
L2_WB = 1641867 
n_act = 6716279 
n_pre = 6716263 
n_ref = 0 
n_req = 8624922 
total_req = 9147389 

Dual Bus Interface Util: 
issued_total_row = 13432542 
issued_total_col = 9147389 
Row_Bus_Util =  0.089260 
CoL_Bus_Util = 0.060785 
Either_Row_CoL_Bus_Util = 0.139368 
Issued_on_Two_Bus_Simul_Util = 0.010676 
issued_two_Eff = 0.076606 
queue_avg = 8.712392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.71239
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129564920 n_act=6698020 n_pre=6698004 n_ref_event=0 n_req=8610136 n_rd=7491743 n_rd_L2_A=0 n_write=0 n_wr_bk=1639220 bw_util=0.2427
n_activity=117183048 dram_eff=0.3117
bk0: 465926a 104411627i bk1: 465164a 104429731i bk2: 482847a 102770045i bk3: 476989a 103416220i bk4: 472214a 104088946i bk5: 474002a 103741159i bk6: 469626a 104415835i bk7: 466175a 104764101i bk8: 462170a 104963256i bk9: 465427a 104630272i bk10: 467416a 104416480i bk11: 463280a 104676466i bk12: 461136a 105448880i bk13: 458600a 105648884i bk14: 471370a 103844081i bk15: 469401a 104092079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222077
Row_Buffer_Locality_read = 0.243825
Row_Buffer_Locality_write = 0.076399
Bank_Level_Parallism = 6.755733
Bank_Level_Parallism_Col = 2.285508
Bank_Level_Parallism_Ready = 1.325456
write_to_read_ratio_blp_rw_average = 0.194988
GrpLevelPara = 1.921269 

BW Util details:
bwutil = 0.242703 
total_CMD = 150487913 
util_bw = 36523852 
Wasted_Col = 66133280 
Wasted_Row = 8550342 
Idle = 39280439 

BW Util Bottlenecks: 
RCDc_limit = 94401363 
RCDWRc_limit = 9587644 
WTRc_limit = 34070795 
RTWc_limit = 25766967 
CCDLc_limit = 6753213 
rwq = 0 
CCDLc_limit_alone = 4892980 
WTRc_limit_alone = 33140893 
RTWc_limit_alone = 24836636 

Commands details: 
total_CMD = 150487913 
n_nop = 129564920 
Read = 7491743 
Write = 0 
L2_Alloc = 0 
L2_WB = 1639220 
n_act = 6698020 
n_pre = 6698004 
n_ref = 0 
n_req = 8610136 
total_req = 9130963 

Dual Bus Interface Util: 
issued_total_row = 13396024 
issued_total_col = 9130963 
Row_Bus_Util =  0.089017 
CoL_Bus_Util = 0.060676 
Either_Row_CoL_Bus_Util = 0.139034 
Issued_on_Two_Bus_Simul_Util = 0.010659 
issued_two_Eff = 0.076662 
queue_avg = 8.883879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.88388
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129606858 n_act=6680361 n_pre=6680345 n_ref_event=0 n_req=8583700 n_rd=7474777 n_rd_L2_A=0 n_write=0 n_wr_bk=1630753 bw_util=0.242
n_activity=117267172 dram_eff=0.3106
bk0: 466191a 105005030i bk1: 463748a 105322343i bk2: 468856a 105199685i bk3: 475886a 104513022i bk4: 468681a 105026386i bk5: 476136a 104247815i bk6: 467901a 105214510i bk7: 469399a 105084084i bk8: 461231a 105913740i bk9: 461320a 105866893i bk10: 463493a 105542892i bk11: 467961a 105099468i bk12: 460893a 106084872i bk13: 460259a 106174472i bk14: 469626a 104970517i bk15: 473196a 104543787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221739
Row_Buffer_Locality_read = 0.243330
Row_Buffer_Locality_write = 0.076201
Bank_Level_Parallism = 6.621747
Bank_Level_Parallism_Col = 2.275605
Bank_Level_Parallism_Ready = 1.325711
write_to_read_ratio_blp_rw_average = 0.193501
GrpLevelPara = 1.913159 

BW Util details:
bwutil = 0.242027 
total_CMD = 150487913 
util_bw = 36422120 
Wasted_Col = 66259400 
Wasted_Row = 8623654 
Idle = 39182739 

BW Util Bottlenecks: 
RCDc_limit = 94464319 
RCDWRc_limit = 9518865 
WTRc_limit = 33860419 
RTWc_limit = 25446371 
CCDLc_limit = 6717530 
rwq = 0 
CCDLc_limit_alone = 4876883 
WTRc_limit_alone = 32935116 
RTWc_limit_alone = 24531027 

Commands details: 
total_CMD = 150487913 
n_nop = 129606858 
Read = 7474777 
Write = 0 
L2_Alloc = 0 
L2_WB = 1630753 
n_act = 6680361 
n_pre = 6680345 
n_ref = 0 
n_req = 8583700 
total_req = 9105530 

Dual Bus Interface Util: 
issued_total_row = 13360706 
issued_total_col = 9105530 
Row_Bus_Util =  0.088783 
CoL_Bus_Util = 0.060507 
Either_Row_CoL_Bus_Util = 0.138756 
Issued_on_Two_Bus_Simul_Util = 0.010534 
issued_two_Eff = 0.075915 
queue_avg = 8.249902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.2499
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150487913 n_nop=129646969 n_act=6663599 n_pre=6663583 n_ref_event=0 n_req=8564584 n_rd=7453519 n_rd_L2_A=0 n_write=0 n_wr_bk=1632134 bw_util=0.2415
n_activity=117119331 dram_eff=0.3103
bk0: 464390a 105438017i bk1: 463156a 105429737i bk2: 475066a 104484644i bk3: 471937a 104633753i bk4: 466401a 105293945i bk5: 475897a 104309696i bk6: 470029a 104954482i bk7: 462624a 105639654i bk8: 459904a 106078570i bk9: 459269a 106117557i bk10: 462358a 105911904i bk11: 465010a 105523628i bk12: 461658a 105900380i bk13: 458479a 106267438i bk14: 470412a 105035784i bk15: 466929a 105002390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221959
Row_Buffer_Locality_read = 0.243740
Row_Buffer_Locality_write = 0.075842
Bank_Level_Parallism = 6.609910
Bank_Level_Parallism_Col = 2.275632
Bank_Level_Parallism_Ready = 1.325746
write_to_read_ratio_blp_rw_average = 0.193748
GrpLevelPara = 1.912988 

BW Util details:
bwutil = 0.241499 
total_CMD = 150487913 
util_bw = 36342612 
Wasted_Col = 66155331 
Wasted_Row = 8642253 
Idle = 39347717 

BW Util Bottlenecks: 
RCDc_limit = 94175455 
RCDWRc_limit = 9550679 
WTRc_limit = 33947726 
RTWc_limit = 25416953 
CCDLc_limit = 6718226 
rwq = 0 
CCDLc_limit_alone = 4876301 
WTRc_limit_alone = 33018609 
RTWc_limit_alone = 24504145 

Commands details: 
total_CMD = 150487913 
n_nop = 129646969 
Read = 7453519 
Write = 0 
L2_Alloc = 0 
L2_WB = 1632134 
n_act = 6663599 
n_pre = 6663583 
n_ref = 0 
n_req = 8564584 
total_req = 9085653 

Dual Bus Interface Util: 
issued_total_row = 13327182 
issued_total_col = 9085653 
Row_Bus_Util =  0.088560 
CoL_Bus_Util = 0.060375 
Either_Row_CoL_Bus_Util = 0.138489 
Issued_on_Two_Bus_Simul_Util = 0.010445 
issued_two_Eff = 0.075423 
queue_avg = 8.194345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.19434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7118497, Miss = 3959518, Miss_rate = 0.556, Pending_hits = 23452, Reservation_fails = 7891
L2_cache_bank[1]: Access = 7019725, Miss = 3955829, Miss_rate = 0.564, Pending_hits = 21391, Reservation_fails = 9492
L2_cache_bank[2]: Access = 7114990, Miss = 3973809, Miss_rate = 0.559, Pending_hits = 21055, Reservation_fails = 7844
L2_cache_bank[3]: Access = 7057933, Miss = 3965435, Miss_rate = 0.562, Pending_hits = 21016, Reservation_fails = 5908
L2_cache_bank[4]: Access = 7129603, Miss = 3955061, Miss_rate = 0.555, Pending_hits = 20718, Reservation_fails = 7585
L2_cache_bank[5]: Access = 7074971, Miss = 3977306, Miss_rate = 0.562, Pending_hits = 21202, Reservation_fails = 7250
L2_cache_bank[6]: Access = 7098730, Miss = 3963304, Miss_rate = 0.558, Pending_hits = 21999, Reservation_fails = 6393
L2_cache_bank[7]: Access = 7128909, Miss = 3979262, Miss_rate = 0.558, Pending_hits = 20933, Reservation_fails = 6784
L2_cache_bank[8]: Access = 7123471, Miss = 3965577, Miss_rate = 0.557, Pending_hits = 22311, Reservation_fails = 7411
L2_cache_bank[9]: Access = 7123363, Miss = 3961840, Miss_rate = 0.556, Pending_hits = 20345, Reservation_fails = 6376
L2_cache_bank[10]: Access = 7109731, Miss = 3977382, Miss_rate = 0.559, Pending_hits = 21648, Reservation_fails = 6339
L2_cache_bank[11]: Access = 7043892, Miss = 3962671, Miss_rate = 0.563, Pending_hits = 21015, Reservation_fails = 5311
L2_cache_bank[12]: Access = 7089696, Miss = 3953118, Miss_rate = 0.558, Pending_hits = 20576, Reservation_fails = 8018
L2_cache_bank[13]: Access = 7087222, Miss = 3965384, Miss_rate = 0.560, Pending_hits = 20578, Reservation_fails = 5044
L2_cache_bank[14]: Access = 10643267, Miss = 3959179, Miss_rate = 0.372, Pending_hits = 21825, Reservation_fails = 6117
L2_cache_bank[15]: Access = 7130227, Miss = 3972099, Miss_rate = 0.557, Pending_hits = 21374, Reservation_fails = 6645
L2_cache_bank[16]: Access = 11584949, Miss = 3979853, Miss_rate = 0.344, Pending_hits = 23052, Reservation_fails = 7102
L2_cache_bank[17]: Access = 7086225, Miss = 3974081, Miss_rate = 0.561, Pending_hits = 20569, Reservation_fails = 6708
L2_cache_bank[18]: Access = 7124874, Miss = 3977677, Miss_rate = 0.558, Pending_hits = 21529, Reservation_fails = 8527
L2_cache_bank[19]: Access = 7027551, Miss = 3963472, Miss_rate = 0.564, Pending_hits = 21420, Reservation_fails = 4891
L2_cache_bank[20]: Access = 7066397, Miss = 3950888, Miss_rate = 0.559, Pending_hits = 20700, Reservation_fails = 5225
L2_cache_bank[21]: Access = 7083935, Miss = 3971466, Miss_rate = 0.561, Pending_hits = 21050, Reservation_fails = 10708
L2_cache_bank[22]: Access = 7050566, Miss = 3954078, Miss_rate = 0.561, Pending_hits = 21474, Reservation_fails = 6909
L2_cache_bank[23]: Access = 7038580, Miss = 3947746, Miss_rate = 0.561, Pending_hits = 20386, Reservation_fails = 4034
L2_total_cache_accesses = 178157304
L2_total_cache_misses = 95166035
L2_total_cache_miss_rate = 0.5342
L2_total_cache_pending_hits = 511618
L2_total_cache_reservation_fails = 164512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70906915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 511131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54337213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 35446867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 511135
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11572736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2496471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2885484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 161202126
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16955178
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1480
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163032
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=178157304
icnt_total_pkts_simt_to_mem=178157304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 178157304
Req_Network_cycles = 58681936
Req_Network_injected_packets_per_cycle =       3.0360 
Req_Network_conflicts_per_cycle =       0.3944
Req_Network_conflicts_per_cycle_util =       0.5197
Req_Bank_Level_Parallism =       4.0004
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1179
Req_Network_out_buffer_full_per_cycle =       0.0013
Req_Network_out_buffer_avg_util =       2.5067

Reply_Network_injected_packets_num = 178157304
Reply_Network_cycles = 58681936
Reply_Network_injected_packets_per_cycle =        3.0360
Reply_Network_conflicts_per_cycle =        1.3649
Reply_Network_conflicts_per_cycle_util =       1.7927
Reply_Bank_Level_Parallism =       3.9876
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1889
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 19 hrs, 17 min, 27 sec (328647 sec)
gpgpu_simulation_rate = 15143 (inst/sec)
gpgpu_simulation_rate = 178 (cycle/sec)
gpgpu_silicon_slowdown = 7668539x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cebc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0ceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0cea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce8d0cf70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce8d0ce80..

GPGPU-Sim PTX: cudaLaunch for 0x0x56530df6d2ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_' to stream 0, gridDim= (4590,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 42 '_Z10bc_reverseiPKmPKiiPiPfS3_S3_iS4_'
