set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {sdram_uart.vho sdram_uart_vhd.sdo}}
	{{"Fast Model"} {sdram_uart_fast.vho sdram_uart_vhd_fast.sdo}}
}
