DECL|ACMP1_IRQn|enumerator|ACMP1_IRQn = 123, /**< ACMP interrupt */
DECL|ACMP2_IRQn|enumerator|ACMP2_IRQn = 124, /**< ACMP interrupt */
DECL|ACMP3_IRQn|enumerator|ACMP3_IRQn = 125, /**< ACMP interrupt */
DECL|ACMP4_IRQn|enumerator|ACMP4_IRQn = 126, /**< ACMP interrupt */
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_IRQn|enumerator|ADC1_IRQn = 67, /**< ADC1 interrupt */
DECL|ADC1|macro|ADC1
DECL|ADC2_BASE|macro|ADC2_BASE
DECL|ADC2_IRQn|enumerator|ADC2_IRQn = 68, /**< ADC2 interrupt */
DECL|ADC2|macro|ADC2
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CAL_CAL_CODE_MASK|macro|ADC_CAL_CAL_CODE_MASK
DECL|ADC_CAL_CAL_CODE_SHIFT|macro|ADC_CAL_CAL_CODE_SHIFT
DECL|ADC_CAL_CAL_CODE|macro|ADC_CAL_CAL_CODE
DECL|ADC_CFG_ADHSC_MASK|macro|ADC_CFG_ADHSC_MASK
DECL|ADC_CFG_ADHSC_SHIFT|macro|ADC_CFG_ADHSC_SHIFT
DECL|ADC_CFG_ADHSC|macro|ADC_CFG_ADHSC
DECL|ADC_CFG_ADICLK_MASK|macro|ADC_CFG_ADICLK_MASK
DECL|ADC_CFG_ADICLK_SHIFT|macro|ADC_CFG_ADICLK_SHIFT
DECL|ADC_CFG_ADICLK|macro|ADC_CFG_ADICLK
DECL|ADC_CFG_ADIV_MASK|macro|ADC_CFG_ADIV_MASK
DECL|ADC_CFG_ADIV_SHIFT|macro|ADC_CFG_ADIV_SHIFT
DECL|ADC_CFG_ADIV|macro|ADC_CFG_ADIV
DECL|ADC_CFG_ADLPC_MASK|macro|ADC_CFG_ADLPC_MASK
DECL|ADC_CFG_ADLPC_SHIFT|macro|ADC_CFG_ADLPC_SHIFT
DECL|ADC_CFG_ADLPC|macro|ADC_CFG_ADLPC
DECL|ADC_CFG_ADLSMP_MASK|macro|ADC_CFG_ADLSMP_MASK
DECL|ADC_CFG_ADLSMP_SHIFT|macro|ADC_CFG_ADLSMP_SHIFT
DECL|ADC_CFG_ADLSMP|macro|ADC_CFG_ADLSMP
DECL|ADC_CFG_ADSTS_MASK|macro|ADC_CFG_ADSTS_MASK
DECL|ADC_CFG_ADSTS_SHIFT|macro|ADC_CFG_ADSTS_SHIFT
DECL|ADC_CFG_ADSTS|macro|ADC_CFG_ADSTS
DECL|ADC_CFG_ADTRG_MASK|macro|ADC_CFG_ADTRG_MASK
DECL|ADC_CFG_ADTRG_SHIFT|macro|ADC_CFG_ADTRG_SHIFT
DECL|ADC_CFG_ADTRG|macro|ADC_CFG_ADTRG
DECL|ADC_CFG_AVGS_MASK|macro|ADC_CFG_AVGS_MASK
DECL|ADC_CFG_AVGS_SHIFT|macro|ADC_CFG_AVGS_SHIFT
DECL|ADC_CFG_AVGS|macro|ADC_CFG_AVGS
DECL|ADC_CFG_MODE_MASK|macro|ADC_CFG_MODE_MASK
DECL|ADC_CFG_MODE_SHIFT|macro|ADC_CFG_MODE_SHIFT
DECL|ADC_CFG_MODE|macro|ADC_CFG_MODE
DECL|ADC_CFG_OVWREN_MASK|macro|ADC_CFG_OVWREN_MASK
DECL|ADC_CFG_OVWREN_SHIFT|macro|ADC_CFG_OVWREN_SHIFT
DECL|ADC_CFG_OVWREN|macro|ADC_CFG_OVWREN
DECL|ADC_CFG_REFSEL_MASK|macro|ADC_CFG_REFSEL_MASK
DECL|ADC_CFG_REFSEL_SHIFT|macro|ADC_CFG_REFSEL_SHIFT
DECL|ADC_CFG_REFSEL|macro|ADC_CFG_REFSEL
DECL|ADC_CV_CV1_MASK|macro|ADC_CV_CV1_MASK
DECL|ADC_CV_CV1_SHIFT|macro|ADC_CV_CV1_SHIFT
DECL|ADC_CV_CV1|macro|ADC_CV_CV1
DECL|ADC_CV_CV2_MASK|macro|ADC_CV_CV2_MASK
DECL|ADC_CV_CV2_SHIFT|macro|ADC_CV_CV2_SHIFT
DECL|ADC_CV_CV2|macro|ADC_CV_CV2
DECL|ADC_ETC_BASE_ADDRS|macro|ADC_ETC_BASE_ADDRS
DECL|ADC_ETC_BASE_PTRS|macro|ADC_ETC_BASE_PTRS
DECL|ADC_ETC_BASE|macro|ADC_ETC_BASE
DECL|ADC_ETC_CTRL_EXT0_TRIG_ENABLE_MASK|macro|ADC_ETC_CTRL_EXT0_TRIG_ENABLE_MASK
DECL|ADC_ETC_CTRL_EXT0_TRIG_ENABLE_SHIFT|macro|ADC_ETC_CTRL_EXT0_TRIG_ENABLE_SHIFT
DECL|ADC_ETC_CTRL_EXT0_TRIG_ENABLE|macro|ADC_ETC_CTRL_EXT0_TRIG_ENABLE
DECL|ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_MASK|macro|ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_MASK
DECL|ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_SHIFT|macro|ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_SHIFT
DECL|ADC_ETC_CTRL_EXT0_TRIG_PRIORITY|macro|ADC_ETC_CTRL_EXT0_TRIG_PRIORITY
DECL|ADC_ETC_CTRL_EXT1_TRIG_ENABLE_MASK|macro|ADC_ETC_CTRL_EXT1_TRIG_ENABLE_MASK
DECL|ADC_ETC_CTRL_EXT1_TRIG_ENABLE_SHIFT|macro|ADC_ETC_CTRL_EXT1_TRIG_ENABLE_SHIFT
DECL|ADC_ETC_CTRL_EXT1_TRIG_ENABLE|macro|ADC_ETC_CTRL_EXT1_TRIG_ENABLE
DECL|ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_MASK|macro|ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_MASK
DECL|ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_SHIFT|macro|ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_SHIFT
DECL|ADC_ETC_CTRL_EXT1_TRIG_PRIORITY|macro|ADC_ETC_CTRL_EXT1_TRIG_PRIORITY
DECL|ADC_ETC_CTRL_PRE_DIVIDER_MASK|macro|ADC_ETC_CTRL_PRE_DIVIDER_MASK
DECL|ADC_ETC_CTRL_PRE_DIVIDER_SHIFT|macro|ADC_ETC_CTRL_PRE_DIVIDER_SHIFT
DECL|ADC_ETC_CTRL_PRE_DIVIDER|macro|ADC_ETC_CTRL_PRE_DIVIDER
DECL|ADC_ETC_CTRL_SOFTRST_MASK|macro|ADC_ETC_CTRL_SOFTRST_MASK
DECL|ADC_ETC_CTRL_SOFTRST_SHIFT|macro|ADC_ETC_CTRL_SOFTRST_SHIFT
DECL|ADC_ETC_CTRL_SOFTRST|macro|ADC_ETC_CTRL_SOFTRST
DECL|ADC_ETC_CTRL_TRIG_ENABLE_MASK|macro|ADC_ETC_CTRL_TRIG_ENABLE_MASK
DECL|ADC_ETC_CTRL_TRIG_ENABLE_SHIFT|macro|ADC_ETC_CTRL_TRIG_ENABLE_SHIFT
DECL|ADC_ETC_CTRL_TRIG_ENABLE|macro|ADC_ETC_CTRL_TRIG_ENABLE
DECL|ADC_ETC_CTRL_TSC_BYPASS_MASK|macro|ADC_ETC_CTRL_TSC_BYPASS_MASK
DECL|ADC_ETC_CTRL_TSC_BYPASS_SHIFT|macro|ADC_ETC_CTRL_TSC_BYPASS_SHIFT
DECL|ADC_ETC_CTRL_TSC_BYPASS|macro|ADC_ETC_CTRL_TSC_BYPASS
DECL|ADC_ETC_DMA_CTRL_TRIG0_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG0_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG0_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG0_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG0_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG0_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG0_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG0_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG0_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG0_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG0_REQ|macro|ADC_ETC_DMA_CTRL_TRIG0_REQ
DECL|ADC_ETC_DMA_CTRL_TRIG1_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG1_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG1_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG1_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG1_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG1_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG1_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG1_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG1_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG1_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG1_REQ|macro|ADC_ETC_DMA_CTRL_TRIG1_REQ
DECL|ADC_ETC_DMA_CTRL_TRIG2_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG2_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG2_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG2_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG2_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG2_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG2_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG2_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG2_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG2_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG2_REQ|macro|ADC_ETC_DMA_CTRL_TRIG2_REQ
DECL|ADC_ETC_DMA_CTRL_TRIG3_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG3_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG3_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG3_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG3_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG3_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG3_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG3_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG3_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG3_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG3_REQ|macro|ADC_ETC_DMA_CTRL_TRIG3_REQ
DECL|ADC_ETC_DMA_CTRL_TRIG4_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG4_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG4_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG4_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG4_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG4_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG4_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG4_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG4_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG4_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG4_REQ|macro|ADC_ETC_DMA_CTRL_TRIG4_REQ
DECL|ADC_ETC_DMA_CTRL_TRIG5_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG5_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG5_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG5_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG5_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG5_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG5_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG5_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG5_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG5_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG5_REQ|macro|ADC_ETC_DMA_CTRL_TRIG5_REQ
DECL|ADC_ETC_DMA_CTRL_TRIG6_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG6_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG6_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG6_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG6_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG6_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG6_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG6_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG6_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG6_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG6_REQ|macro|ADC_ETC_DMA_CTRL_TRIG6_REQ
DECL|ADC_ETC_DMA_CTRL_TRIG7_ENABLE_MASK|macro|ADC_ETC_DMA_CTRL_TRIG7_ENABLE_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG7_ENABLE_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG7_ENABLE_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG7_ENABLE|macro|ADC_ETC_DMA_CTRL_TRIG7_ENABLE
DECL|ADC_ETC_DMA_CTRL_TRIG7_REQ_MASK|macro|ADC_ETC_DMA_CTRL_TRIG7_REQ_MASK
DECL|ADC_ETC_DMA_CTRL_TRIG7_REQ_SHIFT|macro|ADC_ETC_DMA_CTRL_TRIG7_REQ_SHIFT
DECL|ADC_ETC_DMA_CTRL_TRIG7_REQ|macro|ADC_ETC_DMA_CTRL_TRIG7_REQ
DECL|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1
DECL|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1
DECL|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1
DECL|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1
DECL|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1
DECL|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1
DECL|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1
DECL|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0|macro|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0
DECL|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_MASK|macro|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_MASK
DECL|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_SHIFT|macro|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_SHIFT
DECL|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1|macro|ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_MASK|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_MASK
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_SHIFT|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_SHIFT
DECL|ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR|macro|ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR
DECL|ADC_ETC_ERROR_IRQ_IRQn|enumerator|ADC_ETC_ERROR_IRQ_IRQn = 121, /**< ADCETC Error IRQ interrupt */
DECL|ADC_ETC_FAULT_IRQS|macro|ADC_ETC_FAULT_IRQS
DECL|ADC_ETC_IRQ0_IRQn|enumerator|ADC_ETC_IRQ0_IRQn = 118, /**< ADCETC IRQ0 interrupt */
DECL|ADC_ETC_IRQ1_IRQn|enumerator|ADC_ETC_IRQ1_IRQn = 119, /**< ADCETC IRQ1 interrupt */
DECL|ADC_ETC_IRQ2_IRQn|enumerator|ADC_ETC_IRQ2_IRQn = 120, /**< ADCETC IRQ2 interrupt */
DECL|ADC_ETC_IRQS|macro|ADC_ETC_IRQS
DECL|ADC_ETC_TRIGn_CHAIN_1_0_B2B0_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_B2B0_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_B2B0_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_B2B0_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_B2B0|macro|ADC_ETC_TRIGn_CHAIN_1_0_B2B0
DECL|ADC_ETC_TRIGn_CHAIN_1_0_B2B1_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_B2B1_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_B2B1_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_B2B1_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_B2B1|macro|ADC_ETC_TRIGn_CHAIN_1_0_B2B1
DECL|ADC_ETC_TRIGn_CHAIN_1_0_COUNT|macro|ADC_ETC_TRIGn_CHAIN_1_0_COUNT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_CSEL0|macro|ADC_ETC_TRIGn_CHAIN_1_0_CSEL0
DECL|ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_CSEL1|macro|ADC_ETC_TRIGn_CHAIN_1_0_CSEL1
DECL|ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_HWTS0|macro|ADC_ETC_TRIGn_CHAIN_1_0_HWTS0
DECL|ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_HWTS1|macro|ADC_ETC_TRIGn_CHAIN_1_0_HWTS1
DECL|ADC_ETC_TRIGn_CHAIN_1_0_IE0_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_IE0_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_IE0_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_IE0_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_IE0|macro|ADC_ETC_TRIGn_CHAIN_1_0_IE0
DECL|ADC_ETC_TRIGn_CHAIN_1_0_IE1_MASK|macro|ADC_ETC_TRIGn_CHAIN_1_0_IE1_MASK
DECL|ADC_ETC_TRIGn_CHAIN_1_0_IE1_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_1_0_IE1_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_1_0_IE1|macro|ADC_ETC_TRIGn_CHAIN_1_0_IE1
DECL|ADC_ETC_TRIGn_CHAIN_3_2_B2B2_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_B2B2_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_B2B2_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_B2B2_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_B2B2|macro|ADC_ETC_TRIGn_CHAIN_3_2_B2B2
DECL|ADC_ETC_TRIGn_CHAIN_3_2_B2B3_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_B2B3_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_B2B3_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_B2B3_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_B2B3|macro|ADC_ETC_TRIGn_CHAIN_3_2_B2B3
DECL|ADC_ETC_TRIGn_CHAIN_3_2_COUNT|macro|ADC_ETC_TRIGn_CHAIN_3_2_COUNT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_CSEL2|macro|ADC_ETC_TRIGn_CHAIN_3_2_CSEL2
DECL|ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_CSEL3|macro|ADC_ETC_TRIGn_CHAIN_3_2_CSEL3
DECL|ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_HWTS2|macro|ADC_ETC_TRIGn_CHAIN_3_2_HWTS2
DECL|ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_HWTS3|macro|ADC_ETC_TRIGn_CHAIN_3_2_HWTS3
DECL|ADC_ETC_TRIGn_CHAIN_3_2_IE2_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_IE2_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_IE2_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_IE2_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_IE2|macro|ADC_ETC_TRIGn_CHAIN_3_2_IE2
DECL|ADC_ETC_TRIGn_CHAIN_3_2_IE3_MASK|macro|ADC_ETC_TRIGn_CHAIN_3_2_IE3_MASK
DECL|ADC_ETC_TRIGn_CHAIN_3_2_IE3_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_3_2_IE3_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_3_2_IE3|macro|ADC_ETC_TRIGn_CHAIN_3_2_IE3
DECL|ADC_ETC_TRIGn_CHAIN_5_4_B2B4_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_B2B4_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_B2B4_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_B2B4_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_B2B4|macro|ADC_ETC_TRIGn_CHAIN_5_4_B2B4
DECL|ADC_ETC_TRIGn_CHAIN_5_4_B2B5_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_B2B5_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_B2B5_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_B2B5_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_B2B5|macro|ADC_ETC_TRIGn_CHAIN_5_4_B2B5
DECL|ADC_ETC_TRIGn_CHAIN_5_4_COUNT|macro|ADC_ETC_TRIGn_CHAIN_5_4_COUNT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_CSEL4|macro|ADC_ETC_TRIGn_CHAIN_5_4_CSEL4
DECL|ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_CSEL5|macro|ADC_ETC_TRIGn_CHAIN_5_4_CSEL5
DECL|ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_HWTS4|macro|ADC_ETC_TRIGn_CHAIN_5_4_HWTS4
DECL|ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_HWTS5|macro|ADC_ETC_TRIGn_CHAIN_5_4_HWTS5
DECL|ADC_ETC_TRIGn_CHAIN_5_4_IE4_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_IE4_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_IE4_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_IE4_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_IE4|macro|ADC_ETC_TRIGn_CHAIN_5_4_IE4
DECL|ADC_ETC_TRIGn_CHAIN_5_4_IE5_MASK|macro|ADC_ETC_TRIGn_CHAIN_5_4_IE5_MASK
DECL|ADC_ETC_TRIGn_CHAIN_5_4_IE5_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_5_4_IE5_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_5_4_IE5|macro|ADC_ETC_TRIGn_CHAIN_5_4_IE5
DECL|ADC_ETC_TRIGn_CHAIN_7_6_B2B6_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_B2B6_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_B2B6_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_B2B6_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_B2B6|macro|ADC_ETC_TRIGn_CHAIN_7_6_B2B6
DECL|ADC_ETC_TRIGn_CHAIN_7_6_B2B7_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_B2B7_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_B2B7_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_B2B7_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_B2B7|macro|ADC_ETC_TRIGn_CHAIN_7_6_B2B7
DECL|ADC_ETC_TRIGn_CHAIN_7_6_COUNT|macro|ADC_ETC_TRIGn_CHAIN_7_6_COUNT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_CSEL6|macro|ADC_ETC_TRIGn_CHAIN_7_6_CSEL6
DECL|ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_CSEL7|macro|ADC_ETC_TRIGn_CHAIN_7_6_CSEL7
DECL|ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_HWTS6|macro|ADC_ETC_TRIGn_CHAIN_7_6_HWTS6
DECL|ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_HWTS7|macro|ADC_ETC_TRIGn_CHAIN_7_6_HWTS7
DECL|ADC_ETC_TRIGn_CHAIN_7_6_IE6_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_IE6_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_IE6_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_IE6_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_IE6|macro|ADC_ETC_TRIGn_CHAIN_7_6_IE6
DECL|ADC_ETC_TRIGn_CHAIN_7_6_IE7_MASK|macro|ADC_ETC_TRIGn_CHAIN_7_6_IE7_MASK
DECL|ADC_ETC_TRIGn_CHAIN_7_6_IE7_SHIFT|macro|ADC_ETC_TRIGn_CHAIN_7_6_IE7_SHIFT
DECL|ADC_ETC_TRIGn_CHAIN_7_6_IE7|macro|ADC_ETC_TRIGn_CHAIN_7_6_IE7
DECL|ADC_ETC_TRIGn_COUNTER_COUNT|macro|ADC_ETC_TRIGn_COUNTER_COUNT
DECL|ADC_ETC_TRIGn_COUNTER_INIT_DELAY_MASK|macro|ADC_ETC_TRIGn_COUNTER_INIT_DELAY_MASK
DECL|ADC_ETC_TRIGn_COUNTER_INIT_DELAY_SHIFT|macro|ADC_ETC_TRIGn_COUNTER_INIT_DELAY_SHIFT
DECL|ADC_ETC_TRIGn_COUNTER_INIT_DELAY|macro|ADC_ETC_TRIGn_COUNTER_INIT_DELAY
DECL|ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_MASK|macro|ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_MASK
DECL|ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_SHIFT|macro|ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_SHIFT
DECL|ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL|macro|ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL
DECL|ADC_ETC_TRIGn_CTRL_COUNT|macro|ADC_ETC_TRIGn_CTRL_COUNT
DECL|ADC_ETC_TRIGn_CTRL_SW_TRIG_MASK|macro|ADC_ETC_TRIGn_CTRL_SW_TRIG_MASK
DECL|ADC_ETC_TRIGn_CTRL_SW_TRIG_SHIFT|macro|ADC_ETC_TRIGn_CTRL_SW_TRIG_SHIFT
DECL|ADC_ETC_TRIGn_CTRL_SW_TRIG|macro|ADC_ETC_TRIGn_CTRL_SW_TRIG
DECL|ADC_ETC_TRIGn_CTRL_SYNC_MODE_MASK|macro|ADC_ETC_TRIGn_CTRL_SYNC_MODE_MASK
DECL|ADC_ETC_TRIGn_CTRL_SYNC_MODE_SHIFT|macro|ADC_ETC_TRIGn_CTRL_SYNC_MODE_SHIFT
DECL|ADC_ETC_TRIGn_CTRL_SYNC_MODE|macro|ADC_ETC_TRIGn_CTRL_SYNC_MODE
DECL|ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_MASK|macro|ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_MASK
DECL|ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_SHIFT|macro|ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_SHIFT
DECL|ADC_ETC_TRIGn_CTRL_TRIG_CHAIN|macro|ADC_ETC_TRIGn_CTRL_TRIG_CHAIN
DECL|ADC_ETC_TRIGn_CTRL_TRIG_MODE_MASK|macro|ADC_ETC_TRIGn_CTRL_TRIG_MODE_MASK
DECL|ADC_ETC_TRIGn_CTRL_TRIG_MODE_SHIFT|macro|ADC_ETC_TRIGn_CTRL_TRIG_MODE_SHIFT
DECL|ADC_ETC_TRIGn_CTRL_TRIG_MODE|macro|ADC_ETC_TRIGn_CTRL_TRIG_MODE
DECL|ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_MASK|macro|ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_MASK
DECL|ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_SHIFT|macro|ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_SHIFT
DECL|ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY|macro|ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY
DECL|ADC_ETC_TRIGn_RESULT_1_0_COUNT|macro|ADC_ETC_TRIGn_RESULT_1_0_COUNT
DECL|ADC_ETC_TRIGn_RESULT_1_0_DATA0_MASK|macro|ADC_ETC_TRIGn_RESULT_1_0_DATA0_MASK
DECL|ADC_ETC_TRIGn_RESULT_1_0_DATA0_SHIFT|macro|ADC_ETC_TRIGn_RESULT_1_0_DATA0_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_1_0_DATA0|macro|ADC_ETC_TRIGn_RESULT_1_0_DATA0
DECL|ADC_ETC_TRIGn_RESULT_1_0_DATA1_MASK|macro|ADC_ETC_TRIGn_RESULT_1_0_DATA1_MASK
DECL|ADC_ETC_TRIGn_RESULT_1_0_DATA1_SHIFT|macro|ADC_ETC_TRIGn_RESULT_1_0_DATA1_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_1_0_DATA1|macro|ADC_ETC_TRIGn_RESULT_1_0_DATA1
DECL|ADC_ETC_TRIGn_RESULT_3_2_COUNT|macro|ADC_ETC_TRIGn_RESULT_3_2_COUNT
DECL|ADC_ETC_TRIGn_RESULT_3_2_DATA2_MASK|macro|ADC_ETC_TRIGn_RESULT_3_2_DATA2_MASK
DECL|ADC_ETC_TRIGn_RESULT_3_2_DATA2_SHIFT|macro|ADC_ETC_TRIGn_RESULT_3_2_DATA2_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_3_2_DATA2|macro|ADC_ETC_TRIGn_RESULT_3_2_DATA2
DECL|ADC_ETC_TRIGn_RESULT_3_2_DATA3_MASK|macro|ADC_ETC_TRIGn_RESULT_3_2_DATA3_MASK
DECL|ADC_ETC_TRIGn_RESULT_3_2_DATA3_SHIFT|macro|ADC_ETC_TRIGn_RESULT_3_2_DATA3_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_3_2_DATA3|macro|ADC_ETC_TRIGn_RESULT_3_2_DATA3
DECL|ADC_ETC_TRIGn_RESULT_5_4_COUNT|macro|ADC_ETC_TRIGn_RESULT_5_4_COUNT
DECL|ADC_ETC_TRIGn_RESULT_5_4_DATA4_MASK|macro|ADC_ETC_TRIGn_RESULT_5_4_DATA4_MASK
DECL|ADC_ETC_TRIGn_RESULT_5_4_DATA4_SHIFT|macro|ADC_ETC_TRIGn_RESULT_5_4_DATA4_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_5_4_DATA4|macro|ADC_ETC_TRIGn_RESULT_5_4_DATA4
DECL|ADC_ETC_TRIGn_RESULT_5_4_DATA5_MASK|macro|ADC_ETC_TRIGn_RESULT_5_4_DATA5_MASK
DECL|ADC_ETC_TRIGn_RESULT_5_4_DATA5_SHIFT|macro|ADC_ETC_TRIGn_RESULT_5_4_DATA5_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_5_4_DATA5|macro|ADC_ETC_TRIGn_RESULT_5_4_DATA5
DECL|ADC_ETC_TRIGn_RESULT_7_6_COUNT|macro|ADC_ETC_TRIGn_RESULT_7_6_COUNT
DECL|ADC_ETC_TRIGn_RESULT_7_6_DATA6_MASK|macro|ADC_ETC_TRIGn_RESULT_7_6_DATA6_MASK
DECL|ADC_ETC_TRIGn_RESULT_7_6_DATA6_SHIFT|macro|ADC_ETC_TRIGn_RESULT_7_6_DATA6_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_7_6_DATA6|macro|ADC_ETC_TRIGn_RESULT_7_6_DATA6
DECL|ADC_ETC_TRIGn_RESULT_7_6_DATA7_MASK|macro|ADC_ETC_TRIGn_RESULT_7_6_DATA7_MASK
DECL|ADC_ETC_TRIGn_RESULT_7_6_DATA7_SHIFT|macro|ADC_ETC_TRIGn_RESULT_7_6_DATA7_SHIFT
DECL|ADC_ETC_TRIGn_RESULT_7_6_DATA7|macro|ADC_ETC_TRIGn_RESULT_7_6_DATA7
DECL|ADC_ETC_Type|typedef|} ADC_ETC_Type;
DECL|ADC_ETC|macro|ADC_ETC
DECL|ADC_GC_ACFE_MASK|macro|ADC_GC_ACFE_MASK
DECL|ADC_GC_ACFE_SHIFT|macro|ADC_GC_ACFE_SHIFT
DECL|ADC_GC_ACFE|macro|ADC_GC_ACFE
DECL|ADC_GC_ACFGT_MASK|macro|ADC_GC_ACFGT_MASK
DECL|ADC_GC_ACFGT_SHIFT|macro|ADC_GC_ACFGT_SHIFT
DECL|ADC_GC_ACFGT|macro|ADC_GC_ACFGT
DECL|ADC_GC_ACREN_MASK|macro|ADC_GC_ACREN_MASK
DECL|ADC_GC_ACREN_SHIFT|macro|ADC_GC_ACREN_SHIFT
DECL|ADC_GC_ACREN|macro|ADC_GC_ACREN
DECL|ADC_GC_ADACKEN_MASK|macro|ADC_GC_ADACKEN_MASK
DECL|ADC_GC_ADACKEN_SHIFT|macro|ADC_GC_ADACKEN_SHIFT
DECL|ADC_GC_ADACKEN|macro|ADC_GC_ADACKEN
DECL|ADC_GC_ADCO_MASK|macro|ADC_GC_ADCO_MASK
DECL|ADC_GC_ADCO_SHIFT|macro|ADC_GC_ADCO_SHIFT
DECL|ADC_GC_ADCO|macro|ADC_GC_ADCO
DECL|ADC_GC_AVGE_MASK|macro|ADC_GC_AVGE_MASK
DECL|ADC_GC_AVGE_SHIFT|macro|ADC_GC_AVGE_SHIFT
DECL|ADC_GC_AVGE|macro|ADC_GC_AVGE
DECL|ADC_GC_CAL_MASK|macro|ADC_GC_CAL_MASK
DECL|ADC_GC_CAL_SHIFT|macro|ADC_GC_CAL_SHIFT
DECL|ADC_GC_CAL|macro|ADC_GC_CAL
DECL|ADC_GC_DMAEN_MASK|macro|ADC_GC_DMAEN_MASK
DECL|ADC_GC_DMAEN_SHIFT|macro|ADC_GC_DMAEN_SHIFT
DECL|ADC_GC_DMAEN|macro|ADC_GC_DMAEN
DECL|ADC_GS_ADACT_MASK|macro|ADC_GS_ADACT_MASK
DECL|ADC_GS_ADACT_SHIFT|macro|ADC_GS_ADACT_SHIFT
DECL|ADC_GS_ADACT|macro|ADC_GS_ADACT
DECL|ADC_GS_AWKST_MASK|macro|ADC_GS_AWKST_MASK
DECL|ADC_GS_AWKST_SHIFT|macro|ADC_GS_AWKST_SHIFT
DECL|ADC_GS_AWKST|macro|ADC_GS_AWKST
DECL|ADC_GS_CALF_MASK|macro|ADC_GS_CALF_MASK
DECL|ADC_GS_CALF_SHIFT|macro|ADC_GS_CALF_SHIFT
DECL|ADC_GS_CALF|macro|ADC_GS_CALF
DECL|ADC_HC_ADCH_MASK|macro|ADC_HC_ADCH_MASK
DECL|ADC_HC_ADCH_SHIFT|macro|ADC_HC_ADCH_SHIFT
DECL|ADC_HC_ADCH|macro|ADC_HC_ADCH
DECL|ADC_HC_AIEN_MASK|macro|ADC_HC_AIEN_MASK
DECL|ADC_HC_AIEN_SHIFT|macro|ADC_HC_AIEN_SHIFT
DECL|ADC_HC_AIEN|macro|ADC_HC_AIEN
DECL|ADC_HC_COUNT|macro|ADC_HC_COUNT
DECL|ADC_HS_COCO0_MASK|macro|ADC_HS_COCO0_MASK
DECL|ADC_HS_COCO0_SHIFT|macro|ADC_HS_COCO0_SHIFT
DECL|ADC_HS_COCO0|macro|ADC_HS_COCO0
DECL|ADC_IRQS|macro|ADC_IRQS
DECL|ADC_OFS_OFS_MASK|macro|ADC_OFS_OFS_MASK
DECL|ADC_OFS_OFS_SHIFT|macro|ADC_OFS_OFS_SHIFT
DECL|ADC_OFS_OFS|macro|ADC_OFS_OFS
DECL|ADC_OFS_SIGN_MASK|macro|ADC_OFS_SIGN_MASK
DECL|ADC_OFS_SIGN_SHIFT|macro|ADC_OFS_SIGN_SHIFT
DECL|ADC_OFS_SIGN|macro|ADC_OFS_SIGN
DECL|ADC_R_CDATA_MASK|macro|ADC_R_CDATA_MASK
DECL|ADC_R_CDATA_SHIFT|macro|ADC_R_CDATA_SHIFT
DECL|ADC_R_CDATA|macro|ADC_R_CDATA
DECL|ADC_R_COUNT|macro|ADC_R_COUNT
DECL|ADC_Type|typedef|} ADC_Type;
DECL|ADDR_OFFSET0|member|__IO uint32_t ADDR_OFFSET0; /**< , offset: 0x4 */
DECL|ADDR_OFFSET1|member|__IO uint32_t ADDR_OFFSET1; /**< , offset: 0x8 */
DECL|ADMA_ERR_STATUS|member|__I uint32_t ADMA_ERR_STATUS; /**< ADMA Error Status Register, offset: 0x54 */
DECL|ADMA_SYS_ADDR|member|__IO uint32_t ADMA_SYS_ADDR; /**< ADMA System Address, offset: 0x58 */
DECL|AES_KEY0_W0|member|__IO uint32_t AES_KEY0_W0; /**< , offset: 0xC */
DECL|AES_KEY0_W1|member|__IO uint32_t AES_KEY0_W1; /**< , offset: 0x10 */
DECL|AES_KEY0_W2|member|__IO uint32_t AES_KEY0_W2; /**< , offset: 0x14 */
DECL|AES_KEY0_W3|member|__IO uint32_t AES_KEY0_W3; /**< , offset: 0x18 */
DECL|AHBCR|member|__IO uint32_t AHBCR; /**< AHB Bus Control Register, offset: 0xC */
DECL|AHBRXBUFCR0|member|__IO uint32_t AHBRXBUFCR0[4]; /**< AHB RX Buffer 0 Control Register 0..AHB RX Buffer 3 Control Register 0, array offset: 0x20, array step: 0x4 */
DECL|AHBSPNDSTS|member|__I uint32_t AHBSPNDSTS; /**< AHB Suspend Status Register, offset: 0xEC */
DECL|AIPSTZ1_BASE|macro|AIPSTZ1_BASE
DECL|AIPSTZ1|macro|AIPSTZ1
DECL|AIPSTZ2_BASE|macro|AIPSTZ2_BASE
DECL|AIPSTZ2|macro|AIPSTZ2
DECL|AIPSTZ3_BASE|macro|AIPSTZ3_BASE
DECL|AIPSTZ3|macro|AIPSTZ3
DECL|AIPSTZ4_BASE|macro|AIPSTZ4_BASE
DECL|AIPSTZ4|macro|AIPSTZ4
DECL|AIPSTZ_BASE_ADDRS|macro|AIPSTZ_BASE_ADDRS
DECL|AIPSTZ_BASE_PTRS|macro|AIPSTZ_BASE_PTRS
DECL|AIPSTZ_MPR_MPROT0_MASK|macro|AIPSTZ_MPR_MPROT0_MASK
DECL|AIPSTZ_MPR_MPROT0_SHIFT|macro|AIPSTZ_MPR_MPROT0_SHIFT
DECL|AIPSTZ_MPR_MPROT0|macro|AIPSTZ_MPR_MPROT0
DECL|AIPSTZ_MPR_MPROT1_MASK|macro|AIPSTZ_MPR_MPROT1_MASK
DECL|AIPSTZ_MPR_MPROT1_SHIFT|macro|AIPSTZ_MPR_MPROT1_SHIFT
DECL|AIPSTZ_MPR_MPROT1|macro|AIPSTZ_MPR_MPROT1
DECL|AIPSTZ_MPR_MPROT2_MASK|macro|AIPSTZ_MPR_MPROT2_MASK
DECL|AIPSTZ_MPR_MPROT2_SHIFT|macro|AIPSTZ_MPR_MPROT2_SHIFT
DECL|AIPSTZ_MPR_MPROT2|macro|AIPSTZ_MPR_MPROT2
DECL|AIPSTZ_MPR_MPROT3_MASK|macro|AIPSTZ_MPR_MPROT3_MASK
DECL|AIPSTZ_MPR_MPROT3_SHIFT|macro|AIPSTZ_MPR_MPROT3_SHIFT
DECL|AIPSTZ_MPR_MPROT3|macro|AIPSTZ_MPR_MPROT3
DECL|AIPSTZ_MPR_MPROT5_MASK|macro|AIPSTZ_MPR_MPROT5_MASK
DECL|AIPSTZ_MPR_MPROT5_SHIFT|macro|AIPSTZ_MPR_MPROT5_SHIFT
DECL|AIPSTZ_MPR_MPROT5|macro|AIPSTZ_MPR_MPROT5
DECL|AIPSTZ_OPACR1_OPAC10_MASK|macro|AIPSTZ_OPACR1_OPAC10_MASK
DECL|AIPSTZ_OPACR1_OPAC10_SHIFT|macro|AIPSTZ_OPACR1_OPAC10_SHIFT
DECL|AIPSTZ_OPACR1_OPAC10|macro|AIPSTZ_OPACR1_OPAC10
DECL|AIPSTZ_OPACR1_OPAC11_MASK|macro|AIPSTZ_OPACR1_OPAC11_MASK
DECL|AIPSTZ_OPACR1_OPAC11_SHIFT|macro|AIPSTZ_OPACR1_OPAC11_SHIFT
DECL|AIPSTZ_OPACR1_OPAC11|macro|AIPSTZ_OPACR1_OPAC11
DECL|AIPSTZ_OPACR1_OPAC12_MASK|macro|AIPSTZ_OPACR1_OPAC12_MASK
DECL|AIPSTZ_OPACR1_OPAC12_SHIFT|macro|AIPSTZ_OPACR1_OPAC12_SHIFT
DECL|AIPSTZ_OPACR1_OPAC12|macro|AIPSTZ_OPACR1_OPAC12
DECL|AIPSTZ_OPACR1_OPAC13_MASK|macro|AIPSTZ_OPACR1_OPAC13_MASK
DECL|AIPSTZ_OPACR1_OPAC13_SHIFT|macro|AIPSTZ_OPACR1_OPAC13_SHIFT
DECL|AIPSTZ_OPACR1_OPAC13|macro|AIPSTZ_OPACR1_OPAC13
DECL|AIPSTZ_OPACR1_OPAC14_MASK|macro|AIPSTZ_OPACR1_OPAC14_MASK
DECL|AIPSTZ_OPACR1_OPAC14_SHIFT|macro|AIPSTZ_OPACR1_OPAC14_SHIFT
DECL|AIPSTZ_OPACR1_OPAC14|macro|AIPSTZ_OPACR1_OPAC14
DECL|AIPSTZ_OPACR1_OPAC15_MASK|macro|AIPSTZ_OPACR1_OPAC15_MASK
DECL|AIPSTZ_OPACR1_OPAC15_SHIFT|macro|AIPSTZ_OPACR1_OPAC15_SHIFT
DECL|AIPSTZ_OPACR1_OPAC15|macro|AIPSTZ_OPACR1_OPAC15
DECL|AIPSTZ_OPACR1_OPAC8_MASK|macro|AIPSTZ_OPACR1_OPAC8_MASK
DECL|AIPSTZ_OPACR1_OPAC8_SHIFT|macro|AIPSTZ_OPACR1_OPAC8_SHIFT
DECL|AIPSTZ_OPACR1_OPAC8|macro|AIPSTZ_OPACR1_OPAC8
DECL|AIPSTZ_OPACR1_OPAC9_MASK|macro|AIPSTZ_OPACR1_OPAC9_MASK
DECL|AIPSTZ_OPACR1_OPAC9_SHIFT|macro|AIPSTZ_OPACR1_OPAC9_SHIFT
DECL|AIPSTZ_OPACR1_OPAC9|macro|AIPSTZ_OPACR1_OPAC9
DECL|AIPSTZ_OPACR2_OPAC16_MASK|macro|AIPSTZ_OPACR2_OPAC16_MASK
DECL|AIPSTZ_OPACR2_OPAC16_SHIFT|macro|AIPSTZ_OPACR2_OPAC16_SHIFT
DECL|AIPSTZ_OPACR2_OPAC16|macro|AIPSTZ_OPACR2_OPAC16
DECL|AIPSTZ_OPACR2_OPAC17_MASK|macro|AIPSTZ_OPACR2_OPAC17_MASK
DECL|AIPSTZ_OPACR2_OPAC17_SHIFT|macro|AIPSTZ_OPACR2_OPAC17_SHIFT
DECL|AIPSTZ_OPACR2_OPAC17|macro|AIPSTZ_OPACR2_OPAC17
DECL|AIPSTZ_OPACR2_OPAC18_MASK|macro|AIPSTZ_OPACR2_OPAC18_MASK
DECL|AIPSTZ_OPACR2_OPAC18_SHIFT|macro|AIPSTZ_OPACR2_OPAC18_SHIFT
DECL|AIPSTZ_OPACR2_OPAC18|macro|AIPSTZ_OPACR2_OPAC18
DECL|AIPSTZ_OPACR2_OPAC19_MASK|macro|AIPSTZ_OPACR2_OPAC19_MASK
DECL|AIPSTZ_OPACR2_OPAC19_SHIFT|macro|AIPSTZ_OPACR2_OPAC19_SHIFT
DECL|AIPSTZ_OPACR2_OPAC19|macro|AIPSTZ_OPACR2_OPAC19
DECL|AIPSTZ_OPACR2_OPAC20_MASK|macro|AIPSTZ_OPACR2_OPAC20_MASK
DECL|AIPSTZ_OPACR2_OPAC20_SHIFT|macro|AIPSTZ_OPACR2_OPAC20_SHIFT
DECL|AIPSTZ_OPACR2_OPAC20|macro|AIPSTZ_OPACR2_OPAC20
DECL|AIPSTZ_OPACR2_OPAC21_MASK|macro|AIPSTZ_OPACR2_OPAC21_MASK
DECL|AIPSTZ_OPACR2_OPAC21_SHIFT|macro|AIPSTZ_OPACR2_OPAC21_SHIFT
DECL|AIPSTZ_OPACR2_OPAC21|macro|AIPSTZ_OPACR2_OPAC21
DECL|AIPSTZ_OPACR2_OPAC22_MASK|macro|AIPSTZ_OPACR2_OPAC22_MASK
DECL|AIPSTZ_OPACR2_OPAC22_SHIFT|macro|AIPSTZ_OPACR2_OPAC22_SHIFT
DECL|AIPSTZ_OPACR2_OPAC22|macro|AIPSTZ_OPACR2_OPAC22
DECL|AIPSTZ_OPACR2_OPAC23_MASK|macro|AIPSTZ_OPACR2_OPAC23_MASK
DECL|AIPSTZ_OPACR2_OPAC23_SHIFT|macro|AIPSTZ_OPACR2_OPAC23_SHIFT
DECL|AIPSTZ_OPACR2_OPAC23|macro|AIPSTZ_OPACR2_OPAC23
DECL|AIPSTZ_OPACR3_OPAC24_MASK|macro|AIPSTZ_OPACR3_OPAC24_MASK
DECL|AIPSTZ_OPACR3_OPAC24_SHIFT|macro|AIPSTZ_OPACR3_OPAC24_SHIFT
DECL|AIPSTZ_OPACR3_OPAC24|macro|AIPSTZ_OPACR3_OPAC24
DECL|AIPSTZ_OPACR3_OPAC25_MASK|macro|AIPSTZ_OPACR3_OPAC25_MASK
DECL|AIPSTZ_OPACR3_OPAC25_SHIFT|macro|AIPSTZ_OPACR3_OPAC25_SHIFT
DECL|AIPSTZ_OPACR3_OPAC25|macro|AIPSTZ_OPACR3_OPAC25
DECL|AIPSTZ_OPACR3_OPAC26_MASK|macro|AIPSTZ_OPACR3_OPAC26_MASK
DECL|AIPSTZ_OPACR3_OPAC26_SHIFT|macro|AIPSTZ_OPACR3_OPAC26_SHIFT
DECL|AIPSTZ_OPACR3_OPAC26|macro|AIPSTZ_OPACR3_OPAC26
DECL|AIPSTZ_OPACR3_OPAC27_MASK|macro|AIPSTZ_OPACR3_OPAC27_MASK
DECL|AIPSTZ_OPACR3_OPAC27_SHIFT|macro|AIPSTZ_OPACR3_OPAC27_SHIFT
DECL|AIPSTZ_OPACR3_OPAC27|macro|AIPSTZ_OPACR3_OPAC27
DECL|AIPSTZ_OPACR3_OPAC28_MASK|macro|AIPSTZ_OPACR3_OPAC28_MASK
DECL|AIPSTZ_OPACR3_OPAC28_SHIFT|macro|AIPSTZ_OPACR3_OPAC28_SHIFT
DECL|AIPSTZ_OPACR3_OPAC28|macro|AIPSTZ_OPACR3_OPAC28
DECL|AIPSTZ_OPACR3_OPAC29_MASK|macro|AIPSTZ_OPACR3_OPAC29_MASK
DECL|AIPSTZ_OPACR3_OPAC29_SHIFT|macro|AIPSTZ_OPACR3_OPAC29_SHIFT
DECL|AIPSTZ_OPACR3_OPAC29|macro|AIPSTZ_OPACR3_OPAC29
DECL|AIPSTZ_OPACR3_OPAC30_MASK|macro|AIPSTZ_OPACR3_OPAC30_MASK
DECL|AIPSTZ_OPACR3_OPAC30_SHIFT|macro|AIPSTZ_OPACR3_OPAC30_SHIFT
DECL|AIPSTZ_OPACR3_OPAC30|macro|AIPSTZ_OPACR3_OPAC30
DECL|AIPSTZ_OPACR3_OPAC31_MASK|macro|AIPSTZ_OPACR3_OPAC31_MASK
DECL|AIPSTZ_OPACR3_OPAC31_SHIFT|macro|AIPSTZ_OPACR3_OPAC31_SHIFT
DECL|AIPSTZ_OPACR3_OPAC31|macro|AIPSTZ_OPACR3_OPAC31
DECL|AIPSTZ_OPACR4_OPAC32_MASK|macro|AIPSTZ_OPACR4_OPAC32_MASK
DECL|AIPSTZ_OPACR4_OPAC32_SHIFT|macro|AIPSTZ_OPACR4_OPAC32_SHIFT
DECL|AIPSTZ_OPACR4_OPAC32|macro|AIPSTZ_OPACR4_OPAC32
DECL|AIPSTZ_OPACR4_OPAC33_MASK|macro|AIPSTZ_OPACR4_OPAC33_MASK
DECL|AIPSTZ_OPACR4_OPAC33_SHIFT|macro|AIPSTZ_OPACR4_OPAC33_SHIFT
DECL|AIPSTZ_OPACR4_OPAC33|macro|AIPSTZ_OPACR4_OPAC33
DECL|AIPSTZ_OPACR_OPAC0_MASK|macro|AIPSTZ_OPACR_OPAC0_MASK
DECL|AIPSTZ_OPACR_OPAC0_SHIFT|macro|AIPSTZ_OPACR_OPAC0_SHIFT
DECL|AIPSTZ_OPACR_OPAC0|macro|AIPSTZ_OPACR_OPAC0
DECL|AIPSTZ_OPACR_OPAC1_MASK|macro|AIPSTZ_OPACR_OPAC1_MASK
DECL|AIPSTZ_OPACR_OPAC1_SHIFT|macro|AIPSTZ_OPACR_OPAC1_SHIFT
DECL|AIPSTZ_OPACR_OPAC1|macro|AIPSTZ_OPACR_OPAC1
DECL|AIPSTZ_OPACR_OPAC2_MASK|macro|AIPSTZ_OPACR_OPAC2_MASK
DECL|AIPSTZ_OPACR_OPAC2_SHIFT|macro|AIPSTZ_OPACR_OPAC2_SHIFT
DECL|AIPSTZ_OPACR_OPAC2|macro|AIPSTZ_OPACR_OPAC2
DECL|AIPSTZ_OPACR_OPAC3_MASK|macro|AIPSTZ_OPACR_OPAC3_MASK
DECL|AIPSTZ_OPACR_OPAC3_SHIFT|macro|AIPSTZ_OPACR_OPAC3_SHIFT
DECL|AIPSTZ_OPACR_OPAC3|macro|AIPSTZ_OPACR_OPAC3
DECL|AIPSTZ_OPACR_OPAC4_MASK|macro|AIPSTZ_OPACR_OPAC4_MASK
DECL|AIPSTZ_OPACR_OPAC4_SHIFT|macro|AIPSTZ_OPACR_OPAC4_SHIFT
DECL|AIPSTZ_OPACR_OPAC4|macro|AIPSTZ_OPACR_OPAC4
DECL|AIPSTZ_OPACR_OPAC5_MASK|macro|AIPSTZ_OPACR_OPAC5_MASK
DECL|AIPSTZ_OPACR_OPAC5_SHIFT|macro|AIPSTZ_OPACR_OPAC5_SHIFT
DECL|AIPSTZ_OPACR_OPAC5|macro|AIPSTZ_OPACR_OPAC5
DECL|AIPSTZ_OPACR_OPAC6_MASK|macro|AIPSTZ_OPACR_OPAC6_MASK
DECL|AIPSTZ_OPACR_OPAC6_SHIFT|macro|AIPSTZ_OPACR_OPAC6_SHIFT
DECL|AIPSTZ_OPACR_OPAC6|macro|AIPSTZ_OPACR_OPAC6
DECL|AIPSTZ_OPACR_OPAC7_MASK|macro|AIPSTZ_OPACR_OPAC7_MASK
DECL|AIPSTZ_OPACR_OPAC7_SHIFT|macro|AIPSTZ_OPACR_OPAC7_SHIFT
DECL|AIPSTZ_OPACR_OPAC7|macro|AIPSTZ_OPACR_OPAC7
DECL|AIPSTZ_Type|typedef|} AIPSTZ_Type;
DECL|ANA0|member|__IO uint32_t ANA0; /**< Value of OTP Bank1 Word5 (Analog Info.), offset: 0x4D0 */
DECL|ANA1|member|__IO uint32_t ANA1; /**< Value of OTP Bank1 Word6 (Analog Info.), offset: 0x4E0 */
DECL|ANA2|member|__IO uint32_t ANA2; /**< Value of OTP Bank1 Word7 (Analog Info.), offset: 0x4F0 */
DECL|ANATOP_EVENT0_IRQn|enumerator|ANATOP_EVENT0_IRQn = 61, /**< ANATOP interrupt */
DECL|ANATOP_EVENT1_IRQn|enumerator|ANATOP_EVENT1_IRQn = 62, /**< ANATOP interrupt */
DECL|ANATOP_TAMP_LOW_HIGH_IRQn|enumerator|ANATOP_TAMP_LOW_HIGH_IRQn = 63, /**< ANATOP interrupt */
DECL|ANATOP_TEMP_PANIC_IRQn|enumerator|ANATOP_TEMP_PANIC_IRQn = 64, /**< ANATOP interrupt */
DECL|AOI1_BASE|macro|AOI1_BASE
DECL|AOI1|macro|AOI1
DECL|AOI2_BASE|macro|AOI2_BASE
DECL|AOI2|macro|AOI2
DECL|AOI_BASE_ADDRS|macro|AOI_BASE_ADDRS
DECL|AOI_BASE_PTRS|macro|AOI_BASE_PTRS
DECL|AOI_BFCRT01_COUNT|macro|AOI_BFCRT01_COUNT
DECL|AOI_BFCRT01_PT0_AC_MASK|macro|AOI_BFCRT01_PT0_AC_MASK
DECL|AOI_BFCRT01_PT0_AC_SHIFT|macro|AOI_BFCRT01_PT0_AC_SHIFT
DECL|AOI_BFCRT01_PT0_AC|macro|AOI_BFCRT01_PT0_AC
DECL|AOI_BFCRT01_PT0_BC_MASK|macro|AOI_BFCRT01_PT0_BC_MASK
DECL|AOI_BFCRT01_PT0_BC_SHIFT|macro|AOI_BFCRT01_PT0_BC_SHIFT
DECL|AOI_BFCRT01_PT0_BC|macro|AOI_BFCRT01_PT0_BC
DECL|AOI_BFCRT01_PT0_CC_MASK|macro|AOI_BFCRT01_PT0_CC_MASK
DECL|AOI_BFCRT01_PT0_CC_SHIFT|macro|AOI_BFCRT01_PT0_CC_SHIFT
DECL|AOI_BFCRT01_PT0_CC|macro|AOI_BFCRT01_PT0_CC
DECL|AOI_BFCRT01_PT0_DC_MASK|macro|AOI_BFCRT01_PT0_DC_MASK
DECL|AOI_BFCRT01_PT0_DC_SHIFT|macro|AOI_BFCRT01_PT0_DC_SHIFT
DECL|AOI_BFCRT01_PT0_DC|macro|AOI_BFCRT01_PT0_DC
DECL|AOI_BFCRT01_PT1_AC_MASK|macro|AOI_BFCRT01_PT1_AC_MASK
DECL|AOI_BFCRT01_PT1_AC_SHIFT|macro|AOI_BFCRT01_PT1_AC_SHIFT
DECL|AOI_BFCRT01_PT1_AC|macro|AOI_BFCRT01_PT1_AC
DECL|AOI_BFCRT01_PT1_BC_MASK|macro|AOI_BFCRT01_PT1_BC_MASK
DECL|AOI_BFCRT01_PT1_BC_SHIFT|macro|AOI_BFCRT01_PT1_BC_SHIFT
DECL|AOI_BFCRT01_PT1_BC|macro|AOI_BFCRT01_PT1_BC
DECL|AOI_BFCRT01_PT1_CC_MASK|macro|AOI_BFCRT01_PT1_CC_MASK
DECL|AOI_BFCRT01_PT1_CC_SHIFT|macro|AOI_BFCRT01_PT1_CC_SHIFT
DECL|AOI_BFCRT01_PT1_CC|macro|AOI_BFCRT01_PT1_CC
DECL|AOI_BFCRT01_PT1_DC_MASK|macro|AOI_BFCRT01_PT1_DC_MASK
DECL|AOI_BFCRT01_PT1_DC_SHIFT|macro|AOI_BFCRT01_PT1_DC_SHIFT
DECL|AOI_BFCRT01_PT1_DC|macro|AOI_BFCRT01_PT1_DC
DECL|AOI_BFCRT23_COUNT|macro|AOI_BFCRT23_COUNT
DECL|AOI_BFCRT23_PT2_AC_MASK|macro|AOI_BFCRT23_PT2_AC_MASK
DECL|AOI_BFCRT23_PT2_AC_SHIFT|macro|AOI_BFCRT23_PT2_AC_SHIFT
DECL|AOI_BFCRT23_PT2_AC|macro|AOI_BFCRT23_PT2_AC
DECL|AOI_BFCRT23_PT2_BC_MASK|macro|AOI_BFCRT23_PT2_BC_MASK
DECL|AOI_BFCRT23_PT2_BC_SHIFT|macro|AOI_BFCRT23_PT2_BC_SHIFT
DECL|AOI_BFCRT23_PT2_BC|macro|AOI_BFCRT23_PT2_BC
DECL|AOI_BFCRT23_PT2_CC_MASK|macro|AOI_BFCRT23_PT2_CC_MASK
DECL|AOI_BFCRT23_PT2_CC_SHIFT|macro|AOI_BFCRT23_PT2_CC_SHIFT
DECL|AOI_BFCRT23_PT2_CC|macro|AOI_BFCRT23_PT2_CC
DECL|AOI_BFCRT23_PT2_DC_MASK|macro|AOI_BFCRT23_PT2_DC_MASK
DECL|AOI_BFCRT23_PT2_DC_SHIFT|macro|AOI_BFCRT23_PT2_DC_SHIFT
DECL|AOI_BFCRT23_PT2_DC|macro|AOI_BFCRT23_PT2_DC
DECL|AOI_BFCRT23_PT3_AC_MASK|macro|AOI_BFCRT23_PT3_AC_MASK
DECL|AOI_BFCRT23_PT3_AC_SHIFT|macro|AOI_BFCRT23_PT3_AC_SHIFT
DECL|AOI_BFCRT23_PT3_AC|macro|AOI_BFCRT23_PT3_AC
DECL|AOI_BFCRT23_PT3_BC_MASK|macro|AOI_BFCRT23_PT3_BC_MASK
DECL|AOI_BFCRT23_PT3_BC_SHIFT|macro|AOI_BFCRT23_PT3_BC_SHIFT
DECL|AOI_BFCRT23_PT3_BC|macro|AOI_BFCRT23_PT3_BC
DECL|AOI_BFCRT23_PT3_CC_MASK|macro|AOI_BFCRT23_PT3_CC_MASK
DECL|AOI_BFCRT23_PT3_CC_SHIFT|macro|AOI_BFCRT23_PT3_CC_SHIFT
DECL|AOI_BFCRT23_PT3_CC|macro|AOI_BFCRT23_PT3_CC
DECL|AOI_BFCRT23_PT3_DC_MASK|macro|AOI_BFCRT23_PT3_DC_MASK
DECL|AOI_BFCRT23_PT3_DC_SHIFT|macro|AOI_BFCRT23_PT3_DC_SHIFT
DECL|AOI_BFCRT23_PT3_DC|macro|AOI_BFCRT23_PT3_DC
DECL|AOI_Type|typedef|} AOI_Type;
DECL|ASYNCLISTADDR|member|__IO uint32_t ASYNCLISTADDR; /**< Next Asynch. Address, offset: 0x158 */
DECL|ATCOR|member|__IO uint32_t ATCOR; /**< Timer Correction Register, offset: 0x410 */
DECL|ATCR|member|__IO uint32_t ATCR; /**< Adjustable Timer Control Register, offset: 0x400 */
DECL|ATINC|member|__IO uint32_t ATINC; /**< Time-Stamping Clock Period Register, offset: 0x414 */
DECL|ATOFF|member|__IO uint32_t ATOFF; /**< Timer Offset Register, offset: 0x408 */
DECL|ATPER|member|__IO uint32_t ATPER; /**< Timer Period Register, offset: 0x40C */
DECL|ATSTMP|member|__I uint32_t ATSTMP; /**< Timestamp of Last Transmitted Frame, offset: 0x418 */
DECL|ATTR|member|__IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
DECL|ATVR|member|__IO uint32_t ATVR; /**< Timer Value Register, offset: 0x404 */
DECL|AUTOCMD12_ERR_STATUS|member|__IO uint32_t AUTOCMD12_ERR_STATUS; /**< Auto CMD12 Error Status, offset: 0x3C */
DECL|BASIC_SETTING|member|__IO uint32_t BASIC_SETTING; /**< PS Input Buffer Address, offset: 0x0 */
DECL|BAUD|member|__IO uint32_t BAUD; /**< LPUART Baud Rate Register, offset: 0x10 */
DECL|BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_MASK|macro|BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_MASK
DECL|BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_SHIFT|macro|BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_SHIFT
DECL|BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK|macro|BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK
DECL|BEE_ADDR_OFFSET0_ADDR_OFFSET0_MASK|macro|BEE_ADDR_OFFSET0_ADDR_OFFSET0_MASK
DECL|BEE_ADDR_OFFSET0_ADDR_OFFSET0_SHIFT|macro|BEE_ADDR_OFFSET0_ADDR_OFFSET0_SHIFT
DECL|BEE_ADDR_OFFSET0_ADDR_OFFSET0|macro|BEE_ADDR_OFFSET0_ADDR_OFFSET0
DECL|BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_MASK|macro|BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_MASK
DECL|BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_SHIFT|macro|BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_SHIFT
DECL|BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK|macro|BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK
DECL|BEE_ADDR_OFFSET1_ADDR_OFFSET0_MASK|macro|BEE_ADDR_OFFSET1_ADDR_OFFSET0_MASK
DECL|BEE_ADDR_OFFSET1_ADDR_OFFSET0_SHIFT|macro|BEE_ADDR_OFFSET1_ADDR_OFFSET0_SHIFT
DECL|BEE_ADDR_OFFSET1_ADDR_OFFSET0|macro|BEE_ADDR_OFFSET1_ADDR_OFFSET0
DECL|BEE_AES_KEY0_W0_KEY0_MASK|macro|BEE_AES_KEY0_W0_KEY0_MASK
DECL|BEE_AES_KEY0_W0_KEY0_SHIFT|macro|BEE_AES_KEY0_W0_KEY0_SHIFT
DECL|BEE_AES_KEY0_W0_KEY0|macro|BEE_AES_KEY0_W0_KEY0
DECL|BEE_AES_KEY0_W1_KEY1_MASK|macro|BEE_AES_KEY0_W1_KEY1_MASK
DECL|BEE_AES_KEY0_W1_KEY1_SHIFT|macro|BEE_AES_KEY0_W1_KEY1_SHIFT
DECL|BEE_AES_KEY0_W1_KEY1|macro|BEE_AES_KEY0_W1_KEY1
DECL|BEE_AES_KEY0_W2_KEY2_MASK|macro|BEE_AES_KEY0_W2_KEY2_MASK
DECL|BEE_AES_KEY0_W2_KEY2_SHIFT|macro|BEE_AES_KEY0_W2_KEY2_SHIFT
DECL|BEE_AES_KEY0_W2_KEY2|macro|BEE_AES_KEY0_W2_KEY2
DECL|BEE_AES_KEY0_W3_KEY3_MASK|macro|BEE_AES_KEY0_W3_KEY3_MASK
DECL|BEE_AES_KEY0_W3_KEY3_SHIFT|macro|BEE_AES_KEY0_W3_KEY3_SHIFT
DECL|BEE_AES_KEY0_W3_KEY3|macro|BEE_AES_KEY0_W3_KEY3
DECL|BEE_BASE_ADDRS|macro|BEE_BASE_ADDRS
DECL|BEE_BASE_PTRS|macro|BEE_BASE_PTRS
DECL|BEE_BASE|macro|BEE_BASE
DECL|BEE_CTRL_AC_PROT_EN_LOCK_MASK|macro|BEE_CTRL_AC_PROT_EN_LOCK_MASK
DECL|BEE_CTRL_AC_PROT_EN_LOCK_SHIFT|macro|BEE_CTRL_AC_PROT_EN_LOCK_SHIFT
DECL|BEE_CTRL_AC_PROT_EN_LOCK|macro|BEE_CTRL_AC_PROT_EN_LOCK
DECL|BEE_CTRL_AC_PROT_EN_MASK|macro|BEE_CTRL_AC_PROT_EN_MASK
DECL|BEE_CTRL_AC_PROT_EN_SHIFT|macro|BEE_CTRL_AC_PROT_EN_SHIFT
DECL|BEE_CTRL_AC_PROT_EN|macro|BEE_CTRL_AC_PROT_EN
DECL|BEE_CTRL_BEE_ENABLE_LOCK_MASK|macro|BEE_CTRL_BEE_ENABLE_LOCK_MASK
DECL|BEE_CTRL_BEE_ENABLE_LOCK_SHIFT|macro|BEE_CTRL_BEE_ENABLE_LOCK_SHIFT
DECL|BEE_CTRL_BEE_ENABLE_LOCK|macro|BEE_CTRL_BEE_ENABLE_LOCK
DECL|BEE_CTRL_BEE_ENABLE_MASK|macro|BEE_CTRL_BEE_ENABLE_MASK
DECL|BEE_CTRL_BEE_ENABLE_SHIFT|macro|BEE_CTRL_BEE_ENABLE_SHIFT
DECL|BEE_CTRL_BEE_ENABLE|macro|BEE_CTRL_BEE_ENABLE
DECL|BEE_CTRL_CTRL_AES_MODE_R0_LOCK_MASK|macro|BEE_CTRL_CTRL_AES_MODE_R0_LOCK_MASK
DECL|BEE_CTRL_CTRL_AES_MODE_R0_LOCK_SHIFT|macro|BEE_CTRL_CTRL_AES_MODE_R0_LOCK_SHIFT
DECL|BEE_CTRL_CTRL_AES_MODE_R0_LOCK|macro|BEE_CTRL_CTRL_AES_MODE_R0_LOCK
DECL|BEE_CTRL_CTRL_AES_MODE_R0_MASK|macro|BEE_CTRL_CTRL_AES_MODE_R0_MASK
DECL|BEE_CTRL_CTRL_AES_MODE_R0_SHIFT|macro|BEE_CTRL_CTRL_AES_MODE_R0_SHIFT
DECL|BEE_CTRL_CTRL_AES_MODE_R0|macro|BEE_CTRL_CTRL_AES_MODE_R0
DECL|BEE_CTRL_CTRL_AES_MODE_R1_LOCK_MASK|macro|BEE_CTRL_CTRL_AES_MODE_R1_LOCK_MASK
DECL|BEE_CTRL_CTRL_AES_MODE_R1_LOCK_SHIFT|macro|BEE_CTRL_CTRL_AES_MODE_R1_LOCK_SHIFT
DECL|BEE_CTRL_CTRL_AES_MODE_R1_LOCK|macro|BEE_CTRL_CTRL_AES_MODE_R1_LOCK
DECL|BEE_CTRL_CTRL_AES_MODE_R1_MASK|macro|BEE_CTRL_CTRL_AES_MODE_R1_MASK
DECL|BEE_CTRL_CTRL_AES_MODE_R1_SHIFT|macro|BEE_CTRL_CTRL_AES_MODE_R1_SHIFT
DECL|BEE_CTRL_CTRL_AES_MODE_R1|macro|BEE_CTRL_CTRL_AES_MODE_R1
DECL|BEE_CTRL_CTRL_CLK_EN_LOCK_MASK|macro|BEE_CTRL_CTRL_CLK_EN_LOCK_MASK
DECL|BEE_CTRL_CTRL_CLK_EN_LOCK_SHIFT|macro|BEE_CTRL_CTRL_CLK_EN_LOCK_SHIFT
DECL|BEE_CTRL_CTRL_CLK_EN_LOCK|macro|BEE_CTRL_CTRL_CLK_EN_LOCK
DECL|BEE_CTRL_CTRL_CLK_EN_MASK|macro|BEE_CTRL_CTRL_CLK_EN_MASK
DECL|BEE_CTRL_CTRL_CLK_EN_SHIFT|macro|BEE_CTRL_CTRL_CLK_EN_SHIFT
DECL|BEE_CTRL_CTRL_CLK_EN|macro|BEE_CTRL_CTRL_CLK_EN
DECL|BEE_CTRL_CTRL_SFTRST_N_LOCK_MASK|macro|BEE_CTRL_CTRL_SFTRST_N_LOCK_MASK
DECL|BEE_CTRL_CTRL_SFTRST_N_LOCK_SHIFT|macro|BEE_CTRL_CTRL_SFTRST_N_LOCK_SHIFT
DECL|BEE_CTRL_CTRL_SFTRST_N_LOCK|macro|BEE_CTRL_CTRL_SFTRST_N_LOCK
DECL|BEE_CTRL_CTRL_SFTRST_N_MASK|macro|BEE_CTRL_CTRL_SFTRST_N_MASK
DECL|BEE_CTRL_CTRL_SFTRST_N_SHIFT|macro|BEE_CTRL_CTRL_SFTRST_N_SHIFT
DECL|BEE_CTRL_CTRL_SFTRST_N|macro|BEE_CTRL_CTRL_SFTRST_N
DECL|BEE_CTRL_KEY_REGION_SEL_LOCK_MASK|macro|BEE_CTRL_KEY_REGION_SEL_LOCK_MASK
DECL|BEE_CTRL_KEY_REGION_SEL_LOCK_SHIFT|macro|BEE_CTRL_KEY_REGION_SEL_LOCK_SHIFT
DECL|BEE_CTRL_KEY_REGION_SEL_LOCK|macro|BEE_CTRL_KEY_REGION_SEL_LOCK
DECL|BEE_CTRL_KEY_REGION_SEL_MASK|macro|BEE_CTRL_KEY_REGION_SEL_MASK
DECL|BEE_CTRL_KEY_REGION_SEL_SHIFT|macro|BEE_CTRL_KEY_REGION_SEL_SHIFT
DECL|BEE_CTRL_KEY_REGION_SEL|macro|BEE_CTRL_KEY_REGION_SEL
DECL|BEE_CTRL_KEY_VALID_LOCK_MASK|macro|BEE_CTRL_KEY_VALID_LOCK_MASK
DECL|BEE_CTRL_KEY_VALID_LOCK_SHIFT|macro|BEE_CTRL_KEY_VALID_LOCK_SHIFT
DECL|BEE_CTRL_KEY_VALID_LOCK|macro|BEE_CTRL_KEY_VALID_LOCK
DECL|BEE_CTRL_KEY_VALID_MASK|macro|BEE_CTRL_KEY_VALID_MASK
DECL|BEE_CTRL_KEY_VALID_SHIFT|macro|BEE_CTRL_KEY_VALID_SHIFT
DECL|BEE_CTRL_KEY_VALID|macro|BEE_CTRL_KEY_VALID
DECL|BEE_CTRL_LITTLE_ENDIAN_LOCK_MASK|macro|BEE_CTRL_LITTLE_ENDIAN_LOCK_MASK
DECL|BEE_CTRL_LITTLE_ENDIAN_LOCK_SHIFT|macro|BEE_CTRL_LITTLE_ENDIAN_LOCK_SHIFT
DECL|BEE_CTRL_LITTLE_ENDIAN_LOCK|macro|BEE_CTRL_LITTLE_ENDIAN_LOCK
DECL|BEE_CTRL_LITTLE_ENDIAN_MASK|macro|BEE_CTRL_LITTLE_ENDIAN_MASK
DECL|BEE_CTRL_LITTLE_ENDIAN_SHIFT|macro|BEE_CTRL_LITTLE_ENDIAN_SHIFT
DECL|BEE_CTRL_LITTLE_ENDIAN|macro|BEE_CTRL_LITTLE_ENDIAN
DECL|BEE_CTRL_REGION0_KEY_LOCK_MASK|macro|BEE_CTRL_REGION0_KEY_LOCK_MASK
DECL|BEE_CTRL_REGION0_KEY_LOCK_SHIFT|macro|BEE_CTRL_REGION0_KEY_LOCK_SHIFT
DECL|BEE_CTRL_REGION0_KEY_LOCK|macro|BEE_CTRL_REGION0_KEY_LOCK
DECL|BEE_CTRL_REGION1_ADDR_LOCK_MASK|macro|BEE_CTRL_REGION1_ADDR_LOCK_MASK
DECL|BEE_CTRL_REGION1_ADDR_LOCK_SHIFT|macro|BEE_CTRL_REGION1_ADDR_LOCK_SHIFT
DECL|BEE_CTRL_REGION1_ADDR_LOCK|macro|BEE_CTRL_REGION1_ADDR_LOCK
DECL|BEE_CTRL_REGION1_KEY_LOCK_MASK|macro|BEE_CTRL_REGION1_KEY_LOCK_MASK
DECL|BEE_CTRL_REGION1_KEY_LOCK_SHIFT|macro|BEE_CTRL_REGION1_KEY_LOCK_SHIFT
DECL|BEE_CTRL_REGION1_KEY_LOCK|macro|BEE_CTRL_REGION1_KEY_LOCK
DECL|BEE_CTRL_SECURITY_LEVEL_R0_LOCK_MASK|macro|BEE_CTRL_SECURITY_LEVEL_R0_LOCK_MASK
DECL|BEE_CTRL_SECURITY_LEVEL_R0_LOCK_SHIFT|macro|BEE_CTRL_SECURITY_LEVEL_R0_LOCK_SHIFT
DECL|BEE_CTRL_SECURITY_LEVEL_R0_LOCK|macro|BEE_CTRL_SECURITY_LEVEL_R0_LOCK
DECL|BEE_CTRL_SECURITY_LEVEL_R0_MASK|macro|BEE_CTRL_SECURITY_LEVEL_R0_MASK
DECL|BEE_CTRL_SECURITY_LEVEL_R0_SHIFT|macro|BEE_CTRL_SECURITY_LEVEL_R0_SHIFT
DECL|BEE_CTRL_SECURITY_LEVEL_R0|macro|BEE_CTRL_SECURITY_LEVEL_R0
DECL|BEE_CTRL_SECURITY_LEVEL_R1_LOCK_MASK|macro|BEE_CTRL_SECURITY_LEVEL_R1_LOCK_MASK
DECL|BEE_CTRL_SECURITY_LEVEL_R1_LOCK_SHIFT|macro|BEE_CTRL_SECURITY_LEVEL_R1_LOCK_SHIFT
DECL|BEE_CTRL_SECURITY_LEVEL_R1_LOCK|macro|BEE_CTRL_SECURITY_LEVEL_R1_LOCK
DECL|BEE_CTRL_SECURITY_LEVEL_R1_MASK|macro|BEE_CTRL_SECURITY_LEVEL_R1_MASK
DECL|BEE_CTRL_SECURITY_LEVEL_R1_SHIFT|macro|BEE_CTRL_SECURITY_LEVEL_R1_SHIFT
DECL|BEE_CTRL_SECURITY_LEVEL_R1|macro|BEE_CTRL_SECURITY_LEVEL_R1
DECL|BEE_CTR_NONCE0_W0_NONCE00_MASK|macro|BEE_CTR_NONCE0_W0_NONCE00_MASK
DECL|BEE_CTR_NONCE0_W0_NONCE00_SHIFT|macro|BEE_CTR_NONCE0_W0_NONCE00_SHIFT
DECL|BEE_CTR_NONCE0_W0_NONCE00|macro|BEE_CTR_NONCE0_W0_NONCE00
DECL|BEE_CTR_NONCE0_W1_NONCE01_MASK|macro|BEE_CTR_NONCE0_W1_NONCE01_MASK
DECL|BEE_CTR_NONCE0_W1_NONCE01_SHIFT|macro|BEE_CTR_NONCE0_W1_NONCE01_SHIFT
DECL|BEE_CTR_NONCE0_W1_NONCE01|macro|BEE_CTR_NONCE0_W1_NONCE01
DECL|BEE_CTR_NONCE0_W2_NONCE02_MASK|macro|BEE_CTR_NONCE0_W2_NONCE02_MASK
DECL|BEE_CTR_NONCE0_W2_NONCE02_SHIFT|macro|BEE_CTR_NONCE0_W2_NONCE02_SHIFT
DECL|BEE_CTR_NONCE0_W2_NONCE02|macro|BEE_CTR_NONCE0_W2_NONCE02
DECL|BEE_CTR_NONCE0_W3_NONCE03_MASK|macro|BEE_CTR_NONCE0_W3_NONCE03_MASK
DECL|BEE_CTR_NONCE0_W3_NONCE03_SHIFT|macro|BEE_CTR_NONCE0_W3_NONCE03_SHIFT
DECL|BEE_CTR_NONCE0_W3_NONCE03|macro|BEE_CTR_NONCE0_W3_NONCE03
DECL|BEE_CTR_NONCE1_W0_NONCE10_MASK|macro|BEE_CTR_NONCE1_W0_NONCE10_MASK
DECL|BEE_CTR_NONCE1_W0_NONCE10_SHIFT|macro|BEE_CTR_NONCE1_W0_NONCE10_SHIFT
DECL|BEE_CTR_NONCE1_W0_NONCE10|macro|BEE_CTR_NONCE1_W0_NONCE10
DECL|BEE_CTR_NONCE1_W1_NONCE11_MASK|macro|BEE_CTR_NONCE1_W1_NONCE11_MASK
DECL|BEE_CTR_NONCE1_W1_NONCE11_SHIFT|macro|BEE_CTR_NONCE1_W1_NONCE11_SHIFT
DECL|BEE_CTR_NONCE1_W1_NONCE11|macro|BEE_CTR_NONCE1_W1_NONCE11
DECL|BEE_CTR_NONCE1_W2_NONCE12_MASK|macro|BEE_CTR_NONCE1_W2_NONCE12_MASK
DECL|BEE_CTR_NONCE1_W2_NONCE12_SHIFT|macro|BEE_CTR_NONCE1_W2_NONCE12_SHIFT
DECL|BEE_CTR_NONCE1_W2_NONCE12|macro|BEE_CTR_NONCE1_W2_NONCE12
DECL|BEE_CTR_NONCE1_W3_NONCE13_MASK|macro|BEE_CTR_NONCE1_W3_NONCE13_MASK
DECL|BEE_CTR_NONCE1_W3_NONCE13_SHIFT|macro|BEE_CTR_NONCE1_W3_NONCE13_SHIFT
DECL|BEE_CTR_NONCE1_W3_NONCE13|macro|BEE_CTR_NONCE1_W3_NONCE13
DECL|BEE_IRQn|enumerator|BEE_IRQn = 55, /**< BEE interrupt */
DECL|BEE_REGION1_BOT_REGION1_BOT_MASK|macro|BEE_REGION1_BOT_REGION1_BOT_MASK
DECL|BEE_REGION1_BOT_REGION1_BOT_SHIFT|macro|BEE_REGION1_BOT_REGION1_BOT_SHIFT
DECL|BEE_REGION1_BOT_REGION1_BOT|macro|BEE_REGION1_BOT_REGION1_BOT
DECL|BEE_REGION1_TOP_REGION1_TOP_MASK|macro|BEE_REGION1_TOP_REGION1_TOP_MASK
DECL|BEE_REGION1_TOP_REGION1_TOP_SHIFT|macro|BEE_REGION1_TOP_REGION1_TOP_SHIFT
DECL|BEE_REGION1_TOP_REGION1_TOP|macro|BEE_REGION1_TOP_REGION1_TOP
DECL|BEE_STATUS_BEE_IDLE_MASK|macro|BEE_STATUS_BEE_IDLE_MASK
DECL|BEE_STATUS_BEE_IDLE_SHIFT|macro|BEE_STATUS_BEE_IDLE_SHIFT
DECL|BEE_STATUS_BEE_IDLE|macro|BEE_STATUS_BEE_IDLE
DECL|BEE_STATUS_IRQ_VEC_MASK|macro|BEE_STATUS_IRQ_VEC_MASK
DECL|BEE_STATUS_IRQ_VEC_SHIFT|macro|BEE_STATUS_IRQ_VEC_SHIFT
DECL|BEE_STATUS_IRQ_VEC|macro|BEE_STATUS_IRQ_VEC
DECL|BEE_Type|typedef|} BEE_Type;
DECL|BEE|macro|BEE
DECL|BFCRT01|member|__IO uint16_t BFCRT01; /**< Boolean Function Term 0 and 1 Configuration Register for EVENTn, array offset: 0x0, array step: 0x4 */
DECL|BFCRT23|member|__IO uint16_t BFCRT23; /**< Boolean Function Term 2 and 3 Configuration Register for EVENTn, array offset: 0x2, array step: 0x4 */
DECL|BFCRT|member|} BFCRT[4];
DECL|BITER_ELINKNO|member|__IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
DECL|BITER_ELINKYES|member|__IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
DECL|BLK_ATT|member|__IO uint32_t BLK_ATT; /**< Block Attributes, offset: 0x4 */
DECL|BMCR0|member|__IO uint32_t BMCR0; /**< Master Bus (AXI) Control Register 0, offset: 0x8 */
DECL|BMCR1|member|__IO uint32_t BMCR1; /**< Master Bus (AXI) Control Register 1, offset: 0xC */
DECL|BR|member|__IO uint32_t BR[9]; /**< Base Register 0 (For SDRAM CS0 device)..Base Register 8 (For NAND device), array offset: 0x10, array step: 0x4 */
DECL|BURSTSIZE|member|__IO uint32_t BURSTSIZE; /**< Programmable Burst Size, offset: 0x160 */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /**< Cortex-M7 Bus Fault Interrupt */
DECL|CACRR|member|__IO uint32_t CACRR; /**< CCM Arm Clock Root Register, offset: 0x10 */
DECL|CAL|member|__IO uint32_t CAL; /**< Calibration value register, offset: 0x58 */
DECL|CAN1_BASE|macro|CAN1_BASE
DECL|CAN1_IRQn|enumerator|CAN1_IRQn = 36, /**< CAN1 interrupt */
DECL|CAN1|macro|CAN1
DECL|CAN2_BASE|macro|CAN2_BASE
DECL|CAN2_IRQn|enumerator|CAN2_IRQn = 37, /**< CAN2 interrupt */
DECL|CAN2|macro|CAN2
DECL|CAN_BASE_ADDRS|macro|CAN_BASE_ADDRS
DECL|CAN_BASE_PTRS|macro|CAN_BASE_PTRS
DECL|CAN_Bus_Off_IRQS|macro|CAN_Bus_Off_IRQS
DECL|CAN_CRCR_MBCRC_MASK|macro|CAN_CRCR_MBCRC_MASK
DECL|CAN_CRCR_MBCRC_SHIFT|macro|CAN_CRCR_MBCRC_SHIFT
DECL|CAN_CRCR_MBCRC|macro|CAN_CRCR_MBCRC
DECL|CAN_CRCR_TXCRC_MASK|macro|CAN_CRCR_TXCRC_MASK
DECL|CAN_CRCR_TXCRC_SHIFT|macro|CAN_CRCR_TXCRC_SHIFT
DECL|CAN_CRCR_TXCRC|macro|CAN_CRCR_TXCRC
DECL|CAN_CS_CODE_MASK|macro|CAN_CS_CODE_MASK
DECL|CAN_CS_CODE_SHIFT|macro|CAN_CS_CODE_SHIFT
DECL|CAN_CS_CODE|macro|CAN_CS_CODE
DECL|CAN_CS_COUNT|macro|CAN_CS_COUNT
DECL|CAN_CS_DLC_MASK|macro|CAN_CS_DLC_MASK
DECL|CAN_CS_DLC_SHIFT|macro|CAN_CS_DLC_SHIFT
DECL|CAN_CS_DLC|macro|CAN_CS_DLC
DECL|CAN_CS_IDE_MASK|macro|CAN_CS_IDE_MASK
DECL|CAN_CS_IDE_SHIFT|macro|CAN_CS_IDE_SHIFT
DECL|CAN_CS_IDE|macro|CAN_CS_IDE
DECL|CAN_CS_RTR_MASK|macro|CAN_CS_RTR_MASK
DECL|CAN_CS_RTR_SHIFT|macro|CAN_CS_RTR_SHIFT
DECL|CAN_CS_RTR|macro|CAN_CS_RTR
DECL|CAN_CS_SRR_MASK|macro|CAN_CS_SRR_MASK
DECL|CAN_CS_SRR_SHIFT|macro|CAN_CS_SRR_SHIFT
DECL|CAN_CS_SRR|macro|CAN_CS_SRR
DECL|CAN_CS_TIME_STAMP_MASK|macro|CAN_CS_TIME_STAMP_MASK
DECL|CAN_CS_TIME_STAMP_SHIFT|macro|CAN_CS_TIME_STAMP_SHIFT
DECL|CAN_CS_TIME_STAMP|macro|CAN_CS_TIME_STAMP
DECL|CAN_CTRL1_BOFFMSK_MASK|macro|CAN_CTRL1_BOFFMSK_MASK
DECL|CAN_CTRL1_BOFFMSK_SHIFT|macro|CAN_CTRL1_BOFFMSK_SHIFT
DECL|CAN_CTRL1_BOFFMSK|macro|CAN_CTRL1_BOFFMSK
DECL|CAN_CTRL1_BOFFREC_MASK|macro|CAN_CTRL1_BOFFREC_MASK
DECL|CAN_CTRL1_BOFFREC_SHIFT|macro|CAN_CTRL1_BOFFREC_SHIFT
DECL|CAN_CTRL1_BOFFREC|macro|CAN_CTRL1_BOFFREC
DECL|CAN_CTRL1_ERRMSK_MASK|macro|CAN_CTRL1_ERRMSK_MASK
DECL|CAN_CTRL1_ERRMSK_SHIFT|macro|CAN_CTRL1_ERRMSK_SHIFT
DECL|CAN_CTRL1_ERRMSK|macro|CAN_CTRL1_ERRMSK
DECL|CAN_CTRL1_LBUF_MASK|macro|CAN_CTRL1_LBUF_MASK
DECL|CAN_CTRL1_LBUF_SHIFT|macro|CAN_CTRL1_LBUF_SHIFT
DECL|CAN_CTRL1_LBUF|macro|CAN_CTRL1_LBUF
DECL|CAN_CTRL1_LOM_MASK|macro|CAN_CTRL1_LOM_MASK
DECL|CAN_CTRL1_LOM_SHIFT|macro|CAN_CTRL1_LOM_SHIFT
DECL|CAN_CTRL1_LOM|macro|CAN_CTRL1_LOM
DECL|CAN_CTRL1_LPB_MASK|macro|CAN_CTRL1_LPB_MASK
DECL|CAN_CTRL1_LPB_SHIFT|macro|CAN_CTRL1_LPB_SHIFT
DECL|CAN_CTRL1_LPB|macro|CAN_CTRL1_LPB
DECL|CAN_CTRL1_PRESDIV_MASK|macro|CAN_CTRL1_PRESDIV_MASK
DECL|CAN_CTRL1_PRESDIV_SHIFT|macro|CAN_CTRL1_PRESDIV_SHIFT
DECL|CAN_CTRL1_PRESDIV|macro|CAN_CTRL1_PRESDIV
DECL|CAN_CTRL1_PROPSEG_MASK|macro|CAN_CTRL1_PROPSEG_MASK
DECL|CAN_CTRL1_PROPSEG_SHIFT|macro|CAN_CTRL1_PROPSEG_SHIFT
DECL|CAN_CTRL1_PROPSEG|macro|CAN_CTRL1_PROPSEG
DECL|CAN_CTRL1_PSEG1_MASK|macro|CAN_CTRL1_PSEG1_MASK
DECL|CAN_CTRL1_PSEG1_SHIFT|macro|CAN_CTRL1_PSEG1_SHIFT
DECL|CAN_CTRL1_PSEG1|macro|CAN_CTRL1_PSEG1
DECL|CAN_CTRL1_PSEG2_MASK|macro|CAN_CTRL1_PSEG2_MASK
DECL|CAN_CTRL1_PSEG2_SHIFT|macro|CAN_CTRL1_PSEG2_SHIFT
DECL|CAN_CTRL1_PSEG2|macro|CAN_CTRL1_PSEG2
DECL|CAN_CTRL1_RJW_MASK|macro|CAN_CTRL1_RJW_MASK
DECL|CAN_CTRL1_RJW_SHIFT|macro|CAN_CTRL1_RJW_SHIFT
DECL|CAN_CTRL1_RJW|macro|CAN_CTRL1_RJW
DECL|CAN_CTRL1_RWRNMSK_MASK|macro|CAN_CTRL1_RWRNMSK_MASK
DECL|CAN_CTRL1_RWRNMSK_SHIFT|macro|CAN_CTRL1_RWRNMSK_SHIFT
DECL|CAN_CTRL1_RWRNMSK|macro|CAN_CTRL1_RWRNMSK
DECL|CAN_CTRL1_SMP_MASK|macro|CAN_CTRL1_SMP_MASK
DECL|CAN_CTRL1_SMP_SHIFT|macro|CAN_CTRL1_SMP_SHIFT
DECL|CAN_CTRL1_SMP|macro|CAN_CTRL1_SMP
DECL|CAN_CTRL1_TSYN_MASK|macro|CAN_CTRL1_TSYN_MASK
DECL|CAN_CTRL1_TSYN_SHIFT|macro|CAN_CTRL1_TSYN_SHIFT
DECL|CAN_CTRL1_TSYN|macro|CAN_CTRL1_TSYN
DECL|CAN_CTRL1_TWRNMSK_MASK|macro|CAN_CTRL1_TWRNMSK_MASK
DECL|CAN_CTRL1_TWRNMSK_SHIFT|macro|CAN_CTRL1_TWRNMSK_SHIFT
DECL|CAN_CTRL1_TWRNMSK|macro|CAN_CTRL1_TWRNMSK
DECL|CAN_CTRL2_EACEN_MASK|macro|CAN_CTRL2_EACEN_MASK
DECL|CAN_CTRL2_EACEN_SHIFT|macro|CAN_CTRL2_EACEN_SHIFT
DECL|CAN_CTRL2_EACEN|macro|CAN_CTRL2_EACEN
DECL|CAN_CTRL2_MRP_MASK|macro|CAN_CTRL2_MRP_MASK
DECL|CAN_CTRL2_MRP_SHIFT|macro|CAN_CTRL2_MRP_SHIFT
DECL|CAN_CTRL2_MRP|macro|CAN_CTRL2_MRP
DECL|CAN_CTRL2_RFFN_MASK|macro|CAN_CTRL2_RFFN_MASK
DECL|CAN_CTRL2_RFFN_SHIFT|macro|CAN_CTRL2_RFFN_SHIFT
DECL|CAN_CTRL2_RFFN|macro|CAN_CTRL2_RFFN
DECL|CAN_CTRL2_RRS_MASK|macro|CAN_CTRL2_RRS_MASK
DECL|CAN_CTRL2_RRS_SHIFT|macro|CAN_CTRL2_RRS_SHIFT
DECL|CAN_CTRL2_RRS|macro|CAN_CTRL2_RRS
DECL|CAN_CTRL2_TASD_MASK|macro|CAN_CTRL2_TASD_MASK
DECL|CAN_CTRL2_TASD_SHIFT|macro|CAN_CTRL2_TASD_SHIFT
DECL|CAN_CTRL2_TASD|macro|CAN_CTRL2_TASD
DECL|CAN_CTRL2_WRMFRZ_MASK|macro|CAN_CTRL2_WRMFRZ_MASK
DECL|CAN_CTRL2_WRMFRZ_SHIFT|macro|CAN_CTRL2_WRMFRZ_SHIFT
DECL|CAN_CTRL2_WRMFRZ|macro|CAN_CTRL2_WRMFRZ
DECL|CAN_ECR_RXERRCNT_MASK|macro|CAN_ECR_RXERRCNT_MASK
DECL|CAN_ECR_RXERRCNT_SHIFT|macro|CAN_ECR_RXERRCNT_SHIFT
DECL|CAN_ECR_RXERRCNT|macro|CAN_ECR_RXERRCNT
DECL|CAN_ECR_RX_ERR_COUNTER_MASK|macro|CAN_ECR_RX_ERR_COUNTER_MASK
DECL|CAN_ECR_RX_ERR_COUNTER_SHIFT|macro|CAN_ECR_RX_ERR_COUNTER_SHIFT
DECL|CAN_ECR_RX_ERR_COUNTER|macro|CAN_ECR_RX_ERR_COUNTER
DECL|CAN_ECR_TXERRCNT_MASK|macro|CAN_ECR_TXERRCNT_MASK
DECL|CAN_ECR_TXERRCNT_SHIFT|macro|CAN_ECR_TXERRCNT_SHIFT
DECL|CAN_ECR_TXERRCNT|macro|CAN_ECR_TXERRCNT
DECL|CAN_ECR_TX_ERR_COUNTER_MASK|macro|CAN_ECR_TX_ERR_COUNTER_MASK
DECL|CAN_ECR_TX_ERR_COUNTER_SHIFT|macro|CAN_ECR_TX_ERR_COUNTER_SHIFT
DECL|CAN_ECR_TX_ERR_COUNTER|macro|CAN_ECR_TX_ERR_COUNTER
DECL|CAN_ESR1_ACKERR_MASK|macro|CAN_ESR1_ACKERR_MASK
DECL|CAN_ESR1_ACKERR_SHIFT|macro|CAN_ESR1_ACKERR_SHIFT
DECL|CAN_ESR1_ACKERR|macro|CAN_ESR1_ACKERR
DECL|CAN_ESR1_BIT0ERR_MASK|macro|CAN_ESR1_BIT0ERR_MASK
DECL|CAN_ESR1_BIT0ERR_SHIFT|macro|CAN_ESR1_BIT0ERR_SHIFT
DECL|CAN_ESR1_BIT0ERR|macro|CAN_ESR1_BIT0ERR
DECL|CAN_ESR1_BIT1ERR_MASK|macro|CAN_ESR1_BIT1ERR_MASK
DECL|CAN_ESR1_BIT1ERR_SHIFT|macro|CAN_ESR1_BIT1ERR_SHIFT
DECL|CAN_ESR1_BIT1ERR|macro|CAN_ESR1_BIT1ERR
DECL|CAN_ESR1_BOFFINT_MASK|macro|CAN_ESR1_BOFFINT_MASK
DECL|CAN_ESR1_BOFFINT_SHIFT|macro|CAN_ESR1_BOFFINT_SHIFT
DECL|CAN_ESR1_BOFFINT|macro|CAN_ESR1_BOFFINT
DECL|CAN_ESR1_CRCERR_MASK|macro|CAN_ESR1_CRCERR_MASK
DECL|CAN_ESR1_CRCERR_SHIFT|macro|CAN_ESR1_CRCERR_SHIFT
DECL|CAN_ESR1_CRCERR|macro|CAN_ESR1_CRCERR
DECL|CAN_ESR1_ERRINT_MASK|macro|CAN_ESR1_ERRINT_MASK
DECL|CAN_ESR1_ERRINT_SHIFT|macro|CAN_ESR1_ERRINT_SHIFT
DECL|CAN_ESR1_ERRINT|macro|CAN_ESR1_ERRINT
DECL|CAN_ESR1_FLTCONF_MASK|macro|CAN_ESR1_FLTCONF_MASK
DECL|CAN_ESR1_FLTCONF_SHIFT|macro|CAN_ESR1_FLTCONF_SHIFT
DECL|CAN_ESR1_FLTCONF|macro|CAN_ESR1_FLTCONF
DECL|CAN_ESR1_FRMERR_MASK|macro|CAN_ESR1_FRMERR_MASK
DECL|CAN_ESR1_FRMERR_SHIFT|macro|CAN_ESR1_FRMERR_SHIFT
DECL|CAN_ESR1_FRMERR|macro|CAN_ESR1_FRMERR
DECL|CAN_ESR1_IDLE_MASK|macro|CAN_ESR1_IDLE_MASK
DECL|CAN_ESR1_IDLE_SHIFT|macro|CAN_ESR1_IDLE_SHIFT
DECL|CAN_ESR1_IDLE|macro|CAN_ESR1_IDLE
DECL|CAN_ESR1_RWRNINT_MASK|macro|CAN_ESR1_RWRNINT_MASK
DECL|CAN_ESR1_RWRNINT_SHIFT|macro|CAN_ESR1_RWRNINT_SHIFT
DECL|CAN_ESR1_RWRNINT|macro|CAN_ESR1_RWRNINT
DECL|CAN_ESR1_RXWRN_MASK|macro|CAN_ESR1_RXWRN_MASK
DECL|CAN_ESR1_RXWRN_SHIFT|macro|CAN_ESR1_RXWRN_SHIFT
DECL|CAN_ESR1_RXWRN|macro|CAN_ESR1_RXWRN
DECL|CAN_ESR1_RX_MASK|macro|CAN_ESR1_RX_MASK
DECL|CAN_ESR1_RX_SHIFT|macro|CAN_ESR1_RX_SHIFT
DECL|CAN_ESR1_RX|macro|CAN_ESR1_RX
DECL|CAN_ESR1_STFERR_MASK|macro|CAN_ESR1_STFERR_MASK
DECL|CAN_ESR1_STFERR_SHIFT|macro|CAN_ESR1_STFERR_SHIFT
DECL|CAN_ESR1_STFERR|macro|CAN_ESR1_STFERR
DECL|CAN_ESR1_SYNCH_MASK|macro|CAN_ESR1_SYNCH_MASK
DECL|CAN_ESR1_SYNCH_SHIFT|macro|CAN_ESR1_SYNCH_SHIFT
DECL|CAN_ESR1_SYNCH|macro|CAN_ESR1_SYNCH
DECL|CAN_ESR1_TWRNINT_MASK|macro|CAN_ESR1_TWRNINT_MASK
DECL|CAN_ESR1_TWRNINT_SHIFT|macro|CAN_ESR1_TWRNINT_SHIFT
DECL|CAN_ESR1_TWRNINT|macro|CAN_ESR1_TWRNINT
DECL|CAN_ESR1_TXWRN_MASK|macro|CAN_ESR1_TXWRN_MASK
DECL|CAN_ESR1_TXWRN_SHIFT|macro|CAN_ESR1_TXWRN_SHIFT
DECL|CAN_ESR1_TXWRN|macro|CAN_ESR1_TXWRN
DECL|CAN_ESR1_TX_MASK|macro|CAN_ESR1_TX_MASK
DECL|CAN_ESR1_TX_SHIFT|macro|CAN_ESR1_TX_SHIFT
DECL|CAN_ESR1_TX|macro|CAN_ESR1_TX
DECL|CAN_ESR1_WAKINT_MASK|macro|CAN_ESR1_WAKINT_MASK
DECL|CAN_ESR1_WAKINT_SHIFT|macro|CAN_ESR1_WAKINT_SHIFT
DECL|CAN_ESR1_WAKINT|macro|CAN_ESR1_WAKINT
DECL|CAN_ESR2_IMB_MASK|macro|CAN_ESR2_IMB_MASK
DECL|CAN_ESR2_IMB_SHIFT|macro|CAN_ESR2_IMB_SHIFT
DECL|CAN_ESR2_IMB|macro|CAN_ESR2_IMB
DECL|CAN_ESR2_LPTM_MASK|macro|CAN_ESR2_LPTM_MASK
DECL|CAN_ESR2_LPTM_SHIFT|macro|CAN_ESR2_LPTM_SHIFT
DECL|CAN_ESR2_LPTM|macro|CAN_ESR2_LPTM
DECL|CAN_ESR2_VPS_MASK|macro|CAN_ESR2_VPS_MASK
DECL|CAN_ESR2_VPS_SHIFT|macro|CAN_ESR2_VPS_SHIFT
DECL|CAN_ESR2_VPS|macro|CAN_ESR2_VPS
DECL|CAN_Error_IRQS|macro|CAN_Error_IRQS
DECL|CAN_GFWR_GFWR_MASK|macro|CAN_GFWR_GFWR_MASK
DECL|CAN_GFWR_GFWR_SHIFT|macro|CAN_GFWR_GFWR_SHIFT
DECL|CAN_GFWR_GFWR|macro|CAN_GFWR_GFWR
DECL|CAN_ID_COUNT|macro|CAN_ID_COUNT
DECL|CAN_ID_EXT_MASK|macro|CAN_ID_EXT_MASK
DECL|CAN_ID_EXT_SHIFT|macro|CAN_ID_EXT_SHIFT
DECL|CAN_ID_EXT|macro|CAN_ID_EXT
DECL|CAN_ID_PRIO_MASK|macro|CAN_ID_PRIO_MASK
DECL|CAN_ID_PRIO_SHIFT|macro|CAN_ID_PRIO_SHIFT
DECL|CAN_ID_PRIO|macro|CAN_ID_PRIO
DECL|CAN_ID_STD_MASK|macro|CAN_ID_STD_MASK
DECL|CAN_ID_STD_SHIFT|macro|CAN_ID_STD_SHIFT
DECL|CAN_ID_STD|macro|CAN_ID_STD
DECL|CAN_IFLAG1_BUF31TO8I_MASK|macro|CAN_IFLAG1_BUF31TO8I_MASK
DECL|CAN_IFLAG1_BUF31TO8I_SHIFT|macro|CAN_IFLAG1_BUF31TO8I_SHIFT
DECL|CAN_IFLAG1_BUF31TO8I|macro|CAN_IFLAG1_BUF31TO8I
DECL|CAN_IFLAG1_BUF4TO0I_MASK|macro|CAN_IFLAG1_BUF4TO0I_MASK
DECL|CAN_IFLAG1_BUF4TO0I_SHIFT|macro|CAN_IFLAG1_BUF4TO0I_SHIFT
DECL|CAN_IFLAG1_BUF4TO0I|macro|CAN_IFLAG1_BUF4TO0I
DECL|CAN_IFLAG1_BUF5I_MASK|macro|CAN_IFLAG1_BUF5I_MASK
DECL|CAN_IFLAG1_BUF5I_SHIFT|macro|CAN_IFLAG1_BUF5I_SHIFT
DECL|CAN_IFLAG1_BUF5I|macro|CAN_IFLAG1_BUF5I
DECL|CAN_IFLAG1_BUF6I_MASK|macro|CAN_IFLAG1_BUF6I_MASK
DECL|CAN_IFLAG1_BUF6I_SHIFT|macro|CAN_IFLAG1_BUF6I_SHIFT
DECL|CAN_IFLAG1_BUF6I|macro|CAN_IFLAG1_BUF6I
DECL|CAN_IFLAG1_BUF7I_MASK|macro|CAN_IFLAG1_BUF7I_MASK
DECL|CAN_IFLAG1_BUF7I_SHIFT|macro|CAN_IFLAG1_BUF7I_SHIFT
DECL|CAN_IFLAG1_BUF7I|macro|CAN_IFLAG1_BUF7I
DECL|CAN_IFLAG2_BUFHI_MASK|macro|CAN_IFLAG2_BUFHI_MASK
DECL|CAN_IFLAG2_BUFHI_SHIFT|macro|CAN_IFLAG2_BUFHI_SHIFT
DECL|CAN_IFLAG2_BUFHI|macro|CAN_IFLAG2_BUFHI
DECL|CAN_IMASK1_BUFLM_MASK|macro|CAN_IMASK1_BUFLM_MASK
DECL|CAN_IMASK1_BUFLM_SHIFT|macro|CAN_IMASK1_BUFLM_SHIFT
DECL|CAN_IMASK1_BUFLM|macro|CAN_IMASK1_BUFLM
DECL|CAN_IMASK2_BUFHM_MASK|macro|CAN_IMASK2_BUFHM_MASK
DECL|CAN_IMASK2_BUFHM_SHIFT|macro|CAN_IMASK2_BUFHM_SHIFT
DECL|CAN_IMASK2_BUFHM|macro|CAN_IMASK2_BUFHM
DECL|CAN_MCR_AEN_MASK|macro|CAN_MCR_AEN_MASK
DECL|CAN_MCR_AEN_SHIFT|macro|CAN_MCR_AEN_SHIFT
DECL|CAN_MCR_AEN|macro|CAN_MCR_AEN
DECL|CAN_MCR_FRZACK_MASK|macro|CAN_MCR_FRZACK_MASK
DECL|CAN_MCR_FRZACK_SHIFT|macro|CAN_MCR_FRZACK_SHIFT
DECL|CAN_MCR_FRZACK|macro|CAN_MCR_FRZACK
DECL|CAN_MCR_FRZ_MASK|macro|CAN_MCR_FRZ_MASK
DECL|CAN_MCR_FRZ_SHIFT|macro|CAN_MCR_FRZ_SHIFT
DECL|CAN_MCR_FRZ|macro|CAN_MCR_FRZ
DECL|CAN_MCR_HALT_MASK|macro|CAN_MCR_HALT_MASK
DECL|CAN_MCR_HALT_SHIFT|macro|CAN_MCR_HALT_SHIFT
DECL|CAN_MCR_HALT|macro|CAN_MCR_HALT
DECL|CAN_MCR_IDAM_MASK|macro|CAN_MCR_IDAM_MASK
DECL|CAN_MCR_IDAM_SHIFT|macro|CAN_MCR_IDAM_SHIFT
DECL|CAN_MCR_IDAM|macro|CAN_MCR_IDAM
DECL|CAN_MCR_IRMQ_MASK|macro|CAN_MCR_IRMQ_MASK
DECL|CAN_MCR_IRMQ_SHIFT|macro|CAN_MCR_IRMQ_SHIFT
DECL|CAN_MCR_IRMQ|macro|CAN_MCR_IRMQ
DECL|CAN_MCR_LPMACK_MASK|macro|CAN_MCR_LPMACK_MASK
DECL|CAN_MCR_LPMACK_SHIFT|macro|CAN_MCR_LPMACK_SHIFT
DECL|CAN_MCR_LPMACK|macro|CAN_MCR_LPMACK
DECL|CAN_MCR_LPRIOEN_MASK|macro|CAN_MCR_LPRIOEN_MASK
DECL|CAN_MCR_LPRIOEN_SHIFT|macro|CAN_MCR_LPRIOEN_SHIFT
DECL|CAN_MCR_LPRIOEN|macro|CAN_MCR_LPRIOEN
DECL|CAN_MCR_MAXMB_MASK|macro|CAN_MCR_MAXMB_MASK
DECL|CAN_MCR_MAXMB_SHIFT|macro|CAN_MCR_MAXMB_SHIFT
DECL|CAN_MCR_MAXMB|macro|CAN_MCR_MAXMB
DECL|CAN_MCR_MDIS_MASK|macro|CAN_MCR_MDIS_MASK
DECL|CAN_MCR_MDIS_SHIFT|macro|CAN_MCR_MDIS_SHIFT
DECL|CAN_MCR_MDIS|macro|CAN_MCR_MDIS
DECL|CAN_MCR_NOTRDY_MASK|macro|CAN_MCR_NOTRDY_MASK
DECL|CAN_MCR_NOTRDY_SHIFT|macro|CAN_MCR_NOTRDY_SHIFT
DECL|CAN_MCR_NOTRDY|macro|CAN_MCR_NOTRDY
DECL|CAN_MCR_RFEN_MASK|macro|CAN_MCR_RFEN_MASK
DECL|CAN_MCR_RFEN_SHIFT|macro|CAN_MCR_RFEN_SHIFT
DECL|CAN_MCR_RFEN|macro|CAN_MCR_RFEN
DECL|CAN_MCR_SLFWAK_MASK|macro|CAN_MCR_SLFWAK_MASK
DECL|CAN_MCR_SLFWAK_SHIFT|macro|CAN_MCR_SLFWAK_SHIFT
DECL|CAN_MCR_SLFWAK|macro|CAN_MCR_SLFWAK
DECL|CAN_MCR_SOFTRST_MASK|macro|CAN_MCR_SOFTRST_MASK
DECL|CAN_MCR_SOFTRST_SHIFT|macro|CAN_MCR_SOFTRST_SHIFT
DECL|CAN_MCR_SOFTRST|macro|CAN_MCR_SOFTRST
DECL|CAN_MCR_SRXDIS_MASK|macro|CAN_MCR_SRXDIS_MASK
DECL|CAN_MCR_SRXDIS_SHIFT|macro|CAN_MCR_SRXDIS_SHIFT
DECL|CAN_MCR_SRXDIS|macro|CAN_MCR_SRXDIS
DECL|CAN_MCR_SUPV_MASK|macro|CAN_MCR_SUPV_MASK
DECL|CAN_MCR_SUPV_SHIFT|macro|CAN_MCR_SUPV_SHIFT
DECL|CAN_MCR_SUPV|macro|CAN_MCR_SUPV
DECL|CAN_MCR_WAKMSK_MASK|macro|CAN_MCR_WAKMSK_MASK
DECL|CAN_MCR_WAKMSK_SHIFT|macro|CAN_MCR_WAKMSK_SHIFT
DECL|CAN_MCR_WAKMSK|macro|CAN_MCR_WAKMSK
DECL|CAN_MCR_WAKSRC_MASK|macro|CAN_MCR_WAKSRC_MASK
DECL|CAN_MCR_WAKSRC_SHIFT|macro|CAN_MCR_WAKSRC_SHIFT
DECL|CAN_MCR_WAKSRC|macro|CAN_MCR_WAKSRC
DECL|CAN_MCR_WRNEN_MASK|macro|CAN_MCR_WRNEN_MASK
DECL|CAN_MCR_WRNEN_SHIFT|macro|CAN_MCR_WRNEN_SHIFT
DECL|CAN_MCR_WRNEN|macro|CAN_MCR_WRNEN
DECL|CAN_ORed_Message_buffer_IRQS|macro|CAN_ORed_Message_buffer_IRQS
DECL|CAN_RX14MASK_RX14M_MASK|macro|CAN_RX14MASK_RX14M_MASK
DECL|CAN_RX14MASK_RX14M_SHIFT|macro|CAN_RX14MASK_RX14M_SHIFT
DECL|CAN_RX14MASK_RX14M|macro|CAN_RX14MASK_RX14M
DECL|CAN_RX15MASK_RX15M_MASK|macro|CAN_RX15MASK_RX15M_MASK
DECL|CAN_RX15MASK_RX15M_SHIFT|macro|CAN_RX15MASK_RX15M_SHIFT
DECL|CAN_RX15MASK_RX15M|macro|CAN_RX15MASK_RX15M
DECL|CAN_RXFGMASK_FGM_MASK|macro|CAN_RXFGMASK_FGM_MASK
DECL|CAN_RXFGMASK_FGM_SHIFT|macro|CAN_RXFGMASK_FGM_SHIFT
DECL|CAN_RXFGMASK_FGM|macro|CAN_RXFGMASK_FGM
DECL|CAN_RXFIR_IDHIT_MASK|macro|CAN_RXFIR_IDHIT_MASK
DECL|CAN_RXFIR_IDHIT_SHIFT|macro|CAN_RXFIR_IDHIT_SHIFT
DECL|CAN_RXFIR_IDHIT|macro|CAN_RXFIR_IDHIT
DECL|CAN_RXIMR_COUNT|macro|CAN_RXIMR_COUNT
DECL|CAN_RXIMR_MI_MASK|macro|CAN_RXIMR_MI_MASK
DECL|CAN_RXIMR_MI_SHIFT|macro|CAN_RXIMR_MI_SHIFT
DECL|CAN_RXIMR_MI|macro|CAN_RXIMR_MI
DECL|CAN_RXMGMASK_MG_MASK|macro|CAN_RXMGMASK_MG_MASK
DECL|CAN_RXMGMASK_MG_SHIFT|macro|CAN_RXMGMASK_MG_SHIFT
DECL|CAN_RXMGMASK_MG|macro|CAN_RXMGMASK_MG
DECL|CAN_Rx_Warning_IRQS|macro|CAN_Rx_Warning_IRQS
DECL|CAN_TIMER_TIMER_MASK|macro|CAN_TIMER_TIMER_MASK
DECL|CAN_TIMER_TIMER_SHIFT|macro|CAN_TIMER_TIMER_SHIFT
DECL|CAN_TIMER_TIMER|macro|CAN_TIMER_TIMER
DECL|CAN_Tx_Warning_IRQS|macro|CAN_Tx_Warning_IRQS
DECL|CAN_Type|typedef|} CAN_Type;
DECL|CAN_WORD0_COUNT|macro|CAN_WORD0_COUNT
DECL|CAN_WORD0_DATA_BYTE_0_MASK|macro|CAN_WORD0_DATA_BYTE_0_MASK
DECL|CAN_WORD0_DATA_BYTE_0_SHIFT|macro|CAN_WORD0_DATA_BYTE_0_SHIFT
DECL|CAN_WORD0_DATA_BYTE_0|macro|CAN_WORD0_DATA_BYTE_0
DECL|CAN_WORD0_DATA_BYTE_1_MASK|macro|CAN_WORD0_DATA_BYTE_1_MASK
DECL|CAN_WORD0_DATA_BYTE_1_SHIFT|macro|CAN_WORD0_DATA_BYTE_1_SHIFT
DECL|CAN_WORD0_DATA_BYTE_1|macro|CAN_WORD0_DATA_BYTE_1
DECL|CAN_WORD0_DATA_BYTE_2_MASK|macro|CAN_WORD0_DATA_BYTE_2_MASK
DECL|CAN_WORD0_DATA_BYTE_2_SHIFT|macro|CAN_WORD0_DATA_BYTE_2_SHIFT
DECL|CAN_WORD0_DATA_BYTE_2|macro|CAN_WORD0_DATA_BYTE_2
DECL|CAN_WORD0_DATA_BYTE_3_MASK|macro|CAN_WORD0_DATA_BYTE_3_MASK
DECL|CAN_WORD0_DATA_BYTE_3_SHIFT|macro|CAN_WORD0_DATA_BYTE_3_SHIFT
DECL|CAN_WORD0_DATA_BYTE_3|macro|CAN_WORD0_DATA_BYTE_3
DECL|CAN_WORD1_COUNT|macro|CAN_WORD1_COUNT
DECL|CAN_WORD1_DATA_BYTE_4_MASK|macro|CAN_WORD1_DATA_BYTE_4_MASK
DECL|CAN_WORD1_DATA_BYTE_4_SHIFT|macro|CAN_WORD1_DATA_BYTE_4_SHIFT
DECL|CAN_WORD1_DATA_BYTE_4|macro|CAN_WORD1_DATA_BYTE_4
DECL|CAN_WORD1_DATA_BYTE_5_MASK|macro|CAN_WORD1_DATA_BYTE_5_MASK
DECL|CAN_WORD1_DATA_BYTE_5_SHIFT|macro|CAN_WORD1_DATA_BYTE_5_SHIFT
DECL|CAN_WORD1_DATA_BYTE_5|macro|CAN_WORD1_DATA_BYTE_5
DECL|CAN_WORD1_DATA_BYTE_6_MASK|macro|CAN_WORD1_DATA_BYTE_6_MASK
DECL|CAN_WORD1_DATA_BYTE_6_SHIFT|macro|CAN_WORD1_DATA_BYTE_6_SHIFT
DECL|CAN_WORD1_DATA_BYTE_6|macro|CAN_WORD1_DATA_BYTE_6
DECL|CAN_WORD1_DATA_BYTE_7_MASK|macro|CAN_WORD1_DATA_BYTE_7_MASK
DECL|CAN_WORD1_DATA_BYTE_7_SHIFT|macro|CAN_WORD1_DATA_BYTE_7_SHIFT
DECL|CAN_WORD1_DATA_BYTE_7|macro|CAN_WORD1_DATA_BYTE_7
DECL|CAN_Wake_Up_IRQS|macro|CAN_Wake_Up_IRQS
DECL|CAPABILITY0|member|__IO uint32_t CAPABILITY0; /**< DCP capability 0 register, offset: 0x30 */
DECL|CAPABILITY1|member|__I uint32_t CAPABILITY1; /**< DCP capability 1 register, offset: 0x40 */
DECL|CAPLENGTH|member|__I uint8_t CAPLENGTH; /**< Capability Registers Length, offset: 0x100 */
DECL|CAPTCOMPA|member|__IO uint16_t CAPTCOMPA; /**< Capture Compare A Register, array offset: 0x36, array step: 0x60 */
DECL|CAPTCOMPB|member|__IO uint16_t CAPTCOMPB; /**< Capture Compare B Register, array offset: 0x3A, array step: 0x60 */
DECL|CAPTCOMPX|member|__IO uint16_t CAPTCOMPX; /**< Capture Compare X Register, array offset: 0x3E, array step: 0x60 */
DECL|CAPTCTRLA|member|__IO uint16_t CAPTCTRLA; /**< Capture Control A Register, array offset: 0x34, array step: 0x60 */
DECL|CAPTCTRLB|member|__IO uint16_t CAPTCTRLB; /**< Capture Control B Register, array offset: 0x38, array step: 0x60 */
DECL|CAPTCTRLX|member|__IO uint16_t CAPTCTRLX; /**< Capture Control X Register, array offset: 0x3C, array step: 0x60 */
DECL|CAPT|member|__IO uint16_t CAPT; /**< Timer Channel Capture Register, array offset: 0x4, array step: 0x20 */
DECL|CBCDR|member|__IO uint32_t CBCDR; /**< CCM Bus Clock Divider Register, offset: 0x14 */
DECL|CBCMR|member|__IO uint32_t CBCMR; /**< CCM Bus Clock Multiplexer Register, offset: 0x18 */
DECL|CCGR0|member|__IO uint32_t CCGR0; /**< CCM Clock Gating Register 0, offset: 0x68 */
DECL|CCGR1|member|__IO uint32_t CCGR1; /**< CCM Clock Gating Register 1, offset: 0x6C */
DECL|CCGR2|member|__IO uint32_t CCGR2; /**< CCM Clock Gating Register 2, offset: 0x70 */
DECL|CCGR3|member|__IO uint32_t CCGR3; /**< CCM Clock Gating Register 3, offset: 0x74 */
DECL|CCGR4|member|__IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */
DECL|CCGR5|member|__IO uint32_t CCGR5; /**< CCM Clock Gating Register 5, offset: 0x7C */
DECL|CCGR6|member|__IO uint32_t CCGR6; /**< CCM Clock Gating Register 6, offset: 0x80 */
DECL|CCM_1_IRQn|enumerator|CCM_1_IRQn = 95, /**< CCM IRQ1 interrupt */
DECL|CCM_2_IRQn|enumerator|CCM_2_IRQn = 96, /**< CCM IRQ2 interrupt */
DECL|CCM_ANALOG_BASE_ADDRS|macro|CCM_ANALOG_BASE_ADDRS
DECL|CCM_ANALOG_BASE_PTRS|macro|CCM_ANALOG_BASE_PTRS
DECL|CCM_ANALOG_BASE|macro|CCM_ANALOG_BASE
DECL|CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_CLKGATE_CTRL|macro|CCM_ANALOG_MISC0_CLKGATE_CTRL
DECL|CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_MASK|macro|CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_MASK
DECL|CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT|macro|CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS|macro|CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS
DECL|CCM_ANALOG_MISC0_CLR_OSC_I_MASK|macro|CCM_ANALOG_MISC0_CLR_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_OSC_I|macro|CCM_ANALOG_MISC0_CLR_OSC_I
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_PWD|macro|CCM_ANALOG_MISC0_CLR_REFTOP_PWD
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF|macro|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP
DECL|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE|macro|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE
DECL|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV|macro|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV
DECL|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD|macro|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD
DECL|CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_MASK|macro|CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_MASK
DECL|CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_SHIFT|macro|CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_SHIFT
DECL|CCM_ANALOG_MISC0_DISCON_HIGH_SNVS|macro|CCM_ANALOG_MISC0_DISCON_HIGH_SNVS
DECL|CCM_ANALOG_MISC0_OSC_I_MASK|macro|CCM_ANALOG_MISC0_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_OSC_I|macro|CCM_ANALOG_MISC0_OSC_I
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_EN|macro|CCM_ANALOG_MISC0_OSC_XTALOK_EN
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_OSC_XTALOK|macro|CCM_ANALOG_MISC0_OSC_XTALOK
DECL|CCM_ANALOG_MISC0_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_PWD|macro|CCM_ANALOG_MISC0_REFTOP_PWD
DECL|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF|macro|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF
DECL|CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_VBGUP|macro|CCM_ANALOG_MISC0_REFTOP_VBGUP
DECL|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE|macro|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL|macro|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_MASK|macro|CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_MASK
DECL|CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_SHIFT|macro|CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_SHIFT
DECL|CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS|macro|CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS
DECL|CCM_ANALOG_MISC0_SET_OSC_I_MASK|macro|CCM_ANALOG_MISC0_SET_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_SET_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_SET_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_SET_OSC_I|macro|CCM_ANALOG_MISC0_SET_OSC_I
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_PWD|macro|CCM_ANALOG_MISC0_SET_REFTOP_PWD
DECL|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF|macro|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP
DECL|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE|macro|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE
DECL|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV|macro|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV
DECL|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD|macro|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD
DECL|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_MASK|macro|CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_MASK
DECL|CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT|macro|CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS|macro|CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS
DECL|CCM_ANALOG_MISC0_TOG_OSC_I_MASK|macro|CCM_ANALOG_MISC0_TOG_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_OSC_I|macro|CCM_ANALOG_MISC0_TOG_OSC_I
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_PWD|macro|CCM_ANALOG_MISC0_TOG_REFTOP_PWD
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF|macro|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP
DECL|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE|macro|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE
DECL|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV|macro|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV
DECL|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD|macro|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD
DECL|CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_VID_PLL_PREDIV|macro|CCM_ANALOG_MISC0_VID_PLL_PREDIV
DECL|CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_XTAL_24M_PWD|macro|CCM_ANALOG_MISC0_XTAL_24M_PWD
DECL|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO|macro|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO
DECL|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO|macro|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC
DECL|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN
DECL|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN
DECL|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN
DECL|CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_ANA_BO|macro|CCM_ANALOG_MISC1_IRQ_ANA_BO
DECL|CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_DIG_BO|macro|CCM_ANALOG_MISC1_IRQ_DIG_BO
DECL|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_TEMPHIGH|macro|CCM_ANALOG_MISC1_IRQ_TEMPHIGH
DECL|CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_TEMPLOW|macro|CCM_ANALOG_MISC1_IRQ_TEMPLOW
DECL|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_TEMPPANIC|macro|CCM_ANALOG_MISC1_IRQ_TEMPPANIC
DECL|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_LVDSCLK1_IBEN|macro|CCM_ANALOG_MISC1_LVDSCLK1_IBEN
DECL|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_LVDSCLK1_OBEN|macro|CCM_ANALOG_MISC1_LVDSCLK1_OBEN
DECL|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN
DECL|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN
DECL|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO|macro|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO
DECL|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO|macro|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC
DECL|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN
DECL|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN
DECL|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN
DECL|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO|macro|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO
DECL|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO|macro|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC
DECL|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN
DECL|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN
DECL|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN|macro|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_LSB|macro|CCM_ANALOG_MISC2_AUDIO_DIV_LSB
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_MSB|macro|CCM_ANALOG_MISC2_AUDIO_DIV_MSB
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB
DECL|CCM_ANALOG_MISC2_CLR_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_CLR_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_CLR_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_CLR_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_PLL3_disable|macro|CCM_ANALOG_MISC2_CLR_PLL3_disable
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS
DECL|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO|macro|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO
DECL|CCM_ANALOG_MISC2_CLR_REG0_OK_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_OK_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_OK_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_OK_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_OK|macro|CCM_ANALOG_MISC2_CLR_REG0_OK
DECL|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS
DECL|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO|macro|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO
DECL|CCM_ANALOG_MISC2_CLR_REG1_OK_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_OK_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_OK_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_OK_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_OK|macro|CCM_ANALOG_MISC2_CLR_REG1_OK
DECL|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS
DECL|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO|macro|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO
DECL|CCM_ANALOG_MISC2_CLR_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_OK|macro|CCM_ANALOG_MISC2_CLR_REG2_OK
DECL|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_VIDEO_DIV|macro|CCM_ANALOG_MISC2_CLR_VIDEO_DIV
DECL|CCM_ANALOG_MISC2_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_PLL3_disable|macro|CCM_ANALOG_MISC2_PLL3_disable
DECL|CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_BO_STATUS|macro|CCM_ANALOG_MISC2_REG0_BO_STATUS
DECL|CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_ENABLE_BO|macro|CCM_ANALOG_MISC2_REG0_ENABLE_BO
DECL|CCM_ANALOG_MISC2_REG0_OK_MASK|macro|CCM_ANALOG_MISC2_REG0_OK_MASK
DECL|CCM_ANALOG_MISC2_REG0_OK_SHIFT|macro|CCM_ANALOG_MISC2_REG0_OK_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_OK|macro|CCM_ANALOG_MISC2_REG0_OK
DECL|CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_BO_STATUS|macro|CCM_ANALOG_MISC2_REG1_BO_STATUS
DECL|CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_ENABLE_BO|macro|CCM_ANALOG_MISC2_REG1_ENABLE_BO
DECL|CCM_ANALOG_MISC2_REG1_OK_MASK|macro|CCM_ANALOG_MISC2_REG1_OK_MASK
DECL|CCM_ANALOG_MISC2_REG1_OK_SHIFT|macro|CCM_ANALOG_MISC2_REG1_OK_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_OK|macro|CCM_ANALOG_MISC2_REG1_OK
DECL|CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_BO_STATUS|macro|CCM_ANALOG_MISC2_REG2_BO_STATUS
DECL|CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_ENABLE_BO|macro|CCM_ANALOG_MISC2_REG2_ENABLE_BO
DECL|CCM_ANALOG_MISC2_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_OK|macro|CCM_ANALOG_MISC2_REG2_OK
DECL|CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB
DECL|CCM_ANALOG_MISC2_SET_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_SET_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_SET_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_SET_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_SET_PLL3_disable|macro|CCM_ANALOG_MISC2_SET_PLL3_disable
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS|macro|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS
DECL|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO|macro|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO
DECL|CCM_ANALOG_MISC2_SET_REG0_OK_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_OK_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_OK_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_OK_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_OK|macro|CCM_ANALOG_MISC2_SET_REG0_OK
DECL|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS|macro|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS
DECL|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO|macro|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO
DECL|CCM_ANALOG_MISC2_SET_REG1_OK_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_OK_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_OK_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_OK_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_OK|macro|CCM_ANALOG_MISC2_SET_REG1_OK
DECL|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS|macro|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS
DECL|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO|macro|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO
DECL|CCM_ANALOG_MISC2_SET_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_OK|macro|CCM_ANALOG_MISC2_SET_REG2_OK
DECL|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_SET_VIDEO_DIV|macro|CCM_ANALOG_MISC2_SET_VIDEO_DIV
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB
DECL|CCM_ANALOG_MISC2_TOG_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_TOG_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_TOG_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_TOG_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_PLL3_disable|macro|CCM_ANALOG_MISC2_TOG_PLL3_disable
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS
DECL|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO|macro|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO
DECL|CCM_ANALOG_MISC2_TOG_REG0_OK_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_OK_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_OK_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_OK_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_OK|macro|CCM_ANALOG_MISC2_TOG_REG0_OK
DECL|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS
DECL|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO|macro|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO
DECL|CCM_ANALOG_MISC2_TOG_REG1_OK_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_OK_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_OK_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_OK_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_OK|macro|CCM_ANALOG_MISC2_TOG_REG1_OK
DECL|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS
DECL|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO|macro|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO
DECL|CCM_ANALOG_MISC2_TOG_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_OK|macro|CCM_ANALOG_MISC2_TOG_REG2_OK
DECL|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_VIDEO_DIV|macro|CCM_ANALOG_MISC2_TOG_VIDEO_DIV
DECL|CCM_ANALOG_MISC2_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_VIDEO_DIV|macro|CCM_ANALOG_MISC2_VIDEO_DIV
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE|macro|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE|macro|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE|macro|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE|macro|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE
DECL|CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_480_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_480_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD0_STABLE|macro|CCM_ANALOG_PFD_480_PFD0_STABLE
DECL|CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_480_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_480_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD1_STABLE|macro|CCM_ANALOG_PFD_480_PFD1_STABLE
DECL|CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_480_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_480_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD2_STABLE|macro|CCM_ANALOG_PFD_480_PFD2_STABLE
DECL|CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_480_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_480_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD3_STABLE|macro|CCM_ANALOG_PFD_480_PFD3_STABLE
DECL|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD0_STABLE|macro|CCM_ANALOG_PFD_480_SET_PFD0_STABLE
DECL|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD1_STABLE|macro|CCM_ANALOG_PFD_480_SET_PFD1_STABLE
DECL|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD2_STABLE|macro|CCM_ANALOG_PFD_480_SET_PFD2_STABLE
DECL|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD3_STABLE|macro|CCM_ANALOG_PFD_480_SET_PFD3_STABLE
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE|macro|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE|macro|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE|macro|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE|macro|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE|macro|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE|macro|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE|macro|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE|macro|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE
DECL|CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_528_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_528_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD0_STABLE|macro|CCM_ANALOG_PFD_528_PFD0_STABLE
DECL|CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_528_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_528_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD1_STABLE|macro|CCM_ANALOG_PFD_528_PFD1_STABLE
DECL|CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_528_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_528_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD2_STABLE|macro|CCM_ANALOG_PFD_528_PFD2_STABLE
DECL|CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_528_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_528_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD3_STABLE|macro|CCM_ANALOG_PFD_528_PFD3_STABLE
DECL|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD0_STABLE|macro|CCM_ANALOG_PFD_528_SET_PFD0_STABLE
DECL|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD1_STABLE|macro|CCM_ANALOG_PFD_528_SET_PFD1_STABLE
DECL|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD2_STABLE|macro|CCM_ANALOG_PFD_528_SET_PFD2_STABLE
DECL|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD3_STABLE|macro|CCM_ANALOG_PFD_528_SET_PFD3_STABLE
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE|macro|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE|macro|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE|macro|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE|macro|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE|macro|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE|macro|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE|macro|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE|macro|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_BYPASS|macro|CCM_ANALOG_PLL_ARM_BYPASS
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_ENABLE|macro|CCM_ANALOG_PLL_ARM_CLR_ENABLE
DECL|CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_LOCK|macro|CCM_ANALOG_PLL_ARM_CLR_LOCK
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL
DECL|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN|macro|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_ENABLE|macro|CCM_ANALOG_PLL_ARM_ENABLE
DECL|CCM_ANALOG_PLL_ARM_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_LOCK|macro|CCM_ANALOG_PLL_ARM_LOCK
DECL|CCM_ANALOG_PLL_ARM_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_PLL_SEL|macro|CCM_ANALOG_PLL_ARM_PLL_SEL
DECL|CCM_ANALOG_PLL_ARM_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_POWERDOWN|macro|CCM_ANALOG_PLL_ARM_POWERDOWN
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_ENABLE|macro|CCM_ANALOG_PLL_ARM_SET_ENABLE
DECL|CCM_ANALOG_PLL_ARM_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_LOCK|macro|CCM_ANALOG_PLL_ARM_SET_LOCK
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_SEL|macro|CCM_ANALOG_PLL_ARM_SET_PLL_SEL
DECL|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_POWERDOWN|macro|CCM_ANALOG_PLL_ARM_SET_POWERDOWN
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_ENABLE|macro|CCM_ANALOG_PLL_ARM_TOG_ENABLE
DECL|CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_LOCK|macro|CCM_ANALOG_PLL_ARM_TOG_LOCK
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL
DECL|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN|macro|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS|macro|CCM_ANALOG_PLL_AUDIO_BYPASS
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE|macro|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE
DECL|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_LOCK|macro|CCM_ANALOG_PLL_AUDIO_CLR_LOCK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN|macro|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_ENABLE|macro|CCM_ANALOG_PLL_AUDIO_ENABLE
DECL|CCM_ANALOG_PLL_AUDIO_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_LOCK|macro|CCM_ANALOG_PLL_AUDIO_LOCK
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A_MASK|macro|CCM_ANALOG_PLL_AUDIO_NUM_A_MASK
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A|macro|CCM_ANALOG_PLL_AUDIO_NUM_A
DECL|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_POWERDOWN|macro|CCM_ANALOG_PLL_AUDIO_POWERDOWN
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_ENABLE|macro|CCM_ANALOG_PLL_AUDIO_SET_ENABLE
DECL|CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_LOCK|macro|CCM_ANALOG_PLL_AUDIO_SET_LOCK
DECL|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN|macro|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE|macro|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE
DECL|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_LOCK|macro|CCM_ANALOG_PLL_AUDIO_TOG_LOCK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN|macro|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_BYPASS|macro|CCM_ANALOG_PLL_ENET_BYPASS
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN|macro|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN|macro|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN
DECL|CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_LOCK|macro|CCM_ANALOG_PLL_ENET_CLR_LOCK
DECL|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN|macro|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN
DECL|CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENABLE_125M|macro|CCM_ANALOG_PLL_ENET_ENABLE_125M
DECL|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET1_125M_EN|macro|CCM_ANALOG_PLL_ENET_ENET1_125M_EN
DECL|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET2_125M_EN|macro|CCM_ANALOG_PLL_ENET_ENET2_125M_EN
DECL|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN|macro|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN
DECL|CCM_ANALOG_PLL_ENET_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_LOCK|macro|CCM_ANALOG_PLL_ENET_LOCK
DECL|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_ENET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_POWERDOWN|macro|CCM_ANALOG_PLL_ENET_POWERDOWN
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M
DECL|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN|macro|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN
DECL|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN|macro|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN
DECL|CCM_ANALOG_PLL_ENET_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_LOCK|macro|CCM_ANALOG_PLL_ENET_SET_LOCK
DECL|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_POWERDOWN|macro|CCM_ANALOG_PLL_ENET_SET_POWERDOWN
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN|macro|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN|macro|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN
DECL|CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_LOCK|macro|CCM_ANALOG_PLL_ENET_TOG_LOCK
DECL|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN|macro|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN
DECL|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_BYPASS|macro|CCM_ANALOG_PLL_SYS_BYPASS
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS
DECL|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_ENABLE|macro|CCM_ANALOG_PLL_SYS_CLR_ENABLE
DECL|CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_LOCK|macro|CCM_ANALOG_PLL_SYS_CLR_LOCK
DECL|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN|macro|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN
DECL|CCM_ANALOG_PLL_SYS_DENOM_B_MASK|macro|CCM_ANALOG_PLL_SYS_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_SYS_DENOM_B|macro|CCM_ANALOG_PLL_SYS_DENOM_B
DECL|CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_DIV_SELECT|macro|CCM_ANALOG_PLL_SYS_DIV_SELECT
DECL|CCM_ANALOG_PLL_SYS_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_ENABLE|macro|CCM_ANALOG_PLL_SYS_ENABLE
DECL|CCM_ANALOG_PLL_SYS_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_LOCK|macro|CCM_ANALOG_PLL_SYS_LOCK
DECL|CCM_ANALOG_PLL_SYS_NUM_A_MASK|macro|CCM_ANALOG_PLL_SYS_NUM_A_MASK
DECL|CCM_ANALOG_PLL_SYS_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_SYS_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_SYS_NUM_A|macro|CCM_ANALOG_PLL_SYS_NUM_A
DECL|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_SYS_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_POWERDOWN|macro|CCM_ANALOG_PLL_SYS_POWERDOWN
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS
DECL|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_ENABLE|macro|CCM_ANALOG_PLL_SYS_SET_ENABLE
DECL|CCM_ANALOG_PLL_SYS_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_LOCK|macro|CCM_ANALOG_PLL_SYS_SET_LOCK
DECL|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_POWERDOWN|macro|CCM_ANALOG_PLL_SYS_SET_POWERDOWN
DECL|CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SS_ENABLE|macro|CCM_ANALOG_PLL_SYS_SS_ENABLE
DECL|CCM_ANALOG_PLL_SYS_SS_STEP_MASK|macro|CCM_ANALOG_PLL_SYS_SS_STEP_MASK
DECL|CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT|macro|CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SS_STEP|macro|CCM_ANALOG_PLL_SYS_SS_STEP
DECL|CCM_ANALOG_PLL_SYS_SS_STOP_MASK|macro|CCM_ANALOG_PLL_SYS_SS_STOP_MASK
DECL|CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT|macro|CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SS_STOP|macro|CCM_ANALOG_PLL_SYS_SS_STOP
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS
DECL|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_ENABLE|macro|CCM_ANALOG_PLL_SYS_TOG_ENABLE
DECL|CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_LOCK|macro|CCM_ANALOG_PLL_SYS_TOG_LOCK
DECL|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN|macro|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN
DECL|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_BYPASS|macro|CCM_ANALOG_PLL_USB1_BYPASS
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS
DECL|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_ENABLE|macro|CCM_ANALOG_PLL_USB1_CLR_ENABLE
DECL|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_LOCK|macro|CCM_ANALOG_PLL_USB1_CLR_LOCK
DECL|CCM_ANALOG_PLL_USB1_CLR_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_POWER|macro|CCM_ANALOG_PLL_USB1_CLR_POWER
DECL|CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_ENABLE|macro|CCM_ANALOG_PLL_USB1_ENABLE
DECL|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB1_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB1_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_LOCK|macro|CCM_ANALOG_PLL_USB1_LOCK
DECL|CCM_ANALOG_PLL_USB1_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_POWER|macro|CCM_ANALOG_PLL_USB1_POWER
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS
DECL|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_ENABLE|macro|CCM_ANALOG_PLL_USB1_SET_ENABLE
DECL|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB1_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_LOCK|macro|CCM_ANALOG_PLL_USB1_SET_LOCK
DECL|CCM_ANALOG_PLL_USB1_SET_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_SET_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_POWER|macro|CCM_ANALOG_PLL_USB1_SET_POWER
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS
DECL|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_ENABLE|macro|CCM_ANALOG_PLL_USB1_TOG_ENABLE
DECL|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_LOCK|macro|CCM_ANALOG_PLL_USB1_TOG_LOCK
DECL|CCM_ANALOG_PLL_USB1_TOG_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_POWER|macro|CCM_ANALOG_PLL_USB1_TOG_POWER
DECL|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_BYPASS|macro|CCM_ANALOG_PLL_USB2_BYPASS
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS
DECL|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_ENABLE|macro|CCM_ANALOG_PLL_USB2_CLR_ENABLE
DECL|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_LOCK|macro|CCM_ANALOG_PLL_USB2_CLR_LOCK
DECL|CCM_ANALOG_PLL_USB2_CLR_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_POWER|macro|CCM_ANALOG_PLL_USB2_CLR_POWER
DECL|CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_ENABLE|macro|CCM_ANALOG_PLL_USB2_ENABLE
DECL|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB2_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB2_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_LOCK|macro|CCM_ANALOG_PLL_USB2_LOCK
DECL|CCM_ANALOG_PLL_USB2_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_POWER|macro|CCM_ANALOG_PLL_USB2_POWER
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS
DECL|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_ENABLE|macro|CCM_ANALOG_PLL_USB2_SET_ENABLE
DECL|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB2_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_LOCK|macro|CCM_ANALOG_PLL_USB2_SET_LOCK
DECL|CCM_ANALOG_PLL_USB2_SET_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_SET_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_POWER|macro|CCM_ANALOG_PLL_USB2_SET_POWER
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS
DECL|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_ENABLE|macro|CCM_ANALOG_PLL_USB2_TOG_ENABLE
DECL|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS|macro|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS
DECL|CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_LOCK|macro|CCM_ANALOG_PLL_USB2_TOG_LOCK
DECL|CCM_ANALOG_PLL_USB2_TOG_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_POWER|macro|CCM_ANALOG_PLL_USB2_TOG_POWER
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS|macro|CCM_ANALOG_PLL_VIDEO_BYPASS
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE|macro|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE
DECL|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_LOCK|macro|CCM_ANALOG_PLL_VIDEO_CLR_LOCK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN|macro|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_ENABLE|macro|CCM_ANALOG_PLL_VIDEO_ENABLE
DECL|CCM_ANALOG_PLL_VIDEO_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_LOCK|macro|CCM_ANALOG_PLL_VIDEO_LOCK
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A_MASK|macro|CCM_ANALOG_PLL_VIDEO_NUM_A_MASK
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A|macro|CCM_ANALOG_PLL_VIDEO_NUM_A
DECL|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_POWERDOWN|macro|CCM_ANALOG_PLL_VIDEO_POWERDOWN
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_ENABLE|macro|CCM_ANALOG_PLL_VIDEO_SET_ENABLE
DECL|CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_LOCK|macro|CCM_ANALOG_PLL_VIDEO_SET_LOCK
DECL|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN|macro|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE|macro|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE
DECL|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_LOCK|macro|CCM_ANALOG_PLL_VIDEO_TOG_LOCK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN|macro|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN|macro|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN
DECL|CCM_ANALOG_Type|typedef|} CCM_ANALOG_Type;
DECL|CCM_ANALOG|macro|CCM_ANALOG
DECL|CCM_BASE_ADDRS|macro|CCM_BASE_ADDRS
DECL|CCM_BASE_PTRS|macro|CCM_BASE_PTRS
DECL|CCM_BASE|macro|CCM_BASE
DECL|CCM_CACRR_ARM_PODF_MASK|macro|CCM_CACRR_ARM_PODF_MASK
DECL|CCM_CACRR_ARM_PODF_SHIFT|macro|CCM_CACRR_ARM_PODF_SHIFT
DECL|CCM_CACRR_ARM_PODF|macro|CCM_CACRR_ARM_PODF
DECL|CCM_CBCDR_AHB_PODF_MASK|macro|CCM_CBCDR_AHB_PODF_MASK
DECL|CCM_CBCDR_AHB_PODF_SHIFT|macro|CCM_CBCDR_AHB_PODF_SHIFT
DECL|CCM_CBCDR_AHB_PODF|macro|CCM_CBCDR_AHB_PODF
DECL|CCM_CBCDR_IPG_PODF_MASK|macro|CCM_CBCDR_IPG_PODF_MASK
DECL|CCM_CBCDR_IPG_PODF_SHIFT|macro|CCM_CBCDR_IPG_PODF_SHIFT
DECL|CCM_CBCDR_IPG_PODF|macro|CCM_CBCDR_IPG_PODF
DECL|CCM_CBCDR_PERIPH_CLK2_PODF_MASK|macro|CCM_CBCDR_PERIPH_CLK2_PODF_MASK
DECL|CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT|macro|CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT
DECL|CCM_CBCDR_PERIPH_CLK2_PODF|macro|CCM_CBCDR_PERIPH_CLK2_PODF
DECL|CCM_CBCDR_PERIPH_CLK_SEL_MASK|macro|CCM_CBCDR_PERIPH_CLK_SEL_MASK
DECL|CCM_CBCDR_PERIPH_CLK_SEL_SHIFT|macro|CCM_CBCDR_PERIPH_CLK_SEL_SHIFT
DECL|CCM_CBCDR_PERIPH_CLK_SEL|macro|CCM_CBCDR_PERIPH_CLK_SEL
DECL|CCM_CBCDR_SEMC_ALT_CLK_SEL_MASK|macro|CCM_CBCDR_SEMC_ALT_CLK_SEL_MASK
DECL|CCM_CBCDR_SEMC_ALT_CLK_SEL_SHIFT|macro|CCM_CBCDR_SEMC_ALT_CLK_SEL_SHIFT
DECL|CCM_CBCDR_SEMC_ALT_CLK_SEL|macro|CCM_CBCDR_SEMC_ALT_CLK_SEL
DECL|CCM_CBCDR_SEMC_CLK_SEL_MASK|macro|CCM_CBCDR_SEMC_CLK_SEL_MASK
DECL|CCM_CBCDR_SEMC_CLK_SEL_SHIFT|macro|CCM_CBCDR_SEMC_CLK_SEL_SHIFT
DECL|CCM_CBCDR_SEMC_CLK_SEL|macro|CCM_CBCDR_SEMC_CLK_SEL
DECL|CCM_CBCDR_SEMC_PODF_MASK|macro|CCM_CBCDR_SEMC_PODF_MASK
DECL|CCM_CBCDR_SEMC_PODF_SHIFT|macro|CCM_CBCDR_SEMC_PODF_SHIFT
DECL|CCM_CBCDR_SEMC_PODF|macro|CCM_CBCDR_SEMC_PODF
DECL|CCM_CBCMR_LCDIF_PODF_MASK|macro|CCM_CBCMR_LCDIF_PODF_MASK
DECL|CCM_CBCMR_LCDIF_PODF_SHIFT|macro|CCM_CBCMR_LCDIF_PODF_SHIFT
DECL|CCM_CBCMR_LCDIF_PODF|macro|CCM_CBCMR_LCDIF_PODF
DECL|CCM_CBCMR_LPSPI_CLK_SEL_MASK|macro|CCM_CBCMR_LPSPI_CLK_SEL_MASK
DECL|CCM_CBCMR_LPSPI_CLK_SEL_SHIFT|macro|CCM_CBCMR_LPSPI_CLK_SEL_SHIFT
DECL|CCM_CBCMR_LPSPI_CLK_SEL|macro|CCM_CBCMR_LPSPI_CLK_SEL
DECL|CCM_CBCMR_LPSPI_PODF_MASK|macro|CCM_CBCMR_LPSPI_PODF_MASK
DECL|CCM_CBCMR_LPSPI_PODF_SHIFT|macro|CCM_CBCMR_LPSPI_PODF_SHIFT
DECL|CCM_CBCMR_LPSPI_PODF|macro|CCM_CBCMR_LPSPI_PODF
DECL|CCM_CBCMR_PERIPH_CLK2_SEL_MASK|macro|CCM_CBCMR_PERIPH_CLK2_SEL_MASK
DECL|CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT|macro|CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT
DECL|CCM_CBCMR_PERIPH_CLK2_SEL|macro|CCM_CBCMR_PERIPH_CLK2_SEL
DECL|CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK|macro|CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK
DECL|CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT|macro|CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT
DECL|CCM_CBCMR_PRE_PERIPH_CLK_SEL|macro|CCM_CBCMR_PRE_PERIPH_CLK_SEL
DECL|CCM_CBCMR_TRACE_CLK_SEL_MASK|macro|CCM_CBCMR_TRACE_CLK_SEL_MASK
DECL|CCM_CBCMR_TRACE_CLK_SEL_SHIFT|macro|CCM_CBCMR_TRACE_CLK_SEL_SHIFT
DECL|CCM_CBCMR_TRACE_CLK_SEL|macro|CCM_CBCMR_TRACE_CLK_SEL
DECL|CCM_CCGR0_CG0_MASK|macro|CCM_CCGR0_CG0_MASK
DECL|CCM_CCGR0_CG0_SHIFT|macro|CCM_CCGR0_CG0_SHIFT
DECL|CCM_CCGR0_CG0|macro|CCM_CCGR0_CG0
DECL|CCM_CCGR0_CG10_MASK|macro|CCM_CCGR0_CG10_MASK
DECL|CCM_CCGR0_CG10_SHIFT|macro|CCM_CCGR0_CG10_SHIFT
DECL|CCM_CCGR0_CG10|macro|CCM_CCGR0_CG10
DECL|CCM_CCGR0_CG11_MASK|macro|CCM_CCGR0_CG11_MASK
DECL|CCM_CCGR0_CG11_SHIFT|macro|CCM_CCGR0_CG11_SHIFT
DECL|CCM_CCGR0_CG11|macro|CCM_CCGR0_CG11
DECL|CCM_CCGR0_CG12_MASK|macro|CCM_CCGR0_CG12_MASK
DECL|CCM_CCGR0_CG12_SHIFT|macro|CCM_CCGR0_CG12_SHIFT
DECL|CCM_CCGR0_CG12|macro|CCM_CCGR0_CG12
DECL|CCM_CCGR0_CG13_MASK|macro|CCM_CCGR0_CG13_MASK
DECL|CCM_CCGR0_CG13_SHIFT|macro|CCM_CCGR0_CG13_SHIFT
DECL|CCM_CCGR0_CG13|macro|CCM_CCGR0_CG13
DECL|CCM_CCGR0_CG14_MASK|macro|CCM_CCGR0_CG14_MASK
DECL|CCM_CCGR0_CG14_SHIFT|macro|CCM_CCGR0_CG14_SHIFT
DECL|CCM_CCGR0_CG14|macro|CCM_CCGR0_CG14
DECL|CCM_CCGR0_CG15_MASK|macro|CCM_CCGR0_CG15_MASK
DECL|CCM_CCGR0_CG15_SHIFT|macro|CCM_CCGR0_CG15_SHIFT
DECL|CCM_CCGR0_CG15|macro|CCM_CCGR0_CG15
DECL|CCM_CCGR0_CG1_MASK|macro|CCM_CCGR0_CG1_MASK
DECL|CCM_CCGR0_CG1_SHIFT|macro|CCM_CCGR0_CG1_SHIFT
DECL|CCM_CCGR0_CG1|macro|CCM_CCGR0_CG1
DECL|CCM_CCGR0_CG2_MASK|macro|CCM_CCGR0_CG2_MASK
DECL|CCM_CCGR0_CG2_SHIFT|macro|CCM_CCGR0_CG2_SHIFT
DECL|CCM_CCGR0_CG2|macro|CCM_CCGR0_CG2
DECL|CCM_CCGR0_CG3_MASK|macro|CCM_CCGR0_CG3_MASK
DECL|CCM_CCGR0_CG3_SHIFT|macro|CCM_CCGR0_CG3_SHIFT
DECL|CCM_CCGR0_CG3|macro|CCM_CCGR0_CG3
DECL|CCM_CCGR0_CG4_MASK|macro|CCM_CCGR0_CG4_MASK
DECL|CCM_CCGR0_CG4_SHIFT|macro|CCM_CCGR0_CG4_SHIFT
DECL|CCM_CCGR0_CG4|macro|CCM_CCGR0_CG4
DECL|CCM_CCGR0_CG5_MASK|macro|CCM_CCGR0_CG5_MASK
DECL|CCM_CCGR0_CG5_SHIFT|macro|CCM_CCGR0_CG5_SHIFT
DECL|CCM_CCGR0_CG5|macro|CCM_CCGR0_CG5
DECL|CCM_CCGR0_CG6_MASK|macro|CCM_CCGR0_CG6_MASK
DECL|CCM_CCGR0_CG6_SHIFT|macro|CCM_CCGR0_CG6_SHIFT
DECL|CCM_CCGR0_CG6|macro|CCM_CCGR0_CG6
DECL|CCM_CCGR0_CG7_MASK|macro|CCM_CCGR0_CG7_MASK
DECL|CCM_CCGR0_CG7_SHIFT|macro|CCM_CCGR0_CG7_SHIFT
DECL|CCM_CCGR0_CG7|macro|CCM_CCGR0_CG7
DECL|CCM_CCGR0_CG8_MASK|macro|CCM_CCGR0_CG8_MASK
DECL|CCM_CCGR0_CG8_SHIFT|macro|CCM_CCGR0_CG8_SHIFT
DECL|CCM_CCGR0_CG8|macro|CCM_CCGR0_CG8
DECL|CCM_CCGR0_CG9_MASK|macro|CCM_CCGR0_CG9_MASK
DECL|CCM_CCGR0_CG9_SHIFT|macro|CCM_CCGR0_CG9_SHIFT
DECL|CCM_CCGR0_CG9|macro|CCM_CCGR0_CG9
DECL|CCM_CCGR1_CG0_MASK|macro|CCM_CCGR1_CG0_MASK
DECL|CCM_CCGR1_CG0_SHIFT|macro|CCM_CCGR1_CG0_SHIFT
DECL|CCM_CCGR1_CG0|macro|CCM_CCGR1_CG0
DECL|CCM_CCGR1_CG10_MASK|macro|CCM_CCGR1_CG10_MASK
DECL|CCM_CCGR1_CG10_SHIFT|macro|CCM_CCGR1_CG10_SHIFT
DECL|CCM_CCGR1_CG10|macro|CCM_CCGR1_CG10
DECL|CCM_CCGR1_CG11_MASK|macro|CCM_CCGR1_CG11_MASK
DECL|CCM_CCGR1_CG11_SHIFT|macro|CCM_CCGR1_CG11_SHIFT
DECL|CCM_CCGR1_CG11|macro|CCM_CCGR1_CG11
DECL|CCM_CCGR1_CG12_MASK|macro|CCM_CCGR1_CG12_MASK
DECL|CCM_CCGR1_CG12_SHIFT|macro|CCM_CCGR1_CG12_SHIFT
DECL|CCM_CCGR1_CG12|macro|CCM_CCGR1_CG12
DECL|CCM_CCGR1_CG13_MASK|macro|CCM_CCGR1_CG13_MASK
DECL|CCM_CCGR1_CG13_SHIFT|macro|CCM_CCGR1_CG13_SHIFT
DECL|CCM_CCGR1_CG13|macro|CCM_CCGR1_CG13
DECL|CCM_CCGR1_CG14_MASK|macro|CCM_CCGR1_CG14_MASK
DECL|CCM_CCGR1_CG14_SHIFT|macro|CCM_CCGR1_CG14_SHIFT
DECL|CCM_CCGR1_CG14|macro|CCM_CCGR1_CG14
DECL|CCM_CCGR1_CG15_MASK|macro|CCM_CCGR1_CG15_MASK
DECL|CCM_CCGR1_CG15_SHIFT|macro|CCM_CCGR1_CG15_SHIFT
DECL|CCM_CCGR1_CG15|macro|CCM_CCGR1_CG15
DECL|CCM_CCGR1_CG1_MASK|macro|CCM_CCGR1_CG1_MASK
DECL|CCM_CCGR1_CG1_SHIFT|macro|CCM_CCGR1_CG1_SHIFT
DECL|CCM_CCGR1_CG1|macro|CCM_CCGR1_CG1
DECL|CCM_CCGR1_CG2_MASK|macro|CCM_CCGR1_CG2_MASK
DECL|CCM_CCGR1_CG2_SHIFT|macro|CCM_CCGR1_CG2_SHIFT
DECL|CCM_CCGR1_CG2|macro|CCM_CCGR1_CG2
DECL|CCM_CCGR1_CG3_MASK|macro|CCM_CCGR1_CG3_MASK
DECL|CCM_CCGR1_CG3_SHIFT|macro|CCM_CCGR1_CG3_SHIFT
DECL|CCM_CCGR1_CG3|macro|CCM_CCGR1_CG3
DECL|CCM_CCGR1_CG4_MASK|macro|CCM_CCGR1_CG4_MASK
DECL|CCM_CCGR1_CG4_SHIFT|macro|CCM_CCGR1_CG4_SHIFT
DECL|CCM_CCGR1_CG4|macro|CCM_CCGR1_CG4
DECL|CCM_CCGR1_CG5_MASK|macro|CCM_CCGR1_CG5_MASK
DECL|CCM_CCGR1_CG5_SHIFT|macro|CCM_CCGR1_CG5_SHIFT
DECL|CCM_CCGR1_CG5|macro|CCM_CCGR1_CG5
DECL|CCM_CCGR1_CG6_MASK|macro|CCM_CCGR1_CG6_MASK
DECL|CCM_CCGR1_CG6_SHIFT|macro|CCM_CCGR1_CG6_SHIFT
DECL|CCM_CCGR1_CG6|macro|CCM_CCGR1_CG6
DECL|CCM_CCGR1_CG7_MASK|macro|CCM_CCGR1_CG7_MASK
DECL|CCM_CCGR1_CG7_SHIFT|macro|CCM_CCGR1_CG7_SHIFT
DECL|CCM_CCGR1_CG7|macro|CCM_CCGR1_CG7
DECL|CCM_CCGR1_CG8_MASK|macro|CCM_CCGR1_CG8_MASK
DECL|CCM_CCGR1_CG8_SHIFT|macro|CCM_CCGR1_CG8_SHIFT
DECL|CCM_CCGR1_CG8|macro|CCM_CCGR1_CG8
DECL|CCM_CCGR1_CG9_MASK|macro|CCM_CCGR1_CG9_MASK
DECL|CCM_CCGR1_CG9_SHIFT|macro|CCM_CCGR1_CG9_SHIFT
DECL|CCM_CCGR1_CG9|macro|CCM_CCGR1_CG9
DECL|CCM_CCGR2_CG0_MASK|macro|CCM_CCGR2_CG0_MASK
DECL|CCM_CCGR2_CG0_SHIFT|macro|CCM_CCGR2_CG0_SHIFT
DECL|CCM_CCGR2_CG0|macro|CCM_CCGR2_CG0
DECL|CCM_CCGR2_CG10_MASK|macro|CCM_CCGR2_CG10_MASK
DECL|CCM_CCGR2_CG10_SHIFT|macro|CCM_CCGR2_CG10_SHIFT
DECL|CCM_CCGR2_CG10|macro|CCM_CCGR2_CG10
DECL|CCM_CCGR2_CG11_MASK|macro|CCM_CCGR2_CG11_MASK
DECL|CCM_CCGR2_CG11_SHIFT|macro|CCM_CCGR2_CG11_SHIFT
DECL|CCM_CCGR2_CG11|macro|CCM_CCGR2_CG11
DECL|CCM_CCGR2_CG12_MASK|macro|CCM_CCGR2_CG12_MASK
DECL|CCM_CCGR2_CG12_SHIFT|macro|CCM_CCGR2_CG12_SHIFT
DECL|CCM_CCGR2_CG12|macro|CCM_CCGR2_CG12
DECL|CCM_CCGR2_CG13_MASK|macro|CCM_CCGR2_CG13_MASK
DECL|CCM_CCGR2_CG13_SHIFT|macro|CCM_CCGR2_CG13_SHIFT
DECL|CCM_CCGR2_CG13|macro|CCM_CCGR2_CG13
DECL|CCM_CCGR2_CG14_MASK|macro|CCM_CCGR2_CG14_MASK
DECL|CCM_CCGR2_CG14_SHIFT|macro|CCM_CCGR2_CG14_SHIFT
DECL|CCM_CCGR2_CG14|macro|CCM_CCGR2_CG14
DECL|CCM_CCGR2_CG15_MASK|macro|CCM_CCGR2_CG15_MASK
DECL|CCM_CCGR2_CG15_SHIFT|macro|CCM_CCGR2_CG15_SHIFT
DECL|CCM_CCGR2_CG15|macro|CCM_CCGR2_CG15
DECL|CCM_CCGR2_CG1_MASK|macro|CCM_CCGR2_CG1_MASK
DECL|CCM_CCGR2_CG1_SHIFT|macro|CCM_CCGR2_CG1_SHIFT
DECL|CCM_CCGR2_CG1|macro|CCM_CCGR2_CG1
DECL|CCM_CCGR2_CG2_MASK|macro|CCM_CCGR2_CG2_MASK
DECL|CCM_CCGR2_CG2_SHIFT|macro|CCM_CCGR2_CG2_SHIFT
DECL|CCM_CCGR2_CG2|macro|CCM_CCGR2_CG2
DECL|CCM_CCGR2_CG3_MASK|macro|CCM_CCGR2_CG3_MASK
DECL|CCM_CCGR2_CG3_SHIFT|macro|CCM_CCGR2_CG3_SHIFT
DECL|CCM_CCGR2_CG3|macro|CCM_CCGR2_CG3
DECL|CCM_CCGR2_CG4_MASK|macro|CCM_CCGR2_CG4_MASK
DECL|CCM_CCGR2_CG4_SHIFT|macro|CCM_CCGR2_CG4_SHIFT
DECL|CCM_CCGR2_CG4|macro|CCM_CCGR2_CG4
DECL|CCM_CCGR2_CG5_MASK|macro|CCM_CCGR2_CG5_MASK
DECL|CCM_CCGR2_CG5_SHIFT|macro|CCM_CCGR2_CG5_SHIFT
DECL|CCM_CCGR2_CG5|macro|CCM_CCGR2_CG5
DECL|CCM_CCGR2_CG6_MASK|macro|CCM_CCGR2_CG6_MASK
DECL|CCM_CCGR2_CG6_SHIFT|macro|CCM_CCGR2_CG6_SHIFT
DECL|CCM_CCGR2_CG6|macro|CCM_CCGR2_CG6
DECL|CCM_CCGR2_CG7_MASK|macro|CCM_CCGR2_CG7_MASK
DECL|CCM_CCGR2_CG7_SHIFT|macro|CCM_CCGR2_CG7_SHIFT
DECL|CCM_CCGR2_CG7|macro|CCM_CCGR2_CG7
DECL|CCM_CCGR2_CG8_MASK|macro|CCM_CCGR2_CG8_MASK
DECL|CCM_CCGR2_CG8_SHIFT|macro|CCM_CCGR2_CG8_SHIFT
DECL|CCM_CCGR2_CG8|macro|CCM_CCGR2_CG8
DECL|CCM_CCGR2_CG9_MASK|macro|CCM_CCGR2_CG9_MASK
DECL|CCM_CCGR2_CG9_SHIFT|macro|CCM_CCGR2_CG9_SHIFT
DECL|CCM_CCGR2_CG9|macro|CCM_CCGR2_CG9
DECL|CCM_CCGR3_CG0_MASK|macro|CCM_CCGR3_CG0_MASK
DECL|CCM_CCGR3_CG0_SHIFT|macro|CCM_CCGR3_CG0_SHIFT
DECL|CCM_CCGR3_CG0|macro|CCM_CCGR3_CG0
DECL|CCM_CCGR3_CG10_MASK|macro|CCM_CCGR3_CG10_MASK
DECL|CCM_CCGR3_CG10_SHIFT|macro|CCM_CCGR3_CG10_SHIFT
DECL|CCM_CCGR3_CG10|macro|CCM_CCGR3_CG10
DECL|CCM_CCGR3_CG11_MASK|macro|CCM_CCGR3_CG11_MASK
DECL|CCM_CCGR3_CG11_SHIFT|macro|CCM_CCGR3_CG11_SHIFT
DECL|CCM_CCGR3_CG11|macro|CCM_CCGR3_CG11
DECL|CCM_CCGR3_CG12_MASK|macro|CCM_CCGR3_CG12_MASK
DECL|CCM_CCGR3_CG12_SHIFT|macro|CCM_CCGR3_CG12_SHIFT
DECL|CCM_CCGR3_CG12|macro|CCM_CCGR3_CG12
DECL|CCM_CCGR3_CG13_MASK|macro|CCM_CCGR3_CG13_MASK
DECL|CCM_CCGR3_CG13_SHIFT|macro|CCM_CCGR3_CG13_SHIFT
DECL|CCM_CCGR3_CG13|macro|CCM_CCGR3_CG13
DECL|CCM_CCGR3_CG14_MASK|macro|CCM_CCGR3_CG14_MASK
DECL|CCM_CCGR3_CG14_SHIFT|macro|CCM_CCGR3_CG14_SHIFT
DECL|CCM_CCGR3_CG14|macro|CCM_CCGR3_CG14
DECL|CCM_CCGR3_CG15_MASK|macro|CCM_CCGR3_CG15_MASK
DECL|CCM_CCGR3_CG15_SHIFT|macro|CCM_CCGR3_CG15_SHIFT
DECL|CCM_CCGR3_CG15|macro|CCM_CCGR3_CG15
DECL|CCM_CCGR3_CG1_MASK|macro|CCM_CCGR3_CG1_MASK
DECL|CCM_CCGR3_CG1_SHIFT|macro|CCM_CCGR3_CG1_SHIFT
DECL|CCM_CCGR3_CG1|macro|CCM_CCGR3_CG1
DECL|CCM_CCGR3_CG2_MASK|macro|CCM_CCGR3_CG2_MASK
DECL|CCM_CCGR3_CG2_SHIFT|macro|CCM_CCGR3_CG2_SHIFT
DECL|CCM_CCGR3_CG2|macro|CCM_CCGR3_CG2
DECL|CCM_CCGR3_CG3_MASK|macro|CCM_CCGR3_CG3_MASK
DECL|CCM_CCGR3_CG3_SHIFT|macro|CCM_CCGR3_CG3_SHIFT
DECL|CCM_CCGR3_CG3|macro|CCM_CCGR3_CG3
DECL|CCM_CCGR3_CG4_MASK|macro|CCM_CCGR3_CG4_MASK
DECL|CCM_CCGR3_CG4_SHIFT|macro|CCM_CCGR3_CG4_SHIFT
DECL|CCM_CCGR3_CG4|macro|CCM_CCGR3_CG4
DECL|CCM_CCGR3_CG5_MASK|macro|CCM_CCGR3_CG5_MASK
DECL|CCM_CCGR3_CG5_SHIFT|macro|CCM_CCGR3_CG5_SHIFT
DECL|CCM_CCGR3_CG5|macro|CCM_CCGR3_CG5
DECL|CCM_CCGR3_CG6_MASK|macro|CCM_CCGR3_CG6_MASK
DECL|CCM_CCGR3_CG6_SHIFT|macro|CCM_CCGR3_CG6_SHIFT
DECL|CCM_CCGR3_CG6|macro|CCM_CCGR3_CG6
DECL|CCM_CCGR3_CG7_MASK|macro|CCM_CCGR3_CG7_MASK
DECL|CCM_CCGR3_CG7_SHIFT|macro|CCM_CCGR3_CG7_SHIFT
DECL|CCM_CCGR3_CG7|macro|CCM_CCGR3_CG7
DECL|CCM_CCGR3_CG8_MASK|macro|CCM_CCGR3_CG8_MASK
DECL|CCM_CCGR3_CG8_SHIFT|macro|CCM_CCGR3_CG8_SHIFT
DECL|CCM_CCGR3_CG8|macro|CCM_CCGR3_CG8
DECL|CCM_CCGR3_CG9_MASK|macro|CCM_CCGR3_CG9_MASK
DECL|CCM_CCGR3_CG9_SHIFT|macro|CCM_CCGR3_CG9_SHIFT
DECL|CCM_CCGR3_CG9|macro|CCM_CCGR3_CG9
DECL|CCM_CCGR4_CG0_MASK|macro|CCM_CCGR4_CG0_MASK
DECL|CCM_CCGR4_CG0_SHIFT|macro|CCM_CCGR4_CG0_SHIFT
DECL|CCM_CCGR4_CG0|macro|CCM_CCGR4_CG0
DECL|CCM_CCGR4_CG10_MASK|macro|CCM_CCGR4_CG10_MASK
DECL|CCM_CCGR4_CG10_SHIFT|macro|CCM_CCGR4_CG10_SHIFT
DECL|CCM_CCGR4_CG10|macro|CCM_CCGR4_CG10
DECL|CCM_CCGR4_CG11_MASK|macro|CCM_CCGR4_CG11_MASK
DECL|CCM_CCGR4_CG11_SHIFT|macro|CCM_CCGR4_CG11_SHIFT
DECL|CCM_CCGR4_CG11|macro|CCM_CCGR4_CG11
DECL|CCM_CCGR4_CG12_MASK|macro|CCM_CCGR4_CG12_MASK
DECL|CCM_CCGR4_CG12_SHIFT|macro|CCM_CCGR4_CG12_SHIFT
DECL|CCM_CCGR4_CG12|macro|CCM_CCGR4_CG12
DECL|CCM_CCGR4_CG13_MASK|macro|CCM_CCGR4_CG13_MASK
DECL|CCM_CCGR4_CG13_SHIFT|macro|CCM_CCGR4_CG13_SHIFT
DECL|CCM_CCGR4_CG13|macro|CCM_CCGR4_CG13
DECL|CCM_CCGR4_CG14_MASK|macro|CCM_CCGR4_CG14_MASK
DECL|CCM_CCGR4_CG14_SHIFT|macro|CCM_CCGR4_CG14_SHIFT
DECL|CCM_CCGR4_CG14|macro|CCM_CCGR4_CG14
DECL|CCM_CCGR4_CG15_MASK|macro|CCM_CCGR4_CG15_MASK
DECL|CCM_CCGR4_CG15_SHIFT|macro|CCM_CCGR4_CG15_SHIFT
DECL|CCM_CCGR4_CG15|macro|CCM_CCGR4_CG15
DECL|CCM_CCGR4_CG1_MASK|macro|CCM_CCGR4_CG1_MASK
DECL|CCM_CCGR4_CG1_SHIFT|macro|CCM_CCGR4_CG1_SHIFT
DECL|CCM_CCGR4_CG1|macro|CCM_CCGR4_CG1
DECL|CCM_CCGR4_CG2_MASK|macro|CCM_CCGR4_CG2_MASK
DECL|CCM_CCGR4_CG2_SHIFT|macro|CCM_CCGR4_CG2_SHIFT
DECL|CCM_CCGR4_CG2|macro|CCM_CCGR4_CG2
DECL|CCM_CCGR4_CG3_MASK|macro|CCM_CCGR4_CG3_MASK
DECL|CCM_CCGR4_CG3_SHIFT|macro|CCM_CCGR4_CG3_SHIFT
DECL|CCM_CCGR4_CG3|macro|CCM_CCGR4_CG3
DECL|CCM_CCGR4_CG4_MASK|macro|CCM_CCGR4_CG4_MASK
DECL|CCM_CCGR4_CG4_SHIFT|macro|CCM_CCGR4_CG4_SHIFT
DECL|CCM_CCGR4_CG4|macro|CCM_CCGR4_CG4
DECL|CCM_CCGR4_CG5_MASK|macro|CCM_CCGR4_CG5_MASK
DECL|CCM_CCGR4_CG5_SHIFT|macro|CCM_CCGR4_CG5_SHIFT
DECL|CCM_CCGR4_CG5|macro|CCM_CCGR4_CG5
DECL|CCM_CCGR4_CG6_MASK|macro|CCM_CCGR4_CG6_MASK
DECL|CCM_CCGR4_CG6_SHIFT|macro|CCM_CCGR4_CG6_SHIFT
DECL|CCM_CCGR4_CG6|macro|CCM_CCGR4_CG6
DECL|CCM_CCGR4_CG7_MASK|macro|CCM_CCGR4_CG7_MASK
DECL|CCM_CCGR4_CG7_SHIFT|macro|CCM_CCGR4_CG7_SHIFT
DECL|CCM_CCGR4_CG7|macro|CCM_CCGR4_CG7
DECL|CCM_CCGR4_CG8_MASK|macro|CCM_CCGR4_CG8_MASK
DECL|CCM_CCGR4_CG8_SHIFT|macro|CCM_CCGR4_CG8_SHIFT
DECL|CCM_CCGR4_CG8|macro|CCM_CCGR4_CG8
DECL|CCM_CCGR4_CG9_MASK|macro|CCM_CCGR4_CG9_MASK
DECL|CCM_CCGR4_CG9_SHIFT|macro|CCM_CCGR4_CG9_SHIFT
DECL|CCM_CCGR4_CG9|macro|CCM_CCGR4_CG9
DECL|CCM_CCGR5_CG0_MASK|macro|CCM_CCGR5_CG0_MASK
DECL|CCM_CCGR5_CG0_SHIFT|macro|CCM_CCGR5_CG0_SHIFT
DECL|CCM_CCGR5_CG0|macro|CCM_CCGR5_CG0
DECL|CCM_CCGR5_CG10_MASK|macro|CCM_CCGR5_CG10_MASK
DECL|CCM_CCGR5_CG10_SHIFT|macro|CCM_CCGR5_CG10_SHIFT
DECL|CCM_CCGR5_CG10|macro|CCM_CCGR5_CG10
DECL|CCM_CCGR5_CG11_MASK|macro|CCM_CCGR5_CG11_MASK
DECL|CCM_CCGR5_CG11_SHIFT|macro|CCM_CCGR5_CG11_SHIFT
DECL|CCM_CCGR5_CG11|macro|CCM_CCGR5_CG11
DECL|CCM_CCGR5_CG12_MASK|macro|CCM_CCGR5_CG12_MASK
DECL|CCM_CCGR5_CG12_SHIFT|macro|CCM_CCGR5_CG12_SHIFT
DECL|CCM_CCGR5_CG12|macro|CCM_CCGR5_CG12
DECL|CCM_CCGR5_CG13_MASK|macro|CCM_CCGR5_CG13_MASK
DECL|CCM_CCGR5_CG13_SHIFT|macro|CCM_CCGR5_CG13_SHIFT
DECL|CCM_CCGR5_CG13|macro|CCM_CCGR5_CG13
DECL|CCM_CCGR5_CG14_MASK|macro|CCM_CCGR5_CG14_MASK
DECL|CCM_CCGR5_CG14_SHIFT|macro|CCM_CCGR5_CG14_SHIFT
DECL|CCM_CCGR5_CG14|macro|CCM_CCGR5_CG14
DECL|CCM_CCGR5_CG15_MASK|macro|CCM_CCGR5_CG15_MASK
DECL|CCM_CCGR5_CG15_SHIFT|macro|CCM_CCGR5_CG15_SHIFT
DECL|CCM_CCGR5_CG15|macro|CCM_CCGR5_CG15
DECL|CCM_CCGR5_CG1_MASK|macro|CCM_CCGR5_CG1_MASK
DECL|CCM_CCGR5_CG1_SHIFT|macro|CCM_CCGR5_CG1_SHIFT
DECL|CCM_CCGR5_CG1|macro|CCM_CCGR5_CG1
DECL|CCM_CCGR5_CG2_MASK|macro|CCM_CCGR5_CG2_MASK
DECL|CCM_CCGR5_CG2_SHIFT|macro|CCM_CCGR5_CG2_SHIFT
DECL|CCM_CCGR5_CG2|macro|CCM_CCGR5_CG2
DECL|CCM_CCGR5_CG3_MASK|macro|CCM_CCGR5_CG3_MASK
DECL|CCM_CCGR5_CG3_SHIFT|macro|CCM_CCGR5_CG3_SHIFT
DECL|CCM_CCGR5_CG3|macro|CCM_CCGR5_CG3
DECL|CCM_CCGR5_CG4_MASK|macro|CCM_CCGR5_CG4_MASK
DECL|CCM_CCGR5_CG4_SHIFT|macro|CCM_CCGR5_CG4_SHIFT
DECL|CCM_CCGR5_CG4|macro|CCM_CCGR5_CG4
DECL|CCM_CCGR5_CG5_MASK|macro|CCM_CCGR5_CG5_MASK
DECL|CCM_CCGR5_CG5_SHIFT|macro|CCM_CCGR5_CG5_SHIFT
DECL|CCM_CCGR5_CG5|macro|CCM_CCGR5_CG5
DECL|CCM_CCGR5_CG6_MASK|macro|CCM_CCGR5_CG6_MASK
DECL|CCM_CCGR5_CG6_SHIFT|macro|CCM_CCGR5_CG6_SHIFT
DECL|CCM_CCGR5_CG6|macro|CCM_CCGR5_CG6
DECL|CCM_CCGR5_CG7_MASK|macro|CCM_CCGR5_CG7_MASK
DECL|CCM_CCGR5_CG7_SHIFT|macro|CCM_CCGR5_CG7_SHIFT
DECL|CCM_CCGR5_CG7|macro|CCM_CCGR5_CG7
DECL|CCM_CCGR5_CG8_MASK|macro|CCM_CCGR5_CG8_MASK
DECL|CCM_CCGR5_CG8_SHIFT|macro|CCM_CCGR5_CG8_SHIFT
DECL|CCM_CCGR5_CG8|macro|CCM_CCGR5_CG8
DECL|CCM_CCGR5_CG9_MASK|macro|CCM_CCGR5_CG9_MASK
DECL|CCM_CCGR5_CG9_SHIFT|macro|CCM_CCGR5_CG9_SHIFT
DECL|CCM_CCGR5_CG9|macro|CCM_CCGR5_CG9
DECL|CCM_CCGR6_CG0_MASK|macro|CCM_CCGR6_CG0_MASK
DECL|CCM_CCGR6_CG0_SHIFT|macro|CCM_CCGR6_CG0_SHIFT
DECL|CCM_CCGR6_CG0|macro|CCM_CCGR6_CG0
DECL|CCM_CCGR6_CG10_MASK|macro|CCM_CCGR6_CG10_MASK
DECL|CCM_CCGR6_CG10_SHIFT|macro|CCM_CCGR6_CG10_SHIFT
DECL|CCM_CCGR6_CG10|macro|CCM_CCGR6_CG10
DECL|CCM_CCGR6_CG11_MASK|macro|CCM_CCGR6_CG11_MASK
DECL|CCM_CCGR6_CG11_SHIFT|macro|CCM_CCGR6_CG11_SHIFT
DECL|CCM_CCGR6_CG11|macro|CCM_CCGR6_CG11
DECL|CCM_CCGR6_CG12_MASK|macro|CCM_CCGR6_CG12_MASK
DECL|CCM_CCGR6_CG12_SHIFT|macro|CCM_CCGR6_CG12_SHIFT
DECL|CCM_CCGR6_CG12|macro|CCM_CCGR6_CG12
DECL|CCM_CCGR6_CG13_MASK|macro|CCM_CCGR6_CG13_MASK
DECL|CCM_CCGR6_CG13_SHIFT|macro|CCM_CCGR6_CG13_SHIFT
DECL|CCM_CCGR6_CG13|macro|CCM_CCGR6_CG13
DECL|CCM_CCGR6_CG14_MASK|macro|CCM_CCGR6_CG14_MASK
DECL|CCM_CCGR6_CG14_SHIFT|macro|CCM_CCGR6_CG14_SHIFT
DECL|CCM_CCGR6_CG14|macro|CCM_CCGR6_CG14
DECL|CCM_CCGR6_CG15_MASK|macro|CCM_CCGR6_CG15_MASK
DECL|CCM_CCGR6_CG15_SHIFT|macro|CCM_CCGR6_CG15_SHIFT
DECL|CCM_CCGR6_CG15|macro|CCM_CCGR6_CG15
DECL|CCM_CCGR6_CG1_MASK|macro|CCM_CCGR6_CG1_MASK
DECL|CCM_CCGR6_CG1_SHIFT|macro|CCM_CCGR6_CG1_SHIFT
DECL|CCM_CCGR6_CG1|macro|CCM_CCGR6_CG1
DECL|CCM_CCGR6_CG2_MASK|macro|CCM_CCGR6_CG2_MASK
DECL|CCM_CCGR6_CG2_SHIFT|macro|CCM_CCGR6_CG2_SHIFT
DECL|CCM_CCGR6_CG2|macro|CCM_CCGR6_CG2
DECL|CCM_CCGR6_CG3_MASK|macro|CCM_CCGR6_CG3_MASK
DECL|CCM_CCGR6_CG3_SHIFT|macro|CCM_CCGR6_CG3_SHIFT
DECL|CCM_CCGR6_CG3|macro|CCM_CCGR6_CG3
DECL|CCM_CCGR6_CG4_MASK|macro|CCM_CCGR6_CG4_MASK
DECL|CCM_CCGR6_CG4_SHIFT|macro|CCM_CCGR6_CG4_SHIFT
DECL|CCM_CCGR6_CG4|macro|CCM_CCGR6_CG4
DECL|CCM_CCGR6_CG5_MASK|macro|CCM_CCGR6_CG5_MASK
DECL|CCM_CCGR6_CG5_SHIFT|macro|CCM_CCGR6_CG5_SHIFT
DECL|CCM_CCGR6_CG5|macro|CCM_CCGR6_CG5
DECL|CCM_CCGR6_CG6_MASK|macro|CCM_CCGR6_CG6_MASK
DECL|CCM_CCGR6_CG6_SHIFT|macro|CCM_CCGR6_CG6_SHIFT
DECL|CCM_CCGR6_CG6|macro|CCM_CCGR6_CG6
DECL|CCM_CCGR6_CG7_MASK|macro|CCM_CCGR6_CG7_MASK
DECL|CCM_CCGR6_CG7_SHIFT|macro|CCM_CCGR6_CG7_SHIFT
DECL|CCM_CCGR6_CG7|macro|CCM_CCGR6_CG7
DECL|CCM_CCGR6_CG8_MASK|macro|CCM_CCGR6_CG8_MASK
DECL|CCM_CCGR6_CG8_SHIFT|macro|CCM_CCGR6_CG8_SHIFT
DECL|CCM_CCGR6_CG8|macro|CCM_CCGR6_CG8
DECL|CCM_CCGR6_CG9_MASK|macro|CCM_CCGR6_CG9_MASK
DECL|CCM_CCGR6_CG9_SHIFT|macro|CCM_CCGR6_CG9_SHIFT
DECL|CCM_CCGR6_CG9|macro|CCM_CCGR6_CG9
DECL|CCM_CCOSR_CLKO1_DIV_MASK|macro|CCM_CCOSR_CLKO1_DIV_MASK
DECL|CCM_CCOSR_CLKO1_DIV_SHIFT|macro|CCM_CCOSR_CLKO1_DIV_SHIFT
DECL|CCM_CCOSR_CLKO1_DIV|macro|CCM_CCOSR_CLKO1_DIV
DECL|CCM_CCOSR_CLKO1_EN_MASK|macro|CCM_CCOSR_CLKO1_EN_MASK
DECL|CCM_CCOSR_CLKO1_EN_SHIFT|macro|CCM_CCOSR_CLKO1_EN_SHIFT
DECL|CCM_CCOSR_CLKO1_EN|macro|CCM_CCOSR_CLKO1_EN
DECL|CCM_CCOSR_CLKO1_SEL_MASK|macro|CCM_CCOSR_CLKO1_SEL_MASK
DECL|CCM_CCOSR_CLKO1_SEL_SHIFT|macro|CCM_CCOSR_CLKO1_SEL_SHIFT
DECL|CCM_CCOSR_CLKO1_SEL|macro|CCM_CCOSR_CLKO1_SEL
DECL|CCM_CCOSR_CLKO2_DIV_MASK|macro|CCM_CCOSR_CLKO2_DIV_MASK
DECL|CCM_CCOSR_CLKO2_DIV_SHIFT|macro|CCM_CCOSR_CLKO2_DIV_SHIFT
DECL|CCM_CCOSR_CLKO2_DIV|macro|CCM_CCOSR_CLKO2_DIV
DECL|CCM_CCOSR_CLKO2_EN_MASK|macro|CCM_CCOSR_CLKO2_EN_MASK
DECL|CCM_CCOSR_CLKO2_EN_SHIFT|macro|CCM_CCOSR_CLKO2_EN_SHIFT
DECL|CCM_CCOSR_CLKO2_EN|macro|CCM_CCOSR_CLKO2_EN
DECL|CCM_CCOSR_CLKO2_SEL_MASK|macro|CCM_CCOSR_CLKO2_SEL_MASK
DECL|CCM_CCOSR_CLKO2_SEL_SHIFT|macro|CCM_CCOSR_CLKO2_SEL_SHIFT
DECL|CCM_CCOSR_CLKO2_SEL|macro|CCM_CCOSR_CLKO2_SEL
DECL|CCM_CCOSR_CLK_OUT_SEL_MASK|macro|CCM_CCOSR_CLK_OUT_SEL_MASK
DECL|CCM_CCOSR_CLK_OUT_SEL_SHIFT|macro|CCM_CCOSR_CLK_OUT_SEL_SHIFT
DECL|CCM_CCOSR_CLK_OUT_SEL|macro|CCM_CCOSR_CLK_OUT_SEL
DECL|CCM_CCR_COSC_EN_MASK|macro|CCM_CCR_COSC_EN_MASK
DECL|CCM_CCR_COSC_EN_SHIFT|macro|CCM_CCR_COSC_EN_SHIFT
DECL|CCM_CCR_COSC_EN|macro|CCM_CCR_COSC_EN
DECL|CCM_CCR_OSCNT_MASK|macro|CCM_CCR_OSCNT_MASK
DECL|CCM_CCR_OSCNT_SHIFT|macro|CCM_CCR_OSCNT_SHIFT
DECL|CCM_CCR_OSCNT|macro|CCM_CCR_OSCNT
DECL|CCM_CCR_RBC_EN_MASK|macro|CCM_CCR_RBC_EN_MASK
DECL|CCM_CCR_RBC_EN_SHIFT|macro|CCM_CCR_RBC_EN_SHIFT
DECL|CCM_CCR_RBC_EN|macro|CCM_CCR_RBC_EN
DECL|CCM_CCR_REG_BYPASS_COUNT_MASK|macro|CCM_CCR_REG_BYPASS_COUNT_MASK
DECL|CCM_CCR_REG_BYPASS_COUNT_SHIFT|macro|CCM_CCR_REG_BYPASS_COUNT_SHIFT
DECL|CCM_CCR_REG_BYPASS_COUNT|macro|CCM_CCR_REG_BYPASS_COUNT
DECL|CCM_CCSR_PLL3_SW_CLK_SEL_MASK|macro|CCM_CCSR_PLL3_SW_CLK_SEL_MASK
DECL|CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT|macro|CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT
DECL|CCM_CCSR_PLL3_SW_CLK_SEL|macro|CCM_CCSR_PLL3_SW_CLK_SEL
DECL|CCM_CDCDR_FLEXIO1_CLK_PODF_MASK|macro|CCM_CDCDR_FLEXIO1_CLK_PODF_MASK
DECL|CCM_CDCDR_FLEXIO1_CLK_PODF_SHIFT|macro|CCM_CDCDR_FLEXIO1_CLK_PODF_SHIFT
DECL|CCM_CDCDR_FLEXIO1_CLK_PODF|macro|CCM_CDCDR_FLEXIO1_CLK_PODF
DECL|CCM_CDCDR_FLEXIO1_CLK_PRED_MASK|macro|CCM_CDCDR_FLEXIO1_CLK_PRED_MASK
DECL|CCM_CDCDR_FLEXIO1_CLK_PRED_SHIFT|macro|CCM_CDCDR_FLEXIO1_CLK_PRED_SHIFT
DECL|CCM_CDCDR_FLEXIO1_CLK_PRED|macro|CCM_CDCDR_FLEXIO1_CLK_PRED
DECL|CCM_CDCDR_FLEXIO1_CLK_SEL_MASK|macro|CCM_CDCDR_FLEXIO1_CLK_SEL_MASK
DECL|CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT|macro|CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT
DECL|CCM_CDCDR_FLEXIO1_CLK_SEL|macro|CCM_CDCDR_FLEXIO1_CLK_SEL
DECL|CCM_CDCDR_SPDIF0_CLK_PODF_MASK|macro|CCM_CDCDR_SPDIF0_CLK_PODF_MASK
DECL|CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT|macro|CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT
DECL|CCM_CDCDR_SPDIF0_CLK_PODF|macro|CCM_CDCDR_SPDIF0_CLK_PODF
DECL|CCM_CDCDR_SPDIF0_CLK_PRED_MASK|macro|CCM_CDCDR_SPDIF0_CLK_PRED_MASK
DECL|CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT|macro|CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT
DECL|CCM_CDCDR_SPDIF0_CLK_PRED|macro|CCM_CDCDR_SPDIF0_CLK_PRED
DECL|CCM_CDCDR_SPDIF0_CLK_SEL_MASK|macro|CCM_CDCDR_SPDIF0_CLK_SEL_MASK
DECL|CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT|macro|CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT
DECL|CCM_CDCDR_SPDIF0_CLK_SEL|macro|CCM_CDCDR_SPDIF0_CLK_SEL
DECL|CCM_CDHIPR_AHB_PODF_BUSY_MASK|macro|CCM_CDHIPR_AHB_PODF_BUSY_MASK
DECL|CCM_CDHIPR_AHB_PODF_BUSY_SHIFT|macro|CCM_CDHIPR_AHB_PODF_BUSY_SHIFT
DECL|CCM_CDHIPR_AHB_PODF_BUSY|macro|CCM_CDHIPR_AHB_PODF_BUSY
DECL|CCM_CDHIPR_ARM_PODF_BUSY_MASK|macro|CCM_CDHIPR_ARM_PODF_BUSY_MASK
DECL|CCM_CDHIPR_ARM_PODF_BUSY_SHIFT|macro|CCM_CDHIPR_ARM_PODF_BUSY_SHIFT
DECL|CCM_CDHIPR_ARM_PODF_BUSY|macro|CCM_CDHIPR_ARM_PODF_BUSY
DECL|CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_MASK|macro|CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_MASK
DECL|CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_SHIFT|macro|CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_SHIFT
DECL|CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY|macro|CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY
DECL|CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_MASK|macro|CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_MASK
DECL|CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT|macro|CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT
DECL|CCM_CDHIPR_PERIPH_CLK_SEL_BUSY|macro|CCM_CDHIPR_PERIPH_CLK_SEL_BUSY
DECL|CCM_CDHIPR_SEMC_PODF_BUSY_MASK|macro|CCM_CDHIPR_SEMC_PODF_BUSY_MASK
DECL|CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT|macro|CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT
DECL|CCM_CDHIPR_SEMC_PODF_BUSY|macro|CCM_CDHIPR_SEMC_PODF_BUSY
DECL|CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_MASK|macro|CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_MASK
DECL|CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_SHIFT|macro|CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_SHIFT
DECL|CCM_CGPR_EFUSE_PROG_SUPPLY_GATE|macro|CCM_CGPR_EFUSE_PROG_SUPPLY_GATE
DECL|CCM_CGPR_FPL_MASK|macro|CCM_CGPR_FPL_MASK
DECL|CCM_CGPR_FPL_SHIFT|macro|CCM_CGPR_FPL_SHIFT
DECL|CCM_CGPR_FPL|macro|CCM_CGPR_FPL
DECL|CCM_CGPR_INT_MEM_CLK_LPM_MASK|macro|CCM_CGPR_INT_MEM_CLK_LPM_MASK
DECL|CCM_CGPR_INT_MEM_CLK_LPM_SHIFT|macro|CCM_CGPR_INT_MEM_CLK_LPM_SHIFT
DECL|CCM_CGPR_INT_MEM_CLK_LPM|macro|CCM_CGPR_INT_MEM_CLK_LPM
DECL|CCM_CGPR_PMIC_DELAY_SCALER_MASK|macro|CCM_CGPR_PMIC_DELAY_SCALER_MASK
DECL|CCM_CGPR_PMIC_DELAY_SCALER_SHIFT|macro|CCM_CGPR_PMIC_DELAY_SCALER_SHIFT
DECL|CCM_CGPR_PMIC_DELAY_SCALER|macro|CCM_CGPR_PMIC_DELAY_SCALER
DECL|CCM_CGPR_SYS_MEM_DS_CTRL_MASK|macro|CCM_CGPR_SYS_MEM_DS_CTRL_MASK
DECL|CCM_CGPR_SYS_MEM_DS_CTRL_SHIFT|macro|CCM_CGPR_SYS_MEM_DS_CTRL_SHIFT
DECL|CCM_CGPR_SYS_MEM_DS_CTRL|macro|CCM_CGPR_SYS_MEM_DS_CTRL
DECL|CCM_CIMR_ARM_PODF_LOADED_MASK|macro|CCM_CIMR_ARM_PODF_LOADED_MASK
DECL|CCM_CIMR_ARM_PODF_LOADED_SHIFT|macro|CCM_CIMR_ARM_PODF_LOADED_SHIFT
DECL|CCM_CIMR_ARM_PODF_LOADED|macro|CCM_CIMR_ARM_PODF_LOADED
DECL|CCM_CIMR_MASK_AHB_PODF_LOADED_MASK|macro|CCM_CIMR_MASK_AHB_PODF_LOADED_MASK
DECL|CCM_CIMR_MASK_AHB_PODF_LOADED_SHIFT|macro|CCM_CIMR_MASK_AHB_PODF_LOADED_SHIFT
DECL|CCM_CIMR_MASK_AHB_PODF_LOADED|macro|CCM_CIMR_MASK_AHB_PODF_LOADED
DECL|CCM_CIMR_MASK_COSC_READY_MASK|macro|CCM_CIMR_MASK_COSC_READY_MASK
DECL|CCM_CIMR_MASK_COSC_READY_SHIFT|macro|CCM_CIMR_MASK_COSC_READY_SHIFT
DECL|CCM_CIMR_MASK_COSC_READY|macro|CCM_CIMR_MASK_COSC_READY
DECL|CCM_CIMR_MASK_LRF_PLL_MASK|macro|CCM_CIMR_MASK_LRF_PLL_MASK
DECL|CCM_CIMR_MASK_LRF_PLL_SHIFT|macro|CCM_CIMR_MASK_LRF_PLL_SHIFT
DECL|CCM_CIMR_MASK_LRF_PLL|macro|CCM_CIMR_MASK_LRF_PLL
DECL|CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_MASK|macro|CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_MASK
DECL|CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_SHIFT|macro|CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_SHIFT
DECL|CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED|macro|CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED
DECL|CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_MASK|macro|CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_MASK
DECL|CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_SHIFT|macro|CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_SHIFT
DECL|CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED|macro|CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED
DECL|CCM_CIMR_MASK_SEMC_PODF_LOADED_MASK|macro|CCM_CIMR_MASK_SEMC_PODF_LOADED_MASK
DECL|CCM_CIMR_MASK_SEMC_PODF_LOADED_SHIFT|macro|CCM_CIMR_MASK_SEMC_PODF_LOADED_SHIFT
DECL|CCM_CIMR_MASK_SEMC_PODF_LOADED|macro|CCM_CIMR_MASK_SEMC_PODF_LOADED
DECL|CCM_CISR_AHB_PODF_LOADED_MASK|macro|CCM_CISR_AHB_PODF_LOADED_MASK
DECL|CCM_CISR_AHB_PODF_LOADED_SHIFT|macro|CCM_CISR_AHB_PODF_LOADED_SHIFT
DECL|CCM_CISR_AHB_PODF_LOADED|macro|CCM_CISR_AHB_PODF_LOADED
DECL|CCM_CISR_ARM_PODF_LOADED_MASK|macro|CCM_CISR_ARM_PODF_LOADED_MASK
DECL|CCM_CISR_ARM_PODF_LOADED_SHIFT|macro|CCM_CISR_ARM_PODF_LOADED_SHIFT
DECL|CCM_CISR_ARM_PODF_LOADED|macro|CCM_CISR_ARM_PODF_LOADED
DECL|CCM_CISR_COSC_READY_MASK|macro|CCM_CISR_COSC_READY_MASK
DECL|CCM_CISR_COSC_READY_SHIFT|macro|CCM_CISR_COSC_READY_SHIFT
DECL|CCM_CISR_COSC_READY|macro|CCM_CISR_COSC_READY
DECL|CCM_CISR_LRF_PLL_MASK|macro|CCM_CISR_LRF_PLL_MASK
DECL|CCM_CISR_LRF_PLL_SHIFT|macro|CCM_CISR_LRF_PLL_SHIFT
DECL|CCM_CISR_LRF_PLL|macro|CCM_CISR_LRF_PLL
DECL|CCM_CISR_PERIPH2_CLK_SEL_LOADED_MASK|macro|CCM_CISR_PERIPH2_CLK_SEL_LOADED_MASK
DECL|CCM_CISR_PERIPH2_CLK_SEL_LOADED_SHIFT|macro|CCM_CISR_PERIPH2_CLK_SEL_LOADED_SHIFT
DECL|CCM_CISR_PERIPH2_CLK_SEL_LOADED|macro|CCM_CISR_PERIPH2_CLK_SEL_LOADED
DECL|CCM_CISR_PERIPH_CLK_SEL_LOADED_MASK|macro|CCM_CISR_PERIPH_CLK_SEL_LOADED_MASK
DECL|CCM_CISR_PERIPH_CLK_SEL_LOADED_SHIFT|macro|CCM_CISR_PERIPH_CLK_SEL_LOADED_SHIFT
DECL|CCM_CISR_PERIPH_CLK_SEL_LOADED|macro|CCM_CISR_PERIPH_CLK_SEL_LOADED
DECL|CCM_CISR_SEMC_PODF_LOADED_MASK|macro|CCM_CISR_SEMC_PODF_LOADED_MASK
DECL|CCM_CISR_SEMC_PODF_LOADED_SHIFT|macro|CCM_CISR_SEMC_PODF_LOADED_SHIFT
DECL|CCM_CISR_SEMC_PODF_LOADED|macro|CCM_CISR_SEMC_PODF_LOADED
DECL|CCM_CLPCR_ARM_CLK_DIS_ON_LPM_MASK|macro|CCM_CLPCR_ARM_CLK_DIS_ON_LPM_MASK
DECL|CCM_CLPCR_ARM_CLK_DIS_ON_LPM_SHIFT|macro|CCM_CLPCR_ARM_CLK_DIS_ON_LPM_SHIFT
DECL|CCM_CLPCR_ARM_CLK_DIS_ON_LPM|macro|CCM_CLPCR_ARM_CLK_DIS_ON_LPM
DECL|CCM_CLPCR_BYPASS_LPM_HS0_MASK|macro|CCM_CLPCR_BYPASS_LPM_HS0_MASK
DECL|CCM_CLPCR_BYPASS_LPM_HS0_SHIFT|macro|CCM_CLPCR_BYPASS_LPM_HS0_SHIFT
DECL|CCM_CLPCR_BYPASS_LPM_HS0|macro|CCM_CLPCR_BYPASS_LPM_HS0
DECL|CCM_CLPCR_BYPASS_LPM_HS1_MASK|macro|CCM_CLPCR_BYPASS_LPM_HS1_MASK
DECL|CCM_CLPCR_BYPASS_LPM_HS1_SHIFT|macro|CCM_CLPCR_BYPASS_LPM_HS1_SHIFT
DECL|CCM_CLPCR_BYPASS_LPM_HS1|macro|CCM_CLPCR_BYPASS_LPM_HS1
DECL|CCM_CLPCR_COSC_PWRDOWN_MASK|macro|CCM_CLPCR_COSC_PWRDOWN_MASK
DECL|CCM_CLPCR_COSC_PWRDOWN_SHIFT|macro|CCM_CLPCR_COSC_PWRDOWN_SHIFT
DECL|CCM_CLPCR_COSC_PWRDOWN|macro|CCM_CLPCR_COSC_PWRDOWN
DECL|CCM_CLPCR_DIS_REF_OSC_MASK|macro|CCM_CLPCR_DIS_REF_OSC_MASK
DECL|CCM_CLPCR_DIS_REF_OSC_SHIFT|macro|CCM_CLPCR_DIS_REF_OSC_SHIFT
DECL|CCM_CLPCR_DIS_REF_OSC|macro|CCM_CLPCR_DIS_REF_OSC
DECL|CCM_CLPCR_LPM_MASK|macro|CCM_CLPCR_LPM_MASK
DECL|CCM_CLPCR_LPM_SHIFT|macro|CCM_CLPCR_LPM_SHIFT
DECL|CCM_CLPCR_LPM|macro|CCM_CLPCR_LPM
DECL|CCM_CLPCR_MASK_CORE0_WFI_MASK|macro|CCM_CLPCR_MASK_CORE0_WFI_MASK
DECL|CCM_CLPCR_MASK_CORE0_WFI_SHIFT|macro|CCM_CLPCR_MASK_CORE0_WFI_SHIFT
DECL|CCM_CLPCR_MASK_CORE0_WFI|macro|CCM_CLPCR_MASK_CORE0_WFI
DECL|CCM_CLPCR_MASK_L2CC_IDLE_MASK|macro|CCM_CLPCR_MASK_L2CC_IDLE_MASK
DECL|CCM_CLPCR_MASK_L2CC_IDLE_SHIFT|macro|CCM_CLPCR_MASK_L2CC_IDLE_SHIFT
DECL|CCM_CLPCR_MASK_L2CC_IDLE|macro|CCM_CLPCR_MASK_L2CC_IDLE
DECL|CCM_CLPCR_MASK_SCU_IDLE_MASK|macro|CCM_CLPCR_MASK_SCU_IDLE_MASK
DECL|CCM_CLPCR_MASK_SCU_IDLE_SHIFT|macro|CCM_CLPCR_MASK_SCU_IDLE_SHIFT
DECL|CCM_CLPCR_MASK_SCU_IDLE|macro|CCM_CLPCR_MASK_SCU_IDLE
DECL|CCM_CLPCR_SBYOS_MASK|macro|CCM_CLPCR_SBYOS_MASK
DECL|CCM_CLPCR_SBYOS_SHIFT|macro|CCM_CLPCR_SBYOS_SHIFT
DECL|CCM_CLPCR_SBYOS|macro|CCM_CLPCR_SBYOS
DECL|CCM_CLPCR_STBY_COUNT_MASK|macro|CCM_CLPCR_STBY_COUNT_MASK
DECL|CCM_CLPCR_STBY_COUNT_SHIFT|macro|CCM_CLPCR_STBY_COUNT_SHIFT
DECL|CCM_CLPCR_STBY_COUNT|macro|CCM_CLPCR_STBY_COUNT
DECL|CCM_CLPCR_VSTBY_MASK|macro|CCM_CLPCR_VSTBY_MASK
DECL|CCM_CLPCR_VSTBY_SHIFT|macro|CCM_CLPCR_VSTBY_SHIFT
DECL|CCM_CLPCR_VSTBY|macro|CCM_CLPCR_VSTBY
DECL|CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK|macro|CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK
DECL|CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT|macro|CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT
DECL|CCM_CMEOR_MOD_EN_OV_CAN1_CPI|macro|CCM_CMEOR_MOD_EN_OV_CAN1_CPI
DECL|CCM_CMEOR_MOD_EN_OV_CAN2_CPI_MASK|macro|CCM_CMEOR_MOD_EN_OV_CAN2_CPI_MASK
DECL|CCM_CMEOR_MOD_EN_OV_CAN2_CPI_SHIFT|macro|CCM_CMEOR_MOD_EN_OV_CAN2_CPI_SHIFT
DECL|CCM_CMEOR_MOD_EN_OV_CAN2_CPI|macro|CCM_CMEOR_MOD_EN_OV_CAN2_CPI
DECL|CCM_CMEOR_MOD_EN_OV_GPT_MASK|macro|CCM_CMEOR_MOD_EN_OV_GPT_MASK
DECL|CCM_CMEOR_MOD_EN_OV_GPT_SHIFT|macro|CCM_CMEOR_MOD_EN_OV_GPT_SHIFT
DECL|CCM_CMEOR_MOD_EN_OV_GPT|macro|CCM_CMEOR_MOD_EN_OV_GPT
DECL|CCM_CMEOR_MOD_EN_OV_PIT_MASK|macro|CCM_CMEOR_MOD_EN_OV_PIT_MASK
DECL|CCM_CMEOR_MOD_EN_OV_PIT_SHIFT|macro|CCM_CMEOR_MOD_EN_OV_PIT_SHIFT
DECL|CCM_CMEOR_MOD_EN_OV_PIT|macro|CCM_CMEOR_MOD_EN_OV_PIT
DECL|CCM_CMEOR_MOD_EN_OV_TRNG_MASK|macro|CCM_CMEOR_MOD_EN_OV_TRNG_MASK
DECL|CCM_CMEOR_MOD_EN_OV_TRNG_SHIFT|macro|CCM_CMEOR_MOD_EN_OV_TRNG_SHIFT
DECL|CCM_CMEOR_MOD_EN_OV_TRNG|macro|CCM_CMEOR_MOD_EN_OV_TRNG
DECL|CCM_CMEOR_MOD_EN_USDHC_MASK|macro|CCM_CMEOR_MOD_EN_USDHC_MASK
DECL|CCM_CMEOR_MOD_EN_USDHC_SHIFT|macro|CCM_CMEOR_MOD_EN_USDHC_SHIFT
DECL|CCM_CMEOR_MOD_EN_USDHC|macro|CCM_CMEOR_MOD_EN_USDHC
DECL|CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK|macro|CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK
DECL|CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT|macro|CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT
DECL|CCM_CS1CDR_FLEXIO2_CLK_PODF|macro|CCM_CS1CDR_FLEXIO2_CLK_PODF
DECL|CCM_CS1CDR_FLEXIO2_CLK_PRED_MASK|macro|CCM_CS1CDR_FLEXIO2_CLK_PRED_MASK
DECL|CCM_CS1CDR_FLEXIO2_CLK_PRED_SHIFT|macro|CCM_CS1CDR_FLEXIO2_CLK_PRED_SHIFT
DECL|CCM_CS1CDR_FLEXIO2_CLK_PRED|macro|CCM_CS1CDR_FLEXIO2_CLK_PRED
DECL|CCM_CS1CDR_SAI1_CLK_PODF_MASK|macro|CCM_CS1CDR_SAI1_CLK_PODF_MASK
DECL|CCM_CS1CDR_SAI1_CLK_PODF_SHIFT|macro|CCM_CS1CDR_SAI1_CLK_PODF_SHIFT
DECL|CCM_CS1CDR_SAI1_CLK_PODF|macro|CCM_CS1CDR_SAI1_CLK_PODF
DECL|CCM_CS1CDR_SAI1_CLK_PRED_MASK|macro|CCM_CS1CDR_SAI1_CLK_PRED_MASK
DECL|CCM_CS1CDR_SAI1_CLK_PRED_SHIFT|macro|CCM_CS1CDR_SAI1_CLK_PRED_SHIFT
DECL|CCM_CS1CDR_SAI1_CLK_PRED|macro|CCM_CS1CDR_SAI1_CLK_PRED
DECL|CCM_CS1CDR_SAI3_CLK_PODF_MASK|macro|CCM_CS1CDR_SAI3_CLK_PODF_MASK
DECL|CCM_CS1CDR_SAI3_CLK_PODF_SHIFT|macro|CCM_CS1CDR_SAI3_CLK_PODF_SHIFT
DECL|CCM_CS1CDR_SAI3_CLK_PODF|macro|CCM_CS1CDR_SAI3_CLK_PODF
DECL|CCM_CS1CDR_SAI3_CLK_PRED_MASK|macro|CCM_CS1CDR_SAI3_CLK_PRED_MASK
DECL|CCM_CS1CDR_SAI3_CLK_PRED_SHIFT|macro|CCM_CS1CDR_SAI3_CLK_PRED_SHIFT
DECL|CCM_CS1CDR_SAI3_CLK_PRED|macro|CCM_CS1CDR_SAI3_CLK_PRED
DECL|CCM_CS2CDR_SAI2_CLK_PODF_MASK|macro|CCM_CS2CDR_SAI2_CLK_PODF_MASK
DECL|CCM_CS2CDR_SAI2_CLK_PODF_SHIFT|macro|CCM_CS2CDR_SAI2_CLK_PODF_SHIFT
DECL|CCM_CS2CDR_SAI2_CLK_PODF|macro|CCM_CS2CDR_SAI2_CLK_PODF
DECL|CCM_CS2CDR_SAI2_CLK_PRED_MASK|macro|CCM_CS2CDR_SAI2_CLK_PRED_MASK
DECL|CCM_CS2CDR_SAI2_CLK_PRED_SHIFT|macro|CCM_CS2CDR_SAI2_CLK_PRED_SHIFT
DECL|CCM_CS2CDR_SAI2_CLK_PRED|macro|CCM_CS2CDR_SAI2_CLK_PRED
DECL|CCM_CSCDR1_TRACE_PODF_MASK|macro|CCM_CSCDR1_TRACE_PODF_MASK
DECL|CCM_CSCDR1_TRACE_PODF_SHIFT|macro|CCM_CSCDR1_TRACE_PODF_SHIFT
DECL|CCM_CSCDR1_TRACE_PODF|macro|CCM_CSCDR1_TRACE_PODF
DECL|CCM_CSCDR1_UART_CLK_PODF_MASK|macro|CCM_CSCDR1_UART_CLK_PODF_MASK
DECL|CCM_CSCDR1_UART_CLK_PODF_SHIFT|macro|CCM_CSCDR1_UART_CLK_PODF_SHIFT
DECL|CCM_CSCDR1_UART_CLK_PODF|macro|CCM_CSCDR1_UART_CLK_PODF
DECL|CCM_CSCDR1_UART_CLK_SEL_MASK|macro|CCM_CSCDR1_UART_CLK_SEL_MASK
DECL|CCM_CSCDR1_UART_CLK_SEL_SHIFT|macro|CCM_CSCDR1_UART_CLK_SEL_SHIFT
DECL|CCM_CSCDR1_UART_CLK_SEL|macro|CCM_CSCDR1_UART_CLK_SEL
DECL|CCM_CSCDR1_USDHC1_PODF_MASK|macro|CCM_CSCDR1_USDHC1_PODF_MASK
DECL|CCM_CSCDR1_USDHC1_PODF_SHIFT|macro|CCM_CSCDR1_USDHC1_PODF_SHIFT
DECL|CCM_CSCDR1_USDHC1_PODF|macro|CCM_CSCDR1_USDHC1_PODF
DECL|CCM_CSCDR1_USDHC2_PODF_MASK|macro|CCM_CSCDR1_USDHC2_PODF_MASK
DECL|CCM_CSCDR1_USDHC2_PODF_SHIFT|macro|CCM_CSCDR1_USDHC2_PODF_SHIFT
DECL|CCM_CSCDR1_USDHC2_PODF|macro|CCM_CSCDR1_USDHC2_PODF
DECL|CCM_CSCDR2_LCDIF_CLK_SEL_MASK|macro|CCM_CSCDR2_LCDIF_CLK_SEL_MASK
DECL|CCM_CSCDR2_LCDIF_CLK_SEL_SHIFT|macro|CCM_CSCDR2_LCDIF_CLK_SEL_SHIFT
DECL|CCM_CSCDR2_LCDIF_CLK_SEL|macro|CCM_CSCDR2_LCDIF_CLK_SEL
DECL|CCM_CSCDR2_LCDIF_PRED_MASK|macro|CCM_CSCDR2_LCDIF_PRED_MASK
DECL|CCM_CSCDR2_LCDIF_PRED_SHIFT|macro|CCM_CSCDR2_LCDIF_PRED_SHIFT
DECL|CCM_CSCDR2_LCDIF_PRED|macro|CCM_CSCDR2_LCDIF_PRED
DECL|CCM_CSCDR2_LCDIF_PRE_CLK_SEL_MASK|macro|CCM_CSCDR2_LCDIF_PRE_CLK_SEL_MASK
DECL|CCM_CSCDR2_LCDIF_PRE_CLK_SEL_SHIFT|macro|CCM_CSCDR2_LCDIF_PRE_CLK_SEL_SHIFT
DECL|CCM_CSCDR2_LCDIF_PRE_CLK_SEL|macro|CCM_CSCDR2_LCDIF_PRE_CLK_SEL
DECL|CCM_CSCDR2_LPI2C_CLK_PODF_MASK|macro|CCM_CSCDR2_LPI2C_CLK_PODF_MASK
DECL|CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT|macro|CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT
DECL|CCM_CSCDR2_LPI2C_CLK_PODF|macro|CCM_CSCDR2_LPI2C_CLK_PODF
DECL|CCM_CSCDR2_LPI2C_CLK_SEL_MASK|macro|CCM_CSCDR2_LPI2C_CLK_SEL_MASK
DECL|CCM_CSCDR2_LPI2C_CLK_SEL_SHIFT|macro|CCM_CSCDR2_LPI2C_CLK_SEL_SHIFT
DECL|CCM_CSCDR2_LPI2C_CLK_SEL|macro|CCM_CSCDR2_LPI2C_CLK_SEL
DECL|CCM_CSCDR3_CSI_CLK_SEL_MASK|macro|CCM_CSCDR3_CSI_CLK_SEL_MASK
DECL|CCM_CSCDR3_CSI_CLK_SEL_SHIFT|macro|CCM_CSCDR3_CSI_CLK_SEL_SHIFT
DECL|CCM_CSCDR3_CSI_CLK_SEL|macro|CCM_CSCDR3_CSI_CLK_SEL
DECL|CCM_CSCDR3_CSI_PODF_MASK|macro|CCM_CSCDR3_CSI_PODF_MASK
DECL|CCM_CSCDR3_CSI_PODF_SHIFT|macro|CCM_CSCDR3_CSI_PODF_SHIFT
DECL|CCM_CSCDR3_CSI_PODF|macro|CCM_CSCDR3_CSI_PODF
DECL|CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK|macro|CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK
DECL|CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT|macro|CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT
DECL|CCM_CSCMR1_FLEXSPI_CLK_SEL|macro|CCM_CSCMR1_FLEXSPI_CLK_SEL
DECL|CCM_CSCMR1_FLEXSPI_PODF_MASK|macro|CCM_CSCMR1_FLEXSPI_PODF_MASK
DECL|CCM_CSCMR1_FLEXSPI_PODF_SHIFT|macro|CCM_CSCMR1_FLEXSPI_PODF_SHIFT
DECL|CCM_CSCMR1_FLEXSPI_PODF|macro|CCM_CSCMR1_FLEXSPI_PODF
DECL|CCM_CSCMR1_PERCLK_CLK_SEL_MASK|macro|CCM_CSCMR1_PERCLK_CLK_SEL_MASK
DECL|CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT|macro|CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT
DECL|CCM_CSCMR1_PERCLK_CLK_SEL|macro|CCM_CSCMR1_PERCLK_CLK_SEL
DECL|CCM_CSCMR1_PERCLK_PODF_MASK|macro|CCM_CSCMR1_PERCLK_PODF_MASK
DECL|CCM_CSCMR1_PERCLK_PODF_SHIFT|macro|CCM_CSCMR1_PERCLK_PODF_SHIFT
DECL|CCM_CSCMR1_PERCLK_PODF|macro|CCM_CSCMR1_PERCLK_PODF
DECL|CCM_CSCMR1_SAI1_CLK_SEL_MASK|macro|CCM_CSCMR1_SAI1_CLK_SEL_MASK
DECL|CCM_CSCMR1_SAI1_CLK_SEL_SHIFT|macro|CCM_CSCMR1_SAI1_CLK_SEL_SHIFT
DECL|CCM_CSCMR1_SAI1_CLK_SEL|macro|CCM_CSCMR1_SAI1_CLK_SEL
DECL|CCM_CSCMR1_SAI2_CLK_SEL_MASK|macro|CCM_CSCMR1_SAI2_CLK_SEL_MASK
DECL|CCM_CSCMR1_SAI2_CLK_SEL_SHIFT|macro|CCM_CSCMR1_SAI2_CLK_SEL_SHIFT
DECL|CCM_CSCMR1_SAI2_CLK_SEL|macro|CCM_CSCMR1_SAI2_CLK_SEL
DECL|CCM_CSCMR1_SAI3_CLK_SEL_MASK|macro|CCM_CSCMR1_SAI3_CLK_SEL_MASK
DECL|CCM_CSCMR1_SAI3_CLK_SEL_SHIFT|macro|CCM_CSCMR1_SAI3_CLK_SEL_SHIFT
DECL|CCM_CSCMR1_SAI3_CLK_SEL|macro|CCM_CSCMR1_SAI3_CLK_SEL
DECL|CCM_CSCMR1_USDHC1_CLK_SEL_MASK|macro|CCM_CSCMR1_USDHC1_CLK_SEL_MASK
DECL|CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT|macro|CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT
DECL|CCM_CSCMR1_USDHC1_CLK_SEL|macro|CCM_CSCMR1_USDHC1_CLK_SEL
DECL|CCM_CSCMR1_USDHC2_CLK_SEL_MASK|macro|CCM_CSCMR1_USDHC2_CLK_SEL_MASK
DECL|CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT|macro|CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT
DECL|CCM_CSCMR1_USDHC2_CLK_SEL|macro|CCM_CSCMR1_USDHC2_CLK_SEL
DECL|CCM_CSCMR2_CAN_CLK_PODF_MASK|macro|CCM_CSCMR2_CAN_CLK_PODF_MASK
DECL|CCM_CSCMR2_CAN_CLK_PODF_SHIFT|macro|CCM_CSCMR2_CAN_CLK_PODF_SHIFT
DECL|CCM_CSCMR2_CAN_CLK_PODF|macro|CCM_CSCMR2_CAN_CLK_PODF
DECL|CCM_CSCMR2_CAN_CLK_SEL_MASK|macro|CCM_CSCMR2_CAN_CLK_SEL_MASK
DECL|CCM_CSCMR2_CAN_CLK_SEL_SHIFT|macro|CCM_CSCMR2_CAN_CLK_SEL_SHIFT
DECL|CCM_CSCMR2_CAN_CLK_SEL|macro|CCM_CSCMR2_CAN_CLK_SEL
DECL|CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK|macro|CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK
DECL|CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT|macro|CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT
DECL|CCM_CSCMR2_FLEXIO2_CLK_SEL|macro|CCM_CSCMR2_FLEXIO2_CLK_SEL
DECL|CCM_CSR_CAMP2_READY_MASK|macro|CCM_CSR_CAMP2_READY_MASK
DECL|CCM_CSR_CAMP2_READY_SHIFT|macro|CCM_CSR_CAMP2_READY_SHIFT
DECL|CCM_CSR_CAMP2_READY|macro|CCM_CSR_CAMP2_READY
DECL|CCM_CSR_COSC_READY_MASK|macro|CCM_CSR_COSC_READY_MASK
DECL|CCM_CSR_COSC_READY_SHIFT|macro|CCM_CSR_COSC_READY_SHIFT
DECL|CCM_CSR_COSC_READY|macro|CCM_CSR_COSC_READY
DECL|CCM_CSR_REF_EN_B_MASK|macro|CCM_CSR_REF_EN_B_MASK
DECL|CCM_CSR_REF_EN_B_SHIFT|macro|CCM_CSR_REF_EN_B_SHIFT
DECL|CCM_CSR_REF_EN_B|macro|CCM_CSR_REF_EN_B
DECL|CCM_IRQS|macro|CCM_IRQS
DECL|CCM_Type|typedef|} CCM_Type;
DECL|CCM|macro|CCM
DECL|CCOSR|member|__IO uint32_t CCOSR; /**< CCM Clock Output Source Register, offset: 0x60 */
DECL|CCR|member|__IO uint32_t CCR; /**< CCM Control Register, offset: 0x0 */
DECL|CCR|member|__IO uint32_t CCR; /**< Clock Configuration Register, offset: 0x40 */
DECL|CCSR|member|__IO uint32_t CCSR; /**< CCM Clock Switcher Register, offset: 0xC */
DECL|CDCDR|member|__IO uint32_t CDCDR; /**< CCM D1 Clock Divider Register, offset: 0x30 */
DECL|CDHIPR|member|__I uint32_t CDHIPR; /**< CCM Divider Handshake In-Process Register, offset: 0x48 */
DECL|CDNE|member|__O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
DECL|CEEI|member|__O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
DECL|CERQ|member|__O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
DECL|CERR|member|__O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
DECL|CFG0|member|__IO uint32_t CFG0; /**< Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.), offset: 0x410 */
DECL|CFG1|member|__IO uint32_t CFG1; /**< Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.), offset: 0x420 */
DECL|CFG2|member|__IO uint32_t CFG2; /**< Value of OTP Bank0 Word3 (Configuration and Manufacturing Info.), offset: 0x430 */
DECL|CFG3|member|__IO uint32_t CFG3; /**< Value of OTP Bank0 Word4 (Configuration and Manufacturing Info.), offset: 0x440 */
DECL|CFG4|member|__IO uint32_t CFG4; /**< Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.), offset: 0x450 */
DECL|CFG5|member|__IO uint32_t CFG5; /**< Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.), offset: 0x460 */
DECL|CFG6|member|__IO uint32_t CFG6; /**< Value of OTP Bank0 Word7 (Configuration and Manufacturing Info.), offset: 0x470 */
DECL|CFGR0|member|__IO uint32_t CFGR0; /**< Configuration Register 0, offset: 0x20 */
DECL|CFGR1|member|__IO uint32_t CFGR1; /**< Configuration Register 1, offset: 0x24 */
DECL|CFG|member|__IO uint32_t CFG; /**< Configuration register, offset: 0x44 */
DECL|CGPR|member|__IO uint32_t CGPR; /**< CCM General Purpose Register, offset: 0x64 */
DECL|CH0CMDPTR|member|__IO uint32_t CH0CMDPTR; /**< DCP channel 0 command pointer address register, offset: 0x100 */
DECL|CH0OPTS|member|__IO uint32_t CH0OPTS; /**< DCP channel 0 options register, offset: 0x130 */
DECL|CH0SEMA|member|__IO uint32_t CH0SEMA; /**< DCP channel 0 semaphore register, offset: 0x110 */
DECL|CH0STAT|member|__IO uint32_t CH0STAT; /**< DCP channel 0 status register, offset: 0x120 */
DECL|CH1CMDPTR|member|__IO uint32_t CH1CMDPTR; /**< DCP channel 1 command pointer address register, offset: 0x140 */
DECL|CH1OPTS|member|__IO uint32_t CH1OPTS; /**< DCP channel 1 options register, offset: 0x170 */
DECL|CH1SEMA|member|__IO uint32_t CH1SEMA; /**< DCP channel 1 semaphore register, offset: 0x150 */
DECL|CH1STAT|member|__IO uint32_t CH1STAT; /**< DCP channel 1 status register, offset: 0x160 */
DECL|CH2CMDPTR|member|__IO uint32_t CH2CMDPTR; /**< DCP channel 2 command pointer address register, offset: 0x180 */
DECL|CH2OPTS|member|__IO uint32_t CH2OPTS; /**< DCP channel 2 options register, offset: 0x1B0 */
DECL|CH2SEMA|member|__IO uint32_t CH2SEMA; /**< DCP channel 2 semaphore register, offset: 0x190 */
DECL|CH2STAT|member|__IO uint32_t CH2STAT; /**< DCP channel 2 status register, offset: 0x1A0 */
DECL|CH3CMDPTR|member|__IO uint32_t CH3CMDPTR; /**< DCP channel 3 command pointer address register, offset: 0x1C0 */
DECL|CH3OPTS|member|__IO uint32_t CH3OPTS; /**< DCP channel 3 options register, offset: 0x1F0 */
DECL|CH3SEMA|member|__IO uint32_t CH3SEMA; /**< DCP channel 3 semaphore register, offset: 0x1D0 */
DECL|CH3STAT|member|__IO uint32_t CH3STAT; /**< DCP channel 3 status register, offset: 0x1E0 */
DECL|CHANNELCTRL|member|__IO uint32_t CHANNELCTRL; /**< DCP channel control register, offset: 0x20 */
DECL|CHANNEL|member|} CHANNEL[4];
DECL|CHANNEL|member|} CHANNEL[4];
DECL|CHANNEL|member|} CHANNEL[4];
DECL|CHCFG|member|__IO uint32_t CHCFG[32]; /**<
DECL|CHRG_DETECT_CLR|member|__IO uint32_t CHRG_DETECT_CLR; /**< USB Charger Detect Register, array offset: 0x1B8, array step: 0x60 */
DECL|CHRG_DETECT_SET|member|__IO uint32_t CHRG_DETECT_SET; /**< USB Charger Detect Register, array offset: 0x1B4, array step: 0x60 */
DECL|CHRG_DETECT_STAT|member|__I uint32_t CHRG_DETECT_STAT; /**< USB Charger Detect Status Register, array offset: 0x1D0, array step: 0x60 */
DECL|CHRG_DETECT_TOG|member|__IO uint32_t CHRG_DETECT_TOG; /**< USB Charger Detect Register, array offset: 0x1BC, array step: 0x60 */
DECL|CHRG_DETECT|member|__IO uint32_t CHRG_DETECT; /**< USB Charger Detect Register, array offset: 0x1B0, array step: 0x60 */
DECL|CIMR|member|__IO uint32_t CIMR; /**< CCM Interrupt Mask Register, offset: 0x5C */
DECL|CINT|member|__O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
DECL|CISR|member|__IO uint32_t CISR; /**< CCM Interrupt Status Register, offset: 0x58 */
DECL|CITER_ELINKNO|member|__IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
DECL|CITER_ELINKYES|member|__IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
DECL|CLKCTRL|member|__IO uint8_t CLKCTRL; /**< Clock Control Register, offset: 0x4 */
DECL|CLKPRESCALER|member|__IO uint8_t CLKPRESCALER; /**< Clock Prescaler Register, offset: 0x5 */
DECL|CLK_TUNE_CTRL_STATUS|member|__IO uint32_t CLK_TUNE_CTRL_STATUS; /**< CLK Tuning Control and Status, offset: 0x68 */
DECL|CLPCR|member|__IO uint32_t CLPCR; /**< CCM Low Power Control Register, offset: 0x54 */
DECL|CMD_ARG|member|__IO uint32_t CMD_ARG; /**< Command Argument, offset: 0x8 */
DECL|CMD_RSP0|member|__I uint32_t CMD_RSP0; /**< Command Response0, offset: 0x10 */
DECL|CMD_RSP1|member|__I uint32_t CMD_RSP1; /**< Command Response1, offset: 0x14 */
DECL|CMD_RSP2|member|__I uint32_t CMD_RSP2; /**< Command Response2, offset: 0x18 */
DECL|CMD_RSP3|member|__I uint32_t CMD_RSP3; /**< Command Response3, offset: 0x1C */
DECL|CMD_XFR_TYP|member|__IO uint32_t CMD_XFR_TYP; /**< Command Transfer Type, offset: 0xC */
DECL|CMEOR|member|__IO uint32_t CMEOR; /**< CCM Module Enable Overide Register, offset: 0x88 */
DECL|CMP1_BASE|macro|CMP1_BASE
DECL|CMP1|macro|CMP1
DECL|CMP2_BASE|macro|CMP2_BASE
DECL|CMP2|macro|CMP2
DECL|CMP3_BASE|macro|CMP3_BASE
DECL|CMP3|macro|CMP3
DECL|CMP4_BASE|macro|CMP4_BASE
DECL|CMP4|macro|CMP4
DECL|CMPH|member|__IO uint8_t CMPH; /**< Compare High Register, offset: 0x3 */
DECL|CMPLD1|member|__IO uint16_t CMPLD1; /**< Timer Channel Comparator Load Register 1, array offset: 0x10, array step: 0x20 */
DECL|CMPLD2|member|__IO uint16_t CMPLD2; /**< Timer Channel Comparator Load Register 2, array offset: 0x12, array step: 0x20 */
DECL|CMPL|member|__IO uint8_t CMPL; /**< Compare Low Register, offset: 0x2 */
DECL|CMP_BASE_ADDRS|macro|CMP_BASE_ADDRS
DECL|CMP_BASE_PTRS|macro|CMP_BASE_PTRS
DECL|CMP_CR0_FILTER_CNT_MASK|macro|CMP_CR0_FILTER_CNT_MASK
DECL|CMP_CR0_FILTER_CNT_SHIFT|macro|CMP_CR0_FILTER_CNT_SHIFT
DECL|CMP_CR0_FILTER_CNT|macro|CMP_CR0_FILTER_CNT
DECL|CMP_CR0_HYSTCTR_MASK|macro|CMP_CR0_HYSTCTR_MASK
DECL|CMP_CR0_HYSTCTR_SHIFT|macro|CMP_CR0_HYSTCTR_SHIFT
DECL|CMP_CR0_HYSTCTR|macro|CMP_CR0_HYSTCTR
DECL|CMP_CR1_COS_MASK|macro|CMP_CR1_COS_MASK
DECL|CMP_CR1_COS_SHIFT|macro|CMP_CR1_COS_SHIFT
DECL|CMP_CR1_COS|macro|CMP_CR1_COS
DECL|CMP_CR1_EN_MASK|macro|CMP_CR1_EN_MASK
DECL|CMP_CR1_EN_SHIFT|macro|CMP_CR1_EN_SHIFT
DECL|CMP_CR1_EN|macro|CMP_CR1_EN
DECL|CMP_CR1_INV_MASK|macro|CMP_CR1_INV_MASK
DECL|CMP_CR1_INV_SHIFT|macro|CMP_CR1_INV_SHIFT
DECL|CMP_CR1_INV|macro|CMP_CR1_INV
DECL|CMP_CR1_OPE_MASK|macro|CMP_CR1_OPE_MASK
DECL|CMP_CR1_OPE_SHIFT|macro|CMP_CR1_OPE_SHIFT
DECL|CMP_CR1_OPE|macro|CMP_CR1_OPE
DECL|CMP_CR1_PMODE_MASK|macro|CMP_CR1_PMODE_MASK
DECL|CMP_CR1_PMODE_SHIFT|macro|CMP_CR1_PMODE_SHIFT
DECL|CMP_CR1_PMODE|macro|CMP_CR1_PMODE
DECL|CMP_CR1_SE_MASK|macro|CMP_CR1_SE_MASK
DECL|CMP_CR1_SE_SHIFT|macro|CMP_CR1_SE_SHIFT
DECL|CMP_CR1_SE|macro|CMP_CR1_SE
DECL|CMP_CR1_WE_MASK|macro|CMP_CR1_WE_MASK
DECL|CMP_CR1_WE_SHIFT|macro|CMP_CR1_WE_SHIFT
DECL|CMP_CR1_WE|macro|CMP_CR1_WE
DECL|CMP_DACCR_DACEN_MASK|macro|CMP_DACCR_DACEN_MASK
DECL|CMP_DACCR_DACEN_SHIFT|macro|CMP_DACCR_DACEN_SHIFT
DECL|CMP_DACCR_DACEN|macro|CMP_DACCR_DACEN
DECL|CMP_DACCR_VOSEL_MASK|macro|CMP_DACCR_VOSEL_MASK
DECL|CMP_DACCR_VOSEL_SHIFT|macro|CMP_DACCR_VOSEL_SHIFT
DECL|CMP_DACCR_VOSEL|macro|CMP_DACCR_VOSEL
DECL|CMP_DACCR_VRSEL_MASK|macro|CMP_DACCR_VRSEL_MASK
DECL|CMP_DACCR_VRSEL_SHIFT|macro|CMP_DACCR_VRSEL_SHIFT
DECL|CMP_DACCR_VRSEL|macro|CMP_DACCR_VRSEL
DECL|CMP_FPR_FILT_PER_MASK|macro|CMP_FPR_FILT_PER_MASK
DECL|CMP_FPR_FILT_PER_SHIFT|macro|CMP_FPR_FILT_PER_SHIFT
DECL|CMP_FPR_FILT_PER|macro|CMP_FPR_FILT_PER
DECL|CMP_IRQS|macro|CMP_IRQS
DECL|CMP_MUXCR_MSEL_MASK|macro|CMP_MUXCR_MSEL_MASK
DECL|CMP_MUXCR_MSEL_SHIFT|macro|CMP_MUXCR_MSEL_SHIFT
DECL|CMP_MUXCR_MSEL|macro|CMP_MUXCR_MSEL
DECL|CMP_MUXCR_PSEL_MASK|macro|CMP_MUXCR_PSEL_MASK
DECL|CMP_MUXCR_PSEL_SHIFT|macro|CMP_MUXCR_PSEL_SHIFT
DECL|CMP_MUXCR_PSEL|macro|CMP_MUXCR_PSEL
DECL|CMP_SCR_CFF_MASK|macro|CMP_SCR_CFF_MASK
DECL|CMP_SCR_CFF_SHIFT|macro|CMP_SCR_CFF_SHIFT
DECL|CMP_SCR_CFF|macro|CMP_SCR_CFF
DECL|CMP_SCR_CFR_MASK|macro|CMP_SCR_CFR_MASK
DECL|CMP_SCR_CFR_SHIFT|macro|CMP_SCR_CFR_SHIFT
DECL|CMP_SCR_CFR|macro|CMP_SCR_CFR
DECL|CMP_SCR_COUT_MASK|macro|CMP_SCR_COUT_MASK
DECL|CMP_SCR_COUT_SHIFT|macro|CMP_SCR_COUT_SHIFT
DECL|CMP_SCR_COUT|macro|CMP_SCR_COUT
DECL|CMP_SCR_DMAEN_MASK|macro|CMP_SCR_DMAEN_MASK
DECL|CMP_SCR_DMAEN_SHIFT|macro|CMP_SCR_DMAEN_SHIFT
DECL|CMP_SCR_DMAEN|macro|CMP_SCR_DMAEN
DECL|CMP_SCR_IEF_MASK|macro|CMP_SCR_IEF_MASK
DECL|CMP_SCR_IEF_SHIFT|macro|CMP_SCR_IEF_SHIFT
DECL|CMP_SCR_IEF|macro|CMP_SCR_IEF
DECL|CMP_SCR_IER_MASK|macro|CMP_SCR_IER_MASK
DECL|CMP_SCR_IER_SHIFT|macro|CMP_SCR_IER_SHIFT
DECL|CMP_SCR_IER|macro|CMP_SCR_IER
DECL|CMP_Type|typedef|} CMP_Type;
DECL|CNTR|member|__IO uint16_t CNTR; /**< Timer Channel Counter Register, array offset: 0xA, array step: 0x20 */
DECL|CNTR|member|__IO uint32_t CNTR; /**< GPC Interface control register, offset: 0x0 */
DECL|CNT|member|__I uint16_t CNT; /**< Counter Register, array offset: 0x0, array step: 0x60 */
DECL|CNT|member|__I uint32_t CNT; /**< GPT Counter Register, offset: 0x24 */
DECL|CNT|member|__IO uint32_t CNT; /**< Watchdog Counter Register, offset: 0x4 */
DECL|COMP1|member|__IO uint16_t COMP1; /**< Timer Channel Compare Register 1, array offset: 0x0, array step: 0x20 */
DECL|COMP2|member|__IO uint16_t COMP2; /**< Timer Channel Compare Register 2, array offset: 0x2, array step: 0x20 */
DECL|CONFIGFLAG|member|__I uint32_t CONFIGFLAG; /**< Configure Flag Register, offset: 0x180 */
DECL|CONTEXT|member|__IO uint32_t CONTEXT; /**< DCP context buffer pointer, offset: 0x50 */
DECL|CORE_IRQn|enumerator|CORE_IRQn = 19, /**< CorePlatform exception IRQ */
DECL|CPU_CTRL|member|__IO uint32_t CPU_CTRL; /**< PGC CPU Control Register, offset: 0x2A0 */
DECL|CPU_PDNSCR|member|__IO uint32_t CPU_PDNSCR; /**< PGC CPU Pull Down Sequence Control Register, offset: 0x2A8 */
DECL|CPU_PUPSCR|member|__IO uint32_t CPU_PUPSCR; /**< PGC CPU Power Up Sequence Control Register, offset: 0x2A4 */
DECL|CPU_SR|member|__IO uint32_t CPU_SR; /**< PGC CPU Power Gating Controller Status Register, offset: 0x2AC */
DECL|CR0|member|__IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
DECL|CR1|member|__IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
DECL|CRCR|member|__I uint32_t CRCR; /**< CRC Register, offset: 0x44 */
DECL|CR|member|__IO uint32_t CR; /**< Control Register, offset: 0x0 */
DECL|CR|member|__IO uint32_t CR; /**< Control Register, offset: 0x10 */
DECL|CR|member|__IO uint32_t CR; /**< GPT Control Register, offset: 0x0 */
DECL|CS1CDR|member|__IO uint32_t CS1CDR; /**< CCM Clock Divider Register, offset: 0x28 */
DECL|CS2CDR|member|__IO uint32_t CS2CDR; /**< CCM Clock Divider Register, offset: 0x2C */
DECL|CSCDR1|member|__IO uint32_t CSCDR1; /**< CCM Serial Clock Divider Register 1, offset: 0x24 */
DECL|CSCDR2|member|__IO uint32_t CSCDR2; /**< CCM Serial Clock Divider Register 2, offset: 0x38 */
DECL|CSCDR3|member|__IO uint32_t CSCDR3; /**< CCM Serial Clock Divider Register 3, offset: 0x3C */
DECL|CSCMR1|member|__IO uint32_t CSCMR1; /**< CCM Serial Clock Multiplexer Register 1, offset: 0x1C */
DECL|CSCMR2|member|__IO uint32_t CSCMR2; /**< CCM Serial Clock Multiplexer Register 2, offset: 0x20 */
DECL|CSCTRL|member|__IO uint16_t CSCTRL; /**< Timer Channel Comparator Status and Control Register, array offset: 0x14, array step: 0x20 */
DECL|CSL|member|__IO uint32_t CSL[32]; /**< Config security level register, array offset: 0x0, array step: 0x4 */
DECL|CSR|member|__I uint32_t CSR; /**< CCM Status Register, offset: 0x8 */
DECL|CSR|member|__IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
DECL|CSU_BASE_ADDRS|macro|CSU_BASE_ADDRS
DECL|CSU_BASE_PTRS|macro|CSU_BASE_PTRS
DECL|CSU_BASE|macro|CSU_BASE
DECL|CSU_CSL_COUNT|macro|CSU_CSL_COUNT
DECL|CSU_CSL_LOCK_S1_MASK|macro|CSU_CSL_LOCK_S1_MASK
DECL|CSU_CSL_LOCK_S1_SHIFT|macro|CSU_CSL_LOCK_S1_SHIFT
DECL|CSU_CSL_LOCK_S1|macro|CSU_CSL_LOCK_S1
DECL|CSU_CSL_LOCK_S2_MASK|macro|CSU_CSL_LOCK_S2_MASK
DECL|CSU_CSL_LOCK_S2_SHIFT|macro|CSU_CSL_LOCK_S2_SHIFT
DECL|CSU_CSL_LOCK_S2|macro|CSU_CSL_LOCK_S2
DECL|CSU_CSL_NSR_S1_MASK|macro|CSU_CSL_NSR_S1_MASK
DECL|CSU_CSL_NSR_S1_SHIFT|macro|CSU_CSL_NSR_S1_SHIFT
DECL|CSU_CSL_NSR_S1|macro|CSU_CSL_NSR_S1
DECL|CSU_CSL_NSR_S2_MASK|macro|CSU_CSL_NSR_S2_MASK
DECL|CSU_CSL_NSR_S2_SHIFT|macro|CSU_CSL_NSR_S2_SHIFT
DECL|CSU_CSL_NSR_S2|macro|CSU_CSL_NSR_S2
DECL|CSU_CSL_NSW_S1_MASK|macro|CSU_CSL_NSW_S1_MASK
DECL|CSU_CSL_NSW_S1_SHIFT|macro|CSU_CSL_NSW_S1_SHIFT
DECL|CSU_CSL_NSW_S1|macro|CSU_CSL_NSW_S1
DECL|CSU_CSL_NSW_S2_MASK|macro|CSU_CSL_NSW_S2_MASK
DECL|CSU_CSL_NSW_S2_SHIFT|macro|CSU_CSL_NSW_S2_SHIFT
DECL|CSU_CSL_NSW_S2|macro|CSU_CSL_NSW_S2
DECL|CSU_CSL_NUR_S1_MASK|macro|CSU_CSL_NUR_S1_MASK
DECL|CSU_CSL_NUR_S1_SHIFT|macro|CSU_CSL_NUR_S1_SHIFT
DECL|CSU_CSL_NUR_S1|macro|CSU_CSL_NUR_S1
DECL|CSU_CSL_NUR_S2_MASK|macro|CSU_CSL_NUR_S2_MASK
DECL|CSU_CSL_NUR_S2_SHIFT|macro|CSU_CSL_NUR_S2_SHIFT
DECL|CSU_CSL_NUR_S2|macro|CSU_CSL_NUR_S2
DECL|CSU_CSL_NUW_S1_MASK|macro|CSU_CSL_NUW_S1_MASK
DECL|CSU_CSL_NUW_S1_SHIFT|macro|CSU_CSL_NUW_S1_SHIFT
DECL|CSU_CSL_NUW_S1|macro|CSU_CSL_NUW_S1
DECL|CSU_CSL_NUW_S2_MASK|macro|CSU_CSL_NUW_S2_MASK
DECL|CSU_CSL_NUW_S2_SHIFT|macro|CSU_CSL_NUW_S2_SHIFT
DECL|CSU_CSL_NUW_S2|macro|CSU_CSL_NUW_S2
DECL|CSU_CSL_SSR_S1_MASK|macro|CSU_CSL_SSR_S1_MASK
DECL|CSU_CSL_SSR_S1_SHIFT|macro|CSU_CSL_SSR_S1_SHIFT
DECL|CSU_CSL_SSR_S1|macro|CSU_CSL_SSR_S1
DECL|CSU_CSL_SSR_S2_MASK|macro|CSU_CSL_SSR_S2_MASK
DECL|CSU_CSL_SSR_S2_SHIFT|macro|CSU_CSL_SSR_S2_SHIFT
DECL|CSU_CSL_SSR_S2|macro|CSU_CSL_SSR_S2
DECL|CSU_CSL_SSW_S1_MASK|macro|CSU_CSL_SSW_S1_MASK
DECL|CSU_CSL_SSW_S1_SHIFT|macro|CSU_CSL_SSW_S1_SHIFT
DECL|CSU_CSL_SSW_S1|macro|CSU_CSL_SSW_S1
DECL|CSU_CSL_SSW_S2_MASK|macro|CSU_CSL_SSW_S2_MASK
DECL|CSU_CSL_SSW_S2_SHIFT|macro|CSU_CSL_SSW_S2_SHIFT
DECL|CSU_CSL_SSW_S2|macro|CSU_CSL_SSW_S2
DECL|CSU_CSL_SUR_S1_MASK|macro|CSU_CSL_SUR_S1_MASK
DECL|CSU_CSL_SUR_S1_SHIFT|macro|CSU_CSL_SUR_S1_SHIFT
DECL|CSU_CSL_SUR_S1|macro|CSU_CSL_SUR_S1
DECL|CSU_CSL_SUR_S2_MASK|macro|CSU_CSL_SUR_S2_MASK
DECL|CSU_CSL_SUR_S2_SHIFT|macro|CSU_CSL_SUR_S2_SHIFT
DECL|CSU_CSL_SUR_S2|macro|CSU_CSL_SUR_S2
DECL|CSU_CSL_SUW_S1_MASK|macro|CSU_CSL_SUW_S1_MASK
DECL|CSU_CSL_SUW_S1_SHIFT|macro|CSU_CSL_SUW_S1_SHIFT
DECL|CSU_CSL_SUW_S1|macro|CSU_CSL_SUW_S1
DECL|CSU_CSL_SUW_S2_MASK|macro|CSU_CSL_SUW_S2_MASK
DECL|CSU_CSL_SUW_S2_SHIFT|macro|CSU_CSL_SUW_S2_SHIFT
DECL|CSU_CSL_SUW_S2|macro|CSU_CSL_SUW_S2
DECL|CSU_HP0_HP_CSI_MASK|macro|CSU_HP0_HP_CSI_MASK
DECL|CSU_HP0_HP_CSI_SHIFT|macro|CSU_HP0_HP_CSI_SHIFT
DECL|CSU_HP0_HP_CSI|macro|CSU_HP0_HP_CSI
DECL|CSU_HP0_HP_DCP_MASK|macro|CSU_HP0_HP_DCP_MASK
DECL|CSU_HP0_HP_DCP_SHIFT|macro|CSU_HP0_HP_DCP_SHIFT
DECL|CSU_HP0_HP_DCP|macro|CSU_HP0_HP_DCP
DECL|CSU_HP0_HP_DMA_MASK|macro|CSU_HP0_HP_DMA_MASK
DECL|CSU_HP0_HP_DMA_SHIFT|macro|CSU_HP0_HP_DMA_SHIFT
DECL|CSU_HP0_HP_DMA|macro|CSU_HP0_HP_DMA
DECL|CSU_HP0_HP_ENET_MASK|macro|CSU_HP0_HP_ENET_MASK
DECL|CSU_HP0_HP_ENET_SHIFT|macro|CSU_HP0_HP_ENET_SHIFT
DECL|CSU_HP0_HP_ENET|macro|CSU_HP0_HP_ENET
DECL|CSU_HP0_HP_LCDIF_MASK|macro|CSU_HP0_HP_LCDIF_MASK
DECL|CSU_HP0_HP_LCDIF_SHIFT|macro|CSU_HP0_HP_LCDIF_SHIFT
DECL|CSU_HP0_HP_LCDIF|macro|CSU_HP0_HP_LCDIF
DECL|CSU_HP0_HP_PXP_MASK|macro|CSU_HP0_HP_PXP_MASK
DECL|CSU_HP0_HP_PXP_SHIFT|macro|CSU_HP0_HP_PXP_SHIFT
DECL|CSU_HP0_HP_PXP|macro|CSU_HP0_HP_PXP
DECL|CSU_HP0_HP_TPSMP_MASK|macro|CSU_HP0_HP_TPSMP_MASK
DECL|CSU_HP0_HP_TPSMP_SHIFT|macro|CSU_HP0_HP_TPSMP_SHIFT
DECL|CSU_HP0_HP_TPSMP|macro|CSU_HP0_HP_TPSMP
DECL|CSU_HP0_HP_USB_MASK|macro|CSU_HP0_HP_USB_MASK
DECL|CSU_HP0_HP_USB_SHIFT|macro|CSU_HP0_HP_USB_SHIFT
DECL|CSU_HP0_HP_USB|macro|CSU_HP0_HP_USB
DECL|CSU_HP0_HP_USDHC1_MASK|macro|CSU_HP0_HP_USDHC1_MASK
DECL|CSU_HP0_HP_USDHC1_SHIFT|macro|CSU_HP0_HP_USDHC1_SHIFT
DECL|CSU_HP0_HP_USDHC1|macro|CSU_HP0_HP_USDHC1
DECL|CSU_HP0_HP_USDHC2_MASK|macro|CSU_HP0_HP_USDHC2_MASK
DECL|CSU_HP0_HP_USDHC2_SHIFT|macro|CSU_HP0_HP_USDHC2_SHIFT
DECL|CSU_HP0_HP_USDHC2|macro|CSU_HP0_HP_USDHC2
DECL|CSU_HP0_L_CSI_MASK|macro|CSU_HP0_L_CSI_MASK
DECL|CSU_HP0_L_CSI_SHIFT|macro|CSU_HP0_L_CSI_SHIFT
DECL|CSU_HP0_L_CSI|macro|CSU_HP0_L_CSI
DECL|CSU_HP0_L_DCP_MASK|macro|CSU_HP0_L_DCP_MASK
DECL|CSU_HP0_L_DCP_SHIFT|macro|CSU_HP0_L_DCP_SHIFT
DECL|CSU_HP0_L_DCP|macro|CSU_HP0_L_DCP
DECL|CSU_HP0_L_DMA_MASK|macro|CSU_HP0_L_DMA_MASK
DECL|CSU_HP0_L_DMA_SHIFT|macro|CSU_HP0_L_DMA_SHIFT
DECL|CSU_HP0_L_DMA|macro|CSU_HP0_L_DMA
DECL|CSU_HP0_L_ENET_MASK|macro|CSU_HP0_L_ENET_MASK
DECL|CSU_HP0_L_ENET_SHIFT|macro|CSU_HP0_L_ENET_SHIFT
DECL|CSU_HP0_L_ENET|macro|CSU_HP0_L_ENET
DECL|CSU_HP0_L_LCDIF_MASK|macro|CSU_HP0_L_LCDIF_MASK
DECL|CSU_HP0_L_LCDIF_SHIFT|macro|CSU_HP0_L_LCDIF_SHIFT
DECL|CSU_HP0_L_LCDIF|macro|CSU_HP0_L_LCDIF
DECL|CSU_HP0_L_PXP_MASK|macro|CSU_HP0_L_PXP_MASK
DECL|CSU_HP0_L_PXP_SHIFT|macro|CSU_HP0_L_PXP_SHIFT
DECL|CSU_HP0_L_PXP|macro|CSU_HP0_L_PXP
DECL|CSU_HP0_L_TPSMP_MASK|macro|CSU_HP0_L_TPSMP_MASK
DECL|CSU_HP0_L_TPSMP_SHIFT|macro|CSU_HP0_L_TPSMP_SHIFT
DECL|CSU_HP0_L_TPSMP|macro|CSU_HP0_L_TPSMP
DECL|CSU_HP0_L_USB_MASK|macro|CSU_HP0_L_USB_MASK
DECL|CSU_HP0_L_USB_SHIFT|macro|CSU_HP0_L_USB_SHIFT
DECL|CSU_HP0_L_USB|macro|CSU_HP0_L_USB
DECL|CSU_HP0_L_USDHC1_MASK|macro|CSU_HP0_L_USDHC1_MASK
DECL|CSU_HP0_L_USDHC1_SHIFT|macro|CSU_HP0_L_USDHC1_SHIFT
DECL|CSU_HP0_L_USDHC1|macro|CSU_HP0_L_USDHC1
DECL|CSU_HP0_L_USDHC2_MASK|macro|CSU_HP0_L_USDHC2_MASK
DECL|CSU_HP0_L_USDHC2_SHIFT|macro|CSU_HP0_L_USDHC2_SHIFT
DECL|CSU_HP0_L_USDHC2|macro|CSU_HP0_L_USDHC2
DECL|CSU_HPCONTROL0_HPC_CSI_MASK|macro|CSU_HPCONTROL0_HPC_CSI_MASK
DECL|CSU_HPCONTROL0_HPC_CSI_SHIFT|macro|CSU_HPCONTROL0_HPC_CSI_SHIFT
DECL|CSU_HPCONTROL0_HPC_CSI|macro|CSU_HPCONTROL0_HPC_CSI
DECL|CSU_HPCONTROL0_HPC_DCP_MASK|macro|CSU_HPCONTROL0_HPC_DCP_MASK
DECL|CSU_HPCONTROL0_HPC_DCP_SHIFT|macro|CSU_HPCONTROL0_HPC_DCP_SHIFT
DECL|CSU_HPCONTROL0_HPC_DCP|macro|CSU_HPCONTROL0_HPC_DCP
DECL|CSU_HPCONTROL0_HPC_DMA_MASK|macro|CSU_HPCONTROL0_HPC_DMA_MASK
DECL|CSU_HPCONTROL0_HPC_DMA_SHIFT|macro|CSU_HPCONTROL0_HPC_DMA_SHIFT
DECL|CSU_HPCONTROL0_HPC_DMA|macro|CSU_HPCONTROL0_HPC_DMA
DECL|CSU_HPCONTROL0_HPC_ENET_MASK|macro|CSU_HPCONTROL0_HPC_ENET_MASK
DECL|CSU_HPCONTROL0_HPC_ENET_SHIFT|macro|CSU_HPCONTROL0_HPC_ENET_SHIFT
DECL|CSU_HPCONTROL0_HPC_ENET|macro|CSU_HPCONTROL0_HPC_ENET
DECL|CSU_HPCONTROL0_HPC_LCDIF_MASK|macro|CSU_HPCONTROL0_HPC_LCDIF_MASK
DECL|CSU_HPCONTROL0_HPC_LCDIF_SHIFT|macro|CSU_HPCONTROL0_HPC_LCDIF_SHIFT
DECL|CSU_HPCONTROL0_HPC_LCDIF|macro|CSU_HPCONTROL0_HPC_LCDIF
DECL|CSU_HPCONTROL0_HPC_PXP_MASK|macro|CSU_HPCONTROL0_HPC_PXP_MASK
DECL|CSU_HPCONTROL0_HPC_PXP_SHIFT|macro|CSU_HPCONTROL0_HPC_PXP_SHIFT
DECL|CSU_HPCONTROL0_HPC_PXP|macro|CSU_HPCONTROL0_HPC_PXP
DECL|CSU_HPCONTROL0_HPC_TPSMP_MASK|macro|CSU_HPCONTROL0_HPC_TPSMP_MASK
DECL|CSU_HPCONTROL0_HPC_TPSMP_SHIFT|macro|CSU_HPCONTROL0_HPC_TPSMP_SHIFT
DECL|CSU_HPCONTROL0_HPC_TPSMP|macro|CSU_HPCONTROL0_HPC_TPSMP
DECL|CSU_HPCONTROL0_HPC_USB_MASK|macro|CSU_HPCONTROL0_HPC_USB_MASK
DECL|CSU_HPCONTROL0_HPC_USB_SHIFT|macro|CSU_HPCONTROL0_HPC_USB_SHIFT
DECL|CSU_HPCONTROL0_HPC_USB|macro|CSU_HPCONTROL0_HPC_USB
DECL|CSU_HPCONTROL0_HPC_USDHC1_MASK|macro|CSU_HPCONTROL0_HPC_USDHC1_MASK
DECL|CSU_HPCONTROL0_HPC_USDHC1_SHIFT|macro|CSU_HPCONTROL0_HPC_USDHC1_SHIFT
DECL|CSU_HPCONTROL0_HPC_USDHC1|macro|CSU_HPCONTROL0_HPC_USDHC1
DECL|CSU_HPCONTROL0_HPC_USDHC2_MASK|macro|CSU_HPCONTROL0_HPC_USDHC2_MASK
DECL|CSU_HPCONTROL0_HPC_USDHC2_SHIFT|macro|CSU_HPCONTROL0_HPC_USDHC2_SHIFT
DECL|CSU_HPCONTROL0_HPC_USDHC2|macro|CSU_HPCONTROL0_HPC_USDHC2
DECL|CSU_HPCONTROL0_L_CSI_MASK|macro|CSU_HPCONTROL0_L_CSI_MASK
DECL|CSU_HPCONTROL0_L_CSI_SHIFT|macro|CSU_HPCONTROL0_L_CSI_SHIFT
DECL|CSU_HPCONTROL0_L_CSI|macro|CSU_HPCONTROL0_L_CSI
DECL|CSU_HPCONTROL0_L_DCP_MASK|macro|CSU_HPCONTROL0_L_DCP_MASK
DECL|CSU_HPCONTROL0_L_DCP_SHIFT|macro|CSU_HPCONTROL0_L_DCP_SHIFT
DECL|CSU_HPCONTROL0_L_DCP|macro|CSU_HPCONTROL0_L_DCP
DECL|CSU_HPCONTROL0_L_DMA_MASK|macro|CSU_HPCONTROL0_L_DMA_MASK
DECL|CSU_HPCONTROL0_L_DMA_SHIFT|macro|CSU_HPCONTROL0_L_DMA_SHIFT
DECL|CSU_HPCONTROL0_L_DMA|macro|CSU_HPCONTROL0_L_DMA
DECL|CSU_HPCONTROL0_L_ENET_MASK|macro|CSU_HPCONTROL0_L_ENET_MASK
DECL|CSU_HPCONTROL0_L_ENET_SHIFT|macro|CSU_HPCONTROL0_L_ENET_SHIFT
DECL|CSU_HPCONTROL0_L_ENET|macro|CSU_HPCONTROL0_L_ENET
DECL|CSU_HPCONTROL0_L_LCDIF_MASK|macro|CSU_HPCONTROL0_L_LCDIF_MASK
DECL|CSU_HPCONTROL0_L_LCDIF_SHIFT|macro|CSU_HPCONTROL0_L_LCDIF_SHIFT
DECL|CSU_HPCONTROL0_L_LCDIF|macro|CSU_HPCONTROL0_L_LCDIF
DECL|CSU_HPCONTROL0_L_PXP_MASK|macro|CSU_HPCONTROL0_L_PXP_MASK
DECL|CSU_HPCONTROL0_L_PXP_SHIFT|macro|CSU_HPCONTROL0_L_PXP_SHIFT
DECL|CSU_HPCONTROL0_L_PXP|macro|CSU_HPCONTROL0_L_PXP
DECL|CSU_HPCONTROL0_L_TPSMP_MASK|macro|CSU_HPCONTROL0_L_TPSMP_MASK
DECL|CSU_HPCONTROL0_L_TPSMP_SHIFT|macro|CSU_HPCONTROL0_L_TPSMP_SHIFT
DECL|CSU_HPCONTROL0_L_TPSMP|macro|CSU_HPCONTROL0_L_TPSMP
DECL|CSU_HPCONTROL0_L_USB_MASK|macro|CSU_HPCONTROL0_L_USB_MASK
DECL|CSU_HPCONTROL0_L_USB_SHIFT|macro|CSU_HPCONTROL0_L_USB_SHIFT
DECL|CSU_HPCONTROL0_L_USB|macro|CSU_HPCONTROL0_L_USB
DECL|CSU_HPCONTROL0_L_USDHC1_MASK|macro|CSU_HPCONTROL0_L_USDHC1_MASK
DECL|CSU_HPCONTROL0_L_USDHC1_SHIFT|macro|CSU_HPCONTROL0_L_USDHC1_SHIFT
DECL|CSU_HPCONTROL0_L_USDHC1|macro|CSU_HPCONTROL0_L_USDHC1
DECL|CSU_HPCONTROL0_L_USDHC2_MASK|macro|CSU_HPCONTROL0_L_USDHC2_MASK
DECL|CSU_HPCONTROL0_L_USDHC2_SHIFT|macro|CSU_HPCONTROL0_L_USDHC2_SHIFT
DECL|CSU_HPCONTROL0_L_USDHC2|macro|CSU_HPCONTROL0_L_USDHC2
DECL|CSU_IRQn|enumerator|CSU_IRQn = 49, /**< CSU interrupt */
DECL|CSU_SA_L_CSI_MASK|macro|CSU_SA_L_CSI_MASK
DECL|CSU_SA_L_CSI_SHIFT|macro|CSU_SA_L_CSI_SHIFT
DECL|CSU_SA_L_CSI|macro|CSU_SA_L_CSI
DECL|CSU_SA_L_DCP_MASK|macro|CSU_SA_L_DCP_MASK
DECL|CSU_SA_L_DCP_SHIFT|macro|CSU_SA_L_DCP_SHIFT
DECL|CSU_SA_L_DCP|macro|CSU_SA_L_DCP
DECL|CSU_SA_L_DMA_MASK|macro|CSU_SA_L_DMA_MASK
DECL|CSU_SA_L_DMA_SHIFT|macro|CSU_SA_L_DMA_SHIFT
DECL|CSU_SA_L_DMA|macro|CSU_SA_L_DMA
DECL|CSU_SA_L_ENET_MASK|macro|CSU_SA_L_ENET_MASK
DECL|CSU_SA_L_ENET_SHIFT|macro|CSU_SA_L_ENET_SHIFT
DECL|CSU_SA_L_ENET|macro|CSU_SA_L_ENET
DECL|CSU_SA_L_LCDIF_MASK|macro|CSU_SA_L_LCDIF_MASK
DECL|CSU_SA_L_LCDIF_SHIFT|macro|CSU_SA_L_LCDIF_SHIFT
DECL|CSU_SA_L_LCDIF|macro|CSU_SA_L_LCDIF
DECL|CSU_SA_L_PXP_MASK|macro|CSU_SA_L_PXP_MASK
DECL|CSU_SA_L_PXP_SHIFT|macro|CSU_SA_L_PXP_SHIFT
DECL|CSU_SA_L_PXP|macro|CSU_SA_L_PXP
DECL|CSU_SA_L_TPSMP_MASK|macro|CSU_SA_L_TPSMP_MASK
DECL|CSU_SA_L_TPSMP_SHIFT|macro|CSU_SA_L_TPSMP_SHIFT
DECL|CSU_SA_L_TPSMP|macro|CSU_SA_L_TPSMP
DECL|CSU_SA_L_USB_MASK|macro|CSU_SA_L_USB_MASK
DECL|CSU_SA_L_USB_SHIFT|macro|CSU_SA_L_USB_SHIFT
DECL|CSU_SA_L_USB|macro|CSU_SA_L_USB
DECL|CSU_SA_L_USDHC1_MASK|macro|CSU_SA_L_USDHC1_MASK
DECL|CSU_SA_L_USDHC1_SHIFT|macro|CSU_SA_L_USDHC1_SHIFT
DECL|CSU_SA_L_USDHC1|macro|CSU_SA_L_USDHC1
DECL|CSU_SA_L_USDHC2_MASK|macro|CSU_SA_L_USDHC2_MASK
DECL|CSU_SA_L_USDHC2_SHIFT|macro|CSU_SA_L_USDHC2_SHIFT
DECL|CSU_SA_L_USDHC2|macro|CSU_SA_L_USDHC2
DECL|CSU_SA_NSA_CSI_MASK|macro|CSU_SA_NSA_CSI_MASK
DECL|CSU_SA_NSA_CSI_SHIFT|macro|CSU_SA_NSA_CSI_SHIFT
DECL|CSU_SA_NSA_CSI|macro|CSU_SA_NSA_CSI
DECL|CSU_SA_NSA_DCP_MASK|macro|CSU_SA_NSA_DCP_MASK
DECL|CSU_SA_NSA_DCP_SHIFT|macro|CSU_SA_NSA_DCP_SHIFT
DECL|CSU_SA_NSA_DCP|macro|CSU_SA_NSA_DCP
DECL|CSU_SA_NSA_DMA_MASK|macro|CSU_SA_NSA_DMA_MASK
DECL|CSU_SA_NSA_DMA_SHIFT|macro|CSU_SA_NSA_DMA_SHIFT
DECL|CSU_SA_NSA_DMA|macro|CSU_SA_NSA_DMA
DECL|CSU_SA_NSA_ENET_MASK|macro|CSU_SA_NSA_ENET_MASK
DECL|CSU_SA_NSA_ENET_SHIFT|macro|CSU_SA_NSA_ENET_SHIFT
DECL|CSU_SA_NSA_ENET|macro|CSU_SA_NSA_ENET
DECL|CSU_SA_NSA_LCDIF_MASK|macro|CSU_SA_NSA_LCDIF_MASK
DECL|CSU_SA_NSA_LCDIF_SHIFT|macro|CSU_SA_NSA_LCDIF_SHIFT
DECL|CSU_SA_NSA_LCDIF|macro|CSU_SA_NSA_LCDIF
DECL|CSU_SA_NSA_PXP_MASK|macro|CSU_SA_NSA_PXP_MASK
DECL|CSU_SA_NSA_PXP_SHIFT|macro|CSU_SA_NSA_PXP_SHIFT
DECL|CSU_SA_NSA_PXP|macro|CSU_SA_NSA_PXP
DECL|CSU_SA_NSA_TPSMP_MASK|macro|CSU_SA_NSA_TPSMP_MASK
DECL|CSU_SA_NSA_TPSMP_SHIFT|macro|CSU_SA_NSA_TPSMP_SHIFT
DECL|CSU_SA_NSA_TPSMP|macro|CSU_SA_NSA_TPSMP
DECL|CSU_SA_NSA_USB_MASK|macro|CSU_SA_NSA_USB_MASK
DECL|CSU_SA_NSA_USB_SHIFT|macro|CSU_SA_NSA_USB_SHIFT
DECL|CSU_SA_NSA_USB|macro|CSU_SA_NSA_USB
DECL|CSU_SA_NSA_USDHC1_MASK|macro|CSU_SA_NSA_USDHC1_MASK
DECL|CSU_SA_NSA_USDHC1_SHIFT|macro|CSU_SA_NSA_USDHC1_SHIFT
DECL|CSU_SA_NSA_USDHC1|macro|CSU_SA_NSA_USDHC1
DECL|CSU_SA_NSA_USDHC2_MASK|macro|CSU_SA_NSA_USDHC2_MASK
DECL|CSU_SA_NSA_USDHC2_SHIFT|macro|CSU_SA_NSA_USDHC2_SHIFT
DECL|CSU_SA_NSA_USDHC2|macro|CSU_SA_NSA_USDHC2
DECL|CSU_Type|typedef|} CSU_Type;
DECL|CSU|macro|CSU
DECL|CS|member|__IO uint32_t CS; /**< Message Buffer 0 CS Register..Message Buffer 63 CS Register, array offset: 0x80, array step: 0x10 */
DECL|CS|member|__IO uint32_t CS; /**< Watchdog Control and Status Register, offset: 0x0 */
DECL|CTI0_ERROR_IRQn|enumerator|CTI0_ERROR_IRQn = 17, /**< CTI0_Error */
DECL|CTI1_ERROR_IRQn|enumerator|CTI1_ERROR_IRQn = 18, /**< CTI1_Error */
DECL|CTRL0|member|__IO uint16_t CTRL0; /**< Crossbar A Control Register 0, offset: 0x84 */
DECL|CTRL1|member|__IO uint16_t CTRL1; /**< Crossbar A Control Register 1, offset: 0x86 */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< Control 1 Register, offset: 0x4 */
DECL|CTRL2|member|__IO uint16_t CTRL2; /**< Control 2 Register, array offset: 0x4, array step: 0x60 */
DECL|CTRL2|member|__IO uint16_t CTRL2; /**< Control 2 Register, offset: 0x1E */
DECL|CTRL2|member|__IO uint32_t CTRL2; /**< Control 2 Register, offset: 0x34 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< OTP Controller Control Register, offset: 0x8 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< USB PHY General Control Register, offset: 0x38 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< OTP Controller Control Register, offset: 0x4 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< USB PHY General Control Register, offset: 0x34 */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< OTP Controller Control Register, offset: 0xC */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< USB PHY General Control Register, offset: 0x3C */
DECL|CTRL|member|__IO uint16_t CTRL; /**< Control Register, array offset: 0x6, array step: 0x60 */
DECL|CTRL|member|__IO uint16_t CTRL; /**< Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint16_t CTRL; /**< Timer Channel Control Register, array offset: 0xC, array step: 0x20 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< ADC_ETC Global Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< BEE Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< DCP control register 0, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< FlexIO Control Register, offset: 0x8 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< LPUART Control Register, offset: 0x18 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< OTP Controller Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< USB PHY General Control Register, offset: 0x30 */
DECL|CTRL|member|__IO uint8_t CTRL; /**< Control Register, offset: 0x0 */
DECL|CTR_NONCE0_W0|member|__O uint32_t CTR_NONCE0_W0; /**< , offset: 0x20 */
DECL|CTR_NONCE0_W1|member|__O uint32_t CTR_NONCE0_W1; /**< , offset: 0x24 */
DECL|CTR_NONCE0_W2|member|__O uint32_t CTR_NONCE0_W2; /**< , offset: 0x28 */
DECL|CTR_NONCE0_W3|member|__O uint32_t CTR_NONCE0_W3; /**< , offset: 0x2C */
DECL|CTR_NONCE1_W0|member|__O uint32_t CTR_NONCE1_W0; /**< , offset: 0x30 */
DECL|CTR_NONCE1_W1|member|__O uint32_t CTR_NONCE1_W1; /**< , offset: 0x34 */
DECL|CTR_NONCE1_W2|member|__O uint32_t CTR_NONCE1_W2; /**< , offset: 0x38 */
DECL|CTR_NONCE1_W3|member|__O uint32_t CTR_NONCE1_W3; /**< , offset: 0x3C */
DECL|CVAL0CYC|member|__I uint16_t CVAL0CYC; /**< Capture Value 0 Cycle Register, array offset: 0x42, array step: 0x60 */
DECL|CVAL0|member|__I uint16_t CVAL0; /**< Capture Value 0 Register, array offset: 0x40, array step: 0x60 */
DECL|CVAL1CYC|member|__I uint16_t CVAL1CYC; /**< Capture Value 1 Cycle Register, array offset: 0x46, array step: 0x60 */
DECL|CVAL1|member|__I uint16_t CVAL1; /**< Capture Value 1 Register, array offset: 0x44, array step: 0x60 */
DECL|CVAL2CYC|member|__I uint16_t CVAL2CYC; /**< Capture Value 2 Cycle Register, array offset: 0x4A, array step: 0x60 */
DECL|CVAL2|member|__I uint16_t CVAL2; /**< Capture Value 2 Register, array offset: 0x48, array step: 0x60 */
DECL|CVAL3CYC|member|__I uint16_t CVAL3CYC; /**< Capture Value 3 Cycle Register, array offset: 0x4E, array step: 0x60 */
DECL|CVAL3|member|__I uint16_t CVAL3; /**< Capture Value 3 Register, array offset: 0x4C, array step: 0x60 */
DECL|CVAL4CYC|member|__I uint16_t CVAL4CYC; /**< Capture Value 4 Cycle Register, array offset: 0x52, array step: 0x60 */
DECL|CVAL4|member|__I uint16_t CVAL4; /**< Capture Value 4 Register, array offset: 0x50, array step: 0x60 */
DECL|CVAL5CYC|member|__I uint16_t CVAL5CYC; /**< Capture Value 5 Cycle Register, array offset: 0x56, array step: 0x60 */
DECL|CVAL5|member|__I uint16_t CVAL5; /**< Capture Value 5 Register, array offset: 0x54, array step: 0x60 */
DECL|CVAL|member|__I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
DECL|CV|member|__IO uint32_t CV; /**< Compare value register, offset: 0x50 */
DECL|DACCR|member|__IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
DECL|DADDR|member|__IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
DECL|DATA_BUFF_ACC_PORT|member|__IO uint32_t DATA_BUFF_ACC_PORT; /**< Data Buffer Access Port, offset: 0x20 */
DECL|DATA|member|__IO uint32_t DATA; /**< LPUART Data Register, offset: 0x1C */
DECL|DATA|member|__IO uint32_t DATA; /**< OTP Controller Write Data Register, offset: 0x20 */
DECL|DBGDATA|member|__I uint32_t DBGDATA; /**< DCP debug data register, offset: 0x410 */
DECL|DBGSELECT|member|__IO uint32_t DBGSELECT; /**< DCP debug select register, offset: 0x400 */
DECL|DBICR0|member|__IO uint32_t DBICR0; /**< DBI-B control register 0, offset: 0x80 */
DECL|DBICR1|member|__IO uint32_t DBICR1; /**< DBI-B control register 1, offset: 0x84 */
DECL|DCCPARAMS|member|__I uint32_t DCCPARAMS; /**< Device Controller Capability Parameters, offset: 0x124 */
DECL|DCDC_BASE_ADDRS|macro|DCDC_BASE_ADDRS
DECL|DCDC_BASE_PTRS|macro|DCDC_BASE_PTRS
DECL|DCDC_BASE|macro|DCDC_BASE
DECL|DCDC_IRQS|macro|DCDC_IRQS
DECL|DCDC_IRQn|enumerator|DCDC_IRQn = 69, /**< DCDC interrupt */
DECL|DCDC_REG0_ADJ_POSLIMIT_BUCK_MASK|macro|DCDC_REG0_ADJ_POSLIMIT_BUCK_MASK
DECL|DCDC_REG0_ADJ_POSLIMIT_BUCK_SHIFT|macro|DCDC_REG0_ADJ_POSLIMIT_BUCK_SHIFT
DECL|DCDC_REG0_ADJ_POSLIMIT_BUCK|macro|DCDC_REG0_ADJ_POSLIMIT_BUCK
DECL|DCDC_REG0_CURRENT_ALERT_RESET_MASK|macro|DCDC_REG0_CURRENT_ALERT_RESET_MASK
DECL|DCDC_REG0_CURRENT_ALERT_RESET_SHIFT|macro|DCDC_REG0_CURRENT_ALERT_RESET_SHIFT
DECL|DCDC_REG0_CURRENT_ALERT_RESET|macro|DCDC_REG0_CURRENT_ALERT_RESET
DECL|DCDC_REG0_CUR_SNS_THRSH_MASK|macro|DCDC_REG0_CUR_SNS_THRSH_MASK
DECL|DCDC_REG0_CUR_SNS_THRSH_SHIFT|macro|DCDC_REG0_CUR_SNS_THRSH_SHIFT
DECL|DCDC_REG0_CUR_SNS_THRSH|macro|DCDC_REG0_CUR_SNS_THRSH
DECL|DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_MASK|macro|DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_MASK
DECL|DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_SHIFT|macro|DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_SHIFT
DECL|DCDC_REG0_DISABLE_AUTO_CLK_SWITCH|macro|DCDC_REG0_DISABLE_AUTO_CLK_SWITCH
DECL|DCDC_REG0_EN_LP_OVERLOAD_SNS_MASK|macro|DCDC_REG0_EN_LP_OVERLOAD_SNS_MASK
DECL|DCDC_REG0_EN_LP_OVERLOAD_SNS_SHIFT|macro|DCDC_REG0_EN_LP_OVERLOAD_SNS_SHIFT
DECL|DCDC_REG0_EN_LP_OVERLOAD_SNS|macro|DCDC_REG0_EN_LP_OVERLOAD_SNS
DECL|DCDC_REG0_LP_HIGH_HYS_MASK|macro|DCDC_REG0_LP_HIGH_HYS_MASK
DECL|DCDC_REG0_LP_HIGH_HYS_SHIFT|macro|DCDC_REG0_LP_HIGH_HYS_SHIFT
DECL|DCDC_REG0_LP_HIGH_HYS|macro|DCDC_REG0_LP_HIGH_HYS
DECL|DCDC_REG0_LP_OVERLOAD_FREQ_SEL_MASK|macro|DCDC_REG0_LP_OVERLOAD_FREQ_SEL_MASK
DECL|DCDC_REG0_LP_OVERLOAD_FREQ_SEL_SHIFT|macro|DCDC_REG0_LP_OVERLOAD_FREQ_SEL_SHIFT
DECL|DCDC_REG0_LP_OVERLOAD_FREQ_SEL|macro|DCDC_REG0_LP_OVERLOAD_FREQ_SEL
DECL|DCDC_REG0_LP_OVERLOAD_THRSH_MASK|macro|DCDC_REG0_LP_OVERLOAD_THRSH_MASK
DECL|DCDC_REG0_LP_OVERLOAD_THRSH_SHIFT|macro|DCDC_REG0_LP_OVERLOAD_THRSH_SHIFT
DECL|DCDC_REG0_LP_OVERLOAD_THRSH|macro|DCDC_REG0_LP_OVERLOAD_THRSH
DECL|DCDC_REG0_OVERCUR_TRIG_ADJ_MASK|macro|DCDC_REG0_OVERCUR_TRIG_ADJ_MASK
DECL|DCDC_REG0_OVERCUR_TRIG_ADJ_SHIFT|macro|DCDC_REG0_OVERCUR_TRIG_ADJ_SHIFT
DECL|DCDC_REG0_OVERCUR_TRIG_ADJ|macro|DCDC_REG0_OVERCUR_TRIG_ADJ
DECL|DCDC_REG0_PWD_CMP_BATT_DET_MASK|macro|DCDC_REG0_PWD_CMP_BATT_DET_MASK
DECL|DCDC_REG0_PWD_CMP_BATT_DET_SHIFT|macro|DCDC_REG0_PWD_CMP_BATT_DET_SHIFT
DECL|DCDC_REG0_PWD_CMP_BATT_DET|macro|DCDC_REG0_PWD_CMP_BATT_DET
DECL|DCDC_REG0_PWD_CMP_OFFSET_MASK|macro|DCDC_REG0_PWD_CMP_OFFSET_MASK
DECL|DCDC_REG0_PWD_CMP_OFFSET_SHIFT|macro|DCDC_REG0_PWD_CMP_OFFSET_SHIFT
DECL|DCDC_REG0_PWD_CMP_OFFSET|macro|DCDC_REG0_PWD_CMP_OFFSET
DECL|DCDC_REG0_PWD_CUR_SNS_CMP_MASK|macro|DCDC_REG0_PWD_CUR_SNS_CMP_MASK
DECL|DCDC_REG0_PWD_CUR_SNS_CMP_SHIFT|macro|DCDC_REG0_PWD_CUR_SNS_CMP_SHIFT
DECL|DCDC_REG0_PWD_CUR_SNS_CMP|macro|DCDC_REG0_PWD_CUR_SNS_CMP
DECL|DCDC_REG0_PWD_HIGH_VOLT_DET_MASK|macro|DCDC_REG0_PWD_HIGH_VOLT_DET_MASK
DECL|DCDC_REG0_PWD_HIGH_VOLT_DET_SHIFT|macro|DCDC_REG0_PWD_HIGH_VOLT_DET_SHIFT
DECL|DCDC_REG0_PWD_HIGH_VOLT_DET|macro|DCDC_REG0_PWD_HIGH_VOLT_DET
DECL|DCDC_REG0_PWD_OSC_INT_MASK|macro|DCDC_REG0_PWD_OSC_INT_MASK
DECL|DCDC_REG0_PWD_OSC_INT_SHIFT|macro|DCDC_REG0_PWD_OSC_INT_SHIFT
DECL|DCDC_REG0_PWD_OSC_INT|macro|DCDC_REG0_PWD_OSC_INT
DECL|DCDC_REG0_PWD_OVERCUR_DET_MASK|macro|DCDC_REG0_PWD_OVERCUR_DET_MASK
DECL|DCDC_REG0_PWD_OVERCUR_DET_SHIFT|macro|DCDC_REG0_PWD_OVERCUR_DET_SHIFT
DECL|DCDC_REG0_PWD_OVERCUR_DET|macro|DCDC_REG0_PWD_OVERCUR_DET
DECL|DCDC_REG0_PWD_ZCD_MASK|macro|DCDC_REG0_PWD_ZCD_MASK
DECL|DCDC_REG0_PWD_ZCD_SHIFT|macro|DCDC_REG0_PWD_ZCD_SHIFT
DECL|DCDC_REG0_PWD_ZCD|macro|DCDC_REG0_PWD_ZCD
DECL|DCDC_REG0_SEL_CLK_MASK|macro|DCDC_REG0_SEL_CLK_MASK
DECL|DCDC_REG0_SEL_CLK_SHIFT|macro|DCDC_REG0_SEL_CLK_SHIFT
DECL|DCDC_REG0_SEL_CLK|macro|DCDC_REG0_SEL_CLK
DECL|DCDC_REG0_STS_DC_OK_MASK|macro|DCDC_REG0_STS_DC_OK_MASK
DECL|DCDC_REG0_STS_DC_OK_SHIFT|macro|DCDC_REG0_STS_DC_OK_SHIFT
DECL|DCDC_REG0_STS_DC_OK|macro|DCDC_REG0_STS_DC_OK
DECL|DCDC_REG0_XTALOK_DISABLE_MASK|macro|DCDC_REG0_XTALOK_DISABLE_MASK
DECL|DCDC_REG0_XTALOK_DISABLE_SHIFT|macro|DCDC_REG0_XTALOK_DISABLE_SHIFT
DECL|DCDC_REG0_XTALOK_DISABLE|macro|DCDC_REG0_XTALOK_DISABLE
DECL|DCDC_REG0_XTAL_24M_OK_MASK|macro|DCDC_REG0_XTAL_24M_OK_MASK
DECL|DCDC_REG0_XTAL_24M_OK_SHIFT|macro|DCDC_REG0_XTAL_24M_OK_SHIFT
DECL|DCDC_REG0_XTAL_24M_OK|macro|DCDC_REG0_XTAL_24M_OK
DECL|DCDC_REG1_LOOPCTRL_EN_HYST_MASK|macro|DCDC_REG1_LOOPCTRL_EN_HYST_MASK
DECL|DCDC_REG1_LOOPCTRL_EN_HYST_SHIFT|macro|DCDC_REG1_LOOPCTRL_EN_HYST_SHIFT
DECL|DCDC_REG1_LOOPCTRL_EN_HYST|macro|DCDC_REG1_LOOPCTRL_EN_HYST
DECL|DCDC_REG1_LOOPCTRL_HST_THRESH_MASK|macro|DCDC_REG1_LOOPCTRL_HST_THRESH_MASK
DECL|DCDC_REG1_LOOPCTRL_HST_THRESH_SHIFT|macro|DCDC_REG1_LOOPCTRL_HST_THRESH_SHIFT
DECL|DCDC_REG1_LOOPCTRL_HST_THRESH|macro|DCDC_REG1_LOOPCTRL_HST_THRESH
DECL|DCDC_REG1_LP_CMP_ISRC_SEL_MASK|macro|DCDC_REG1_LP_CMP_ISRC_SEL_MASK
DECL|DCDC_REG1_LP_CMP_ISRC_SEL_SHIFT|macro|DCDC_REG1_LP_CMP_ISRC_SEL_SHIFT
DECL|DCDC_REG1_LP_CMP_ISRC_SEL|macro|DCDC_REG1_LP_CMP_ISRC_SEL
DECL|DCDC_REG1_REG_FBK_SEL_MASK|macro|DCDC_REG1_REG_FBK_SEL_MASK
DECL|DCDC_REG1_REG_FBK_SEL_SHIFT|macro|DCDC_REG1_REG_FBK_SEL_SHIFT
DECL|DCDC_REG1_REG_FBK_SEL|macro|DCDC_REG1_REG_FBK_SEL
DECL|DCDC_REG1_REG_RLOAD_SW_MASK|macro|DCDC_REG1_REG_RLOAD_SW_MASK
DECL|DCDC_REG1_REG_RLOAD_SW_SHIFT|macro|DCDC_REG1_REG_RLOAD_SW_SHIFT
DECL|DCDC_REG1_REG_RLOAD_SW|macro|DCDC_REG1_REG_RLOAD_SW
DECL|DCDC_REG1_VBG_TRIM_MASK|macro|DCDC_REG1_VBG_TRIM_MASK
DECL|DCDC_REG1_VBG_TRIM_SHIFT|macro|DCDC_REG1_VBG_TRIM_SHIFT
DECL|DCDC_REG1_VBG_TRIM|macro|DCDC_REG1_VBG_TRIM
DECL|DCDC_REG2_DCM_SET_CTRL_MASK|macro|DCDC_REG2_DCM_SET_CTRL_MASK
DECL|DCDC_REG2_DCM_SET_CTRL_SHIFT|macro|DCDC_REG2_DCM_SET_CTRL_SHIFT
DECL|DCDC_REG2_DCM_SET_CTRL|macro|DCDC_REG2_DCM_SET_CTRL
DECL|DCDC_REG2_DISABLE_PULSE_SKIP_MASK|macro|DCDC_REG2_DISABLE_PULSE_SKIP_MASK
DECL|DCDC_REG2_DISABLE_PULSE_SKIP_SHIFT|macro|DCDC_REG2_DISABLE_PULSE_SKIP_SHIFT
DECL|DCDC_REG2_DISABLE_PULSE_SKIP|macro|DCDC_REG2_DISABLE_PULSE_SKIP
DECL|DCDC_REG2_LOOPCTRL_DC_C_MASK|macro|DCDC_REG2_LOOPCTRL_DC_C_MASK
DECL|DCDC_REG2_LOOPCTRL_DC_C_SHIFT|macro|DCDC_REG2_LOOPCTRL_DC_C_SHIFT
DECL|DCDC_REG2_LOOPCTRL_DC_C|macro|DCDC_REG2_LOOPCTRL_DC_C
DECL|DCDC_REG2_LOOPCTRL_DC_FF_MASK|macro|DCDC_REG2_LOOPCTRL_DC_FF_MASK
DECL|DCDC_REG2_LOOPCTRL_DC_FF_SHIFT|macro|DCDC_REG2_LOOPCTRL_DC_FF_SHIFT
DECL|DCDC_REG2_LOOPCTRL_DC_FF|macro|DCDC_REG2_LOOPCTRL_DC_FF
DECL|DCDC_REG2_LOOPCTRL_DC_R_MASK|macro|DCDC_REG2_LOOPCTRL_DC_R_MASK
DECL|DCDC_REG2_LOOPCTRL_DC_R_SHIFT|macro|DCDC_REG2_LOOPCTRL_DC_R_SHIFT
DECL|DCDC_REG2_LOOPCTRL_DC_R|macro|DCDC_REG2_LOOPCTRL_DC_R
DECL|DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK|macro|DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK
DECL|DCDC_REG2_LOOPCTRL_EN_RCSCALE_SHIFT|macro|DCDC_REG2_LOOPCTRL_EN_RCSCALE_SHIFT
DECL|DCDC_REG2_LOOPCTRL_EN_RCSCALE|macro|DCDC_REG2_LOOPCTRL_EN_RCSCALE
DECL|DCDC_REG2_LOOPCTRL_HYST_SIGN_MASK|macro|DCDC_REG2_LOOPCTRL_HYST_SIGN_MASK
DECL|DCDC_REG2_LOOPCTRL_HYST_SIGN_SHIFT|macro|DCDC_REG2_LOOPCTRL_HYST_SIGN_SHIFT
DECL|DCDC_REG2_LOOPCTRL_HYST_SIGN|macro|DCDC_REG2_LOOPCTRL_HYST_SIGN
DECL|DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_MASK|macro|DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_MASK
DECL|DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_SHIFT|macro|DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_SHIFT
DECL|DCDC_REG2_LOOPCTRL_RCSCALE_THRSH|macro|DCDC_REG2_LOOPCTRL_RCSCALE_THRSH
DECL|DCDC_REG3_DISABLE_STEP_MASK|macro|DCDC_REG3_DISABLE_STEP_MASK
DECL|DCDC_REG3_DISABLE_STEP_SHIFT|macro|DCDC_REG3_DISABLE_STEP_SHIFT
DECL|DCDC_REG3_DISABLE_STEP|macro|DCDC_REG3_DISABLE_STEP
DECL|DCDC_REG3_MINPWR_DC_HALFCLK_MASK|macro|DCDC_REG3_MINPWR_DC_HALFCLK_MASK
DECL|DCDC_REG3_MINPWR_DC_HALFCLK_SHIFT|macro|DCDC_REG3_MINPWR_DC_HALFCLK_SHIFT
DECL|DCDC_REG3_MINPWR_DC_HALFCLK|macro|DCDC_REG3_MINPWR_DC_HALFCLK
DECL|DCDC_REG3_MISC_DELAY_TIMING_MASK|macro|DCDC_REG3_MISC_DELAY_TIMING_MASK
DECL|DCDC_REG3_MISC_DELAY_TIMING_SHIFT|macro|DCDC_REG3_MISC_DELAY_TIMING_SHIFT
DECL|DCDC_REG3_MISC_DELAY_TIMING|macro|DCDC_REG3_MISC_DELAY_TIMING
DECL|DCDC_REG3_MISC_DISABLEFET_LOGIC_MASK|macro|DCDC_REG3_MISC_DISABLEFET_LOGIC_MASK
DECL|DCDC_REG3_MISC_DISABLEFET_LOGIC_SHIFT|macro|DCDC_REG3_MISC_DISABLEFET_LOGIC_SHIFT
DECL|DCDC_REG3_MISC_DISABLEFET_LOGIC|macro|DCDC_REG3_MISC_DISABLEFET_LOGIC
DECL|DCDC_REG3_TARGET_LP_MASK|macro|DCDC_REG3_TARGET_LP_MASK
DECL|DCDC_REG3_TARGET_LP_SHIFT|macro|DCDC_REG3_TARGET_LP_SHIFT
DECL|DCDC_REG3_TARGET_LP|macro|DCDC_REG3_TARGET_LP
DECL|DCDC_REG3_TRG_MASK|macro|DCDC_REG3_TRG_MASK
DECL|DCDC_REG3_TRG_SHIFT|macro|DCDC_REG3_TRG_SHIFT
DECL|DCDC_REG3_TRG|macro|DCDC_REG3_TRG
DECL|DCDC_Type|typedef|} DCDC_Type;
DECL|DCDC|macro|DCDC
DECL|DCHPRI0|member|__IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
DECL|DCHPRI10|member|__IO uint8_t DCHPRI10; /**< Channel n Priority Register, offset: 0x109 */
DECL|DCHPRI11|member|__IO uint8_t DCHPRI11; /**< Channel n Priority Register, offset: 0x108 */
DECL|DCHPRI12|member|__IO uint8_t DCHPRI12; /**< Channel n Priority Register, offset: 0x10F */
DECL|DCHPRI13|member|__IO uint8_t DCHPRI13; /**< Channel n Priority Register, offset: 0x10E */
DECL|DCHPRI14|member|__IO uint8_t DCHPRI14; /**< Channel n Priority Register, offset: 0x10D */
DECL|DCHPRI15|member|__IO uint8_t DCHPRI15; /**< Channel n Priority Register, offset: 0x10C */
DECL|DCHPRI16|member|__IO uint8_t DCHPRI16; /**< Channel n Priority Register, offset: 0x113 */
DECL|DCHPRI17|member|__IO uint8_t DCHPRI17; /**< Channel n Priority Register, offset: 0x112 */
DECL|DCHPRI18|member|__IO uint8_t DCHPRI18; /**< Channel n Priority Register, offset: 0x111 */
DECL|DCHPRI19|member|__IO uint8_t DCHPRI19; /**< Channel n Priority Register, offset: 0x110 */
DECL|DCHPRI1|member|__IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
DECL|DCHPRI20|member|__IO uint8_t DCHPRI20; /**< Channel n Priority Register, offset: 0x117 */
DECL|DCHPRI21|member|__IO uint8_t DCHPRI21; /**< Channel n Priority Register, offset: 0x116 */
DECL|DCHPRI22|member|__IO uint8_t DCHPRI22; /**< Channel n Priority Register, offset: 0x115 */
DECL|DCHPRI23|member|__IO uint8_t DCHPRI23; /**< Channel n Priority Register, offset: 0x114 */
DECL|DCHPRI24|member|__IO uint8_t DCHPRI24; /**< Channel n Priority Register, offset: 0x11B */
DECL|DCHPRI25|member|__IO uint8_t DCHPRI25; /**< Channel n Priority Register, offset: 0x11A */
DECL|DCHPRI26|member|__IO uint8_t DCHPRI26; /**< Channel n Priority Register, offset: 0x119 */
DECL|DCHPRI27|member|__IO uint8_t DCHPRI27; /**< Channel n Priority Register, offset: 0x118 */
DECL|DCHPRI28|member|__IO uint8_t DCHPRI28; /**< Channel n Priority Register, offset: 0x11F */
DECL|DCHPRI29|member|__IO uint8_t DCHPRI29; /**< Channel n Priority Register, offset: 0x11E */
DECL|DCHPRI2|member|__IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
DECL|DCHPRI30|member|__IO uint8_t DCHPRI30; /**< Channel n Priority Register, offset: 0x11D */
DECL|DCHPRI31|member|__IO uint8_t DCHPRI31; /**< Channel n Priority Register, offset: 0x11C */
DECL|DCHPRI3|member|__IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
DECL|DCHPRI4|member|__IO uint8_t DCHPRI4; /**< Channel n Priority Register, offset: 0x107 */
DECL|DCHPRI5|member|__IO uint8_t DCHPRI5; /**< Channel n Priority Register, offset: 0x106 */
DECL|DCHPRI6|member|__IO uint8_t DCHPRI6; /**< Channel n Priority Register, offset: 0x105 */
DECL|DCHPRI7|member|__IO uint8_t DCHPRI7; /**< Channel n Priority Register, offset: 0x104 */
DECL|DCHPRI8|member|__IO uint8_t DCHPRI8; /**< Channel n Priority Register, offset: 0x10B */
DECL|DCHPRI9|member|__IO uint8_t DCHPRI9; /**< Channel n Priority Register, offset: 0x10A */
DECL|DCIVERSION|member|__I uint16_t DCIVERSION; /**< Device Controller Interface Version, offset: 0x120 */
DECL|DCP_BASE_ADDRS|macro|DCP_BASE_ADDRS
DECL|DCP_BASE_PTRS|macro|DCP_BASE_PTRS
DECL|DCP_BASE|macro|DCP_BASE
DECL|DCP_CAPABILITY0_DISABLE_DECRYPT_MASK|macro|DCP_CAPABILITY0_DISABLE_DECRYPT_MASK
DECL|DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT|macro|DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT
DECL|DCP_CAPABILITY0_DISABLE_DECRYPT|macro|DCP_CAPABILITY0_DISABLE_DECRYPT
DECL|DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_MASK|macro|DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_MASK
DECL|DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_SHIFT|macro|DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_SHIFT
DECL|DCP_CAPABILITY0_DISABLE_UNIQUE_KEY|macro|DCP_CAPABILITY0_DISABLE_UNIQUE_KEY
DECL|DCP_CAPABILITY0_NUM_CHANNELS_MASK|macro|DCP_CAPABILITY0_NUM_CHANNELS_MASK
DECL|DCP_CAPABILITY0_NUM_CHANNELS_SHIFT|macro|DCP_CAPABILITY0_NUM_CHANNELS_SHIFT
DECL|DCP_CAPABILITY0_NUM_CHANNELS|macro|DCP_CAPABILITY0_NUM_CHANNELS
DECL|DCP_CAPABILITY0_NUM_KEYS_MASK|macro|DCP_CAPABILITY0_NUM_KEYS_MASK
DECL|DCP_CAPABILITY0_NUM_KEYS_SHIFT|macro|DCP_CAPABILITY0_NUM_KEYS_SHIFT
DECL|DCP_CAPABILITY0_NUM_KEYS|macro|DCP_CAPABILITY0_NUM_KEYS
DECL|DCP_CAPABILITY0_RSVD_MASK|macro|DCP_CAPABILITY0_RSVD_MASK
DECL|DCP_CAPABILITY0_RSVD_SHIFT|macro|DCP_CAPABILITY0_RSVD_SHIFT
DECL|DCP_CAPABILITY0_RSVD|macro|DCP_CAPABILITY0_RSVD
DECL|DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK|macro|DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK
DECL|DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT|macro|DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT
DECL|DCP_CAPABILITY1_CIPHER_ALGORITHMS|macro|DCP_CAPABILITY1_CIPHER_ALGORITHMS
DECL|DCP_CAPABILITY1_HASH_ALGORITHMS_MASK|macro|DCP_CAPABILITY1_HASH_ALGORITHMS_MASK
DECL|DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT|macro|DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT
DECL|DCP_CAPABILITY1_HASH_ALGORITHMS|macro|DCP_CAPABILITY1_HASH_ALGORITHMS
DECL|DCP_CH0CMDPTR_ADDR_MASK|macro|DCP_CH0CMDPTR_ADDR_MASK
DECL|DCP_CH0CMDPTR_ADDR_SHIFT|macro|DCP_CH0CMDPTR_ADDR_SHIFT
DECL|DCP_CH0CMDPTR_ADDR|macro|DCP_CH0CMDPTR_ADDR
DECL|DCP_CH0OPTS_RECOVERY_TIMER_MASK|macro|DCP_CH0OPTS_RECOVERY_TIMER_MASK
DECL|DCP_CH0OPTS_RECOVERY_TIMER_SHIFT|macro|DCP_CH0OPTS_RECOVERY_TIMER_SHIFT
DECL|DCP_CH0OPTS_RECOVERY_TIMER|macro|DCP_CH0OPTS_RECOVERY_TIMER
DECL|DCP_CH0OPTS_RSVD_MASK|macro|DCP_CH0OPTS_RSVD_MASK
DECL|DCP_CH0OPTS_RSVD_SHIFT|macro|DCP_CH0OPTS_RSVD_SHIFT
DECL|DCP_CH0OPTS_RSVD|macro|DCP_CH0OPTS_RSVD
DECL|DCP_CH0SEMA_INCREMENT_MASK|macro|DCP_CH0SEMA_INCREMENT_MASK
DECL|DCP_CH0SEMA_INCREMENT_SHIFT|macro|DCP_CH0SEMA_INCREMENT_SHIFT
DECL|DCP_CH0SEMA_INCREMENT|macro|DCP_CH0SEMA_INCREMENT
DECL|DCP_CH0SEMA_VALUE_MASK|macro|DCP_CH0SEMA_VALUE_MASK
DECL|DCP_CH0SEMA_VALUE_SHIFT|macro|DCP_CH0SEMA_VALUE_SHIFT
DECL|DCP_CH0SEMA_VALUE|macro|DCP_CH0SEMA_VALUE
DECL|DCP_CH0STAT_ERROR_CODE_MASK|macro|DCP_CH0STAT_ERROR_CODE_MASK
DECL|DCP_CH0STAT_ERROR_CODE_SHIFT|macro|DCP_CH0STAT_ERROR_CODE_SHIFT
DECL|DCP_CH0STAT_ERROR_CODE|macro|DCP_CH0STAT_ERROR_CODE
DECL|DCP_CH0STAT_ERROR_DST_MASK|macro|DCP_CH0STAT_ERROR_DST_MASK
DECL|DCP_CH0STAT_ERROR_DST_SHIFT|macro|DCP_CH0STAT_ERROR_DST_SHIFT
DECL|DCP_CH0STAT_ERROR_DST|macro|DCP_CH0STAT_ERROR_DST
DECL|DCP_CH0STAT_ERROR_PACKET_MASK|macro|DCP_CH0STAT_ERROR_PACKET_MASK
DECL|DCP_CH0STAT_ERROR_PACKET_SHIFT|macro|DCP_CH0STAT_ERROR_PACKET_SHIFT
DECL|DCP_CH0STAT_ERROR_PACKET|macro|DCP_CH0STAT_ERROR_PACKET
DECL|DCP_CH0STAT_ERROR_PAGEFAULT_MASK|macro|DCP_CH0STAT_ERROR_PAGEFAULT_MASK
DECL|DCP_CH0STAT_ERROR_PAGEFAULT_SHIFT|macro|DCP_CH0STAT_ERROR_PAGEFAULT_SHIFT
DECL|DCP_CH0STAT_ERROR_PAGEFAULT|macro|DCP_CH0STAT_ERROR_PAGEFAULT
DECL|DCP_CH0STAT_ERROR_SETUP_MASK|macro|DCP_CH0STAT_ERROR_SETUP_MASK
DECL|DCP_CH0STAT_ERROR_SETUP_SHIFT|macro|DCP_CH0STAT_ERROR_SETUP_SHIFT
DECL|DCP_CH0STAT_ERROR_SETUP|macro|DCP_CH0STAT_ERROR_SETUP
DECL|DCP_CH0STAT_ERROR_SRC_MASK|macro|DCP_CH0STAT_ERROR_SRC_MASK
DECL|DCP_CH0STAT_ERROR_SRC_SHIFT|macro|DCP_CH0STAT_ERROR_SRC_SHIFT
DECL|DCP_CH0STAT_ERROR_SRC|macro|DCP_CH0STAT_ERROR_SRC
DECL|DCP_CH0STAT_HASH_MISMATCH_MASK|macro|DCP_CH0STAT_HASH_MISMATCH_MASK
DECL|DCP_CH0STAT_HASH_MISMATCH_SHIFT|macro|DCP_CH0STAT_HASH_MISMATCH_SHIFT
DECL|DCP_CH0STAT_HASH_MISMATCH|macro|DCP_CH0STAT_HASH_MISMATCH
DECL|DCP_CH0STAT_RSVD_COMPLETE_MASK|macro|DCP_CH0STAT_RSVD_COMPLETE_MASK
DECL|DCP_CH0STAT_RSVD_COMPLETE_SHIFT|macro|DCP_CH0STAT_RSVD_COMPLETE_SHIFT
DECL|DCP_CH0STAT_RSVD_COMPLETE|macro|DCP_CH0STAT_RSVD_COMPLETE
DECL|DCP_CH0STAT_TAG_MASK|macro|DCP_CH0STAT_TAG_MASK
DECL|DCP_CH0STAT_TAG_SHIFT|macro|DCP_CH0STAT_TAG_SHIFT
DECL|DCP_CH0STAT_TAG|macro|DCP_CH0STAT_TAG
DECL|DCP_CH1CMDPTR_ADDR_MASK|macro|DCP_CH1CMDPTR_ADDR_MASK
DECL|DCP_CH1CMDPTR_ADDR_SHIFT|macro|DCP_CH1CMDPTR_ADDR_SHIFT
DECL|DCP_CH1CMDPTR_ADDR|macro|DCP_CH1CMDPTR_ADDR
DECL|DCP_CH1OPTS_RECOVERY_TIMER_MASK|macro|DCP_CH1OPTS_RECOVERY_TIMER_MASK
DECL|DCP_CH1OPTS_RECOVERY_TIMER_SHIFT|macro|DCP_CH1OPTS_RECOVERY_TIMER_SHIFT
DECL|DCP_CH1OPTS_RECOVERY_TIMER|macro|DCP_CH1OPTS_RECOVERY_TIMER
DECL|DCP_CH1OPTS_RSVD_MASK|macro|DCP_CH1OPTS_RSVD_MASK
DECL|DCP_CH1OPTS_RSVD_SHIFT|macro|DCP_CH1OPTS_RSVD_SHIFT
DECL|DCP_CH1OPTS_RSVD|macro|DCP_CH1OPTS_RSVD
DECL|DCP_CH1SEMA_INCREMENT_MASK|macro|DCP_CH1SEMA_INCREMENT_MASK
DECL|DCP_CH1SEMA_INCREMENT_SHIFT|macro|DCP_CH1SEMA_INCREMENT_SHIFT
DECL|DCP_CH1SEMA_INCREMENT|macro|DCP_CH1SEMA_INCREMENT
DECL|DCP_CH1SEMA_VALUE_MASK|macro|DCP_CH1SEMA_VALUE_MASK
DECL|DCP_CH1SEMA_VALUE_SHIFT|macro|DCP_CH1SEMA_VALUE_SHIFT
DECL|DCP_CH1SEMA_VALUE|macro|DCP_CH1SEMA_VALUE
DECL|DCP_CH1STAT_ERROR_CODE_MASK|macro|DCP_CH1STAT_ERROR_CODE_MASK
DECL|DCP_CH1STAT_ERROR_CODE_SHIFT|macro|DCP_CH1STAT_ERROR_CODE_SHIFT
DECL|DCP_CH1STAT_ERROR_CODE|macro|DCP_CH1STAT_ERROR_CODE
DECL|DCP_CH1STAT_ERROR_DST_MASK|macro|DCP_CH1STAT_ERROR_DST_MASK
DECL|DCP_CH1STAT_ERROR_DST_SHIFT|macro|DCP_CH1STAT_ERROR_DST_SHIFT
DECL|DCP_CH1STAT_ERROR_DST|macro|DCP_CH1STAT_ERROR_DST
DECL|DCP_CH1STAT_ERROR_PACKET_MASK|macro|DCP_CH1STAT_ERROR_PACKET_MASK
DECL|DCP_CH1STAT_ERROR_PACKET_SHIFT|macro|DCP_CH1STAT_ERROR_PACKET_SHIFT
DECL|DCP_CH1STAT_ERROR_PACKET|macro|DCP_CH1STAT_ERROR_PACKET
DECL|DCP_CH1STAT_ERROR_PAGEFAULT_MASK|macro|DCP_CH1STAT_ERROR_PAGEFAULT_MASK
DECL|DCP_CH1STAT_ERROR_PAGEFAULT_SHIFT|macro|DCP_CH1STAT_ERROR_PAGEFAULT_SHIFT
DECL|DCP_CH1STAT_ERROR_PAGEFAULT|macro|DCP_CH1STAT_ERROR_PAGEFAULT
DECL|DCP_CH1STAT_ERROR_SETUP_MASK|macro|DCP_CH1STAT_ERROR_SETUP_MASK
DECL|DCP_CH1STAT_ERROR_SETUP_SHIFT|macro|DCP_CH1STAT_ERROR_SETUP_SHIFT
DECL|DCP_CH1STAT_ERROR_SETUP|macro|DCP_CH1STAT_ERROR_SETUP
DECL|DCP_CH1STAT_ERROR_SRC_MASK|macro|DCP_CH1STAT_ERROR_SRC_MASK
DECL|DCP_CH1STAT_ERROR_SRC_SHIFT|macro|DCP_CH1STAT_ERROR_SRC_SHIFT
DECL|DCP_CH1STAT_ERROR_SRC|macro|DCP_CH1STAT_ERROR_SRC
DECL|DCP_CH1STAT_HASH_MISMATCH_MASK|macro|DCP_CH1STAT_HASH_MISMATCH_MASK
DECL|DCP_CH1STAT_HASH_MISMATCH_SHIFT|macro|DCP_CH1STAT_HASH_MISMATCH_SHIFT
DECL|DCP_CH1STAT_HASH_MISMATCH|macro|DCP_CH1STAT_HASH_MISMATCH
DECL|DCP_CH1STAT_RSVD_COMPLETE_MASK|macro|DCP_CH1STAT_RSVD_COMPLETE_MASK
DECL|DCP_CH1STAT_RSVD_COMPLETE_SHIFT|macro|DCP_CH1STAT_RSVD_COMPLETE_SHIFT
DECL|DCP_CH1STAT_RSVD_COMPLETE|macro|DCP_CH1STAT_RSVD_COMPLETE
DECL|DCP_CH1STAT_TAG_MASK|macro|DCP_CH1STAT_TAG_MASK
DECL|DCP_CH1STAT_TAG_SHIFT|macro|DCP_CH1STAT_TAG_SHIFT
DECL|DCP_CH1STAT_TAG|macro|DCP_CH1STAT_TAG
DECL|DCP_CH2CMDPTR_ADDR_MASK|macro|DCP_CH2CMDPTR_ADDR_MASK
DECL|DCP_CH2CMDPTR_ADDR_SHIFT|macro|DCP_CH2CMDPTR_ADDR_SHIFT
DECL|DCP_CH2CMDPTR_ADDR|macro|DCP_CH2CMDPTR_ADDR
DECL|DCP_CH2OPTS_RECOVERY_TIMER_MASK|macro|DCP_CH2OPTS_RECOVERY_TIMER_MASK
DECL|DCP_CH2OPTS_RECOVERY_TIMER_SHIFT|macro|DCP_CH2OPTS_RECOVERY_TIMER_SHIFT
DECL|DCP_CH2OPTS_RECOVERY_TIMER|macro|DCP_CH2OPTS_RECOVERY_TIMER
DECL|DCP_CH2OPTS_RSVD_MASK|macro|DCP_CH2OPTS_RSVD_MASK
DECL|DCP_CH2OPTS_RSVD_SHIFT|macro|DCP_CH2OPTS_RSVD_SHIFT
DECL|DCP_CH2OPTS_RSVD|macro|DCP_CH2OPTS_RSVD
DECL|DCP_CH2SEMA_INCREMENT_MASK|macro|DCP_CH2SEMA_INCREMENT_MASK
DECL|DCP_CH2SEMA_INCREMENT_SHIFT|macro|DCP_CH2SEMA_INCREMENT_SHIFT
DECL|DCP_CH2SEMA_INCREMENT|macro|DCP_CH2SEMA_INCREMENT
DECL|DCP_CH2SEMA_VALUE_MASK|macro|DCP_CH2SEMA_VALUE_MASK
DECL|DCP_CH2SEMA_VALUE_SHIFT|macro|DCP_CH2SEMA_VALUE_SHIFT
DECL|DCP_CH2SEMA_VALUE|macro|DCP_CH2SEMA_VALUE
DECL|DCP_CH2STAT_ERROR_CODE_MASK|macro|DCP_CH2STAT_ERROR_CODE_MASK
DECL|DCP_CH2STAT_ERROR_CODE_SHIFT|macro|DCP_CH2STAT_ERROR_CODE_SHIFT
DECL|DCP_CH2STAT_ERROR_CODE|macro|DCP_CH2STAT_ERROR_CODE
DECL|DCP_CH2STAT_ERROR_DST_MASK|macro|DCP_CH2STAT_ERROR_DST_MASK
DECL|DCP_CH2STAT_ERROR_DST_SHIFT|macro|DCP_CH2STAT_ERROR_DST_SHIFT
DECL|DCP_CH2STAT_ERROR_DST|macro|DCP_CH2STAT_ERROR_DST
DECL|DCP_CH2STAT_ERROR_PACKET_MASK|macro|DCP_CH2STAT_ERROR_PACKET_MASK
DECL|DCP_CH2STAT_ERROR_PACKET_SHIFT|macro|DCP_CH2STAT_ERROR_PACKET_SHIFT
DECL|DCP_CH2STAT_ERROR_PACKET|macro|DCP_CH2STAT_ERROR_PACKET
DECL|DCP_CH2STAT_ERROR_PAGEFAULT_MASK|macro|DCP_CH2STAT_ERROR_PAGEFAULT_MASK
DECL|DCP_CH2STAT_ERROR_PAGEFAULT_SHIFT|macro|DCP_CH2STAT_ERROR_PAGEFAULT_SHIFT
DECL|DCP_CH2STAT_ERROR_PAGEFAULT|macro|DCP_CH2STAT_ERROR_PAGEFAULT
DECL|DCP_CH2STAT_ERROR_SETUP_MASK|macro|DCP_CH2STAT_ERROR_SETUP_MASK
DECL|DCP_CH2STAT_ERROR_SETUP_SHIFT|macro|DCP_CH2STAT_ERROR_SETUP_SHIFT
DECL|DCP_CH2STAT_ERROR_SETUP|macro|DCP_CH2STAT_ERROR_SETUP
DECL|DCP_CH2STAT_ERROR_SRC_MASK|macro|DCP_CH2STAT_ERROR_SRC_MASK
DECL|DCP_CH2STAT_ERROR_SRC_SHIFT|macro|DCP_CH2STAT_ERROR_SRC_SHIFT
DECL|DCP_CH2STAT_ERROR_SRC|macro|DCP_CH2STAT_ERROR_SRC
DECL|DCP_CH2STAT_HASH_MISMATCH_MASK|macro|DCP_CH2STAT_HASH_MISMATCH_MASK
DECL|DCP_CH2STAT_HASH_MISMATCH_SHIFT|macro|DCP_CH2STAT_HASH_MISMATCH_SHIFT
DECL|DCP_CH2STAT_HASH_MISMATCH|macro|DCP_CH2STAT_HASH_MISMATCH
DECL|DCP_CH2STAT_RSVD_COMPLETE_MASK|macro|DCP_CH2STAT_RSVD_COMPLETE_MASK
DECL|DCP_CH2STAT_RSVD_COMPLETE_SHIFT|macro|DCP_CH2STAT_RSVD_COMPLETE_SHIFT
DECL|DCP_CH2STAT_RSVD_COMPLETE|macro|DCP_CH2STAT_RSVD_COMPLETE
DECL|DCP_CH2STAT_TAG_MASK|macro|DCP_CH2STAT_TAG_MASK
DECL|DCP_CH2STAT_TAG_SHIFT|macro|DCP_CH2STAT_TAG_SHIFT
DECL|DCP_CH2STAT_TAG|macro|DCP_CH2STAT_TAG
DECL|DCP_CH3CMDPTR_ADDR_MASK|macro|DCP_CH3CMDPTR_ADDR_MASK
DECL|DCP_CH3CMDPTR_ADDR_SHIFT|macro|DCP_CH3CMDPTR_ADDR_SHIFT
DECL|DCP_CH3CMDPTR_ADDR|macro|DCP_CH3CMDPTR_ADDR
DECL|DCP_CH3OPTS_RECOVERY_TIMER_MASK|macro|DCP_CH3OPTS_RECOVERY_TIMER_MASK
DECL|DCP_CH3OPTS_RECOVERY_TIMER_SHIFT|macro|DCP_CH3OPTS_RECOVERY_TIMER_SHIFT
DECL|DCP_CH3OPTS_RECOVERY_TIMER|macro|DCP_CH3OPTS_RECOVERY_TIMER
DECL|DCP_CH3OPTS_RSVD_MASK|macro|DCP_CH3OPTS_RSVD_MASK
DECL|DCP_CH3OPTS_RSVD_SHIFT|macro|DCP_CH3OPTS_RSVD_SHIFT
DECL|DCP_CH3OPTS_RSVD|macro|DCP_CH3OPTS_RSVD
DECL|DCP_CH3SEMA_INCREMENT_MASK|macro|DCP_CH3SEMA_INCREMENT_MASK
DECL|DCP_CH3SEMA_INCREMENT_SHIFT|macro|DCP_CH3SEMA_INCREMENT_SHIFT
DECL|DCP_CH3SEMA_INCREMENT|macro|DCP_CH3SEMA_INCREMENT
DECL|DCP_CH3SEMA_VALUE_MASK|macro|DCP_CH3SEMA_VALUE_MASK
DECL|DCP_CH3SEMA_VALUE_SHIFT|macro|DCP_CH3SEMA_VALUE_SHIFT
DECL|DCP_CH3SEMA_VALUE|macro|DCP_CH3SEMA_VALUE
DECL|DCP_CH3STAT_ERROR_CODE_MASK|macro|DCP_CH3STAT_ERROR_CODE_MASK
DECL|DCP_CH3STAT_ERROR_CODE_SHIFT|macro|DCP_CH3STAT_ERROR_CODE_SHIFT
DECL|DCP_CH3STAT_ERROR_CODE|macro|DCP_CH3STAT_ERROR_CODE
DECL|DCP_CH3STAT_ERROR_DST_MASK|macro|DCP_CH3STAT_ERROR_DST_MASK
DECL|DCP_CH3STAT_ERROR_DST_SHIFT|macro|DCP_CH3STAT_ERROR_DST_SHIFT
DECL|DCP_CH3STAT_ERROR_DST|macro|DCP_CH3STAT_ERROR_DST
DECL|DCP_CH3STAT_ERROR_PACKET_MASK|macro|DCP_CH3STAT_ERROR_PACKET_MASK
DECL|DCP_CH3STAT_ERROR_PACKET_SHIFT|macro|DCP_CH3STAT_ERROR_PACKET_SHIFT
DECL|DCP_CH3STAT_ERROR_PACKET|macro|DCP_CH3STAT_ERROR_PACKET
DECL|DCP_CH3STAT_ERROR_PAGEFAULT_MASK|macro|DCP_CH3STAT_ERROR_PAGEFAULT_MASK
DECL|DCP_CH3STAT_ERROR_PAGEFAULT_SHIFT|macro|DCP_CH3STAT_ERROR_PAGEFAULT_SHIFT
DECL|DCP_CH3STAT_ERROR_PAGEFAULT|macro|DCP_CH3STAT_ERROR_PAGEFAULT
DECL|DCP_CH3STAT_ERROR_SETUP_MASK|macro|DCP_CH3STAT_ERROR_SETUP_MASK
DECL|DCP_CH3STAT_ERROR_SETUP_SHIFT|macro|DCP_CH3STAT_ERROR_SETUP_SHIFT
DECL|DCP_CH3STAT_ERROR_SETUP|macro|DCP_CH3STAT_ERROR_SETUP
DECL|DCP_CH3STAT_ERROR_SRC_MASK|macro|DCP_CH3STAT_ERROR_SRC_MASK
DECL|DCP_CH3STAT_ERROR_SRC_SHIFT|macro|DCP_CH3STAT_ERROR_SRC_SHIFT
DECL|DCP_CH3STAT_ERROR_SRC|macro|DCP_CH3STAT_ERROR_SRC
DECL|DCP_CH3STAT_HASH_MISMATCH_MASK|macro|DCP_CH3STAT_HASH_MISMATCH_MASK
DECL|DCP_CH3STAT_HASH_MISMATCH_SHIFT|macro|DCP_CH3STAT_HASH_MISMATCH_SHIFT
DECL|DCP_CH3STAT_HASH_MISMATCH|macro|DCP_CH3STAT_HASH_MISMATCH
DECL|DCP_CH3STAT_RSVD_COMPLETE_MASK|macro|DCP_CH3STAT_RSVD_COMPLETE_MASK
DECL|DCP_CH3STAT_RSVD_COMPLETE_SHIFT|macro|DCP_CH3STAT_RSVD_COMPLETE_SHIFT
DECL|DCP_CH3STAT_RSVD_COMPLETE|macro|DCP_CH3STAT_RSVD_COMPLETE
DECL|DCP_CH3STAT_TAG_MASK|macro|DCP_CH3STAT_TAG_MASK
DECL|DCP_CH3STAT_TAG_SHIFT|macro|DCP_CH3STAT_TAG_SHIFT
DECL|DCP_CH3STAT_TAG|macro|DCP_CH3STAT_TAG
DECL|DCP_CHANNELCTRL_CH0_IRQ_MERGED_MASK|macro|DCP_CHANNELCTRL_CH0_IRQ_MERGED_MASK
DECL|DCP_CHANNELCTRL_CH0_IRQ_MERGED_SHIFT|macro|DCP_CHANNELCTRL_CH0_IRQ_MERGED_SHIFT
DECL|DCP_CHANNELCTRL_CH0_IRQ_MERGED|macro|DCP_CHANNELCTRL_CH0_IRQ_MERGED
DECL|DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK|macro|DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK
DECL|DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT|macro|DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT
DECL|DCP_CHANNELCTRL_ENABLE_CHANNEL|macro|DCP_CHANNELCTRL_ENABLE_CHANNEL
DECL|DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_MASK|macro|DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_MASK
DECL|DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_SHIFT|macro|DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_SHIFT
DECL|DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL|macro|DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL
DECL|DCP_CHANNELCTRL_RSVD_MASK|macro|DCP_CHANNELCTRL_RSVD_MASK
DECL|DCP_CHANNELCTRL_RSVD_SHIFT|macro|DCP_CHANNELCTRL_RSVD_SHIFT
DECL|DCP_CHANNELCTRL_RSVD|macro|DCP_CHANNELCTRL_RSVD
DECL|DCP_CONTEXT_ADDR_MASK|macro|DCP_CONTEXT_ADDR_MASK
DECL|DCP_CONTEXT_ADDR_SHIFT|macro|DCP_CONTEXT_ADDR_SHIFT
DECL|DCP_CONTEXT_ADDR|macro|DCP_CONTEXT_ADDR
DECL|DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK|macro|DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK
DECL|DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT|macro|DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT
DECL|DCP_CTRL_CHANNEL_INTERRUPT_ENABLE|macro|DCP_CTRL_CHANNEL_INTERRUPT_ENABLE
DECL|DCP_CTRL_CLKGATE_MASK|macro|DCP_CTRL_CLKGATE_MASK
DECL|DCP_CTRL_CLKGATE_SHIFT|macro|DCP_CTRL_CLKGATE_SHIFT
DECL|DCP_CTRL_CLKGATE|macro|DCP_CTRL_CLKGATE
DECL|DCP_CTRL_ENABLE_CONTEXT_CACHING_MASK|macro|DCP_CTRL_ENABLE_CONTEXT_CACHING_MASK
DECL|DCP_CTRL_ENABLE_CONTEXT_CACHING_SHIFT|macro|DCP_CTRL_ENABLE_CONTEXT_CACHING_SHIFT
DECL|DCP_CTRL_ENABLE_CONTEXT_CACHING|macro|DCP_CTRL_ENABLE_CONTEXT_CACHING
DECL|DCP_CTRL_ENABLE_CONTEXT_SWITCHING_MASK|macro|DCP_CTRL_ENABLE_CONTEXT_SWITCHING_MASK
DECL|DCP_CTRL_ENABLE_CONTEXT_SWITCHING_SHIFT|macro|DCP_CTRL_ENABLE_CONTEXT_SWITCHING_SHIFT
DECL|DCP_CTRL_ENABLE_CONTEXT_SWITCHING|macro|DCP_CTRL_ENABLE_CONTEXT_SWITCHING
DECL|DCP_CTRL_GATHER_RESIDUAL_WRITES_MASK|macro|DCP_CTRL_GATHER_RESIDUAL_WRITES_MASK
DECL|DCP_CTRL_GATHER_RESIDUAL_WRITES_SHIFT|macro|DCP_CTRL_GATHER_RESIDUAL_WRITES_SHIFT
DECL|DCP_CTRL_GATHER_RESIDUAL_WRITES|macro|DCP_CTRL_GATHER_RESIDUAL_WRITES
DECL|DCP_CTRL_PRESENT_CRYPTO_MASK|macro|DCP_CTRL_PRESENT_CRYPTO_MASK
DECL|DCP_CTRL_PRESENT_CRYPTO_SHIFT|macro|DCP_CTRL_PRESENT_CRYPTO_SHIFT
DECL|DCP_CTRL_PRESENT_CRYPTO|macro|DCP_CTRL_PRESENT_CRYPTO
DECL|DCP_CTRL_PRESENT_SHA_MASK|macro|DCP_CTRL_PRESENT_SHA_MASK
DECL|DCP_CTRL_PRESENT_SHA_SHIFT|macro|DCP_CTRL_PRESENT_SHA_SHIFT
DECL|DCP_CTRL_PRESENT_SHA|macro|DCP_CTRL_PRESENT_SHA
DECL|DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_MASK|macro|DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_MASK
DECL|DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_SHIFT|macro|DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_SHIFT
DECL|DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE|macro|DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE
DECL|DCP_CTRL_SFTRST_MASK|macro|DCP_CTRL_SFTRST_MASK
DECL|DCP_CTRL_SFTRST_SHIFT|macro|DCP_CTRL_SFTRST_SHIFT
DECL|DCP_CTRL_SFTRST|macro|DCP_CTRL_SFTRST
DECL|DCP_DBGDATA_DATA_MASK|macro|DCP_DBGDATA_DATA_MASK
DECL|DCP_DBGDATA_DATA_SHIFT|macro|DCP_DBGDATA_DATA_SHIFT
DECL|DCP_DBGDATA_DATA|macro|DCP_DBGDATA_DATA
DECL|DCP_DBGSELECT_INDEX_MASK|macro|DCP_DBGSELECT_INDEX_MASK
DECL|DCP_DBGSELECT_INDEX_SHIFT|macro|DCP_DBGSELECT_INDEX_SHIFT
DECL|DCP_DBGSELECT_INDEX|macro|DCP_DBGSELECT_INDEX
DECL|DCP_DBGSELECT_RSVD_MASK|macro|DCP_DBGSELECT_RSVD_MASK
DECL|DCP_DBGSELECT_RSVD_SHIFT|macro|DCP_DBGSELECT_RSVD_SHIFT
DECL|DCP_DBGSELECT_RSVD|macro|DCP_DBGSELECT_RSVD
DECL|DCP_IRQS|macro|DCP_IRQS
DECL|DCP_IRQn|enumerator|DCP_IRQn = 50, /**< DCP_IRQ interrupt */
DECL|DCP_KEYDATA_DATA_MASK|macro|DCP_KEYDATA_DATA_MASK
DECL|DCP_KEYDATA_DATA_SHIFT|macro|DCP_KEYDATA_DATA_SHIFT
DECL|DCP_KEYDATA_DATA|macro|DCP_KEYDATA_DATA
DECL|DCP_KEY_INDEX_MASK|macro|DCP_KEY_INDEX_MASK
DECL|DCP_KEY_INDEX_SHIFT|macro|DCP_KEY_INDEX_SHIFT
DECL|DCP_KEY_INDEX|macro|DCP_KEY_INDEX
DECL|DCP_KEY_RSVD_INDEX_MASK|macro|DCP_KEY_RSVD_INDEX_MASK
DECL|DCP_KEY_RSVD_INDEX_SHIFT|macro|DCP_KEY_RSVD_INDEX_SHIFT
DECL|DCP_KEY_RSVD_INDEX|macro|DCP_KEY_RSVD_INDEX
DECL|DCP_KEY_RSVD_MASK|macro|DCP_KEY_RSVD_MASK
DECL|DCP_KEY_RSVD_SHIFT|macro|DCP_KEY_RSVD_SHIFT
DECL|DCP_KEY_RSVD_SUBWORD_MASK|macro|DCP_KEY_RSVD_SUBWORD_MASK
DECL|DCP_KEY_RSVD_SUBWORD_SHIFT|macro|DCP_KEY_RSVD_SUBWORD_SHIFT
DECL|DCP_KEY_RSVD_SUBWORD|macro|DCP_KEY_RSVD_SUBWORD
DECL|DCP_KEY_RSVD|macro|DCP_KEY_RSVD
DECL|DCP_KEY_SUBWORD_MASK|macro|DCP_KEY_SUBWORD_MASK
DECL|DCP_KEY_SUBWORD_SHIFT|macro|DCP_KEY_SUBWORD_SHIFT
DECL|DCP_KEY_SUBWORD|macro|DCP_KEY_SUBWORD
DECL|DCP_PACKET0_ADDR_MASK|macro|DCP_PACKET0_ADDR_MASK
DECL|DCP_PACKET0_ADDR_SHIFT|macro|DCP_PACKET0_ADDR_SHIFT
DECL|DCP_PACKET0_ADDR|macro|DCP_PACKET0_ADDR
DECL|DCP_PACKET1_CHAIN_CONTIGUOUS_MASK|macro|DCP_PACKET1_CHAIN_CONTIGUOUS_MASK
DECL|DCP_PACKET1_CHAIN_CONTIGUOUS_SHIFT|macro|DCP_PACKET1_CHAIN_CONTIGUOUS_SHIFT
DECL|DCP_PACKET1_CHAIN_CONTIGUOUS|macro|DCP_PACKET1_CHAIN_CONTIGUOUS
DECL|DCP_PACKET1_CHAIN_MASK|macro|DCP_PACKET1_CHAIN_MASK
DECL|DCP_PACKET1_CHAIN_SHIFT|macro|DCP_PACKET1_CHAIN_SHIFT
DECL|DCP_PACKET1_CHAIN|macro|DCP_PACKET1_CHAIN
DECL|DCP_PACKET1_CHECK_HASH_MASK|macro|DCP_PACKET1_CHECK_HASH_MASK
DECL|DCP_PACKET1_CHECK_HASH_SHIFT|macro|DCP_PACKET1_CHECK_HASH_SHIFT
DECL|DCP_PACKET1_CHECK_HASH|macro|DCP_PACKET1_CHECK_HASH
DECL|DCP_PACKET1_CIPHER_ENCRYPT_MASK|macro|DCP_PACKET1_CIPHER_ENCRYPT_MASK
DECL|DCP_PACKET1_CIPHER_ENCRYPT_SHIFT|macro|DCP_PACKET1_CIPHER_ENCRYPT_SHIFT
DECL|DCP_PACKET1_CIPHER_ENCRYPT|macro|DCP_PACKET1_CIPHER_ENCRYPT
DECL|DCP_PACKET1_CIPHER_INIT_MASK|macro|DCP_PACKET1_CIPHER_INIT_MASK
DECL|DCP_PACKET1_CIPHER_INIT_SHIFT|macro|DCP_PACKET1_CIPHER_INIT_SHIFT
DECL|DCP_PACKET1_CIPHER_INIT|macro|DCP_PACKET1_CIPHER_INIT
DECL|DCP_PACKET1_CONSTANT_FILL_MASK|macro|DCP_PACKET1_CONSTANT_FILL_MASK
DECL|DCP_PACKET1_CONSTANT_FILL_SHIFT|macro|DCP_PACKET1_CONSTANT_FILL_SHIFT
DECL|DCP_PACKET1_CONSTANT_FILL|macro|DCP_PACKET1_CONSTANT_FILL
DECL|DCP_PACKET1_DECR_SEMAPHORE_MASK|macro|DCP_PACKET1_DECR_SEMAPHORE_MASK
DECL|DCP_PACKET1_DECR_SEMAPHORE_SHIFT|macro|DCP_PACKET1_DECR_SEMAPHORE_SHIFT
DECL|DCP_PACKET1_DECR_SEMAPHORE|macro|DCP_PACKET1_DECR_SEMAPHORE
DECL|DCP_PACKET1_ENABLE_BLIT_MASK|macro|DCP_PACKET1_ENABLE_BLIT_MASK
DECL|DCP_PACKET1_ENABLE_BLIT_SHIFT|macro|DCP_PACKET1_ENABLE_BLIT_SHIFT
DECL|DCP_PACKET1_ENABLE_BLIT|macro|DCP_PACKET1_ENABLE_BLIT
DECL|DCP_PACKET1_ENABLE_CIPHER_MASK|macro|DCP_PACKET1_ENABLE_CIPHER_MASK
DECL|DCP_PACKET1_ENABLE_CIPHER_SHIFT|macro|DCP_PACKET1_ENABLE_CIPHER_SHIFT
DECL|DCP_PACKET1_ENABLE_CIPHER|macro|DCP_PACKET1_ENABLE_CIPHER
DECL|DCP_PACKET1_ENABLE_HASH_MASK|macro|DCP_PACKET1_ENABLE_HASH_MASK
DECL|DCP_PACKET1_ENABLE_HASH_SHIFT|macro|DCP_PACKET1_ENABLE_HASH_SHIFT
DECL|DCP_PACKET1_ENABLE_HASH|macro|DCP_PACKET1_ENABLE_HASH
DECL|DCP_PACKET1_ENABLE_MEMCOPY_MASK|macro|DCP_PACKET1_ENABLE_MEMCOPY_MASK
DECL|DCP_PACKET1_ENABLE_MEMCOPY_SHIFT|macro|DCP_PACKET1_ENABLE_MEMCOPY_SHIFT
DECL|DCP_PACKET1_ENABLE_MEMCOPY|macro|DCP_PACKET1_ENABLE_MEMCOPY
DECL|DCP_PACKET1_HASH_INIT_MASK|macro|DCP_PACKET1_HASH_INIT_MASK
DECL|DCP_PACKET1_HASH_INIT_SHIFT|macro|DCP_PACKET1_HASH_INIT_SHIFT
DECL|DCP_PACKET1_HASH_INIT|macro|DCP_PACKET1_HASH_INIT
DECL|DCP_PACKET1_HASH_OUTPUT_MASK|macro|DCP_PACKET1_HASH_OUTPUT_MASK
DECL|DCP_PACKET1_HASH_OUTPUT_SHIFT|macro|DCP_PACKET1_HASH_OUTPUT_SHIFT
DECL|DCP_PACKET1_HASH_OUTPUT|macro|DCP_PACKET1_HASH_OUTPUT
DECL|DCP_PACKET1_HASH_TERM_MASK|macro|DCP_PACKET1_HASH_TERM_MASK
DECL|DCP_PACKET1_HASH_TERM_SHIFT|macro|DCP_PACKET1_HASH_TERM_SHIFT
DECL|DCP_PACKET1_HASH_TERM|macro|DCP_PACKET1_HASH_TERM
DECL|DCP_PACKET1_INPUT_BYTESWAP_MASK|macro|DCP_PACKET1_INPUT_BYTESWAP_MASK
DECL|DCP_PACKET1_INPUT_BYTESWAP_SHIFT|macro|DCP_PACKET1_INPUT_BYTESWAP_SHIFT
DECL|DCP_PACKET1_INPUT_BYTESWAP|macro|DCP_PACKET1_INPUT_BYTESWAP
DECL|DCP_PACKET1_INPUT_WORDSWAP_MASK|macro|DCP_PACKET1_INPUT_WORDSWAP_MASK
DECL|DCP_PACKET1_INPUT_WORDSWAP_SHIFT|macro|DCP_PACKET1_INPUT_WORDSWAP_SHIFT
DECL|DCP_PACKET1_INPUT_WORDSWAP|macro|DCP_PACKET1_INPUT_WORDSWAP
DECL|DCP_PACKET1_INTERRUPT_MASK|macro|DCP_PACKET1_INTERRUPT_MASK
DECL|DCP_PACKET1_INTERRUPT_SHIFT|macro|DCP_PACKET1_INTERRUPT_SHIFT
DECL|DCP_PACKET1_INTERRUPT|macro|DCP_PACKET1_INTERRUPT
DECL|DCP_PACKET1_KEY_BYTESWAP_MASK|macro|DCP_PACKET1_KEY_BYTESWAP_MASK
DECL|DCP_PACKET1_KEY_BYTESWAP_SHIFT|macro|DCP_PACKET1_KEY_BYTESWAP_SHIFT
DECL|DCP_PACKET1_KEY_BYTESWAP|macro|DCP_PACKET1_KEY_BYTESWAP
DECL|DCP_PACKET1_KEY_WORDSWAP_MASK|macro|DCP_PACKET1_KEY_WORDSWAP_MASK
DECL|DCP_PACKET1_KEY_WORDSWAP_SHIFT|macro|DCP_PACKET1_KEY_WORDSWAP_SHIFT
DECL|DCP_PACKET1_KEY_WORDSWAP|macro|DCP_PACKET1_KEY_WORDSWAP
DECL|DCP_PACKET1_OTP_KEY_MASK|macro|DCP_PACKET1_OTP_KEY_MASK
DECL|DCP_PACKET1_OTP_KEY_SHIFT|macro|DCP_PACKET1_OTP_KEY_SHIFT
DECL|DCP_PACKET1_OTP_KEY|macro|DCP_PACKET1_OTP_KEY
DECL|DCP_PACKET1_OUTPUT_BYTESWAP_MASK|macro|DCP_PACKET1_OUTPUT_BYTESWAP_MASK
DECL|DCP_PACKET1_OUTPUT_BYTESWAP_SHIFT|macro|DCP_PACKET1_OUTPUT_BYTESWAP_SHIFT
DECL|DCP_PACKET1_OUTPUT_BYTESWAP|macro|DCP_PACKET1_OUTPUT_BYTESWAP
DECL|DCP_PACKET1_OUTPUT_WORDSWAP_MASK|macro|DCP_PACKET1_OUTPUT_WORDSWAP_MASK
DECL|DCP_PACKET1_OUTPUT_WORDSWAP_SHIFT|macro|DCP_PACKET1_OUTPUT_WORDSWAP_SHIFT
DECL|DCP_PACKET1_OUTPUT_WORDSWAP|macro|DCP_PACKET1_OUTPUT_WORDSWAP
DECL|DCP_PACKET1_PAYLOAD_KEY_MASK|macro|DCP_PACKET1_PAYLOAD_KEY_MASK
DECL|DCP_PACKET1_PAYLOAD_KEY_SHIFT|macro|DCP_PACKET1_PAYLOAD_KEY_SHIFT
DECL|DCP_PACKET1_PAYLOAD_KEY|macro|DCP_PACKET1_PAYLOAD_KEY
DECL|DCP_PACKET1_TAG_MASK|macro|DCP_PACKET1_TAG_MASK
DECL|DCP_PACKET1_TAG_SHIFT|macro|DCP_PACKET1_TAG_SHIFT
DECL|DCP_PACKET1_TAG|macro|DCP_PACKET1_TAG
DECL|DCP_PACKET1_TEST_SEMA_IRQ_MASK|macro|DCP_PACKET1_TEST_SEMA_IRQ_MASK
DECL|DCP_PACKET1_TEST_SEMA_IRQ_SHIFT|macro|DCP_PACKET1_TEST_SEMA_IRQ_SHIFT
DECL|DCP_PACKET1_TEST_SEMA_IRQ|macro|DCP_PACKET1_TEST_SEMA_IRQ
DECL|DCP_PACKET2_CIPHER_CFG_MASK|macro|DCP_PACKET2_CIPHER_CFG_MASK
DECL|DCP_PACKET2_CIPHER_CFG_SHIFT|macro|DCP_PACKET2_CIPHER_CFG_SHIFT
DECL|DCP_PACKET2_CIPHER_CFG|macro|DCP_PACKET2_CIPHER_CFG
DECL|DCP_PACKET2_CIPHER_MODE_MASK|macro|DCP_PACKET2_CIPHER_MODE_MASK
DECL|DCP_PACKET2_CIPHER_MODE_SHIFT|macro|DCP_PACKET2_CIPHER_MODE_SHIFT
DECL|DCP_PACKET2_CIPHER_MODE|macro|DCP_PACKET2_CIPHER_MODE
DECL|DCP_PACKET2_CIPHER_SELECT_MASK|macro|DCP_PACKET2_CIPHER_SELECT_MASK
DECL|DCP_PACKET2_CIPHER_SELECT_SHIFT|macro|DCP_PACKET2_CIPHER_SELECT_SHIFT
DECL|DCP_PACKET2_CIPHER_SELECT|macro|DCP_PACKET2_CIPHER_SELECT
DECL|DCP_PACKET2_HASH_SELECT_MASK|macro|DCP_PACKET2_HASH_SELECT_MASK
DECL|DCP_PACKET2_HASH_SELECT_SHIFT|macro|DCP_PACKET2_HASH_SELECT_SHIFT
DECL|DCP_PACKET2_HASH_SELECT|macro|DCP_PACKET2_HASH_SELECT
DECL|DCP_PACKET2_KEY_SELECT_MASK|macro|DCP_PACKET2_KEY_SELECT_MASK
DECL|DCP_PACKET2_KEY_SELECT_SHIFT|macro|DCP_PACKET2_KEY_SELECT_SHIFT
DECL|DCP_PACKET2_KEY_SELECT|macro|DCP_PACKET2_KEY_SELECT
DECL|DCP_PACKET2_RSVD_MASK|macro|DCP_PACKET2_RSVD_MASK
DECL|DCP_PACKET2_RSVD_SHIFT|macro|DCP_PACKET2_RSVD_SHIFT
DECL|DCP_PACKET2_RSVD|macro|DCP_PACKET2_RSVD
DECL|DCP_PACKET3_ADDR_MASK|macro|DCP_PACKET3_ADDR_MASK
DECL|DCP_PACKET3_ADDR_SHIFT|macro|DCP_PACKET3_ADDR_SHIFT
DECL|DCP_PACKET3_ADDR|macro|DCP_PACKET3_ADDR
DECL|DCP_PACKET4_ADDR_MASK|macro|DCP_PACKET4_ADDR_MASK
DECL|DCP_PACKET4_ADDR_SHIFT|macro|DCP_PACKET4_ADDR_SHIFT
DECL|DCP_PACKET4_ADDR|macro|DCP_PACKET4_ADDR
DECL|DCP_PACKET5_COUNT_MASK|macro|DCP_PACKET5_COUNT_MASK
DECL|DCP_PACKET5_COUNT_SHIFT|macro|DCP_PACKET5_COUNT_SHIFT
DECL|DCP_PACKET5_COUNT|macro|DCP_PACKET5_COUNT
DECL|DCP_PACKET6_ADDR_MASK|macro|DCP_PACKET6_ADDR_MASK
DECL|DCP_PACKET6_ADDR_SHIFT|macro|DCP_PACKET6_ADDR_SHIFT
DECL|DCP_PACKET6_ADDR|macro|DCP_PACKET6_ADDR
DECL|DCP_PAGETABLE_BASE_MASK|macro|DCP_PAGETABLE_BASE_MASK
DECL|DCP_PAGETABLE_BASE_SHIFT|macro|DCP_PAGETABLE_BASE_SHIFT
DECL|DCP_PAGETABLE_BASE|macro|DCP_PAGETABLE_BASE
DECL|DCP_PAGETABLE_ENABLE_MASK|macro|DCP_PAGETABLE_ENABLE_MASK
DECL|DCP_PAGETABLE_ENABLE_SHIFT|macro|DCP_PAGETABLE_ENABLE_SHIFT
DECL|DCP_PAGETABLE_ENABLE|macro|DCP_PAGETABLE_ENABLE
DECL|DCP_PAGETABLE_FLUSH_MASK|macro|DCP_PAGETABLE_FLUSH_MASK
DECL|DCP_PAGETABLE_FLUSH_SHIFT|macro|DCP_PAGETABLE_FLUSH_SHIFT
DECL|DCP_PAGETABLE_FLUSH|macro|DCP_PAGETABLE_FLUSH
DECL|DCP_STAT_CUR_CHANNEL_MASK|macro|DCP_STAT_CUR_CHANNEL_MASK
DECL|DCP_STAT_CUR_CHANNEL_SHIFT|macro|DCP_STAT_CUR_CHANNEL_SHIFT
DECL|DCP_STAT_CUR_CHANNEL|macro|DCP_STAT_CUR_CHANNEL
DECL|DCP_STAT_IRQ_MASK|macro|DCP_STAT_IRQ_MASK
DECL|DCP_STAT_IRQ_SHIFT|macro|DCP_STAT_IRQ_SHIFT
DECL|DCP_STAT_IRQ|macro|DCP_STAT_IRQ
DECL|DCP_STAT_OTP_KEY_READY_MASK|macro|DCP_STAT_OTP_KEY_READY_MASK
DECL|DCP_STAT_OTP_KEY_READY_SHIFT|macro|DCP_STAT_OTP_KEY_READY_SHIFT
DECL|DCP_STAT_OTP_KEY_READY|macro|DCP_STAT_OTP_KEY_READY
DECL|DCP_STAT_READY_CHANNELS_MASK|macro|DCP_STAT_READY_CHANNELS_MASK
DECL|DCP_STAT_READY_CHANNELS_SHIFT|macro|DCP_STAT_READY_CHANNELS_SHIFT
DECL|DCP_STAT_READY_CHANNELS|macro|DCP_STAT_READY_CHANNELS
DECL|DCP_STAT_RSVD_IRQ_MASK|macro|DCP_STAT_RSVD_IRQ_MASK
DECL|DCP_STAT_RSVD_IRQ_SHIFT|macro|DCP_STAT_RSVD_IRQ_SHIFT
DECL|DCP_STAT_RSVD_IRQ|macro|DCP_STAT_RSVD_IRQ
DECL|DCP_Type|typedef|} DCP_Type;
DECL|DCP_VERSION_MAJOR_MASK|macro|DCP_VERSION_MAJOR_MASK
DECL|DCP_VERSION_MAJOR_SHIFT|macro|DCP_VERSION_MAJOR_SHIFT
DECL|DCP_VERSION_MAJOR|macro|DCP_VERSION_MAJOR
DECL|DCP_VERSION_MINOR_MASK|macro|DCP_VERSION_MINOR_MASK
DECL|DCP_VERSION_MINOR_SHIFT|macro|DCP_VERSION_MINOR_SHIFT
DECL|DCP_VERSION_MINOR|macro|DCP_VERSION_MINOR
DECL|DCP_VERSION_STEP_MASK|macro|DCP_VERSION_STEP_MASK
DECL|DCP_VERSION_STEP_SHIFT|macro|DCP_VERSION_STEP_SHIFT
DECL|DCP_VERSION_STEP|macro|DCP_VERSION_STEP
DECL|DCP_VMI_IRQS|macro|DCP_VMI_IRQS
DECL|DCP_VMI_IRQn|enumerator|DCP_VMI_IRQn = 51, /**< DCP_VMI_IRQ interrupt */
DECL|DCP|macro|DCP
DECL|DEBUG0_STATUS|member|__I uint32_t DEBUG0_STATUS; /**< UTMI Debug Status Register 0, offset: 0x60 */
DECL|DEBUG1_CLR|member|__IO uint32_t DEBUG1_CLR; /**< UTMI Debug Status Register 1, offset: 0x78 */
DECL|DEBUG1_SET|member|__IO uint32_t DEBUG1_SET; /**< UTMI Debug Status Register 1, offset: 0x74 */
DECL|DEBUG1_TOG|member|__IO uint32_t DEBUG1_TOG; /**< UTMI Debug Status Register 1, offset: 0x7C */
DECL|DEBUG1|member|__IO uint32_t DEBUG1; /**< UTMI Debug Status Register 1, offset: 0x70 */
DECL|DEBUG_CLR|member|__IO uint32_t DEBUG_CLR; /**< USB PHY Debug Register, offset: 0x58 */
DECL|DEBUG_MODE2|member|__IO uint32_t DEBUG_MODE2; /**< , offset: 0x80 */
DECL|DEBUG_MODE|member|__IO uint32_t DEBUG_MODE; /**< , offset: 0x70 */
DECL|DEBUG_SET|member|__IO uint32_t DEBUG_SET; /**< USB PHY Debug Register, offset: 0x54 */
DECL|DEBUG_TOG|member|__IO uint32_t DEBUG_TOG; /**< USB PHY Debug Register, offset: 0x5C */
DECL|DEBUGr|member|__IO uint32_t DEBUGr; /**< USB PHY Debug Register, offset: 0x50 */
DECL|DER|member|__IO uint32_t DER; /**< DMA Enable Register, offset: 0x1C */
DECL|DEVICEADDR|member|__IO uint32_t DEVICEADDR; /**< Device Address, offset: 0x154 */
DECL|DIGPROG|member|__I uint32_t DIGPROG; /**< Chip Silicon Version, offset: 0x260 */
DECL|DISMAP|member|__IO uint16_t DISMAP[2]; /**< Fault Disable Mapping Register 0..Fault Disable Mapping Register 1, array offset: 0x2C, array step: index*0x60, index2*0x2 */
DECL|DLAST_SGA|member|__IO uint32_t DLAST_SGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
DECL|DLLCR|member|__IO uint32_t DLLCR[2]; /**< DLL Control Register 0, array offset: 0xC0, array step: 0x4 */
DECL|DLL_CTRL|member|__IO uint32_t DLL_CTRL; /**< DLL (Delay Line) Control, offset: 0x60 */
DECL|DLL_STATUS|member|__I uint32_t DLL_STATUS; /**< DLL Status, offset: 0x64 */
DECL|DMA0_BASE|macro|DMA0_BASE
DECL|DMA0_DMA16_IRQn|enumerator|DMA0_DMA16_IRQn = 0, /**< DMA channel 0/16 transfer complete */
DECL|DMA0|macro|DMA0
DECL|DMA10_DMA26_IRQn|enumerator|DMA10_DMA26_IRQn = 10, /**< DMA channel 10/26 transfer complete */
DECL|DMA11_DMA27_IRQn|enumerator|DMA11_DMA27_IRQn = 11, /**< DMA channel 11/27 transfer complete */
DECL|DMA12_DMA28_IRQn|enumerator|DMA12_DMA28_IRQn = 12, /**< DMA channel 12/28 transfer complete */
DECL|DMA13_DMA29_IRQn|enumerator|DMA13_DMA29_IRQn = 13, /**< DMA channel 13/29 transfer complete */
DECL|DMA14_DMA30_IRQn|enumerator|DMA14_DMA30_IRQn = 14, /**< DMA channel 14/30 transfer complete */
DECL|DMA15_DMA31_IRQn|enumerator|DMA15_DMA31_IRQn = 15, /**< DMA channel 15/31 transfer complete */
DECL|DMA1_DMA17_IRQn|enumerator|DMA1_DMA17_IRQn = 1, /**< DMA channel 1/17 transfer complete */
DECL|DMA2_DMA18_IRQn|enumerator|DMA2_DMA18_IRQn = 2, /**< DMA channel 2/18 transfer complete */
DECL|DMA3_DMA19_IRQn|enumerator|DMA3_DMA19_IRQn = 3, /**< DMA channel 3/19 transfer complete */
DECL|DMA4_DMA20_IRQn|enumerator|DMA4_DMA20_IRQn = 4, /**< DMA channel 4/20 transfer complete */
DECL|DMA5_DMA21_IRQn|enumerator|DMA5_DMA21_IRQn = 5, /**< DMA channel 5/21 transfer complete */
DECL|DMA6_DMA22_IRQn|enumerator|DMA6_DMA22_IRQn = 6, /**< DMA channel 6/22 transfer complete */
DECL|DMA7_DMA23_IRQn|enumerator|DMA7_DMA23_IRQn = 7, /**< DMA channel 7/23 transfer complete */
DECL|DMA8_DMA24_IRQn|enumerator|DMA8_DMA24_IRQn = 8, /**< DMA channel 8/24 transfer complete */
DECL|DMA9_DMA25_IRQn|enumerator|DMA9_DMA25_IRQn = 9, /**< DMA channel 9/25 transfer complete */
DECL|DMAEN|member|__IO uint16_t DMAEN; /**< DMA Enable Register, array offset: 0x28, array step: 0x60 */
DECL|DMAMUX_BASE_ADDRS|macro|DMAMUX_BASE_ADDRS
DECL|DMAMUX_BASE_PTRS|macro|DMAMUX_BASE_PTRS
DECL|DMAMUX_BASE|macro|DMAMUX_BASE
DECL|DMAMUX_CHCFG_A_ON_MASK|macro|DMAMUX_CHCFG_A_ON_MASK
DECL|DMAMUX_CHCFG_A_ON_SHIFT|macro|DMAMUX_CHCFG_A_ON_SHIFT
DECL|DMAMUX_CHCFG_A_ON|macro|DMAMUX_CHCFG_A_ON
DECL|DMAMUX_CHCFG_COUNT|macro|DMAMUX_CHCFG_COUNT
DECL|DMAMUX_CHCFG_ENBL_MASK|macro|DMAMUX_CHCFG_ENBL_MASK
DECL|DMAMUX_CHCFG_ENBL_SHIFT|macro|DMAMUX_CHCFG_ENBL_SHIFT
DECL|DMAMUX_CHCFG_ENBL|macro|DMAMUX_CHCFG_ENBL
DECL|DMAMUX_CHCFG_SOURCE_MASK|macro|DMAMUX_CHCFG_SOURCE_MASK
DECL|DMAMUX_CHCFG_SOURCE_SHIFT|macro|DMAMUX_CHCFG_SOURCE_SHIFT
DECL|DMAMUX_CHCFG_SOURCE|macro|DMAMUX_CHCFG_SOURCE
DECL|DMAMUX_CHCFG_TRIG_MASK|macro|DMAMUX_CHCFG_TRIG_MASK
DECL|DMAMUX_CHCFG_TRIG_SHIFT|macro|DMAMUX_CHCFG_TRIG_SHIFT
DECL|DMAMUX_CHCFG_TRIG|macro|DMAMUX_CHCFG_TRIG
DECL|DMAMUX_Type|typedef|} DMAMUX_Type;
DECL|DMAMUX|macro|DMAMUX
DECL|DMA_ATTR_COUNT|macro|DMA_ATTR_COUNT
DECL|DMA_ATTR_DMOD_MASK|macro|DMA_ATTR_DMOD_MASK
DECL|DMA_ATTR_DMOD_SHIFT|macro|DMA_ATTR_DMOD_SHIFT
DECL|DMA_ATTR_DMOD|macro|DMA_ATTR_DMOD
DECL|DMA_ATTR_DSIZE_MASK|macro|DMA_ATTR_DSIZE_MASK
DECL|DMA_ATTR_DSIZE_SHIFT|macro|DMA_ATTR_DSIZE_SHIFT
DECL|DMA_ATTR_DSIZE|macro|DMA_ATTR_DSIZE
DECL|DMA_ATTR_SMOD_MASK|macro|DMA_ATTR_SMOD_MASK
DECL|DMA_ATTR_SMOD_SHIFT|macro|DMA_ATTR_SMOD_SHIFT
DECL|DMA_ATTR_SMOD|macro|DMA_ATTR_SMOD
DECL|DMA_ATTR_SSIZE_MASK|macro|DMA_ATTR_SSIZE_MASK
DECL|DMA_ATTR_SSIZE_SHIFT|macro|DMA_ATTR_SSIZE_SHIFT
DECL|DMA_ATTR_SSIZE|macro|DMA_ATTR_SSIZE
DECL|DMA_BASE_ADDRS|macro|DMA_BASE_ADDRS
DECL|DMA_BASE_PTRS|macro|DMA_BASE_PTRS
DECL|DMA_BITER_ELINKNO_BITER_MASK|macro|DMA_BITER_ELINKNO_BITER_MASK
DECL|DMA_BITER_ELINKNO_BITER_SHIFT|macro|DMA_BITER_ELINKNO_BITER_SHIFT
DECL|DMA_BITER_ELINKNO_BITER|macro|DMA_BITER_ELINKNO_BITER
DECL|DMA_BITER_ELINKNO_COUNT|macro|DMA_BITER_ELINKNO_COUNT
DECL|DMA_BITER_ELINKNO_ELINK_MASK|macro|DMA_BITER_ELINKNO_ELINK_MASK
DECL|DMA_BITER_ELINKNO_ELINK_SHIFT|macro|DMA_BITER_ELINKNO_ELINK_SHIFT
DECL|DMA_BITER_ELINKNO_ELINK|macro|DMA_BITER_ELINKNO_ELINK
DECL|DMA_BITER_ELINKYES_BITER_MASK|macro|DMA_BITER_ELINKYES_BITER_MASK
DECL|DMA_BITER_ELINKYES_BITER_SHIFT|macro|DMA_BITER_ELINKYES_BITER_SHIFT
DECL|DMA_BITER_ELINKYES_BITER|macro|DMA_BITER_ELINKYES_BITER
DECL|DMA_BITER_ELINKYES_COUNT|macro|DMA_BITER_ELINKYES_COUNT
DECL|DMA_BITER_ELINKYES_ELINK_MASK|macro|DMA_BITER_ELINKYES_ELINK_MASK
DECL|DMA_BITER_ELINKYES_ELINK_SHIFT|macro|DMA_BITER_ELINKYES_ELINK_SHIFT
DECL|DMA_BITER_ELINKYES_ELINK|macro|DMA_BITER_ELINKYES_ELINK
DECL|DMA_BITER_ELINKYES_LINKCH_MASK|macro|DMA_BITER_ELINKYES_LINKCH_MASK
DECL|DMA_BITER_ELINKYES_LINKCH_SHIFT|macro|DMA_BITER_ELINKYES_LINKCH_SHIFT
DECL|DMA_BITER_ELINKYES_LINKCH|macro|DMA_BITER_ELINKYES_LINKCH
DECL|DMA_CDNE_CADN_MASK|macro|DMA_CDNE_CADN_MASK
DECL|DMA_CDNE_CADN_SHIFT|macro|DMA_CDNE_CADN_SHIFT
DECL|DMA_CDNE_CADN|macro|DMA_CDNE_CADN
DECL|DMA_CDNE_CDNE_MASK|macro|DMA_CDNE_CDNE_MASK
DECL|DMA_CDNE_CDNE_SHIFT|macro|DMA_CDNE_CDNE_SHIFT
DECL|DMA_CDNE_CDNE|macro|DMA_CDNE_CDNE
DECL|DMA_CDNE_NOP_MASK|macro|DMA_CDNE_NOP_MASK
DECL|DMA_CDNE_NOP_SHIFT|macro|DMA_CDNE_NOP_SHIFT
DECL|DMA_CDNE_NOP|macro|DMA_CDNE_NOP
DECL|DMA_CEEI_CAEE_MASK|macro|DMA_CEEI_CAEE_MASK
DECL|DMA_CEEI_CAEE_SHIFT|macro|DMA_CEEI_CAEE_SHIFT
DECL|DMA_CEEI_CAEE|macro|DMA_CEEI_CAEE
DECL|DMA_CEEI_CEEI_MASK|macro|DMA_CEEI_CEEI_MASK
DECL|DMA_CEEI_CEEI_SHIFT|macro|DMA_CEEI_CEEI_SHIFT
DECL|DMA_CEEI_CEEI|macro|DMA_CEEI_CEEI
DECL|DMA_CEEI_NOP_MASK|macro|DMA_CEEI_NOP_MASK
DECL|DMA_CEEI_NOP_SHIFT|macro|DMA_CEEI_NOP_SHIFT
DECL|DMA_CEEI_NOP|macro|DMA_CEEI_NOP
DECL|DMA_CERQ_CAER_MASK|macro|DMA_CERQ_CAER_MASK
DECL|DMA_CERQ_CAER_SHIFT|macro|DMA_CERQ_CAER_SHIFT
DECL|DMA_CERQ_CAER|macro|DMA_CERQ_CAER
DECL|DMA_CERQ_CERQ_MASK|macro|DMA_CERQ_CERQ_MASK
DECL|DMA_CERQ_CERQ_SHIFT|macro|DMA_CERQ_CERQ_SHIFT
DECL|DMA_CERQ_CERQ|macro|DMA_CERQ_CERQ
DECL|DMA_CERQ_NOP_MASK|macro|DMA_CERQ_NOP_MASK
DECL|DMA_CERQ_NOP_SHIFT|macro|DMA_CERQ_NOP_SHIFT
DECL|DMA_CERQ_NOP|macro|DMA_CERQ_NOP
DECL|DMA_CERR_CAEI_MASK|macro|DMA_CERR_CAEI_MASK
DECL|DMA_CERR_CAEI_SHIFT|macro|DMA_CERR_CAEI_SHIFT
DECL|DMA_CERR_CAEI|macro|DMA_CERR_CAEI
DECL|DMA_CERR_CERR_MASK|macro|DMA_CERR_CERR_MASK
DECL|DMA_CERR_CERR_SHIFT|macro|DMA_CERR_CERR_SHIFT
DECL|DMA_CERR_CERR|macro|DMA_CERR_CERR
DECL|DMA_CERR_NOP_MASK|macro|DMA_CERR_NOP_MASK
DECL|DMA_CERR_NOP_SHIFT|macro|DMA_CERR_NOP_SHIFT
DECL|DMA_CERR_NOP|macro|DMA_CERR_NOP
DECL|DMA_CHN_IRQS|macro|DMA_CHN_IRQS
DECL|DMA_CINT_CAIR_MASK|macro|DMA_CINT_CAIR_MASK
DECL|DMA_CINT_CAIR_SHIFT|macro|DMA_CINT_CAIR_SHIFT
DECL|DMA_CINT_CAIR|macro|DMA_CINT_CAIR
DECL|DMA_CINT_CINT_MASK|macro|DMA_CINT_CINT_MASK
DECL|DMA_CINT_CINT_SHIFT|macro|DMA_CINT_CINT_SHIFT
DECL|DMA_CINT_CINT|macro|DMA_CINT_CINT
DECL|DMA_CINT_NOP_MASK|macro|DMA_CINT_NOP_MASK
DECL|DMA_CINT_NOP_SHIFT|macro|DMA_CINT_NOP_SHIFT
DECL|DMA_CINT_NOP|macro|DMA_CINT_NOP
DECL|DMA_CITER_ELINKNO_CITER_MASK|macro|DMA_CITER_ELINKNO_CITER_MASK
DECL|DMA_CITER_ELINKNO_CITER_SHIFT|macro|DMA_CITER_ELINKNO_CITER_SHIFT
DECL|DMA_CITER_ELINKNO_CITER|macro|DMA_CITER_ELINKNO_CITER
DECL|DMA_CITER_ELINKNO_COUNT|macro|DMA_CITER_ELINKNO_COUNT
DECL|DMA_CITER_ELINKNO_ELINK_MASK|macro|DMA_CITER_ELINKNO_ELINK_MASK
DECL|DMA_CITER_ELINKNO_ELINK_SHIFT|macro|DMA_CITER_ELINKNO_ELINK_SHIFT
DECL|DMA_CITER_ELINKNO_ELINK|macro|DMA_CITER_ELINKNO_ELINK
DECL|DMA_CITER_ELINKYES_CITER_MASK|macro|DMA_CITER_ELINKYES_CITER_MASK
DECL|DMA_CITER_ELINKYES_CITER_SHIFT|macro|DMA_CITER_ELINKYES_CITER_SHIFT
DECL|DMA_CITER_ELINKYES_CITER|macro|DMA_CITER_ELINKYES_CITER
DECL|DMA_CITER_ELINKYES_COUNT|macro|DMA_CITER_ELINKYES_COUNT
DECL|DMA_CITER_ELINKYES_ELINK_MASK|macro|DMA_CITER_ELINKYES_ELINK_MASK
DECL|DMA_CITER_ELINKYES_ELINK_SHIFT|macro|DMA_CITER_ELINKYES_ELINK_SHIFT
DECL|DMA_CITER_ELINKYES_ELINK|macro|DMA_CITER_ELINKYES_ELINK
DECL|DMA_CITER_ELINKYES_LINKCH_MASK|macro|DMA_CITER_ELINKYES_LINKCH_MASK
DECL|DMA_CITER_ELINKYES_LINKCH_SHIFT|macro|DMA_CITER_ELINKYES_LINKCH_SHIFT
DECL|DMA_CITER_ELINKYES_LINKCH|macro|DMA_CITER_ELINKYES_LINKCH
DECL|DMA_CR_ACTIVE_MASK|macro|DMA_CR_ACTIVE_MASK
DECL|DMA_CR_ACTIVE_SHIFT|macro|DMA_CR_ACTIVE_SHIFT
DECL|DMA_CR_ACTIVE|macro|DMA_CR_ACTIVE
DECL|DMA_CR_CLM_MASK|macro|DMA_CR_CLM_MASK
DECL|DMA_CR_CLM_SHIFT|macro|DMA_CR_CLM_SHIFT
DECL|DMA_CR_CLM|macro|DMA_CR_CLM
DECL|DMA_CR_CX_MASK|macro|DMA_CR_CX_MASK
DECL|DMA_CR_CX_SHIFT|macro|DMA_CR_CX_SHIFT
DECL|DMA_CR_CX|macro|DMA_CR_CX
DECL|DMA_CR_ECX_MASK|macro|DMA_CR_ECX_MASK
DECL|DMA_CR_ECX_SHIFT|macro|DMA_CR_ECX_SHIFT
DECL|DMA_CR_ECX|macro|DMA_CR_ECX
DECL|DMA_CR_EDBG_MASK|macro|DMA_CR_EDBG_MASK
DECL|DMA_CR_EDBG_SHIFT|macro|DMA_CR_EDBG_SHIFT
DECL|DMA_CR_EDBG|macro|DMA_CR_EDBG
DECL|DMA_CR_EMLM_MASK|macro|DMA_CR_EMLM_MASK
DECL|DMA_CR_EMLM_SHIFT|macro|DMA_CR_EMLM_SHIFT
DECL|DMA_CR_EMLM|macro|DMA_CR_EMLM
DECL|DMA_CR_ERCA_MASK|macro|DMA_CR_ERCA_MASK
DECL|DMA_CR_ERCA_SHIFT|macro|DMA_CR_ERCA_SHIFT
DECL|DMA_CR_ERCA|macro|DMA_CR_ERCA
DECL|DMA_CR_ERGA_MASK|macro|DMA_CR_ERGA_MASK
DECL|DMA_CR_ERGA_SHIFT|macro|DMA_CR_ERGA_SHIFT
DECL|DMA_CR_ERGA|macro|DMA_CR_ERGA
DECL|DMA_CR_GRP0PRI_MASK|macro|DMA_CR_GRP0PRI_MASK
DECL|DMA_CR_GRP0PRI_SHIFT|macro|DMA_CR_GRP0PRI_SHIFT
DECL|DMA_CR_GRP0PRI|macro|DMA_CR_GRP0PRI
DECL|DMA_CR_GRP1PRI_MASK|macro|DMA_CR_GRP1PRI_MASK
DECL|DMA_CR_GRP1PRI_SHIFT|macro|DMA_CR_GRP1PRI_SHIFT
DECL|DMA_CR_GRP1PRI|macro|DMA_CR_GRP1PRI
DECL|DMA_CR_HALT_MASK|macro|DMA_CR_HALT_MASK
DECL|DMA_CR_HALT_SHIFT|macro|DMA_CR_HALT_SHIFT
DECL|DMA_CR_HALT|macro|DMA_CR_HALT
DECL|DMA_CR_HOE_MASK|macro|DMA_CR_HOE_MASK
DECL|DMA_CR_HOE_SHIFT|macro|DMA_CR_HOE_SHIFT
DECL|DMA_CR_HOE|macro|DMA_CR_HOE
DECL|DMA_CSR_ACTIVE_MASK|macro|DMA_CSR_ACTIVE_MASK
DECL|DMA_CSR_ACTIVE_SHIFT|macro|DMA_CSR_ACTIVE_SHIFT
DECL|DMA_CSR_ACTIVE|macro|DMA_CSR_ACTIVE
DECL|DMA_CSR_BWC_MASK|macro|DMA_CSR_BWC_MASK
DECL|DMA_CSR_BWC_SHIFT|macro|DMA_CSR_BWC_SHIFT
DECL|DMA_CSR_BWC|macro|DMA_CSR_BWC
DECL|DMA_CSR_COUNT|macro|DMA_CSR_COUNT
DECL|DMA_CSR_DONE_MASK|macro|DMA_CSR_DONE_MASK
DECL|DMA_CSR_DONE_SHIFT|macro|DMA_CSR_DONE_SHIFT
DECL|DMA_CSR_DONE|macro|DMA_CSR_DONE
DECL|DMA_CSR_DREQ_MASK|macro|DMA_CSR_DREQ_MASK
DECL|DMA_CSR_DREQ_SHIFT|macro|DMA_CSR_DREQ_SHIFT
DECL|DMA_CSR_DREQ|macro|DMA_CSR_DREQ
DECL|DMA_CSR_ESG_MASK|macro|DMA_CSR_ESG_MASK
DECL|DMA_CSR_ESG_SHIFT|macro|DMA_CSR_ESG_SHIFT
DECL|DMA_CSR_ESG|macro|DMA_CSR_ESG
DECL|DMA_CSR_INTHALF_MASK|macro|DMA_CSR_INTHALF_MASK
DECL|DMA_CSR_INTHALF_SHIFT|macro|DMA_CSR_INTHALF_SHIFT
DECL|DMA_CSR_INTHALF|macro|DMA_CSR_INTHALF
DECL|DMA_CSR_INTMAJOR_MASK|macro|DMA_CSR_INTMAJOR_MASK
DECL|DMA_CSR_INTMAJOR_SHIFT|macro|DMA_CSR_INTMAJOR_SHIFT
DECL|DMA_CSR_INTMAJOR|macro|DMA_CSR_INTMAJOR
DECL|DMA_CSR_MAJORELINK_MASK|macro|DMA_CSR_MAJORELINK_MASK
DECL|DMA_CSR_MAJORELINK_SHIFT|macro|DMA_CSR_MAJORELINK_SHIFT
DECL|DMA_CSR_MAJORELINK|macro|DMA_CSR_MAJORELINK
DECL|DMA_CSR_MAJORLINKCH_MASK|macro|DMA_CSR_MAJORLINKCH_MASK
DECL|DMA_CSR_MAJORLINKCH_SHIFT|macro|DMA_CSR_MAJORLINKCH_SHIFT
DECL|DMA_CSR_MAJORLINKCH|macro|DMA_CSR_MAJORLINKCH
DECL|DMA_CSR_START_MASK|macro|DMA_CSR_START_MASK
DECL|DMA_CSR_START_SHIFT|macro|DMA_CSR_START_SHIFT
DECL|DMA_CSR_START|macro|DMA_CSR_START
DECL|DMA_CTRL|member|__IO uint32_t DMA_CTRL; /**< ETC DMA control Register, offset: 0xC */
DECL|DMA_DADDR_COUNT|macro|DMA_DADDR_COUNT
DECL|DMA_DADDR_DADDR_MASK|macro|DMA_DADDR_DADDR_MASK
DECL|DMA_DADDR_DADDR_SHIFT|macro|DMA_DADDR_DADDR_SHIFT
DECL|DMA_DADDR_DADDR|macro|DMA_DADDR_DADDR
DECL|DMA_DCHPRI0_CHPRI_MASK|macro|DMA_DCHPRI0_CHPRI_MASK
DECL|DMA_DCHPRI0_CHPRI_SHIFT|macro|DMA_DCHPRI0_CHPRI_SHIFT
DECL|DMA_DCHPRI0_CHPRI|macro|DMA_DCHPRI0_CHPRI
DECL|DMA_DCHPRI0_DPA_MASK|macro|DMA_DCHPRI0_DPA_MASK
DECL|DMA_DCHPRI0_DPA_SHIFT|macro|DMA_DCHPRI0_DPA_SHIFT
DECL|DMA_DCHPRI0_DPA|macro|DMA_DCHPRI0_DPA
DECL|DMA_DCHPRI0_ECP_MASK|macro|DMA_DCHPRI0_ECP_MASK
DECL|DMA_DCHPRI0_ECP_SHIFT|macro|DMA_DCHPRI0_ECP_SHIFT
DECL|DMA_DCHPRI0_ECP|macro|DMA_DCHPRI0_ECP
DECL|DMA_DCHPRI0_GRPPRI_MASK|macro|DMA_DCHPRI0_GRPPRI_MASK
DECL|DMA_DCHPRI0_GRPPRI_SHIFT|macro|DMA_DCHPRI0_GRPPRI_SHIFT
DECL|DMA_DCHPRI0_GRPPRI|macro|DMA_DCHPRI0_GRPPRI
DECL|DMA_DCHPRI10_CHPRI_MASK|macro|DMA_DCHPRI10_CHPRI_MASK
DECL|DMA_DCHPRI10_CHPRI_SHIFT|macro|DMA_DCHPRI10_CHPRI_SHIFT
DECL|DMA_DCHPRI10_CHPRI|macro|DMA_DCHPRI10_CHPRI
DECL|DMA_DCHPRI10_DPA_MASK|macro|DMA_DCHPRI10_DPA_MASK
DECL|DMA_DCHPRI10_DPA_SHIFT|macro|DMA_DCHPRI10_DPA_SHIFT
DECL|DMA_DCHPRI10_DPA|macro|DMA_DCHPRI10_DPA
DECL|DMA_DCHPRI10_ECP_MASK|macro|DMA_DCHPRI10_ECP_MASK
DECL|DMA_DCHPRI10_ECP_SHIFT|macro|DMA_DCHPRI10_ECP_SHIFT
DECL|DMA_DCHPRI10_ECP|macro|DMA_DCHPRI10_ECP
DECL|DMA_DCHPRI10_GRPPRI_MASK|macro|DMA_DCHPRI10_GRPPRI_MASK
DECL|DMA_DCHPRI10_GRPPRI_SHIFT|macro|DMA_DCHPRI10_GRPPRI_SHIFT
DECL|DMA_DCHPRI10_GRPPRI|macro|DMA_DCHPRI10_GRPPRI
DECL|DMA_DCHPRI11_CHPRI_MASK|macro|DMA_DCHPRI11_CHPRI_MASK
DECL|DMA_DCHPRI11_CHPRI_SHIFT|macro|DMA_DCHPRI11_CHPRI_SHIFT
DECL|DMA_DCHPRI11_CHPRI|macro|DMA_DCHPRI11_CHPRI
DECL|DMA_DCHPRI11_DPA_MASK|macro|DMA_DCHPRI11_DPA_MASK
DECL|DMA_DCHPRI11_DPA_SHIFT|macro|DMA_DCHPRI11_DPA_SHIFT
DECL|DMA_DCHPRI11_DPA|macro|DMA_DCHPRI11_DPA
DECL|DMA_DCHPRI11_ECP_MASK|macro|DMA_DCHPRI11_ECP_MASK
DECL|DMA_DCHPRI11_ECP_SHIFT|macro|DMA_DCHPRI11_ECP_SHIFT
DECL|DMA_DCHPRI11_ECP|macro|DMA_DCHPRI11_ECP
DECL|DMA_DCHPRI11_GRPPRI_MASK|macro|DMA_DCHPRI11_GRPPRI_MASK
DECL|DMA_DCHPRI11_GRPPRI_SHIFT|macro|DMA_DCHPRI11_GRPPRI_SHIFT
DECL|DMA_DCHPRI11_GRPPRI|macro|DMA_DCHPRI11_GRPPRI
DECL|DMA_DCHPRI12_CHPRI_MASK|macro|DMA_DCHPRI12_CHPRI_MASK
DECL|DMA_DCHPRI12_CHPRI_SHIFT|macro|DMA_DCHPRI12_CHPRI_SHIFT
DECL|DMA_DCHPRI12_CHPRI|macro|DMA_DCHPRI12_CHPRI
DECL|DMA_DCHPRI12_DPA_MASK|macro|DMA_DCHPRI12_DPA_MASK
DECL|DMA_DCHPRI12_DPA_SHIFT|macro|DMA_DCHPRI12_DPA_SHIFT
DECL|DMA_DCHPRI12_DPA|macro|DMA_DCHPRI12_DPA
DECL|DMA_DCHPRI12_ECP_MASK|macro|DMA_DCHPRI12_ECP_MASK
DECL|DMA_DCHPRI12_ECP_SHIFT|macro|DMA_DCHPRI12_ECP_SHIFT
DECL|DMA_DCHPRI12_ECP|macro|DMA_DCHPRI12_ECP
DECL|DMA_DCHPRI12_GRPPRI_MASK|macro|DMA_DCHPRI12_GRPPRI_MASK
DECL|DMA_DCHPRI12_GRPPRI_SHIFT|macro|DMA_DCHPRI12_GRPPRI_SHIFT
DECL|DMA_DCHPRI12_GRPPRI|macro|DMA_DCHPRI12_GRPPRI
DECL|DMA_DCHPRI13_CHPRI_MASK|macro|DMA_DCHPRI13_CHPRI_MASK
DECL|DMA_DCHPRI13_CHPRI_SHIFT|macro|DMA_DCHPRI13_CHPRI_SHIFT
DECL|DMA_DCHPRI13_CHPRI|macro|DMA_DCHPRI13_CHPRI
DECL|DMA_DCHPRI13_DPA_MASK|macro|DMA_DCHPRI13_DPA_MASK
DECL|DMA_DCHPRI13_DPA_SHIFT|macro|DMA_DCHPRI13_DPA_SHIFT
DECL|DMA_DCHPRI13_DPA|macro|DMA_DCHPRI13_DPA
DECL|DMA_DCHPRI13_ECP_MASK|macro|DMA_DCHPRI13_ECP_MASK
DECL|DMA_DCHPRI13_ECP_SHIFT|macro|DMA_DCHPRI13_ECP_SHIFT
DECL|DMA_DCHPRI13_ECP|macro|DMA_DCHPRI13_ECP
DECL|DMA_DCHPRI13_GRPPRI_MASK|macro|DMA_DCHPRI13_GRPPRI_MASK
DECL|DMA_DCHPRI13_GRPPRI_SHIFT|macro|DMA_DCHPRI13_GRPPRI_SHIFT
DECL|DMA_DCHPRI13_GRPPRI|macro|DMA_DCHPRI13_GRPPRI
DECL|DMA_DCHPRI14_CHPRI_MASK|macro|DMA_DCHPRI14_CHPRI_MASK
DECL|DMA_DCHPRI14_CHPRI_SHIFT|macro|DMA_DCHPRI14_CHPRI_SHIFT
DECL|DMA_DCHPRI14_CHPRI|macro|DMA_DCHPRI14_CHPRI
DECL|DMA_DCHPRI14_DPA_MASK|macro|DMA_DCHPRI14_DPA_MASK
DECL|DMA_DCHPRI14_DPA_SHIFT|macro|DMA_DCHPRI14_DPA_SHIFT
DECL|DMA_DCHPRI14_DPA|macro|DMA_DCHPRI14_DPA
DECL|DMA_DCHPRI14_ECP_MASK|macro|DMA_DCHPRI14_ECP_MASK
DECL|DMA_DCHPRI14_ECP_SHIFT|macro|DMA_DCHPRI14_ECP_SHIFT
DECL|DMA_DCHPRI14_ECP|macro|DMA_DCHPRI14_ECP
DECL|DMA_DCHPRI14_GRPPRI_MASK|macro|DMA_DCHPRI14_GRPPRI_MASK
DECL|DMA_DCHPRI14_GRPPRI_SHIFT|macro|DMA_DCHPRI14_GRPPRI_SHIFT
DECL|DMA_DCHPRI14_GRPPRI|macro|DMA_DCHPRI14_GRPPRI
DECL|DMA_DCHPRI15_CHPRI_MASK|macro|DMA_DCHPRI15_CHPRI_MASK
DECL|DMA_DCHPRI15_CHPRI_SHIFT|macro|DMA_DCHPRI15_CHPRI_SHIFT
DECL|DMA_DCHPRI15_CHPRI|macro|DMA_DCHPRI15_CHPRI
DECL|DMA_DCHPRI15_DPA_MASK|macro|DMA_DCHPRI15_DPA_MASK
DECL|DMA_DCHPRI15_DPA_SHIFT|macro|DMA_DCHPRI15_DPA_SHIFT
DECL|DMA_DCHPRI15_DPA|macro|DMA_DCHPRI15_DPA
DECL|DMA_DCHPRI15_ECP_MASK|macro|DMA_DCHPRI15_ECP_MASK
DECL|DMA_DCHPRI15_ECP_SHIFT|macro|DMA_DCHPRI15_ECP_SHIFT
DECL|DMA_DCHPRI15_ECP|macro|DMA_DCHPRI15_ECP
DECL|DMA_DCHPRI15_GRPPRI_MASK|macro|DMA_DCHPRI15_GRPPRI_MASK
DECL|DMA_DCHPRI15_GRPPRI_SHIFT|macro|DMA_DCHPRI15_GRPPRI_SHIFT
DECL|DMA_DCHPRI15_GRPPRI|macro|DMA_DCHPRI15_GRPPRI
DECL|DMA_DCHPRI16_CHPRI_MASK|macro|DMA_DCHPRI16_CHPRI_MASK
DECL|DMA_DCHPRI16_CHPRI_SHIFT|macro|DMA_DCHPRI16_CHPRI_SHIFT
DECL|DMA_DCHPRI16_CHPRI|macro|DMA_DCHPRI16_CHPRI
DECL|DMA_DCHPRI16_DPA_MASK|macro|DMA_DCHPRI16_DPA_MASK
DECL|DMA_DCHPRI16_DPA_SHIFT|macro|DMA_DCHPRI16_DPA_SHIFT
DECL|DMA_DCHPRI16_DPA|macro|DMA_DCHPRI16_DPA
DECL|DMA_DCHPRI16_ECP_MASK|macro|DMA_DCHPRI16_ECP_MASK
DECL|DMA_DCHPRI16_ECP_SHIFT|macro|DMA_DCHPRI16_ECP_SHIFT
DECL|DMA_DCHPRI16_ECP|macro|DMA_DCHPRI16_ECP
DECL|DMA_DCHPRI16_GRPPRI_MASK|macro|DMA_DCHPRI16_GRPPRI_MASK
DECL|DMA_DCHPRI16_GRPPRI_SHIFT|macro|DMA_DCHPRI16_GRPPRI_SHIFT
DECL|DMA_DCHPRI16_GRPPRI|macro|DMA_DCHPRI16_GRPPRI
DECL|DMA_DCHPRI17_CHPRI_MASK|macro|DMA_DCHPRI17_CHPRI_MASK
DECL|DMA_DCHPRI17_CHPRI_SHIFT|macro|DMA_DCHPRI17_CHPRI_SHIFT
DECL|DMA_DCHPRI17_CHPRI|macro|DMA_DCHPRI17_CHPRI
DECL|DMA_DCHPRI17_DPA_MASK|macro|DMA_DCHPRI17_DPA_MASK
DECL|DMA_DCHPRI17_DPA_SHIFT|macro|DMA_DCHPRI17_DPA_SHIFT
DECL|DMA_DCHPRI17_DPA|macro|DMA_DCHPRI17_DPA
DECL|DMA_DCHPRI17_ECP_MASK|macro|DMA_DCHPRI17_ECP_MASK
DECL|DMA_DCHPRI17_ECP_SHIFT|macro|DMA_DCHPRI17_ECP_SHIFT
DECL|DMA_DCHPRI17_ECP|macro|DMA_DCHPRI17_ECP
DECL|DMA_DCHPRI17_GRPPRI_MASK|macro|DMA_DCHPRI17_GRPPRI_MASK
DECL|DMA_DCHPRI17_GRPPRI_SHIFT|macro|DMA_DCHPRI17_GRPPRI_SHIFT
DECL|DMA_DCHPRI17_GRPPRI|macro|DMA_DCHPRI17_GRPPRI
DECL|DMA_DCHPRI18_CHPRI_MASK|macro|DMA_DCHPRI18_CHPRI_MASK
DECL|DMA_DCHPRI18_CHPRI_SHIFT|macro|DMA_DCHPRI18_CHPRI_SHIFT
DECL|DMA_DCHPRI18_CHPRI|macro|DMA_DCHPRI18_CHPRI
DECL|DMA_DCHPRI18_DPA_MASK|macro|DMA_DCHPRI18_DPA_MASK
DECL|DMA_DCHPRI18_DPA_SHIFT|macro|DMA_DCHPRI18_DPA_SHIFT
DECL|DMA_DCHPRI18_DPA|macro|DMA_DCHPRI18_DPA
DECL|DMA_DCHPRI18_ECP_MASK|macro|DMA_DCHPRI18_ECP_MASK
DECL|DMA_DCHPRI18_ECP_SHIFT|macro|DMA_DCHPRI18_ECP_SHIFT
DECL|DMA_DCHPRI18_ECP|macro|DMA_DCHPRI18_ECP
DECL|DMA_DCHPRI18_GRPPRI_MASK|macro|DMA_DCHPRI18_GRPPRI_MASK
DECL|DMA_DCHPRI18_GRPPRI_SHIFT|macro|DMA_DCHPRI18_GRPPRI_SHIFT
DECL|DMA_DCHPRI18_GRPPRI|macro|DMA_DCHPRI18_GRPPRI
DECL|DMA_DCHPRI19_CHPRI_MASK|macro|DMA_DCHPRI19_CHPRI_MASK
DECL|DMA_DCHPRI19_CHPRI_SHIFT|macro|DMA_DCHPRI19_CHPRI_SHIFT
DECL|DMA_DCHPRI19_CHPRI|macro|DMA_DCHPRI19_CHPRI
DECL|DMA_DCHPRI19_DPA_MASK|macro|DMA_DCHPRI19_DPA_MASK
DECL|DMA_DCHPRI19_DPA_SHIFT|macro|DMA_DCHPRI19_DPA_SHIFT
DECL|DMA_DCHPRI19_DPA|macro|DMA_DCHPRI19_DPA
DECL|DMA_DCHPRI19_ECP_MASK|macro|DMA_DCHPRI19_ECP_MASK
DECL|DMA_DCHPRI19_ECP_SHIFT|macro|DMA_DCHPRI19_ECP_SHIFT
DECL|DMA_DCHPRI19_ECP|macro|DMA_DCHPRI19_ECP
DECL|DMA_DCHPRI19_GRPPRI_MASK|macro|DMA_DCHPRI19_GRPPRI_MASK
DECL|DMA_DCHPRI19_GRPPRI_SHIFT|macro|DMA_DCHPRI19_GRPPRI_SHIFT
DECL|DMA_DCHPRI19_GRPPRI|macro|DMA_DCHPRI19_GRPPRI
DECL|DMA_DCHPRI1_CHPRI_MASK|macro|DMA_DCHPRI1_CHPRI_MASK
DECL|DMA_DCHPRI1_CHPRI_SHIFT|macro|DMA_DCHPRI1_CHPRI_SHIFT
DECL|DMA_DCHPRI1_CHPRI|macro|DMA_DCHPRI1_CHPRI
DECL|DMA_DCHPRI1_DPA_MASK|macro|DMA_DCHPRI1_DPA_MASK
DECL|DMA_DCHPRI1_DPA_SHIFT|macro|DMA_DCHPRI1_DPA_SHIFT
DECL|DMA_DCHPRI1_DPA|macro|DMA_DCHPRI1_DPA
DECL|DMA_DCHPRI1_ECP_MASK|macro|DMA_DCHPRI1_ECP_MASK
DECL|DMA_DCHPRI1_ECP_SHIFT|macro|DMA_DCHPRI1_ECP_SHIFT
DECL|DMA_DCHPRI1_ECP|macro|DMA_DCHPRI1_ECP
DECL|DMA_DCHPRI1_GRPPRI_MASK|macro|DMA_DCHPRI1_GRPPRI_MASK
DECL|DMA_DCHPRI1_GRPPRI_SHIFT|macro|DMA_DCHPRI1_GRPPRI_SHIFT
DECL|DMA_DCHPRI1_GRPPRI|macro|DMA_DCHPRI1_GRPPRI
DECL|DMA_DCHPRI20_CHPRI_MASK|macro|DMA_DCHPRI20_CHPRI_MASK
DECL|DMA_DCHPRI20_CHPRI_SHIFT|macro|DMA_DCHPRI20_CHPRI_SHIFT
DECL|DMA_DCHPRI20_CHPRI|macro|DMA_DCHPRI20_CHPRI
DECL|DMA_DCHPRI20_DPA_MASK|macro|DMA_DCHPRI20_DPA_MASK
DECL|DMA_DCHPRI20_DPA_SHIFT|macro|DMA_DCHPRI20_DPA_SHIFT
DECL|DMA_DCHPRI20_DPA|macro|DMA_DCHPRI20_DPA
DECL|DMA_DCHPRI20_ECP_MASK|macro|DMA_DCHPRI20_ECP_MASK
DECL|DMA_DCHPRI20_ECP_SHIFT|macro|DMA_DCHPRI20_ECP_SHIFT
DECL|DMA_DCHPRI20_ECP|macro|DMA_DCHPRI20_ECP
DECL|DMA_DCHPRI20_GRPPRI_MASK|macro|DMA_DCHPRI20_GRPPRI_MASK
DECL|DMA_DCHPRI20_GRPPRI_SHIFT|macro|DMA_DCHPRI20_GRPPRI_SHIFT
DECL|DMA_DCHPRI20_GRPPRI|macro|DMA_DCHPRI20_GRPPRI
DECL|DMA_DCHPRI21_CHPRI_MASK|macro|DMA_DCHPRI21_CHPRI_MASK
DECL|DMA_DCHPRI21_CHPRI_SHIFT|macro|DMA_DCHPRI21_CHPRI_SHIFT
DECL|DMA_DCHPRI21_CHPRI|macro|DMA_DCHPRI21_CHPRI
DECL|DMA_DCHPRI21_DPA_MASK|macro|DMA_DCHPRI21_DPA_MASK
DECL|DMA_DCHPRI21_DPA_SHIFT|macro|DMA_DCHPRI21_DPA_SHIFT
DECL|DMA_DCHPRI21_DPA|macro|DMA_DCHPRI21_DPA
DECL|DMA_DCHPRI21_ECP_MASK|macro|DMA_DCHPRI21_ECP_MASK
DECL|DMA_DCHPRI21_ECP_SHIFT|macro|DMA_DCHPRI21_ECP_SHIFT
DECL|DMA_DCHPRI21_ECP|macro|DMA_DCHPRI21_ECP
DECL|DMA_DCHPRI21_GRPPRI_MASK|macro|DMA_DCHPRI21_GRPPRI_MASK
DECL|DMA_DCHPRI21_GRPPRI_SHIFT|macro|DMA_DCHPRI21_GRPPRI_SHIFT
DECL|DMA_DCHPRI21_GRPPRI|macro|DMA_DCHPRI21_GRPPRI
DECL|DMA_DCHPRI22_CHPRI_MASK|macro|DMA_DCHPRI22_CHPRI_MASK
DECL|DMA_DCHPRI22_CHPRI_SHIFT|macro|DMA_DCHPRI22_CHPRI_SHIFT
DECL|DMA_DCHPRI22_CHPRI|macro|DMA_DCHPRI22_CHPRI
DECL|DMA_DCHPRI22_DPA_MASK|macro|DMA_DCHPRI22_DPA_MASK
DECL|DMA_DCHPRI22_DPA_SHIFT|macro|DMA_DCHPRI22_DPA_SHIFT
DECL|DMA_DCHPRI22_DPA|macro|DMA_DCHPRI22_DPA
DECL|DMA_DCHPRI22_ECP_MASK|macro|DMA_DCHPRI22_ECP_MASK
DECL|DMA_DCHPRI22_ECP_SHIFT|macro|DMA_DCHPRI22_ECP_SHIFT
DECL|DMA_DCHPRI22_ECP|macro|DMA_DCHPRI22_ECP
DECL|DMA_DCHPRI22_GRPPRI_MASK|macro|DMA_DCHPRI22_GRPPRI_MASK
DECL|DMA_DCHPRI22_GRPPRI_SHIFT|macro|DMA_DCHPRI22_GRPPRI_SHIFT
DECL|DMA_DCHPRI22_GRPPRI|macro|DMA_DCHPRI22_GRPPRI
DECL|DMA_DCHPRI23_CHPRI_MASK|macro|DMA_DCHPRI23_CHPRI_MASK
DECL|DMA_DCHPRI23_CHPRI_SHIFT|macro|DMA_DCHPRI23_CHPRI_SHIFT
DECL|DMA_DCHPRI23_CHPRI|macro|DMA_DCHPRI23_CHPRI
DECL|DMA_DCHPRI23_DPA_MASK|macro|DMA_DCHPRI23_DPA_MASK
DECL|DMA_DCHPRI23_DPA_SHIFT|macro|DMA_DCHPRI23_DPA_SHIFT
DECL|DMA_DCHPRI23_DPA|macro|DMA_DCHPRI23_DPA
DECL|DMA_DCHPRI23_ECP_MASK|macro|DMA_DCHPRI23_ECP_MASK
DECL|DMA_DCHPRI23_ECP_SHIFT|macro|DMA_DCHPRI23_ECP_SHIFT
DECL|DMA_DCHPRI23_ECP|macro|DMA_DCHPRI23_ECP
DECL|DMA_DCHPRI23_GRPPRI_MASK|macro|DMA_DCHPRI23_GRPPRI_MASK
DECL|DMA_DCHPRI23_GRPPRI_SHIFT|macro|DMA_DCHPRI23_GRPPRI_SHIFT
DECL|DMA_DCHPRI23_GRPPRI|macro|DMA_DCHPRI23_GRPPRI
DECL|DMA_DCHPRI24_CHPRI_MASK|macro|DMA_DCHPRI24_CHPRI_MASK
DECL|DMA_DCHPRI24_CHPRI_SHIFT|macro|DMA_DCHPRI24_CHPRI_SHIFT
DECL|DMA_DCHPRI24_CHPRI|macro|DMA_DCHPRI24_CHPRI
DECL|DMA_DCHPRI24_DPA_MASK|macro|DMA_DCHPRI24_DPA_MASK
DECL|DMA_DCHPRI24_DPA_SHIFT|macro|DMA_DCHPRI24_DPA_SHIFT
DECL|DMA_DCHPRI24_DPA|macro|DMA_DCHPRI24_DPA
DECL|DMA_DCHPRI24_ECP_MASK|macro|DMA_DCHPRI24_ECP_MASK
DECL|DMA_DCHPRI24_ECP_SHIFT|macro|DMA_DCHPRI24_ECP_SHIFT
DECL|DMA_DCHPRI24_ECP|macro|DMA_DCHPRI24_ECP
DECL|DMA_DCHPRI24_GRPPRI_MASK|macro|DMA_DCHPRI24_GRPPRI_MASK
DECL|DMA_DCHPRI24_GRPPRI_SHIFT|macro|DMA_DCHPRI24_GRPPRI_SHIFT
DECL|DMA_DCHPRI24_GRPPRI|macro|DMA_DCHPRI24_GRPPRI
DECL|DMA_DCHPRI25_CHPRI_MASK|macro|DMA_DCHPRI25_CHPRI_MASK
DECL|DMA_DCHPRI25_CHPRI_SHIFT|macro|DMA_DCHPRI25_CHPRI_SHIFT
DECL|DMA_DCHPRI25_CHPRI|macro|DMA_DCHPRI25_CHPRI
DECL|DMA_DCHPRI25_DPA_MASK|macro|DMA_DCHPRI25_DPA_MASK
DECL|DMA_DCHPRI25_DPA_SHIFT|macro|DMA_DCHPRI25_DPA_SHIFT
DECL|DMA_DCHPRI25_DPA|macro|DMA_DCHPRI25_DPA
DECL|DMA_DCHPRI25_ECP_MASK|macro|DMA_DCHPRI25_ECP_MASK
DECL|DMA_DCHPRI25_ECP_SHIFT|macro|DMA_DCHPRI25_ECP_SHIFT
DECL|DMA_DCHPRI25_ECP|macro|DMA_DCHPRI25_ECP
DECL|DMA_DCHPRI25_GRPPRI_MASK|macro|DMA_DCHPRI25_GRPPRI_MASK
DECL|DMA_DCHPRI25_GRPPRI_SHIFT|macro|DMA_DCHPRI25_GRPPRI_SHIFT
DECL|DMA_DCHPRI25_GRPPRI|macro|DMA_DCHPRI25_GRPPRI
DECL|DMA_DCHPRI26_CHPRI_MASK|macro|DMA_DCHPRI26_CHPRI_MASK
DECL|DMA_DCHPRI26_CHPRI_SHIFT|macro|DMA_DCHPRI26_CHPRI_SHIFT
DECL|DMA_DCHPRI26_CHPRI|macro|DMA_DCHPRI26_CHPRI
DECL|DMA_DCHPRI26_DPA_MASK|macro|DMA_DCHPRI26_DPA_MASK
DECL|DMA_DCHPRI26_DPA_SHIFT|macro|DMA_DCHPRI26_DPA_SHIFT
DECL|DMA_DCHPRI26_DPA|macro|DMA_DCHPRI26_DPA
DECL|DMA_DCHPRI26_ECP_MASK|macro|DMA_DCHPRI26_ECP_MASK
DECL|DMA_DCHPRI26_ECP_SHIFT|macro|DMA_DCHPRI26_ECP_SHIFT
DECL|DMA_DCHPRI26_ECP|macro|DMA_DCHPRI26_ECP
DECL|DMA_DCHPRI26_GRPPRI_MASK|macro|DMA_DCHPRI26_GRPPRI_MASK
DECL|DMA_DCHPRI26_GRPPRI_SHIFT|macro|DMA_DCHPRI26_GRPPRI_SHIFT
DECL|DMA_DCHPRI26_GRPPRI|macro|DMA_DCHPRI26_GRPPRI
DECL|DMA_DCHPRI27_CHPRI_MASK|macro|DMA_DCHPRI27_CHPRI_MASK
DECL|DMA_DCHPRI27_CHPRI_SHIFT|macro|DMA_DCHPRI27_CHPRI_SHIFT
DECL|DMA_DCHPRI27_CHPRI|macro|DMA_DCHPRI27_CHPRI
DECL|DMA_DCHPRI27_DPA_MASK|macro|DMA_DCHPRI27_DPA_MASK
DECL|DMA_DCHPRI27_DPA_SHIFT|macro|DMA_DCHPRI27_DPA_SHIFT
DECL|DMA_DCHPRI27_DPA|macro|DMA_DCHPRI27_DPA
DECL|DMA_DCHPRI27_ECP_MASK|macro|DMA_DCHPRI27_ECP_MASK
DECL|DMA_DCHPRI27_ECP_SHIFT|macro|DMA_DCHPRI27_ECP_SHIFT
DECL|DMA_DCHPRI27_ECP|macro|DMA_DCHPRI27_ECP
DECL|DMA_DCHPRI27_GRPPRI_MASK|macro|DMA_DCHPRI27_GRPPRI_MASK
DECL|DMA_DCHPRI27_GRPPRI_SHIFT|macro|DMA_DCHPRI27_GRPPRI_SHIFT
DECL|DMA_DCHPRI27_GRPPRI|macro|DMA_DCHPRI27_GRPPRI
DECL|DMA_DCHPRI28_CHPRI_MASK|macro|DMA_DCHPRI28_CHPRI_MASK
DECL|DMA_DCHPRI28_CHPRI_SHIFT|macro|DMA_DCHPRI28_CHPRI_SHIFT
DECL|DMA_DCHPRI28_CHPRI|macro|DMA_DCHPRI28_CHPRI
DECL|DMA_DCHPRI28_DPA_MASK|macro|DMA_DCHPRI28_DPA_MASK
DECL|DMA_DCHPRI28_DPA_SHIFT|macro|DMA_DCHPRI28_DPA_SHIFT
DECL|DMA_DCHPRI28_DPA|macro|DMA_DCHPRI28_DPA
DECL|DMA_DCHPRI28_ECP_MASK|macro|DMA_DCHPRI28_ECP_MASK
DECL|DMA_DCHPRI28_ECP_SHIFT|macro|DMA_DCHPRI28_ECP_SHIFT
DECL|DMA_DCHPRI28_ECP|macro|DMA_DCHPRI28_ECP
DECL|DMA_DCHPRI28_GRPPRI_MASK|macro|DMA_DCHPRI28_GRPPRI_MASK
DECL|DMA_DCHPRI28_GRPPRI_SHIFT|macro|DMA_DCHPRI28_GRPPRI_SHIFT
DECL|DMA_DCHPRI28_GRPPRI|macro|DMA_DCHPRI28_GRPPRI
DECL|DMA_DCHPRI29_CHPRI_MASK|macro|DMA_DCHPRI29_CHPRI_MASK
DECL|DMA_DCHPRI29_CHPRI_SHIFT|macro|DMA_DCHPRI29_CHPRI_SHIFT
DECL|DMA_DCHPRI29_CHPRI|macro|DMA_DCHPRI29_CHPRI
DECL|DMA_DCHPRI29_DPA_MASK|macro|DMA_DCHPRI29_DPA_MASK
DECL|DMA_DCHPRI29_DPA_SHIFT|macro|DMA_DCHPRI29_DPA_SHIFT
DECL|DMA_DCHPRI29_DPA|macro|DMA_DCHPRI29_DPA
DECL|DMA_DCHPRI29_ECP_MASK|macro|DMA_DCHPRI29_ECP_MASK
DECL|DMA_DCHPRI29_ECP_SHIFT|macro|DMA_DCHPRI29_ECP_SHIFT
DECL|DMA_DCHPRI29_ECP|macro|DMA_DCHPRI29_ECP
DECL|DMA_DCHPRI29_GRPPRI_MASK|macro|DMA_DCHPRI29_GRPPRI_MASK
DECL|DMA_DCHPRI29_GRPPRI_SHIFT|macro|DMA_DCHPRI29_GRPPRI_SHIFT
DECL|DMA_DCHPRI29_GRPPRI|macro|DMA_DCHPRI29_GRPPRI
DECL|DMA_DCHPRI2_CHPRI_MASK|macro|DMA_DCHPRI2_CHPRI_MASK
DECL|DMA_DCHPRI2_CHPRI_SHIFT|macro|DMA_DCHPRI2_CHPRI_SHIFT
DECL|DMA_DCHPRI2_CHPRI|macro|DMA_DCHPRI2_CHPRI
DECL|DMA_DCHPRI2_DPA_MASK|macro|DMA_DCHPRI2_DPA_MASK
DECL|DMA_DCHPRI2_DPA_SHIFT|macro|DMA_DCHPRI2_DPA_SHIFT
DECL|DMA_DCHPRI2_DPA|macro|DMA_DCHPRI2_DPA
DECL|DMA_DCHPRI2_ECP_MASK|macro|DMA_DCHPRI2_ECP_MASK
DECL|DMA_DCHPRI2_ECP_SHIFT|macro|DMA_DCHPRI2_ECP_SHIFT
DECL|DMA_DCHPRI2_ECP|macro|DMA_DCHPRI2_ECP
DECL|DMA_DCHPRI2_GRPPRI_MASK|macro|DMA_DCHPRI2_GRPPRI_MASK
DECL|DMA_DCHPRI2_GRPPRI_SHIFT|macro|DMA_DCHPRI2_GRPPRI_SHIFT
DECL|DMA_DCHPRI2_GRPPRI|macro|DMA_DCHPRI2_GRPPRI
DECL|DMA_DCHPRI30_CHPRI_MASK|macro|DMA_DCHPRI30_CHPRI_MASK
DECL|DMA_DCHPRI30_CHPRI_SHIFT|macro|DMA_DCHPRI30_CHPRI_SHIFT
DECL|DMA_DCHPRI30_CHPRI|macro|DMA_DCHPRI30_CHPRI
DECL|DMA_DCHPRI30_DPA_MASK|macro|DMA_DCHPRI30_DPA_MASK
DECL|DMA_DCHPRI30_DPA_SHIFT|macro|DMA_DCHPRI30_DPA_SHIFT
DECL|DMA_DCHPRI30_DPA|macro|DMA_DCHPRI30_DPA
DECL|DMA_DCHPRI30_ECP_MASK|macro|DMA_DCHPRI30_ECP_MASK
DECL|DMA_DCHPRI30_ECP_SHIFT|macro|DMA_DCHPRI30_ECP_SHIFT
DECL|DMA_DCHPRI30_ECP|macro|DMA_DCHPRI30_ECP
DECL|DMA_DCHPRI30_GRPPRI_MASK|macro|DMA_DCHPRI30_GRPPRI_MASK
DECL|DMA_DCHPRI30_GRPPRI_SHIFT|macro|DMA_DCHPRI30_GRPPRI_SHIFT
DECL|DMA_DCHPRI30_GRPPRI|macro|DMA_DCHPRI30_GRPPRI
DECL|DMA_DCHPRI31_CHPRI_MASK|macro|DMA_DCHPRI31_CHPRI_MASK
DECL|DMA_DCHPRI31_CHPRI_SHIFT|macro|DMA_DCHPRI31_CHPRI_SHIFT
DECL|DMA_DCHPRI31_CHPRI|macro|DMA_DCHPRI31_CHPRI
DECL|DMA_DCHPRI31_DPA_MASK|macro|DMA_DCHPRI31_DPA_MASK
DECL|DMA_DCHPRI31_DPA_SHIFT|macro|DMA_DCHPRI31_DPA_SHIFT
DECL|DMA_DCHPRI31_DPA|macro|DMA_DCHPRI31_DPA
DECL|DMA_DCHPRI31_ECP_MASK|macro|DMA_DCHPRI31_ECP_MASK
DECL|DMA_DCHPRI31_ECP_SHIFT|macro|DMA_DCHPRI31_ECP_SHIFT
DECL|DMA_DCHPRI31_ECP|macro|DMA_DCHPRI31_ECP
DECL|DMA_DCHPRI31_GRPPRI_MASK|macro|DMA_DCHPRI31_GRPPRI_MASK
DECL|DMA_DCHPRI31_GRPPRI_SHIFT|macro|DMA_DCHPRI31_GRPPRI_SHIFT
DECL|DMA_DCHPRI31_GRPPRI|macro|DMA_DCHPRI31_GRPPRI
DECL|DMA_DCHPRI3_CHPRI_MASK|macro|DMA_DCHPRI3_CHPRI_MASK
DECL|DMA_DCHPRI3_CHPRI_SHIFT|macro|DMA_DCHPRI3_CHPRI_SHIFT
DECL|DMA_DCHPRI3_CHPRI|macro|DMA_DCHPRI3_CHPRI
DECL|DMA_DCHPRI3_DPA_MASK|macro|DMA_DCHPRI3_DPA_MASK
DECL|DMA_DCHPRI3_DPA_SHIFT|macro|DMA_DCHPRI3_DPA_SHIFT
DECL|DMA_DCHPRI3_DPA|macro|DMA_DCHPRI3_DPA
DECL|DMA_DCHPRI3_ECP_MASK|macro|DMA_DCHPRI3_ECP_MASK
DECL|DMA_DCHPRI3_ECP_SHIFT|macro|DMA_DCHPRI3_ECP_SHIFT
DECL|DMA_DCHPRI3_ECP|macro|DMA_DCHPRI3_ECP
DECL|DMA_DCHPRI3_GRPPRI_MASK|macro|DMA_DCHPRI3_GRPPRI_MASK
DECL|DMA_DCHPRI3_GRPPRI_SHIFT|macro|DMA_DCHPRI3_GRPPRI_SHIFT
DECL|DMA_DCHPRI3_GRPPRI|macro|DMA_DCHPRI3_GRPPRI
DECL|DMA_DCHPRI4_CHPRI_MASK|macro|DMA_DCHPRI4_CHPRI_MASK
DECL|DMA_DCHPRI4_CHPRI_SHIFT|macro|DMA_DCHPRI4_CHPRI_SHIFT
DECL|DMA_DCHPRI4_CHPRI|macro|DMA_DCHPRI4_CHPRI
DECL|DMA_DCHPRI4_DPA_MASK|macro|DMA_DCHPRI4_DPA_MASK
DECL|DMA_DCHPRI4_DPA_SHIFT|macro|DMA_DCHPRI4_DPA_SHIFT
DECL|DMA_DCHPRI4_DPA|macro|DMA_DCHPRI4_DPA
DECL|DMA_DCHPRI4_ECP_MASK|macro|DMA_DCHPRI4_ECP_MASK
DECL|DMA_DCHPRI4_ECP_SHIFT|macro|DMA_DCHPRI4_ECP_SHIFT
DECL|DMA_DCHPRI4_ECP|macro|DMA_DCHPRI4_ECP
DECL|DMA_DCHPRI4_GRPPRI_MASK|macro|DMA_DCHPRI4_GRPPRI_MASK
DECL|DMA_DCHPRI4_GRPPRI_SHIFT|macro|DMA_DCHPRI4_GRPPRI_SHIFT
DECL|DMA_DCHPRI4_GRPPRI|macro|DMA_DCHPRI4_GRPPRI
DECL|DMA_DCHPRI5_CHPRI_MASK|macro|DMA_DCHPRI5_CHPRI_MASK
DECL|DMA_DCHPRI5_CHPRI_SHIFT|macro|DMA_DCHPRI5_CHPRI_SHIFT
DECL|DMA_DCHPRI5_CHPRI|macro|DMA_DCHPRI5_CHPRI
DECL|DMA_DCHPRI5_DPA_MASK|macro|DMA_DCHPRI5_DPA_MASK
DECL|DMA_DCHPRI5_DPA_SHIFT|macro|DMA_DCHPRI5_DPA_SHIFT
DECL|DMA_DCHPRI5_DPA|macro|DMA_DCHPRI5_DPA
DECL|DMA_DCHPRI5_ECP_MASK|macro|DMA_DCHPRI5_ECP_MASK
DECL|DMA_DCHPRI5_ECP_SHIFT|macro|DMA_DCHPRI5_ECP_SHIFT
DECL|DMA_DCHPRI5_ECP|macro|DMA_DCHPRI5_ECP
DECL|DMA_DCHPRI5_GRPPRI_MASK|macro|DMA_DCHPRI5_GRPPRI_MASK
DECL|DMA_DCHPRI5_GRPPRI_SHIFT|macro|DMA_DCHPRI5_GRPPRI_SHIFT
DECL|DMA_DCHPRI5_GRPPRI|macro|DMA_DCHPRI5_GRPPRI
DECL|DMA_DCHPRI6_CHPRI_MASK|macro|DMA_DCHPRI6_CHPRI_MASK
DECL|DMA_DCHPRI6_CHPRI_SHIFT|macro|DMA_DCHPRI6_CHPRI_SHIFT
DECL|DMA_DCHPRI6_CHPRI|macro|DMA_DCHPRI6_CHPRI
DECL|DMA_DCHPRI6_DPA_MASK|macro|DMA_DCHPRI6_DPA_MASK
DECL|DMA_DCHPRI6_DPA_SHIFT|macro|DMA_DCHPRI6_DPA_SHIFT
DECL|DMA_DCHPRI6_DPA|macro|DMA_DCHPRI6_DPA
DECL|DMA_DCHPRI6_ECP_MASK|macro|DMA_DCHPRI6_ECP_MASK
DECL|DMA_DCHPRI6_ECP_SHIFT|macro|DMA_DCHPRI6_ECP_SHIFT
DECL|DMA_DCHPRI6_ECP|macro|DMA_DCHPRI6_ECP
DECL|DMA_DCHPRI6_GRPPRI_MASK|macro|DMA_DCHPRI6_GRPPRI_MASK
DECL|DMA_DCHPRI6_GRPPRI_SHIFT|macro|DMA_DCHPRI6_GRPPRI_SHIFT
DECL|DMA_DCHPRI6_GRPPRI|macro|DMA_DCHPRI6_GRPPRI
DECL|DMA_DCHPRI7_CHPRI_MASK|macro|DMA_DCHPRI7_CHPRI_MASK
DECL|DMA_DCHPRI7_CHPRI_SHIFT|macro|DMA_DCHPRI7_CHPRI_SHIFT
DECL|DMA_DCHPRI7_CHPRI|macro|DMA_DCHPRI7_CHPRI
DECL|DMA_DCHPRI7_DPA_MASK|macro|DMA_DCHPRI7_DPA_MASK
DECL|DMA_DCHPRI7_DPA_SHIFT|macro|DMA_DCHPRI7_DPA_SHIFT
DECL|DMA_DCHPRI7_DPA|macro|DMA_DCHPRI7_DPA
DECL|DMA_DCHPRI7_ECP_MASK|macro|DMA_DCHPRI7_ECP_MASK
DECL|DMA_DCHPRI7_ECP_SHIFT|macro|DMA_DCHPRI7_ECP_SHIFT
DECL|DMA_DCHPRI7_ECP|macro|DMA_DCHPRI7_ECP
DECL|DMA_DCHPRI7_GRPPRI_MASK|macro|DMA_DCHPRI7_GRPPRI_MASK
DECL|DMA_DCHPRI7_GRPPRI_SHIFT|macro|DMA_DCHPRI7_GRPPRI_SHIFT
DECL|DMA_DCHPRI7_GRPPRI|macro|DMA_DCHPRI7_GRPPRI
DECL|DMA_DCHPRI8_CHPRI_MASK|macro|DMA_DCHPRI8_CHPRI_MASK
DECL|DMA_DCHPRI8_CHPRI_SHIFT|macro|DMA_DCHPRI8_CHPRI_SHIFT
DECL|DMA_DCHPRI8_CHPRI|macro|DMA_DCHPRI8_CHPRI
DECL|DMA_DCHPRI8_DPA_MASK|macro|DMA_DCHPRI8_DPA_MASK
DECL|DMA_DCHPRI8_DPA_SHIFT|macro|DMA_DCHPRI8_DPA_SHIFT
DECL|DMA_DCHPRI8_DPA|macro|DMA_DCHPRI8_DPA
DECL|DMA_DCHPRI8_ECP_MASK|macro|DMA_DCHPRI8_ECP_MASK
DECL|DMA_DCHPRI8_ECP_SHIFT|macro|DMA_DCHPRI8_ECP_SHIFT
DECL|DMA_DCHPRI8_ECP|macro|DMA_DCHPRI8_ECP
DECL|DMA_DCHPRI8_GRPPRI_MASK|macro|DMA_DCHPRI8_GRPPRI_MASK
DECL|DMA_DCHPRI8_GRPPRI_SHIFT|macro|DMA_DCHPRI8_GRPPRI_SHIFT
DECL|DMA_DCHPRI8_GRPPRI|macro|DMA_DCHPRI8_GRPPRI
DECL|DMA_DCHPRI9_CHPRI_MASK|macro|DMA_DCHPRI9_CHPRI_MASK
DECL|DMA_DCHPRI9_CHPRI_SHIFT|macro|DMA_DCHPRI9_CHPRI_SHIFT
DECL|DMA_DCHPRI9_CHPRI|macro|DMA_DCHPRI9_CHPRI
DECL|DMA_DCHPRI9_DPA_MASK|macro|DMA_DCHPRI9_DPA_MASK
DECL|DMA_DCHPRI9_DPA_SHIFT|macro|DMA_DCHPRI9_DPA_SHIFT
DECL|DMA_DCHPRI9_DPA|macro|DMA_DCHPRI9_DPA
DECL|DMA_DCHPRI9_ECP_MASK|macro|DMA_DCHPRI9_ECP_MASK
DECL|DMA_DCHPRI9_ECP_SHIFT|macro|DMA_DCHPRI9_ECP_SHIFT
DECL|DMA_DCHPRI9_ECP|macro|DMA_DCHPRI9_ECP
DECL|DMA_DCHPRI9_GRPPRI_MASK|macro|DMA_DCHPRI9_GRPPRI_MASK
DECL|DMA_DCHPRI9_GRPPRI_SHIFT|macro|DMA_DCHPRI9_GRPPRI_SHIFT
DECL|DMA_DCHPRI9_GRPPRI|macro|DMA_DCHPRI9_GRPPRI
DECL|DMA_DLAST_SGA_COUNT|macro|DMA_DLAST_SGA_COUNT
DECL|DMA_DLAST_SGA_DLASTSGA_MASK|macro|DMA_DLAST_SGA_DLASTSGA_MASK
DECL|DMA_DLAST_SGA_DLASTSGA_SHIFT|macro|DMA_DLAST_SGA_DLASTSGA_SHIFT
DECL|DMA_DLAST_SGA_DLASTSGA|macro|DMA_DLAST_SGA_DLASTSGA
DECL|DMA_DOFF_COUNT|macro|DMA_DOFF_COUNT
DECL|DMA_DOFF_DOFF_MASK|macro|DMA_DOFF_DOFF_MASK
DECL|DMA_DOFF_DOFF_SHIFT|macro|DMA_DOFF_DOFF_SHIFT
DECL|DMA_DOFF_DOFF|macro|DMA_DOFF_DOFF
DECL|DMA_EARS_EDREQ_0_MASK|macro|DMA_EARS_EDREQ_0_MASK
DECL|DMA_EARS_EDREQ_0_SHIFT|macro|DMA_EARS_EDREQ_0_SHIFT
DECL|DMA_EARS_EDREQ_0|macro|DMA_EARS_EDREQ_0
DECL|DMA_EARS_EDREQ_10_MASK|macro|DMA_EARS_EDREQ_10_MASK
DECL|DMA_EARS_EDREQ_10_SHIFT|macro|DMA_EARS_EDREQ_10_SHIFT
DECL|DMA_EARS_EDREQ_10|macro|DMA_EARS_EDREQ_10
DECL|DMA_EARS_EDREQ_11_MASK|macro|DMA_EARS_EDREQ_11_MASK
DECL|DMA_EARS_EDREQ_11_SHIFT|macro|DMA_EARS_EDREQ_11_SHIFT
DECL|DMA_EARS_EDREQ_11|macro|DMA_EARS_EDREQ_11
DECL|DMA_EARS_EDREQ_12_MASK|macro|DMA_EARS_EDREQ_12_MASK
DECL|DMA_EARS_EDREQ_12_SHIFT|macro|DMA_EARS_EDREQ_12_SHIFT
DECL|DMA_EARS_EDREQ_12|macro|DMA_EARS_EDREQ_12
DECL|DMA_EARS_EDREQ_13_MASK|macro|DMA_EARS_EDREQ_13_MASK
DECL|DMA_EARS_EDREQ_13_SHIFT|macro|DMA_EARS_EDREQ_13_SHIFT
DECL|DMA_EARS_EDREQ_13|macro|DMA_EARS_EDREQ_13
DECL|DMA_EARS_EDREQ_14_MASK|macro|DMA_EARS_EDREQ_14_MASK
DECL|DMA_EARS_EDREQ_14_SHIFT|macro|DMA_EARS_EDREQ_14_SHIFT
DECL|DMA_EARS_EDREQ_14|macro|DMA_EARS_EDREQ_14
DECL|DMA_EARS_EDREQ_15_MASK|macro|DMA_EARS_EDREQ_15_MASK
DECL|DMA_EARS_EDREQ_15_SHIFT|macro|DMA_EARS_EDREQ_15_SHIFT
DECL|DMA_EARS_EDREQ_15|macro|DMA_EARS_EDREQ_15
DECL|DMA_EARS_EDREQ_16_MASK|macro|DMA_EARS_EDREQ_16_MASK
DECL|DMA_EARS_EDREQ_16_SHIFT|macro|DMA_EARS_EDREQ_16_SHIFT
DECL|DMA_EARS_EDREQ_16|macro|DMA_EARS_EDREQ_16
DECL|DMA_EARS_EDREQ_17_MASK|macro|DMA_EARS_EDREQ_17_MASK
DECL|DMA_EARS_EDREQ_17_SHIFT|macro|DMA_EARS_EDREQ_17_SHIFT
DECL|DMA_EARS_EDREQ_17|macro|DMA_EARS_EDREQ_17
DECL|DMA_EARS_EDREQ_18_MASK|macro|DMA_EARS_EDREQ_18_MASK
DECL|DMA_EARS_EDREQ_18_SHIFT|macro|DMA_EARS_EDREQ_18_SHIFT
DECL|DMA_EARS_EDREQ_18|macro|DMA_EARS_EDREQ_18
DECL|DMA_EARS_EDREQ_19_MASK|macro|DMA_EARS_EDREQ_19_MASK
DECL|DMA_EARS_EDREQ_19_SHIFT|macro|DMA_EARS_EDREQ_19_SHIFT
DECL|DMA_EARS_EDREQ_19|macro|DMA_EARS_EDREQ_19
DECL|DMA_EARS_EDREQ_1_MASK|macro|DMA_EARS_EDREQ_1_MASK
DECL|DMA_EARS_EDREQ_1_SHIFT|macro|DMA_EARS_EDREQ_1_SHIFT
DECL|DMA_EARS_EDREQ_1|macro|DMA_EARS_EDREQ_1
DECL|DMA_EARS_EDREQ_20_MASK|macro|DMA_EARS_EDREQ_20_MASK
DECL|DMA_EARS_EDREQ_20_SHIFT|macro|DMA_EARS_EDREQ_20_SHIFT
DECL|DMA_EARS_EDREQ_20|macro|DMA_EARS_EDREQ_20
DECL|DMA_EARS_EDREQ_21_MASK|macro|DMA_EARS_EDREQ_21_MASK
DECL|DMA_EARS_EDREQ_21_SHIFT|macro|DMA_EARS_EDREQ_21_SHIFT
DECL|DMA_EARS_EDREQ_21|macro|DMA_EARS_EDREQ_21
DECL|DMA_EARS_EDREQ_22_MASK|macro|DMA_EARS_EDREQ_22_MASK
DECL|DMA_EARS_EDREQ_22_SHIFT|macro|DMA_EARS_EDREQ_22_SHIFT
DECL|DMA_EARS_EDREQ_22|macro|DMA_EARS_EDREQ_22
DECL|DMA_EARS_EDREQ_23_MASK|macro|DMA_EARS_EDREQ_23_MASK
DECL|DMA_EARS_EDREQ_23_SHIFT|macro|DMA_EARS_EDREQ_23_SHIFT
DECL|DMA_EARS_EDREQ_23|macro|DMA_EARS_EDREQ_23
DECL|DMA_EARS_EDREQ_24_MASK|macro|DMA_EARS_EDREQ_24_MASK
DECL|DMA_EARS_EDREQ_24_SHIFT|macro|DMA_EARS_EDREQ_24_SHIFT
DECL|DMA_EARS_EDREQ_24|macro|DMA_EARS_EDREQ_24
DECL|DMA_EARS_EDREQ_25_MASK|macro|DMA_EARS_EDREQ_25_MASK
DECL|DMA_EARS_EDREQ_25_SHIFT|macro|DMA_EARS_EDREQ_25_SHIFT
DECL|DMA_EARS_EDREQ_25|macro|DMA_EARS_EDREQ_25
DECL|DMA_EARS_EDREQ_26_MASK|macro|DMA_EARS_EDREQ_26_MASK
DECL|DMA_EARS_EDREQ_26_SHIFT|macro|DMA_EARS_EDREQ_26_SHIFT
DECL|DMA_EARS_EDREQ_26|macro|DMA_EARS_EDREQ_26
DECL|DMA_EARS_EDREQ_27_MASK|macro|DMA_EARS_EDREQ_27_MASK
DECL|DMA_EARS_EDREQ_27_SHIFT|macro|DMA_EARS_EDREQ_27_SHIFT
DECL|DMA_EARS_EDREQ_27|macro|DMA_EARS_EDREQ_27
DECL|DMA_EARS_EDREQ_28_MASK|macro|DMA_EARS_EDREQ_28_MASK
DECL|DMA_EARS_EDREQ_28_SHIFT|macro|DMA_EARS_EDREQ_28_SHIFT
DECL|DMA_EARS_EDREQ_28|macro|DMA_EARS_EDREQ_28
DECL|DMA_EARS_EDREQ_29_MASK|macro|DMA_EARS_EDREQ_29_MASK
DECL|DMA_EARS_EDREQ_29_SHIFT|macro|DMA_EARS_EDREQ_29_SHIFT
DECL|DMA_EARS_EDREQ_29|macro|DMA_EARS_EDREQ_29
DECL|DMA_EARS_EDREQ_2_MASK|macro|DMA_EARS_EDREQ_2_MASK
DECL|DMA_EARS_EDREQ_2_SHIFT|macro|DMA_EARS_EDREQ_2_SHIFT
DECL|DMA_EARS_EDREQ_2|macro|DMA_EARS_EDREQ_2
DECL|DMA_EARS_EDREQ_30_MASK|macro|DMA_EARS_EDREQ_30_MASK
DECL|DMA_EARS_EDREQ_30_SHIFT|macro|DMA_EARS_EDREQ_30_SHIFT
DECL|DMA_EARS_EDREQ_30|macro|DMA_EARS_EDREQ_30
DECL|DMA_EARS_EDREQ_31_MASK|macro|DMA_EARS_EDREQ_31_MASK
DECL|DMA_EARS_EDREQ_31_SHIFT|macro|DMA_EARS_EDREQ_31_SHIFT
DECL|DMA_EARS_EDREQ_31|macro|DMA_EARS_EDREQ_31
DECL|DMA_EARS_EDREQ_3_MASK|macro|DMA_EARS_EDREQ_3_MASK
DECL|DMA_EARS_EDREQ_3_SHIFT|macro|DMA_EARS_EDREQ_3_SHIFT
DECL|DMA_EARS_EDREQ_3|macro|DMA_EARS_EDREQ_3
DECL|DMA_EARS_EDREQ_4_MASK|macro|DMA_EARS_EDREQ_4_MASK
DECL|DMA_EARS_EDREQ_4_SHIFT|macro|DMA_EARS_EDREQ_4_SHIFT
DECL|DMA_EARS_EDREQ_4|macro|DMA_EARS_EDREQ_4
DECL|DMA_EARS_EDREQ_5_MASK|macro|DMA_EARS_EDREQ_5_MASK
DECL|DMA_EARS_EDREQ_5_SHIFT|macro|DMA_EARS_EDREQ_5_SHIFT
DECL|DMA_EARS_EDREQ_5|macro|DMA_EARS_EDREQ_5
DECL|DMA_EARS_EDREQ_6_MASK|macro|DMA_EARS_EDREQ_6_MASK
DECL|DMA_EARS_EDREQ_6_SHIFT|macro|DMA_EARS_EDREQ_6_SHIFT
DECL|DMA_EARS_EDREQ_6|macro|DMA_EARS_EDREQ_6
DECL|DMA_EARS_EDREQ_7_MASK|macro|DMA_EARS_EDREQ_7_MASK
DECL|DMA_EARS_EDREQ_7_SHIFT|macro|DMA_EARS_EDREQ_7_SHIFT
DECL|DMA_EARS_EDREQ_7|macro|DMA_EARS_EDREQ_7
DECL|DMA_EARS_EDREQ_8_MASK|macro|DMA_EARS_EDREQ_8_MASK
DECL|DMA_EARS_EDREQ_8_SHIFT|macro|DMA_EARS_EDREQ_8_SHIFT
DECL|DMA_EARS_EDREQ_8|macro|DMA_EARS_EDREQ_8
DECL|DMA_EARS_EDREQ_9_MASK|macro|DMA_EARS_EDREQ_9_MASK
DECL|DMA_EARS_EDREQ_9_SHIFT|macro|DMA_EARS_EDREQ_9_SHIFT
DECL|DMA_EARS_EDREQ_9|macro|DMA_EARS_EDREQ_9
DECL|DMA_EEI_EEI0_MASK|macro|DMA_EEI_EEI0_MASK
DECL|DMA_EEI_EEI0_SHIFT|macro|DMA_EEI_EEI0_SHIFT
DECL|DMA_EEI_EEI0|macro|DMA_EEI_EEI0
DECL|DMA_EEI_EEI10_MASK|macro|DMA_EEI_EEI10_MASK
DECL|DMA_EEI_EEI10_SHIFT|macro|DMA_EEI_EEI10_SHIFT
DECL|DMA_EEI_EEI10|macro|DMA_EEI_EEI10
DECL|DMA_EEI_EEI11_MASK|macro|DMA_EEI_EEI11_MASK
DECL|DMA_EEI_EEI11_SHIFT|macro|DMA_EEI_EEI11_SHIFT
DECL|DMA_EEI_EEI11|macro|DMA_EEI_EEI11
DECL|DMA_EEI_EEI12_MASK|macro|DMA_EEI_EEI12_MASK
DECL|DMA_EEI_EEI12_SHIFT|macro|DMA_EEI_EEI12_SHIFT
DECL|DMA_EEI_EEI12|macro|DMA_EEI_EEI12
DECL|DMA_EEI_EEI13_MASK|macro|DMA_EEI_EEI13_MASK
DECL|DMA_EEI_EEI13_SHIFT|macro|DMA_EEI_EEI13_SHIFT
DECL|DMA_EEI_EEI13|macro|DMA_EEI_EEI13
DECL|DMA_EEI_EEI14_MASK|macro|DMA_EEI_EEI14_MASK
DECL|DMA_EEI_EEI14_SHIFT|macro|DMA_EEI_EEI14_SHIFT
DECL|DMA_EEI_EEI14|macro|DMA_EEI_EEI14
DECL|DMA_EEI_EEI15_MASK|macro|DMA_EEI_EEI15_MASK
DECL|DMA_EEI_EEI15_SHIFT|macro|DMA_EEI_EEI15_SHIFT
DECL|DMA_EEI_EEI15|macro|DMA_EEI_EEI15
DECL|DMA_EEI_EEI16_MASK|macro|DMA_EEI_EEI16_MASK
DECL|DMA_EEI_EEI16_SHIFT|macro|DMA_EEI_EEI16_SHIFT
DECL|DMA_EEI_EEI16|macro|DMA_EEI_EEI16
DECL|DMA_EEI_EEI17_MASK|macro|DMA_EEI_EEI17_MASK
DECL|DMA_EEI_EEI17_SHIFT|macro|DMA_EEI_EEI17_SHIFT
DECL|DMA_EEI_EEI17|macro|DMA_EEI_EEI17
DECL|DMA_EEI_EEI18_MASK|macro|DMA_EEI_EEI18_MASK
DECL|DMA_EEI_EEI18_SHIFT|macro|DMA_EEI_EEI18_SHIFT
DECL|DMA_EEI_EEI18|macro|DMA_EEI_EEI18
DECL|DMA_EEI_EEI19_MASK|macro|DMA_EEI_EEI19_MASK
DECL|DMA_EEI_EEI19_SHIFT|macro|DMA_EEI_EEI19_SHIFT
DECL|DMA_EEI_EEI19|macro|DMA_EEI_EEI19
DECL|DMA_EEI_EEI1_MASK|macro|DMA_EEI_EEI1_MASK
DECL|DMA_EEI_EEI1_SHIFT|macro|DMA_EEI_EEI1_SHIFT
DECL|DMA_EEI_EEI1|macro|DMA_EEI_EEI1
DECL|DMA_EEI_EEI20_MASK|macro|DMA_EEI_EEI20_MASK
DECL|DMA_EEI_EEI20_SHIFT|macro|DMA_EEI_EEI20_SHIFT
DECL|DMA_EEI_EEI20|macro|DMA_EEI_EEI20
DECL|DMA_EEI_EEI21_MASK|macro|DMA_EEI_EEI21_MASK
DECL|DMA_EEI_EEI21_SHIFT|macro|DMA_EEI_EEI21_SHIFT
DECL|DMA_EEI_EEI21|macro|DMA_EEI_EEI21
DECL|DMA_EEI_EEI22_MASK|macro|DMA_EEI_EEI22_MASK
DECL|DMA_EEI_EEI22_SHIFT|macro|DMA_EEI_EEI22_SHIFT
DECL|DMA_EEI_EEI22|macro|DMA_EEI_EEI22
DECL|DMA_EEI_EEI23_MASK|macro|DMA_EEI_EEI23_MASK
DECL|DMA_EEI_EEI23_SHIFT|macro|DMA_EEI_EEI23_SHIFT
DECL|DMA_EEI_EEI23|macro|DMA_EEI_EEI23
DECL|DMA_EEI_EEI24_MASK|macro|DMA_EEI_EEI24_MASK
DECL|DMA_EEI_EEI24_SHIFT|macro|DMA_EEI_EEI24_SHIFT
DECL|DMA_EEI_EEI24|macro|DMA_EEI_EEI24
DECL|DMA_EEI_EEI25_MASK|macro|DMA_EEI_EEI25_MASK
DECL|DMA_EEI_EEI25_SHIFT|macro|DMA_EEI_EEI25_SHIFT
DECL|DMA_EEI_EEI25|macro|DMA_EEI_EEI25
DECL|DMA_EEI_EEI26_MASK|macro|DMA_EEI_EEI26_MASK
DECL|DMA_EEI_EEI26_SHIFT|macro|DMA_EEI_EEI26_SHIFT
DECL|DMA_EEI_EEI26|macro|DMA_EEI_EEI26
DECL|DMA_EEI_EEI27_MASK|macro|DMA_EEI_EEI27_MASK
DECL|DMA_EEI_EEI27_SHIFT|macro|DMA_EEI_EEI27_SHIFT
DECL|DMA_EEI_EEI27|macro|DMA_EEI_EEI27
DECL|DMA_EEI_EEI28_MASK|macro|DMA_EEI_EEI28_MASK
DECL|DMA_EEI_EEI28_SHIFT|macro|DMA_EEI_EEI28_SHIFT
DECL|DMA_EEI_EEI28|macro|DMA_EEI_EEI28
DECL|DMA_EEI_EEI29_MASK|macro|DMA_EEI_EEI29_MASK
DECL|DMA_EEI_EEI29_SHIFT|macro|DMA_EEI_EEI29_SHIFT
DECL|DMA_EEI_EEI29|macro|DMA_EEI_EEI29
DECL|DMA_EEI_EEI2_MASK|macro|DMA_EEI_EEI2_MASK
DECL|DMA_EEI_EEI2_SHIFT|macro|DMA_EEI_EEI2_SHIFT
DECL|DMA_EEI_EEI2|macro|DMA_EEI_EEI2
DECL|DMA_EEI_EEI30_MASK|macro|DMA_EEI_EEI30_MASK
DECL|DMA_EEI_EEI30_SHIFT|macro|DMA_EEI_EEI30_SHIFT
DECL|DMA_EEI_EEI30|macro|DMA_EEI_EEI30
DECL|DMA_EEI_EEI31_MASK|macro|DMA_EEI_EEI31_MASK
DECL|DMA_EEI_EEI31_SHIFT|macro|DMA_EEI_EEI31_SHIFT
DECL|DMA_EEI_EEI31|macro|DMA_EEI_EEI31
DECL|DMA_EEI_EEI3_MASK|macro|DMA_EEI_EEI3_MASK
DECL|DMA_EEI_EEI3_SHIFT|macro|DMA_EEI_EEI3_SHIFT
DECL|DMA_EEI_EEI3|macro|DMA_EEI_EEI3
DECL|DMA_EEI_EEI4_MASK|macro|DMA_EEI_EEI4_MASK
DECL|DMA_EEI_EEI4_SHIFT|macro|DMA_EEI_EEI4_SHIFT
DECL|DMA_EEI_EEI4|macro|DMA_EEI_EEI4
DECL|DMA_EEI_EEI5_MASK|macro|DMA_EEI_EEI5_MASK
DECL|DMA_EEI_EEI5_SHIFT|macro|DMA_EEI_EEI5_SHIFT
DECL|DMA_EEI_EEI5|macro|DMA_EEI_EEI5
DECL|DMA_EEI_EEI6_MASK|macro|DMA_EEI_EEI6_MASK
DECL|DMA_EEI_EEI6_SHIFT|macro|DMA_EEI_EEI6_SHIFT
DECL|DMA_EEI_EEI6|macro|DMA_EEI_EEI6
DECL|DMA_EEI_EEI7_MASK|macro|DMA_EEI_EEI7_MASK
DECL|DMA_EEI_EEI7_SHIFT|macro|DMA_EEI_EEI7_SHIFT
DECL|DMA_EEI_EEI7|macro|DMA_EEI_EEI7
DECL|DMA_EEI_EEI8_MASK|macro|DMA_EEI_EEI8_MASK
DECL|DMA_EEI_EEI8_SHIFT|macro|DMA_EEI_EEI8_SHIFT
DECL|DMA_EEI_EEI8|macro|DMA_EEI_EEI8
DECL|DMA_EEI_EEI9_MASK|macro|DMA_EEI_EEI9_MASK
DECL|DMA_EEI_EEI9_SHIFT|macro|DMA_EEI_EEI9_SHIFT
DECL|DMA_EEI_EEI9|macro|DMA_EEI_EEI9
DECL|DMA_ERQ_ERQ0_MASK|macro|DMA_ERQ_ERQ0_MASK
DECL|DMA_ERQ_ERQ0_SHIFT|macro|DMA_ERQ_ERQ0_SHIFT
DECL|DMA_ERQ_ERQ0|macro|DMA_ERQ_ERQ0
DECL|DMA_ERQ_ERQ10_MASK|macro|DMA_ERQ_ERQ10_MASK
DECL|DMA_ERQ_ERQ10_SHIFT|macro|DMA_ERQ_ERQ10_SHIFT
DECL|DMA_ERQ_ERQ10|macro|DMA_ERQ_ERQ10
DECL|DMA_ERQ_ERQ11_MASK|macro|DMA_ERQ_ERQ11_MASK
DECL|DMA_ERQ_ERQ11_SHIFT|macro|DMA_ERQ_ERQ11_SHIFT
DECL|DMA_ERQ_ERQ11|macro|DMA_ERQ_ERQ11
DECL|DMA_ERQ_ERQ12_MASK|macro|DMA_ERQ_ERQ12_MASK
DECL|DMA_ERQ_ERQ12_SHIFT|macro|DMA_ERQ_ERQ12_SHIFT
DECL|DMA_ERQ_ERQ12|macro|DMA_ERQ_ERQ12
DECL|DMA_ERQ_ERQ13_MASK|macro|DMA_ERQ_ERQ13_MASK
DECL|DMA_ERQ_ERQ13_SHIFT|macro|DMA_ERQ_ERQ13_SHIFT
DECL|DMA_ERQ_ERQ13|macro|DMA_ERQ_ERQ13
DECL|DMA_ERQ_ERQ14_MASK|macro|DMA_ERQ_ERQ14_MASK
DECL|DMA_ERQ_ERQ14_SHIFT|macro|DMA_ERQ_ERQ14_SHIFT
DECL|DMA_ERQ_ERQ14|macro|DMA_ERQ_ERQ14
DECL|DMA_ERQ_ERQ15_MASK|macro|DMA_ERQ_ERQ15_MASK
DECL|DMA_ERQ_ERQ15_SHIFT|macro|DMA_ERQ_ERQ15_SHIFT
DECL|DMA_ERQ_ERQ15|macro|DMA_ERQ_ERQ15
DECL|DMA_ERQ_ERQ16_MASK|macro|DMA_ERQ_ERQ16_MASK
DECL|DMA_ERQ_ERQ16_SHIFT|macro|DMA_ERQ_ERQ16_SHIFT
DECL|DMA_ERQ_ERQ16|macro|DMA_ERQ_ERQ16
DECL|DMA_ERQ_ERQ17_MASK|macro|DMA_ERQ_ERQ17_MASK
DECL|DMA_ERQ_ERQ17_SHIFT|macro|DMA_ERQ_ERQ17_SHIFT
DECL|DMA_ERQ_ERQ17|macro|DMA_ERQ_ERQ17
DECL|DMA_ERQ_ERQ18_MASK|macro|DMA_ERQ_ERQ18_MASK
DECL|DMA_ERQ_ERQ18_SHIFT|macro|DMA_ERQ_ERQ18_SHIFT
DECL|DMA_ERQ_ERQ18|macro|DMA_ERQ_ERQ18
DECL|DMA_ERQ_ERQ19_MASK|macro|DMA_ERQ_ERQ19_MASK
DECL|DMA_ERQ_ERQ19_SHIFT|macro|DMA_ERQ_ERQ19_SHIFT
DECL|DMA_ERQ_ERQ19|macro|DMA_ERQ_ERQ19
DECL|DMA_ERQ_ERQ1_MASK|macro|DMA_ERQ_ERQ1_MASK
DECL|DMA_ERQ_ERQ1_SHIFT|macro|DMA_ERQ_ERQ1_SHIFT
DECL|DMA_ERQ_ERQ1|macro|DMA_ERQ_ERQ1
DECL|DMA_ERQ_ERQ20_MASK|macro|DMA_ERQ_ERQ20_MASK
DECL|DMA_ERQ_ERQ20_SHIFT|macro|DMA_ERQ_ERQ20_SHIFT
DECL|DMA_ERQ_ERQ20|macro|DMA_ERQ_ERQ20
DECL|DMA_ERQ_ERQ21_MASK|macro|DMA_ERQ_ERQ21_MASK
DECL|DMA_ERQ_ERQ21_SHIFT|macro|DMA_ERQ_ERQ21_SHIFT
DECL|DMA_ERQ_ERQ21|macro|DMA_ERQ_ERQ21
DECL|DMA_ERQ_ERQ22_MASK|macro|DMA_ERQ_ERQ22_MASK
DECL|DMA_ERQ_ERQ22_SHIFT|macro|DMA_ERQ_ERQ22_SHIFT
DECL|DMA_ERQ_ERQ22|macro|DMA_ERQ_ERQ22
DECL|DMA_ERQ_ERQ23_MASK|macro|DMA_ERQ_ERQ23_MASK
DECL|DMA_ERQ_ERQ23_SHIFT|macro|DMA_ERQ_ERQ23_SHIFT
DECL|DMA_ERQ_ERQ23|macro|DMA_ERQ_ERQ23
DECL|DMA_ERQ_ERQ24_MASK|macro|DMA_ERQ_ERQ24_MASK
DECL|DMA_ERQ_ERQ24_SHIFT|macro|DMA_ERQ_ERQ24_SHIFT
DECL|DMA_ERQ_ERQ24|macro|DMA_ERQ_ERQ24
DECL|DMA_ERQ_ERQ25_MASK|macro|DMA_ERQ_ERQ25_MASK
DECL|DMA_ERQ_ERQ25_SHIFT|macro|DMA_ERQ_ERQ25_SHIFT
DECL|DMA_ERQ_ERQ25|macro|DMA_ERQ_ERQ25
DECL|DMA_ERQ_ERQ26_MASK|macro|DMA_ERQ_ERQ26_MASK
DECL|DMA_ERQ_ERQ26_SHIFT|macro|DMA_ERQ_ERQ26_SHIFT
DECL|DMA_ERQ_ERQ26|macro|DMA_ERQ_ERQ26
DECL|DMA_ERQ_ERQ27_MASK|macro|DMA_ERQ_ERQ27_MASK
DECL|DMA_ERQ_ERQ27_SHIFT|macro|DMA_ERQ_ERQ27_SHIFT
DECL|DMA_ERQ_ERQ27|macro|DMA_ERQ_ERQ27
DECL|DMA_ERQ_ERQ28_MASK|macro|DMA_ERQ_ERQ28_MASK
DECL|DMA_ERQ_ERQ28_SHIFT|macro|DMA_ERQ_ERQ28_SHIFT
DECL|DMA_ERQ_ERQ28|macro|DMA_ERQ_ERQ28
DECL|DMA_ERQ_ERQ29_MASK|macro|DMA_ERQ_ERQ29_MASK
DECL|DMA_ERQ_ERQ29_SHIFT|macro|DMA_ERQ_ERQ29_SHIFT
DECL|DMA_ERQ_ERQ29|macro|DMA_ERQ_ERQ29
DECL|DMA_ERQ_ERQ2_MASK|macro|DMA_ERQ_ERQ2_MASK
DECL|DMA_ERQ_ERQ2_SHIFT|macro|DMA_ERQ_ERQ2_SHIFT
DECL|DMA_ERQ_ERQ2|macro|DMA_ERQ_ERQ2
DECL|DMA_ERQ_ERQ30_MASK|macro|DMA_ERQ_ERQ30_MASK
DECL|DMA_ERQ_ERQ30_SHIFT|macro|DMA_ERQ_ERQ30_SHIFT
DECL|DMA_ERQ_ERQ30|macro|DMA_ERQ_ERQ30
DECL|DMA_ERQ_ERQ31_MASK|macro|DMA_ERQ_ERQ31_MASK
DECL|DMA_ERQ_ERQ31_SHIFT|macro|DMA_ERQ_ERQ31_SHIFT
DECL|DMA_ERQ_ERQ31|macro|DMA_ERQ_ERQ31
DECL|DMA_ERQ_ERQ3_MASK|macro|DMA_ERQ_ERQ3_MASK
DECL|DMA_ERQ_ERQ3_SHIFT|macro|DMA_ERQ_ERQ3_SHIFT
DECL|DMA_ERQ_ERQ3|macro|DMA_ERQ_ERQ3
DECL|DMA_ERQ_ERQ4_MASK|macro|DMA_ERQ_ERQ4_MASK
DECL|DMA_ERQ_ERQ4_SHIFT|macro|DMA_ERQ_ERQ4_SHIFT
DECL|DMA_ERQ_ERQ4|macro|DMA_ERQ_ERQ4
DECL|DMA_ERQ_ERQ5_MASK|macro|DMA_ERQ_ERQ5_MASK
DECL|DMA_ERQ_ERQ5_SHIFT|macro|DMA_ERQ_ERQ5_SHIFT
DECL|DMA_ERQ_ERQ5|macro|DMA_ERQ_ERQ5
DECL|DMA_ERQ_ERQ6_MASK|macro|DMA_ERQ_ERQ6_MASK
DECL|DMA_ERQ_ERQ6_SHIFT|macro|DMA_ERQ_ERQ6_SHIFT
DECL|DMA_ERQ_ERQ6|macro|DMA_ERQ_ERQ6
DECL|DMA_ERQ_ERQ7_MASK|macro|DMA_ERQ_ERQ7_MASK
DECL|DMA_ERQ_ERQ7_SHIFT|macro|DMA_ERQ_ERQ7_SHIFT
DECL|DMA_ERQ_ERQ7|macro|DMA_ERQ_ERQ7
DECL|DMA_ERQ_ERQ8_MASK|macro|DMA_ERQ_ERQ8_MASK
DECL|DMA_ERQ_ERQ8_SHIFT|macro|DMA_ERQ_ERQ8_SHIFT
DECL|DMA_ERQ_ERQ8|macro|DMA_ERQ_ERQ8
DECL|DMA_ERQ_ERQ9_MASK|macro|DMA_ERQ_ERQ9_MASK
DECL|DMA_ERQ_ERQ9_SHIFT|macro|DMA_ERQ_ERQ9_SHIFT
DECL|DMA_ERQ_ERQ9|macro|DMA_ERQ_ERQ9
DECL|DMA_ERROR_IRQS|macro|DMA_ERROR_IRQS
DECL|DMA_ERROR_IRQn|enumerator|DMA_ERROR_IRQn = 16, /**< DMA error interrupt channels 0-15 / 16-31 */
DECL|DMA_ERR_ERR0_MASK|macro|DMA_ERR_ERR0_MASK
DECL|DMA_ERR_ERR0_SHIFT|macro|DMA_ERR_ERR0_SHIFT
DECL|DMA_ERR_ERR0|macro|DMA_ERR_ERR0
DECL|DMA_ERR_ERR10_MASK|macro|DMA_ERR_ERR10_MASK
DECL|DMA_ERR_ERR10_SHIFT|macro|DMA_ERR_ERR10_SHIFT
DECL|DMA_ERR_ERR10|macro|DMA_ERR_ERR10
DECL|DMA_ERR_ERR11_MASK|macro|DMA_ERR_ERR11_MASK
DECL|DMA_ERR_ERR11_SHIFT|macro|DMA_ERR_ERR11_SHIFT
DECL|DMA_ERR_ERR11|macro|DMA_ERR_ERR11
DECL|DMA_ERR_ERR12_MASK|macro|DMA_ERR_ERR12_MASK
DECL|DMA_ERR_ERR12_SHIFT|macro|DMA_ERR_ERR12_SHIFT
DECL|DMA_ERR_ERR12|macro|DMA_ERR_ERR12
DECL|DMA_ERR_ERR13_MASK|macro|DMA_ERR_ERR13_MASK
DECL|DMA_ERR_ERR13_SHIFT|macro|DMA_ERR_ERR13_SHIFT
DECL|DMA_ERR_ERR13|macro|DMA_ERR_ERR13
DECL|DMA_ERR_ERR14_MASK|macro|DMA_ERR_ERR14_MASK
DECL|DMA_ERR_ERR14_SHIFT|macro|DMA_ERR_ERR14_SHIFT
DECL|DMA_ERR_ERR14|macro|DMA_ERR_ERR14
DECL|DMA_ERR_ERR15_MASK|macro|DMA_ERR_ERR15_MASK
DECL|DMA_ERR_ERR15_SHIFT|macro|DMA_ERR_ERR15_SHIFT
DECL|DMA_ERR_ERR15|macro|DMA_ERR_ERR15
DECL|DMA_ERR_ERR16_MASK|macro|DMA_ERR_ERR16_MASK
DECL|DMA_ERR_ERR16_SHIFT|macro|DMA_ERR_ERR16_SHIFT
DECL|DMA_ERR_ERR16|macro|DMA_ERR_ERR16
DECL|DMA_ERR_ERR17_MASK|macro|DMA_ERR_ERR17_MASK
DECL|DMA_ERR_ERR17_SHIFT|macro|DMA_ERR_ERR17_SHIFT
DECL|DMA_ERR_ERR17|macro|DMA_ERR_ERR17
DECL|DMA_ERR_ERR18_MASK|macro|DMA_ERR_ERR18_MASK
DECL|DMA_ERR_ERR18_SHIFT|macro|DMA_ERR_ERR18_SHIFT
DECL|DMA_ERR_ERR18|macro|DMA_ERR_ERR18
DECL|DMA_ERR_ERR19_MASK|macro|DMA_ERR_ERR19_MASK
DECL|DMA_ERR_ERR19_SHIFT|macro|DMA_ERR_ERR19_SHIFT
DECL|DMA_ERR_ERR19|macro|DMA_ERR_ERR19
DECL|DMA_ERR_ERR1_MASK|macro|DMA_ERR_ERR1_MASK
DECL|DMA_ERR_ERR1_SHIFT|macro|DMA_ERR_ERR1_SHIFT
DECL|DMA_ERR_ERR1|macro|DMA_ERR_ERR1
DECL|DMA_ERR_ERR20_MASK|macro|DMA_ERR_ERR20_MASK
DECL|DMA_ERR_ERR20_SHIFT|macro|DMA_ERR_ERR20_SHIFT
DECL|DMA_ERR_ERR20|macro|DMA_ERR_ERR20
DECL|DMA_ERR_ERR21_MASK|macro|DMA_ERR_ERR21_MASK
DECL|DMA_ERR_ERR21_SHIFT|macro|DMA_ERR_ERR21_SHIFT
DECL|DMA_ERR_ERR21|macro|DMA_ERR_ERR21
DECL|DMA_ERR_ERR22_MASK|macro|DMA_ERR_ERR22_MASK
DECL|DMA_ERR_ERR22_SHIFT|macro|DMA_ERR_ERR22_SHIFT
DECL|DMA_ERR_ERR22|macro|DMA_ERR_ERR22
DECL|DMA_ERR_ERR23_MASK|macro|DMA_ERR_ERR23_MASK
DECL|DMA_ERR_ERR23_SHIFT|macro|DMA_ERR_ERR23_SHIFT
DECL|DMA_ERR_ERR23|macro|DMA_ERR_ERR23
DECL|DMA_ERR_ERR24_MASK|macro|DMA_ERR_ERR24_MASK
DECL|DMA_ERR_ERR24_SHIFT|macro|DMA_ERR_ERR24_SHIFT
DECL|DMA_ERR_ERR24|macro|DMA_ERR_ERR24
DECL|DMA_ERR_ERR25_MASK|macro|DMA_ERR_ERR25_MASK
DECL|DMA_ERR_ERR25_SHIFT|macro|DMA_ERR_ERR25_SHIFT
DECL|DMA_ERR_ERR25|macro|DMA_ERR_ERR25
DECL|DMA_ERR_ERR26_MASK|macro|DMA_ERR_ERR26_MASK
DECL|DMA_ERR_ERR26_SHIFT|macro|DMA_ERR_ERR26_SHIFT
DECL|DMA_ERR_ERR26|macro|DMA_ERR_ERR26
DECL|DMA_ERR_ERR27_MASK|macro|DMA_ERR_ERR27_MASK
DECL|DMA_ERR_ERR27_SHIFT|macro|DMA_ERR_ERR27_SHIFT
DECL|DMA_ERR_ERR27|macro|DMA_ERR_ERR27
DECL|DMA_ERR_ERR28_MASK|macro|DMA_ERR_ERR28_MASK
DECL|DMA_ERR_ERR28_SHIFT|macro|DMA_ERR_ERR28_SHIFT
DECL|DMA_ERR_ERR28|macro|DMA_ERR_ERR28
DECL|DMA_ERR_ERR29_MASK|macro|DMA_ERR_ERR29_MASK
DECL|DMA_ERR_ERR29_SHIFT|macro|DMA_ERR_ERR29_SHIFT
DECL|DMA_ERR_ERR29|macro|DMA_ERR_ERR29
DECL|DMA_ERR_ERR2_MASK|macro|DMA_ERR_ERR2_MASK
DECL|DMA_ERR_ERR2_SHIFT|macro|DMA_ERR_ERR2_SHIFT
DECL|DMA_ERR_ERR2|macro|DMA_ERR_ERR2
DECL|DMA_ERR_ERR30_MASK|macro|DMA_ERR_ERR30_MASK
DECL|DMA_ERR_ERR30_SHIFT|macro|DMA_ERR_ERR30_SHIFT
DECL|DMA_ERR_ERR30|macro|DMA_ERR_ERR30
DECL|DMA_ERR_ERR31_MASK|macro|DMA_ERR_ERR31_MASK
DECL|DMA_ERR_ERR31_SHIFT|macro|DMA_ERR_ERR31_SHIFT
DECL|DMA_ERR_ERR31|macro|DMA_ERR_ERR31
DECL|DMA_ERR_ERR3_MASK|macro|DMA_ERR_ERR3_MASK
DECL|DMA_ERR_ERR3_SHIFT|macro|DMA_ERR_ERR3_SHIFT
DECL|DMA_ERR_ERR3|macro|DMA_ERR_ERR3
DECL|DMA_ERR_ERR4_MASK|macro|DMA_ERR_ERR4_MASK
DECL|DMA_ERR_ERR4_SHIFT|macro|DMA_ERR_ERR4_SHIFT
DECL|DMA_ERR_ERR4|macro|DMA_ERR_ERR4
DECL|DMA_ERR_ERR5_MASK|macro|DMA_ERR_ERR5_MASK
DECL|DMA_ERR_ERR5_SHIFT|macro|DMA_ERR_ERR5_SHIFT
DECL|DMA_ERR_ERR5|macro|DMA_ERR_ERR5
DECL|DMA_ERR_ERR6_MASK|macro|DMA_ERR_ERR6_MASK
DECL|DMA_ERR_ERR6_SHIFT|macro|DMA_ERR_ERR6_SHIFT
DECL|DMA_ERR_ERR6|macro|DMA_ERR_ERR6
DECL|DMA_ERR_ERR7_MASK|macro|DMA_ERR_ERR7_MASK
DECL|DMA_ERR_ERR7_SHIFT|macro|DMA_ERR_ERR7_SHIFT
DECL|DMA_ERR_ERR7|macro|DMA_ERR_ERR7
DECL|DMA_ERR_ERR8_MASK|macro|DMA_ERR_ERR8_MASK
DECL|DMA_ERR_ERR8_SHIFT|macro|DMA_ERR_ERR8_SHIFT
DECL|DMA_ERR_ERR8|macro|DMA_ERR_ERR8
DECL|DMA_ERR_ERR9_MASK|macro|DMA_ERR_ERR9_MASK
DECL|DMA_ERR_ERR9_SHIFT|macro|DMA_ERR_ERR9_SHIFT
DECL|DMA_ERR_ERR9|macro|DMA_ERR_ERR9
DECL|DMA_ES_CPE_MASK|macro|DMA_ES_CPE_MASK
DECL|DMA_ES_CPE_SHIFT|macro|DMA_ES_CPE_SHIFT
DECL|DMA_ES_CPE|macro|DMA_ES_CPE
DECL|DMA_ES_DAE_MASK|macro|DMA_ES_DAE_MASK
DECL|DMA_ES_DAE_SHIFT|macro|DMA_ES_DAE_SHIFT
DECL|DMA_ES_DAE|macro|DMA_ES_DAE
DECL|DMA_ES_DBE_MASK|macro|DMA_ES_DBE_MASK
DECL|DMA_ES_DBE_SHIFT|macro|DMA_ES_DBE_SHIFT
DECL|DMA_ES_DBE|macro|DMA_ES_DBE
DECL|DMA_ES_DOE_MASK|macro|DMA_ES_DOE_MASK
DECL|DMA_ES_DOE_SHIFT|macro|DMA_ES_DOE_SHIFT
DECL|DMA_ES_DOE|macro|DMA_ES_DOE
DECL|DMA_ES_ECX_MASK|macro|DMA_ES_ECX_MASK
DECL|DMA_ES_ECX_SHIFT|macro|DMA_ES_ECX_SHIFT
DECL|DMA_ES_ECX|macro|DMA_ES_ECX
DECL|DMA_ES_ERRCHN_MASK|macro|DMA_ES_ERRCHN_MASK
DECL|DMA_ES_ERRCHN_SHIFT|macro|DMA_ES_ERRCHN_SHIFT
DECL|DMA_ES_ERRCHN|macro|DMA_ES_ERRCHN
DECL|DMA_ES_GPE_MASK|macro|DMA_ES_GPE_MASK
DECL|DMA_ES_GPE_SHIFT|macro|DMA_ES_GPE_SHIFT
DECL|DMA_ES_GPE|macro|DMA_ES_GPE
DECL|DMA_ES_NCE_MASK|macro|DMA_ES_NCE_MASK
DECL|DMA_ES_NCE_SHIFT|macro|DMA_ES_NCE_SHIFT
DECL|DMA_ES_NCE|macro|DMA_ES_NCE
DECL|DMA_ES_SAE_MASK|macro|DMA_ES_SAE_MASK
DECL|DMA_ES_SAE_SHIFT|macro|DMA_ES_SAE_SHIFT
DECL|DMA_ES_SAE|macro|DMA_ES_SAE
DECL|DMA_ES_SBE_MASK|macro|DMA_ES_SBE_MASK
DECL|DMA_ES_SBE_SHIFT|macro|DMA_ES_SBE_SHIFT
DECL|DMA_ES_SBE|macro|DMA_ES_SBE
DECL|DMA_ES_SGE_MASK|macro|DMA_ES_SGE_MASK
DECL|DMA_ES_SGE_SHIFT|macro|DMA_ES_SGE_SHIFT
DECL|DMA_ES_SGE|macro|DMA_ES_SGE
DECL|DMA_ES_SOE_MASK|macro|DMA_ES_SOE_MASK
DECL|DMA_ES_SOE_SHIFT|macro|DMA_ES_SOE_SHIFT
DECL|DMA_ES_SOE|macro|DMA_ES_SOE
DECL|DMA_ES_VLD_MASK|macro|DMA_ES_VLD_MASK
DECL|DMA_ES_VLD_SHIFT|macro|DMA_ES_VLD_SHIFT
DECL|DMA_ES_VLD|macro|DMA_ES_VLD
DECL|DMA_HRS_HRS0_MASK|macro|DMA_HRS_HRS0_MASK
DECL|DMA_HRS_HRS0_SHIFT|macro|DMA_HRS_HRS0_SHIFT
DECL|DMA_HRS_HRS0|macro|DMA_HRS_HRS0
DECL|DMA_HRS_HRS10_MASK|macro|DMA_HRS_HRS10_MASK
DECL|DMA_HRS_HRS10_SHIFT|macro|DMA_HRS_HRS10_SHIFT
DECL|DMA_HRS_HRS10|macro|DMA_HRS_HRS10
DECL|DMA_HRS_HRS11_MASK|macro|DMA_HRS_HRS11_MASK
DECL|DMA_HRS_HRS11_SHIFT|macro|DMA_HRS_HRS11_SHIFT
DECL|DMA_HRS_HRS11|macro|DMA_HRS_HRS11
DECL|DMA_HRS_HRS12_MASK|macro|DMA_HRS_HRS12_MASK
DECL|DMA_HRS_HRS12_SHIFT|macro|DMA_HRS_HRS12_SHIFT
DECL|DMA_HRS_HRS12|macro|DMA_HRS_HRS12
DECL|DMA_HRS_HRS13_MASK|macro|DMA_HRS_HRS13_MASK
DECL|DMA_HRS_HRS13_SHIFT|macro|DMA_HRS_HRS13_SHIFT
DECL|DMA_HRS_HRS13|macro|DMA_HRS_HRS13
DECL|DMA_HRS_HRS14_MASK|macro|DMA_HRS_HRS14_MASK
DECL|DMA_HRS_HRS14_SHIFT|macro|DMA_HRS_HRS14_SHIFT
DECL|DMA_HRS_HRS14|macro|DMA_HRS_HRS14
DECL|DMA_HRS_HRS15_MASK|macro|DMA_HRS_HRS15_MASK
DECL|DMA_HRS_HRS15_SHIFT|macro|DMA_HRS_HRS15_SHIFT
DECL|DMA_HRS_HRS15|macro|DMA_HRS_HRS15
DECL|DMA_HRS_HRS16_MASK|macro|DMA_HRS_HRS16_MASK
DECL|DMA_HRS_HRS16_SHIFT|macro|DMA_HRS_HRS16_SHIFT
DECL|DMA_HRS_HRS16|macro|DMA_HRS_HRS16
DECL|DMA_HRS_HRS17_MASK|macro|DMA_HRS_HRS17_MASK
DECL|DMA_HRS_HRS17_SHIFT|macro|DMA_HRS_HRS17_SHIFT
DECL|DMA_HRS_HRS17|macro|DMA_HRS_HRS17
DECL|DMA_HRS_HRS18_MASK|macro|DMA_HRS_HRS18_MASK
DECL|DMA_HRS_HRS18_SHIFT|macro|DMA_HRS_HRS18_SHIFT
DECL|DMA_HRS_HRS18|macro|DMA_HRS_HRS18
DECL|DMA_HRS_HRS19_MASK|macro|DMA_HRS_HRS19_MASK
DECL|DMA_HRS_HRS19_SHIFT|macro|DMA_HRS_HRS19_SHIFT
DECL|DMA_HRS_HRS19|macro|DMA_HRS_HRS19
DECL|DMA_HRS_HRS1_MASK|macro|DMA_HRS_HRS1_MASK
DECL|DMA_HRS_HRS1_SHIFT|macro|DMA_HRS_HRS1_SHIFT
DECL|DMA_HRS_HRS1|macro|DMA_HRS_HRS1
DECL|DMA_HRS_HRS20_MASK|macro|DMA_HRS_HRS20_MASK
DECL|DMA_HRS_HRS20_SHIFT|macro|DMA_HRS_HRS20_SHIFT
DECL|DMA_HRS_HRS20|macro|DMA_HRS_HRS20
DECL|DMA_HRS_HRS21_MASK|macro|DMA_HRS_HRS21_MASK
DECL|DMA_HRS_HRS21_SHIFT|macro|DMA_HRS_HRS21_SHIFT
DECL|DMA_HRS_HRS21|macro|DMA_HRS_HRS21
DECL|DMA_HRS_HRS22_MASK|macro|DMA_HRS_HRS22_MASK
DECL|DMA_HRS_HRS22_SHIFT|macro|DMA_HRS_HRS22_SHIFT
DECL|DMA_HRS_HRS22|macro|DMA_HRS_HRS22
DECL|DMA_HRS_HRS23_MASK|macro|DMA_HRS_HRS23_MASK
DECL|DMA_HRS_HRS23_SHIFT|macro|DMA_HRS_HRS23_SHIFT
DECL|DMA_HRS_HRS23|macro|DMA_HRS_HRS23
DECL|DMA_HRS_HRS24_MASK|macro|DMA_HRS_HRS24_MASK
DECL|DMA_HRS_HRS24_SHIFT|macro|DMA_HRS_HRS24_SHIFT
DECL|DMA_HRS_HRS24|macro|DMA_HRS_HRS24
DECL|DMA_HRS_HRS25_MASK|macro|DMA_HRS_HRS25_MASK
DECL|DMA_HRS_HRS25_SHIFT|macro|DMA_HRS_HRS25_SHIFT
DECL|DMA_HRS_HRS25|macro|DMA_HRS_HRS25
DECL|DMA_HRS_HRS26_MASK|macro|DMA_HRS_HRS26_MASK
DECL|DMA_HRS_HRS26_SHIFT|macro|DMA_HRS_HRS26_SHIFT
DECL|DMA_HRS_HRS26|macro|DMA_HRS_HRS26
DECL|DMA_HRS_HRS27_MASK|macro|DMA_HRS_HRS27_MASK
DECL|DMA_HRS_HRS27_SHIFT|macro|DMA_HRS_HRS27_SHIFT
DECL|DMA_HRS_HRS27|macro|DMA_HRS_HRS27
DECL|DMA_HRS_HRS28_MASK|macro|DMA_HRS_HRS28_MASK
DECL|DMA_HRS_HRS28_SHIFT|macro|DMA_HRS_HRS28_SHIFT
DECL|DMA_HRS_HRS28|macro|DMA_HRS_HRS28
DECL|DMA_HRS_HRS29_MASK|macro|DMA_HRS_HRS29_MASK
DECL|DMA_HRS_HRS29_SHIFT|macro|DMA_HRS_HRS29_SHIFT
DECL|DMA_HRS_HRS29|macro|DMA_HRS_HRS29
DECL|DMA_HRS_HRS2_MASK|macro|DMA_HRS_HRS2_MASK
DECL|DMA_HRS_HRS2_SHIFT|macro|DMA_HRS_HRS2_SHIFT
DECL|DMA_HRS_HRS2|macro|DMA_HRS_HRS2
DECL|DMA_HRS_HRS30_MASK|macro|DMA_HRS_HRS30_MASK
DECL|DMA_HRS_HRS30_SHIFT|macro|DMA_HRS_HRS30_SHIFT
DECL|DMA_HRS_HRS30|macro|DMA_HRS_HRS30
DECL|DMA_HRS_HRS31_MASK|macro|DMA_HRS_HRS31_MASK
DECL|DMA_HRS_HRS31_SHIFT|macro|DMA_HRS_HRS31_SHIFT
DECL|DMA_HRS_HRS31|macro|DMA_HRS_HRS31
DECL|DMA_HRS_HRS3_MASK|macro|DMA_HRS_HRS3_MASK
DECL|DMA_HRS_HRS3_SHIFT|macro|DMA_HRS_HRS3_SHIFT
DECL|DMA_HRS_HRS3|macro|DMA_HRS_HRS3
DECL|DMA_HRS_HRS4_MASK|macro|DMA_HRS_HRS4_MASK
DECL|DMA_HRS_HRS4_SHIFT|macro|DMA_HRS_HRS4_SHIFT
DECL|DMA_HRS_HRS4|macro|DMA_HRS_HRS4
DECL|DMA_HRS_HRS5_MASK|macro|DMA_HRS_HRS5_MASK
DECL|DMA_HRS_HRS5_SHIFT|macro|DMA_HRS_HRS5_SHIFT
DECL|DMA_HRS_HRS5|macro|DMA_HRS_HRS5
DECL|DMA_HRS_HRS6_MASK|macro|DMA_HRS_HRS6_MASK
DECL|DMA_HRS_HRS6_SHIFT|macro|DMA_HRS_HRS6_SHIFT
DECL|DMA_HRS_HRS6|macro|DMA_HRS_HRS6
DECL|DMA_HRS_HRS7_MASK|macro|DMA_HRS_HRS7_MASK
DECL|DMA_HRS_HRS7_SHIFT|macro|DMA_HRS_HRS7_SHIFT
DECL|DMA_HRS_HRS7|macro|DMA_HRS_HRS7
DECL|DMA_HRS_HRS8_MASK|macro|DMA_HRS_HRS8_MASK
DECL|DMA_HRS_HRS8_SHIFT|macro|DMA_HRS_HRS8_SHIFT
DECL|DMA_HRS_HRS8|macro|DMA_HRS_HRS8
DECL|DMA_HRS_HRS9_MASK|macro|DMA_HRS_HRS9_MASK
DECL|DMA_HRS_HRS9_SHIFT|macro|DMA_HRS_HRS9_SHIFT
DECL|DMA_HRS_HRS9|macro|DMA_HRS_HRS9
DECL|DMA_INT_INT0_MASK|macro|DMA_INT_INT0_MASK
DECL|DMA_INT_INT0_SHIFT|macro|DMA_INT_INT0_SHIFT
DECL|DMA_INT_INT0|macro|DMA_INT_INT0
DECL|DMA_INT_INT10_MASK|macro|DMA_INT_INT10_MASK
DECL|DMA_INT_INT10_SHIFT|macro|DMA_INT_INT10_SHIFT
DECL|DMA_INT_INT10|macro|DMA_INT_INT10
DECL|DMA_INT_INT11_MASK|macro|DMA_INT_INT11_MASK
DECL|DMA_INT_INT11_SHIFT|macro|DMA_INT_INT11_SHIFT
DECL|DMA_INT_INT11|macro|DMA_INT_INT11
DECL|DMA_INT_INT12_MASK|macro|DMA_INT_INT12_MASK
DECL|DMA_INT_INT12_SHIFT|macro|DMA_INT_INT12_SHIFT
DECL|DMA_INT_INT12|macro|DMA_INT_INT12
DECL|DMA_INT_INT13_MASK|macro|DMA_INT_INT13_MASK
DECL|DMA_INT_INT13_SHIFT|macro|DMA_INT_INT13_SHIFT
DECL|DMA_INT_INT13|macro|DMA_INT_INT13
DECL|DMA_INT_INT14_MASK|macro|DMA_INT_INT14_MASK
DECL|DMA_INT_INT14_SHIFT|macro|DMA_INT_INT14_SHIFT
DECL|DMA_INT_INT14|macro|DMA_INT_INT14
DECL|DMA_INT_INT15_MASK|macro|DMA_INT_INT15_MASK
DECL|DMA_INT_INT15_SHIFT|macro|DMA_INT_INT15_SHIFT
DECL|DMA_INT_INT15|macro|DMA_INT_INT15
DECL|DMA_INT_INT16_MASK|macro|DMA_INT_INT16_MASK
DECL|DMA_INT_INT16_SHIFT|macro|DMA_INT_INT16_SHIFT
DECL|DMA_INT_INT16|macro|DMA_INT_INT16
DECL|DMA_INT_INT17_MASK|macro|DMA_INT_INT17_MASK
DECL|DMA_INT_INT17_SHIFT|macro|DMA_INT_INT17_SHIFT
DECL|DMA_INT_INT17|macro|DMA_INT_INT17
DECL|DMA_INT_INT18_MASK|macro|DMA_INT_INT18_MASK
DECL|DMA_INT_INT18_SHIFT|macro|DMA_INT_INT18_SHIFT
DECL|DMA_INT_INT18|macro|DMA_INT_INT18
DECL|DMA_INT_INT19_MASK|macro|DMA_INT_INT19_MASK
DECL|DMA_INT_INT19_SHIFT|macro|DMA_INT_INT19_SHIFT
DECL|DMA_INT_INT19|macro|DMA_INT_INT19
DECL|DMA_INT_INT1_MASK|macro|DMA_INT_INT1_MASK
DECL|DMA_INT_INT1_SHIFT|macro|DMA_INT_INT1_SHIFT
DECL|DMA_INT_INT1|macro|DMA_INT_INT1
DECL|DMA_INT_INT20_MASK|macro|DMA_INT_INT20_MASK
DECL|DMA_INT_INT20_SHIFT|macro|DMA_INT_INT20_SHIFT
DECL|DMA_INT_INT20|macro|DMA_INT_INT20
DECL|DMA_INT_INT21_MASK|macro|DMA_INT_INT21_MASK
DECL|DMA_INT_INT21_SHIFT|macro|DMA_INT_INT21_SHIFT
DECL|DMA_INT_INT21|macro|DMA_INT_INT21
DECL|DMA_INT_INT22_MASK|macro|DMA_INT_INT22_MASK
DECL|DMA_INT_INT22_SHIFT|macro|DMA_INT_INT22_SHIFT
DECL|DMA_INT_INT22|macro|DMA_INT_INT22
DECL|DMA_INT_INT23_MASK|macro|DMA_INT_INT23_MASK
DECL|DMA_INT_INT23_SHIFT|macro|DMA_INT_INT23_SHIFT
DECL|DMA_INT_INT23|macro|DMA_INT_INT23
DECL|DMA_INT_INT24_MASK|macro|DMA_INT_INT24_MASK
DECL|DMA_INT_INT24_SHIFT|macro|DMA_INT_INT24_SHIFT
DECL|DMA_INT_INT24|macro|DMA_INT_INT24
DECL|DMA_INT_INT25_MASK|macro|DMA_INT_INT25_MASK
DECL|DMA_INT_INT25_SHIFT|macro|DMA_INT_INT25_SHIFT
DECL|DMA_INT_INT25|macro|DMA_INT_INT25
DECL|DMA_INT_INT26_MASK|macro|DMA_INT_INT26_MASK
DECL|DMA_INT_INT26_SHIFT|macro|DMA_INT_INT26_SHIFT
DECL|DMA_INT_INT26|macro|DMA_INT_INT26
DECL|DMA_INT_INT27_MASK|macro|DMA_INT_INT27_MASK
DECL|DMA_INT_INT27_SHIFT|macro|DMA_INT_INT27_SHIFT
DECL|DMA_INT_INT27|macro|DMA_INT_INT27
DECL|DMA_INT_INT28_MASK|macro|DMA_INT_INT28_MASK
DECL|DMA_INT_INT28_SHIFT|macro|DMA_INT_INT28_SHIFT
DECL|DMA_INT_INT28|macro|DMA_INT_INT28
DECL|DMA_INT_INT29_MASK|macro|DMA_INT_INT29_MASK
DECL|DMA_INT_INT29_SHIFT|macro|DMA_INT_INT29_SHIFT
DECL|DMA_INT_INT29|macro|DMA_INT_INT29
DECL|DMA_INT_INT2_MASK|macro|DMA_INT_INT2_MASK
DECL|DMA_INT_INT2_SHIFT|macro|DMA_INT_INT2_SHIFT
DECL|DMA_INT_INT2|macro|DMA_INT_INT2
DECL|DMA_INT_INT30_MASK|macro|DMA_INT_INT30_MASK
DECL|DMA_INT_INT30_SHIFT|macro|DMA_INT_INT30_SHIFT
DECL|DMA_INT_INT30|macro|DMA_INT_INT30
DECL|DMA_INT_INT31_MASK|macro|DMA_INT_INT31_MASK
DECL|DMA_INT_INT31_SHIFT|macro|DMA_INT_INT31_SHIFT
DECL|DMA_INT_INT31|macro|DMA_INT_INT31
DECL|DMA_INT_INT3_MASK|macro|DMA_INT_INT3_MASK
DECL|DMA_INT_INT3_SHIFT|macro|DMA_INT_INT3_SHIFT
DECL|DMA_INT_INT3|macro|DMA_INT_INT3
DECL|DMA_INT_INT4_MASK|macro|DMA_INT_INT4_MASK
DECL|DMA_INT_INT4_SHIFT|macro|DMA_INT_INT4_SHIFT
DECL|DMA_INT_INT4|macro|DMA_INT_INT4
DECL|DMA_INT_INT5_MASK|macro|DMA_INT_INT5_MASK
DECL|DMA_INT_INT5_SHIFT|macro|DMA_INT_INT5_SHIFT
DECL|DMA_INT_INT5|macro|DMA_INT_INT5
DECL|DMA_INT_INT6_MASK|macro|DMA_INT_INT6_MASK
DECL|DMA_INT_INT6_SHIFT|macro|DMA_INT_INT6_SHIFT
DECL|DMA_INT_INT6|macro|DMA_INT_INT6
DECL|DMA_INT_INT7_MASK|macro|DMA_INT_INT7_MASK
DECL|DMA_INT_INT7_SHIFT|macro|DMA_INT_INT7_SHIFT
DECL|DMA_INT_INT7|macro|DMA_INT_INT7
DECL|DMA_INT_INT8_MASK|macro|DMA_INT_INT8_MASK
DECL|DMA_INT_INT8_SHIFT|macro|DMA_INT_INT8_SHIFT
DECL|DMA_INT_INT8|macro|DMA_INT_INT8
DECL|DMA_INT_INT9_MASK|macro|DMA_INT_INT9_MASK
DECL|DMA_INT_INT9_SHIFT|macro|DMA_INT_INT9_SHIFT
DECL|DMA_INT_INT9|macro|DMA_INT_INT9
DECL|DMA_NBYTES_MLNO_COUNT|macro|DMA_NBYTES_MLNO_COUNT
DECL|DMA_NBYTES_MLNO_NBYTES_MASK|macro|DMA_NBYTES_MLNO_NBYTES_MASK
DECL|DMA_NBYTES_MLNO_NBYTES_SHIFT|macro|DMA_NBYTES_MLNO_NBYTES_SHIFT
DECL|DMA_NBYTES_MLNO_NBYTES|macro|DMA_NBYTES_MLNO_NBYTES
DECL|DMA_NBYTES_MLOFFNO_COUNT|macro|DMA_NBYTES_MLOFFNO_COUNT
DECL|DMA_NBYTES_MLOFFNO_DMLOE_MASK|macro|DMA_NBYTES_MLOFFNO_DMLOE_MASK
DECL|DMA_NBYTES_MLOFFNO_DMLOE_SHIFT|macro|DMA_NBYTES_MLOFFNO_DMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFNO_DMLOE|macro|DMA_NBYTES_MLOFFNO_DMLOE
DECL|DMA_NBYTES_MLOFFNO_NBYTES_MASK|macro|DMA_NBYTES_MLOFFNO_NBYTES_MASK
DECL|DMA_NBYTES_MLOFFNO_NBYTES_SHIFT|macro|DMA_NBYTES_MLOFFNO_NBYTES_SHIFT
DECL|DMA_NBYTES_MLOFFNO_NBYTES|macro|DMA_NBYTES_MLOFFNO_NBYTES
DECL|DMA_NBYTES_MLOFFNO_SMLOE_MASK|macro|DMA_NBYTES_MLOFFNO_SMLOE_MASK
DECL|DMA_NBYTES_MLOFFNO_SMLOE_SHIFT|macro|DMA_NBYTES_MLOFFNO_SMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFNO_SMLOE|macro|DMA_NBYTES_MLOFFNO_SMLOE
DECL|DMA_NBYTES_MLOFFYES_COUNT|macro|DMA_NBYTES_MLOFFYES_COUNT
DECL|DMA_NBYTES_MLOFFYES_DMLOE_MASK|macro|DMA_NBYTES_MLOFFYES_DMLOE_MASK
DECL|DMA_NBYTES_MLOFFYES_DMLOE_SHIFT|macro|DMA_NBYTES_MLOFFYES_DMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFYES_DMLOE|macro|DMA_NBYTES_MLOFFYES_DMLOE
DECL|DMA_NBYTES_MLOFFYES_MLOFF_MASK|macro|DMA_NBYTES_MLOFFYES_MLOFF_MASK
DECL|DMA_NBYTES_MLOFFYES_MLOFF_SHIFT|macro|DMA_NBYTES_MLOFFYES_MLOFF_SHIFT
DECL|DMA_NBYTES_MLOFFYES_MLOFF|macro|DMA_NBYTES_MLOFFYES_MLOFF
DECL|DMA_NBYTES_MLOFFYES_NBYTES_MASK|macro|DMA_NBYTES_MLOFFYES_NBYTES_MASK
DECL|DMA_NBYTES_MLOFFYES_NBYTES_SHIFT|macro|DMA_NBYTES_MLOFFYES_NBYTES_SHIFT
DECL|DMA_NBYTES_MLOFFYES_NBYTES|macro|DMA_NBYTES_MLOFFYES_NBYTES
DECL|DMA_NBYTES_MLOFFYES_SMLOE_MASK|macro|DMA_NBYTES_MLOFFYES_SMLOE_MASK
DECL|DMA_NBYTES_MLOFFYES_SMLOE_SHIFT|macro|DMA_NBYTES_MLOFFYES_SMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFYES_SMLOE|macro|DMA_NBYTES_MLOFFYES_SMLOE
DECL|DMA_SADDR_COUNT|macro|DMA_SADDR_COUNT
DECL|DMA_SADDR_SADDR_MASK|macro|DMA_SADDR_SADDR_MASK
DECL|DMA_SADDR_SADDR_SHIFT|macro|DMA_SADDR_SADDR_SHIFT
DECL|DMA_SADDR_SADDR|macro|DMA_SADDR_SADDR
DECL|DMA_SEEI_NOP_MASK|macro|DMA_SEEI_NOP_MASK
DECL|DMA_SEEI_NOP_SHIFT|macro|DMA_SEEI_NOP_SHIFT
DECL|DMA_SEEI_NOP|macro|DMA_SEEI_NOP
DECL|DMA_SEEI_SAEE_MASK|macro|DMA_SEEI_SAEE_MASK
DECL|DMA_SEEI_SAEE_SHIFT|macro|DMA_SEEI_SAEE_SHIFT
DECL|DMA_SEEI_SAEE|macro|DMA_SEEI_SAEE
DECL|DMA_SEEI_SEEI_MASK|macro|DMA_SEEI_SEEI_MASK
DECL|DMA_SEEI_SEEI_SHIFT|macro|DMA_SEEI_SEEI_SHIFT
DECL|DMA_SEEI_SEEI|macro|DMA_SEEI_SEEI
DECL|DMA_SERQ_NOP_MASK|macro|DMA_SERQ_NOP_MASK
DECL|DMA_SERQ_NOP_SHIFT|macro|DMA_SERQ_NOP_SHIFT
DECL|DMA_SERQ_NOP|macro|DMA_SERQ_NOP
DECL|DMA_SERQ_SAER_MASK|macro|DMA_SERQ_SAER_MASK
DECL|DMA_SERQ_SAER_SHIFT|macro|DMA_SERQ_SAER_SHIFT
DECL|DMA_SERQ_SAER|macro|DMA_SERQ_SAER
DECL|DMA_SERQ_SERQ_MASK|macro|DMA_SERQ_SERQ_MASK
DECL|DMA_SERQ_SERQ_SHIFT|macro|DMA_SERQ_SERQ_SHIFT
DECL|DMA_SERQ_SERQ|macro|DMA_SERQ_SERQ
DECL|DMA_SLAST_COUNT|macro|DMA_SLAST_COUNT
DECL|DMA_SLAST_SLAST_MASK|macro|DMA_SLAST_SLAST_MASK
DECL|DMA_SLAST_SLAST_SHIFT|macro|DMA_SLAST_SLAST_SHIFT
DECL|DMA_SLAST_SLAST|macro|DMA_SLAST_SLAST
DECL|DMA_SOFF_COUNT|macro|DMA_SOFF_COUNT
DECL|DMA_SOFF_SOFF_MASK|macro|DMA_SOFF_SOFF_MASK
DECL|DMA_SOFF_SOFF_SHIFT|macro|DMA_SOFF_SOFF_SHIFT
DECL|DMA_SOFF_SOFF|macro|DMA_SOFF_SOFF
DECL|DMA_SSRT_NOP_MASK|macro|DMA_SSRT_NOP_MASK
DECL|DMA_SSRT_NOP_SHIFT|macro|DMA_SSRT_NOP_SHIFT
DECL|DMA_SSRT_NOP|macro|DMA_SSRT_NOP
DECL|DMA_SSRT_SAST_MASK|macro|DMA_SSRT_SAST_MASK
DECL|DMA_SSRT_SAST_SHIFT|macro|DMA_SSRT_SAST_SHIFT
DECL|DMA_SSRT_SAST|macro|DMA_SSRT_SAST
DECL|DMA_SSRT_SSRT_MASK|macro|DMA_SSRT_SSRT_MASK
DECL|DMA_SSRT_SSRT_SHIFT|macro|DMA_SSRT_SSRT_SHIFT
DECL|DMA_SSRT_SSRT|macro|DMA_SSRT_SSRT
DECL|DMA_Type|typedef|} DMA_Type;
DECL|DMA|member|__IO uint16_t DMA; /**< Timer Channel DMA Enable Register, array offset: 0x18, array step: 0x20 */
DECL|DMR0|member|__IO uint32_t DMR0; /**< Data Match Register 0, offset: 0x30 */
DECL|DMR1|member|__IO uint32_t DMR1; /**< Data Match Register 1, offset: 0x34 */
DECL|DOFF|member|__IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
DECL|DONE0_1_IRQ|member|__IO uint32_t DONE0_1_IRQ; /**< ETC DONE0 and DONE1 IRQ State Register, offset: 0x4 */
DECL|DONE2_ERR_IRQ|member|__IO uint32_t DONE2_ERR_IRQ; /**< ETC DONE_2 and DONE_ERR IRQ State Register, offset: 0x8 */
DECL|DR|member|__IO uint32_t DR; /**< GPIO data register, offset: 0x0 */
DECL|DS_ADDR|member|__IO uint32_t DS_ADDR; /**< DMA System Address, offset: 0x0 */
DECL|DTCM_MAGIC_ADDR|member|__IO uint32_t DTCM_MAGIC_ADDR; /**< DTCM Magic Address Register, offset: 0x8 */
DECL|DTCNT0|member|__IO uint16_t DTCNT0; /**< Deadtime Count Register 0, array offset: 0x30, array step: 0x60 */
DECL|DTCNT1|member|__IO uint16_t DTCNT1; /**< Deadtime Count Register 1, array offset: 0x32, array step: 0x60 */
DECL|DTSRCSEL|member|__IO uint16_t DTSRCSEL; /**< PWM Source Select Register, offset: 0x186 */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /**< Cortex-M7 Debug Monitor Interrupt */
DECL|EARS|member|__IO uint32_t EARS; /**< Enable Asynchronous Request in Stop Register, offset: 0x44 */
DECL|ECR|member|__IO uint32_t ECR; /**< Error Counter Register, offset: 0x1C */
DECL|ECR|member|__IO uint32_t ECR; /**< Ethernet Control Register, offset: 0x24 */
DECL|EDGE_SEL|member|__IO uint32_t EDGE_SEL; /**< GPIO edge select register, offset: 0x1C */
DECL|EEI|member|__IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
DECL|EIMR|member|__IO uint32_t EIMR; /**< Interrupt Mask Register, offset: 0x8 */
DECL|EIR|member|__IO uint32_t EIR; /**< Interrupt Event Register, offset: 0x4 */
DECL|ENBL|member|__IO uint16_t ENBL; /**< Timer Channel Enable Register, array offset: 0x1E, array step: 0x20, this item is not available for all array instances */
DECL|ENC1_BASE|macro|ENC1_BASE
DECL|ENC1_IRQn|enumerator|ENC1_IRQn = 129, /**< ENC1 interrupt */
DECL|ENC1|macro|ENC1
DECL|ENC2_BASE|macro|ENC2_BASE
DECL|ENC2_IRQn|enumerator|ENC2_IRQn = 130, /**< ENC2 interrupt */
DECL|ENC2|macro|ENC2
DECL|ENC3_BASE|macro|ENC3_BASE
DECL|ENC3_IRQn|enumerator|ENC3_IRQn = 131, /**< ENC3 interrupt */
DECL|ENC3|macro|ENC3
DECL|ENC4_BASE|macro|ENC4_BASE
DECL|ENC4_IRQn|enumerator|ENC4_IRQn = 132, /**< ENC4 interrupt */
DECL|ENC4|macro|ENC4
DECL|ENC_BASE_ADDRS|macro|ENC_BASE_ADDRS
DECL|ENC_BASE_PTRS|macro|ENC_BASE_PTRS
DECL|ENC_COMPARE_IRQS|macro|ENC_COMPARE_IRQS
DECL|ENC_CTRL2_DIR_MASK|macro|ENC_CTRL2_DIR_MASK
DECL|ENC_CTRL2_DIR_SHIFT|macro|ENC_CTRL2_DIR_SHIFT
DECL|ENC_CTRL2_DIR|macro|ENC_CTRL2_DIR
DECL|ENC_CTRL2_MOD_MASK|macro|ENC_CTRL2_MOD_MASK
DECL|ENC_CTRL2_MOD_SHIFT|macro|ENC_CTRL2_MOD_SHIFT
DECL|ENC_CTRL2_MOD|macro|ENC_CTRL2_MOD
DECL|ENC_CTRL2_OUTCTL_MASK|macro|ENC_CTRL2_OUTCTL_MASK
DECL|ENC_CTRL2_OUTCTL_SHIFT|macro|ENC_CTRL2_OUTCTL_SHIFT
DECL|ENC_CTRL2_OUTCTL|macro|ENC_CTRL2_OUTCTL
DECL|ENC_CTRL2_REVMOD_MASK|macro|ENC_CTRL2_REVMOD_MASK
DECL|ENC_CTRL2_REVMOD_SHIFT|macro|ENC_CTRL2_REVMOD_SHIFT
DECL|ENC_CTRL2_REVMOD|macro|ENC_CTRL2_REVMOD
DECL|ENC_CTRL2_ROIE_MASK|macro|ENC_CTRL2_ROIE_MASK
DECL|ENC_CTRL2_ROIE_SHIFT|macro|ENC_CTRL2_ROIE_SHIFT
DECL|ENC_CTRL2_ROIE|macro|ENC_CTRL2_ROIE
DECL|ENC_CTRL2_ROIRQ_MASK|macro|ENC_CTRL2_ROIRQ_MASK
DECL|ENC_CTRL2_ROIRQ_SHIFT|macro|ENC_CTRL2_ROIRQ_SHIFT
DECL|ENC_CTRL2_ROIRQ|macro|ENC_CTRL2_ROIRQ
DECL|ENC_CTRL2_RUIE_MASK|macro|ENC_CTRL2_RUIE_MASK
DECL|ENC_CTRL2_RUIE_SHIFT|macro|ENC_CTRL2_RUIE_SHIFT
DECL|ENC_CTRL2_RUIE|macro|ENC_CTRL2_RUIE
DECL|ENC_CTRL2_RUIRQ_MASK|macro|ENC_CTRL2_RUIRQ_MASK
DECL|ENC_CTRL2_RUIRQ_SHIFT|macro|ENC_CTRL2_RUIRQ_SHIFT
DECL|ENC_CTRL2_RUIRQ|macro|ENC_CTRL2_RUIRQ
DECL|ENC_CTRL2_SABIE_MASK|macro|ENC_CTRL2_SABIE_MASK
DECL|ENC_CTRL2_SABIE_SHIFT|macro|ENC_CTRL2_SABIE_SHIFT
DECL|ENC_CTRL2_SABIE|macro|ENC_CTRL2_SABIE
DECL|ENC_CTRL2_SABIRQ_MASK|macro|ENC_CTRL2_SABIRQ_MASK
DECL|ENC_CTRL2_SABIRQ_SHIFT|macro|ENC_CTRL2_SABIRQ_SHIFT
DECL|ENC_CTRL2_SABIRQ|macro|ENC_CTRL2_SABIRQ
DECL|ENC_CTRL2_UPDHLD_MASK|macro|ENC_CTRL2_UPDHLD_MASK
DECL|ENC_CTRL2_UPDHLD_SHIFT|macro|ENC_CTRL2_UPDHLD_SHIFT
DECL|ENC_CTRL2_UPDHLD|macro|ENC_CTRL2_UPDHLD
DECL|ENC_CTRL2_UPDPOS_MASK|macro|ENC_CTRL2_UPDPOS_MASK
DECL|ENC_CTRL2_UPDPOS_SHIFT|macro|ENC_CTRL2_UPDPOS_SHIFT
DECL|ENC_CTRL2_UPDPOS|macro|ENC_CTRL2_UPDPOS
DECL|ENC_CTRL_CMPIE_MASK|macro|ENC_CTRL_CMPIE_MASK
DECL|ENC_CTRL_CMPIE_SHIFT|macro|ENC_CTRL_CMPIE_SHIFT
DECL|ENC_CTRL_CMPIE|macro|ENC_CTRL_CMPIE
DECL|ENC_CTRL_CMPIRQ_MASK|macro|ENC_CTRL_CMPIRQ_MASK
DECL|ENC_CTRL_CMPIRQ_SHIFT|macro|ENC_CTRL_CMPIRQ_SHIFT
DECL|ENC_CTRL_CMPIRQ|macro|ENC_CTRL_CMPIRQ
DECL|ENC_CTRL_DIE_MASK|macro|ENC_CTRL_DIE_MASK
DECL|ENC_CTRL_DIE_SHIFT|macro|ENC_CTRL_DIE_SHIFT
DECL|ENC_CTRL_DIE|macro|ENC_CTRL_DIE
DECL|ENC_CTRL_DIRQ_MASK|macro|ENC_CTRL_DIRQ_MASK
DECL|ENC_CTRL_DIRQ_SHIFT|macro|ENC_CTRL_DIRQ_SHIFT
DECL|ENC_CTRL_DIRQ|macro|ENC_CTRL_DIRQ
DECL|ENC_CTRL_HIE_MASK|macro|ENC_CTRL_HIE_MASK
DECL|ENC_CTRL_HIE_SHIFT|macro|ENC_CTRL_HIE_SHIFT
DECL|ENC_CTRL_HIE|macro|ENC_CTRL_HIE
DECL|ENC_CTRL_HIP_MASK|macro|ENC_CTRL_HIP_MASK
DECL|ENC_CTRL_HIP_SHIFT|macro|ENC_CTRL_HIP_SHIFT
DECL|ENC_CTRL_HIP|macro|ENC_CTRL_HIP
DECL|ENC_CTRL_HIRQ_MASK|macro|ENC_CTRL_HIRQ_MASK
DECL|ENC_CTRL_HIRQ_SHIFT|macro|ENC_CTRL_HIRQ_SHIFT
DECL|ENC_CTRL_HIRQ|macro|ENC_CTRL_HIRQ
DECL|ENC_CTRL_HNE_MASK|macro|ENC_CTRL_HNE_MASK
DECL|ENC_CTRL_HNE_SHIFT|macro|ENC_CTRL_HNE_SHIFT
DECL|ENC_CTRL_HNE|macro|ENC_CTRL_HNE
DECL|ENC_CTRL_PH1_MASK|macro|ENC_CTRL_PH1_MASK
DECL|ENC_CTRL_PH1_SHIFT|macro|ENC_CTRL_PH1_SHIFT
DECL|ENC_CTRL_PH1|macro|ENC_CTRL_PH1
DECL|ENC_CTRL_REV_MASK|macro|ENC_CTRL_REV_MASK
DECL|ENC_CTRL_REV_SHIFT|macro|ENC_CTRL_REV_SHIFT
DECL|ENC_CTRL_REV|macro|ENC_CTRL_REV
DECL|ENC_CTRL_SWIP_MASK|macro|ENC_CTRL_SWIP_MASK
DECL|ENC_CTRL_SWIP_SHIFT|macro|ENC_CTRL_SWIP_SHIFT
DECL|ENC_CTRL_SWIP|macro|ENC_CTRL_SWIP
DECL|ENC_CTRL_WDE_MASK|macro|ENC_CTRL_WDE_MASK
DECL|ENC_CTRL_WDE_SHIFT|macro|ENC_CTRL_WDE_SHIFT
DECL|ENC_CTRL_WDE|macro|ENC_CTRL_WDE
DECL|ENC_CTRL_XIE_MASK|macro|ENC_CTRL_XIE_MASK
DECL|ENC_CTRL_XIE_SHIFT|macro|ENC_CTRL_XIE_SHIFT
DECL|ENC_CTRL_XIE|macro|ENC_CTRL_XIE
DECL|ENC_CTRL_XIP_MASK|macro|ENC_CTRL_XIP_MASK
DECL|ENC_CTRL_XIP_SHIFT|macro|ENC_CTRL_XIP_SHIFT
DECL|ENC_CTRL_XIP|macro|ENC_CTRL_XIP
DECL|ENC_CTRL_XIRQ_MASK|macro|ENC_CTRL_XIRQ_MASK
DECL|ENC_CTRL_XIRQ_SHIFT|macro|ENC_CTRL_XIRQ_SHIFT
DECL|ENC_CTRL_XIRQ|macro|ENC_CTRL_XIRQ
DECL|ENC_CTRL_XNE_MASK|macro|ENC_CTRL_XNE_MASK
DECL|ENC_CTRL_XNE_SHIFT|macro|ENC_CTRL_XNE_SHIFT
DECL|ENC_CTRL_XNE|macro|ENC_CTRL_XNE
DECL|ENC_FILT_FILT_CNT_MASK|macro|ENC_FILT_FILT_CNT_MASK
DECL|ENC_FILT_FILT_CNT_SHIFT|macro|ENC_FILT_FILT_CNT_SHIFT
DECL|ENC_FILT_FILT_CNT|macro|ENC_FILT_FILT_CNT
DECL|ENC_FILT_FILT_PER_MASK|macro|ENC_FILT_FILT_PER_MASK
DECL|ENC_FILT_FILT_PER_SHIFT|macro|ENC_FILT_FILT_PER_SHIFT
DECL|ENC_FILT_FILT_PER|macro|ENC_FILT_FILT_PER
DECL|ENC_HOME_IRQS|macro|ENC_HOME_IRQS
DECL|ENC_IMR_FHOM_MASK|macro|ENC_IMR_FHOM_MASK
DECL|ENC_IMR_FHOM_SHIFT|macro|ENC_IMR_FHOM_SHIFT
DECL|ENC_IMR_FHOM|macro|ENC_IMR_FHOM
DECL|ENC_IMR_FIND_MASK|macro|ENC_IMR_FIND_MASK
DECL|ENC_IMR_FIND_SHIFT|macro|ENC_IMR_FIND_SHIFT
DECL|ENC_IMR_FIND|macro|ENC_IMR_FIND
DECL|ENC_IMR_FPHA_MASK|macro|ENC_IMR_FPHA_MASK
DECL|ENC_IMR_FPHA_SHIFT|macro|ENC_IMR_FPHA_SHIFT
DECL|ENC_IMR_FPHA|macro|ENC_IMR_FPHA
DECL|ENC_IMR_FPHB_MASK|macro|ENC_IMR_FPHB_MASK
DECL|ENC_IMR_FPHB_SHIFT|macro|ENC_IMR_FPHB_SHIFT
DECL|ENC_IMR_FPHB|macro|ENC_IMR_FPHB
DECL|ENC_IMR_HOME_MASK|macro|ENC_IMR_HOME_MASK
DECL|ENC_IMR_HOME_SHIFT|macro|ENC_IMR_HOME_SHIFT
DECL|ENC_IMR_HOME|macro|ENC_IMR_HOME
DECL|ENC_IMR_INDEX_MASK|macro|ENC_IMR_INDEX_MASK
DECL|ENC_IMR_INDEX_SHIFT|macro|ENC_IMR_INDEX_SHIFT
DECL|ENC_IMR_INDEX|macro|ENC_IMR_INDEX
DECL|ENC_IMR_PHA_MASK|macro|ENC_IMR_PHA_MASK
DECL|ENC_IMR_PHA_SHIFT|macro|ENC_IMR_PHA_SHIFT
DECL|ENC_IMR_PHA|macro|ENC_IMR_PHA
DECL|ENC_IMR_PHB_MASK|macro|ENC_IMR_PHB_MASK
DECL|ENC_IMR_PHB_SHIFT|macro|ENC_IMR_PHB_SHIFT
DECL|ENC_IMR_PHB|macro|ENC_IMR_PHB
DECL|ENC_INDEX_IRQS|macro|ENC_INDEX_IRQS
DECL|ENC_INPUT_SWITCH_IRQS|macro|ENC_INPUT_SWITCH_IRQS
DECL|ENC_LCOMP_COMP_MASK|macro|ENC_LCOMP_COMP_MASK
DECL|ENC_LCOMP_COMP_SHIFT|macro|ENC_LCOMP_COMP_SHIFT
DECL|ENC_LCOMP_COMP|macro|ENC_LCOMP_COMP
DECL|ENC_LINIT_INIT_MASK|macro|ENC_LINIT_INIT_MASK
DECL|ENC_LINIT_INIT_SHIFT|macro|ENC_LINIT_INIT_SHIFT
DECL|ENC_LINIT_INIT|macro|ENC_LINIT_INIT
DECL|ENC_LMOD_MOD_MASK|macro|ENC_LMOD_MOD_MASK
DECL|ENC_LMOD_MOD_SHIFT|macro|ENC_LMOD_MOD_SHIFT
DECL|ENC_LMOD_MOD|macro|ENC_LMOD_MOD
DECL|ENC_LPOSH_POSH_MASK|macro|ENC_LPOSH_POSH_MASK
DECL|ENC_LPOSH_POSH_SHIFT|macro|ENC_LPOSH_POSH_SHIFT
DECL|ENC_LPOSH_POSH|macro|ENC_LPOSH_POSH
DECL|ENC_LPOS_POS_MASK|macro|ENC_LPOS_POS_MASK
DECL|ENC_LPOS_POS_SHIFT|macro|ENC_LPOS_POS_SHIFT
DECL|ENC_LPOS_POS|macro|ENC_LPOS_POS
DECL|ENC_POSDH_POSDH_MASK|macro|ENC_POSDH_POSDH_MASK
DECL|ENC_POSDH_POSDH_SHIFT|macro|ENC_POSDH_POSDH_SHIFT
DECL|ENC_POSDH_POSDH|macro|ENC_POSDH_POSDH
DECL|ENC_POSD_POSD_MASK|macro|ENC_POSD_POSD_MASK
DECL|ENC_POSD_POSD_SHIFT|macro|ENC_POSD_POSD_SHIFT
DECL|ENC_POSD_POSD|macro|ENC_POSD_POSD
DECL|ENC_REVH_REVH_MASK|macro|ENC_REVH_REVH_MASK
DECL|ENC_REVH_REVH_SHIFT|macro|ENC_REVH_REVH_SHIFT
DECL|ENC_REVH_REVH|macro|ENC_REVH_REVH
DECL|ENC_REV_REV_MASK|macro|ENC_REV_REV_MASK
DECL|ENC_REV_REV_SHIFT|macro|ENC_REV_REV_SHIFT
DECL|ENC_REV_REV|macro|ENC_REV_REV
DECL|ENC_TST_QDN_MASK|macro|ENC_TST_QDN_MASK
DECL|ENC_TST_QDN_SHIFT|macro|ENC_TST_QDN_SHIFT
DECL|ENC_TST_QDN|macro|ENC_TST_QDN
DECL|ENC_TST_TCE_MASK|macro|ENC_TST_TCE_MASK
DECL|ENC_TST_TCE_SHIFT|macro|ENC_TST_TCE_SHIFT
DECL|ENC_TST_TCE|macro|ENC_TST_TCE
DECL|ENC_TST_TEN_MASK|macro|ENC_TST_TEN_MASK
DECL|ENC_TST_TEN_SHIFT|macro|ENC_TST_TEN_SHIFT
DECL|ENC_TST_TEN|macro|ENC_TST_TEN
DECL|ENC_TST_TEST_COUNT_MASK|macro|ENC_TST_TEST_COUNT_MASK
DECL|ENC_TST_TEST_COUNT_SHIFT|macro|ENC_TST_TEST_COUNT_SHIFT
DECL|ENC_TST_TEST_COUNT|macro|ENC_TST_TEST_COUNT
DECL|ENC_TST_TEST_PERIOD_MASK|macro|ENC_TST_TEST_PERIOD_MASK
DECL|ENC_TST_TEST_PERIOD_SHIFT|macro|ENC_TST_TEST_PERIOD_SHIFT
DECL|ENC_TST_TEST_PERIOD|macro|ENC_TST_TEST_PERIOD
DECL|ENC_Type|typedef|} ENC_Type;
DECL|ENC_UCOMP_COMP_MASK|macro|ENC_UCOMP_COMP_MASK
DECL|ENC_UCOMP_COMP_SHIFT|macro|ENC_UCOMP_COMP_SHIFT
DECL|ENC_UCOMP_COMP|macro|ENC_UCOMP_COMP
DECL|ENC_UINIT_INIT_MASK|macro|ENC_UINIT_INIT_MASK
DECL|ENC_UINIT_INIT_SHIFT|macro|ENC_UINIT_INIT_SHIFT
DECL|ENC_UINIT_INIT|macro|ENC_UINIT_INIT
DECL|ENC_UMOD_MOD_MASK|macro|ENC_UMOD_MOD_MASK
DECL|ENC_UMOD_MOD_SHIFT|macro|ENC_UMOD_MOD_SHIFT
DECL|ENC_UMOD_MOD|macro|ENC_UMOD_MOD
DECL|ENC_UPOSH_POSH_MASK|macro|ENC_UPOSH_POSH_MASK
DECL|ENC_UPOSH_POSH_SHIFT|macro|ENC_UPOSH_POSH_SHIFT
DECL|ENC_UPOSH_POSH|macro|ENC_UPOSH_POSH
DECL|ENC_UPOS_POS_MASK|macro|ENC_UPOS_POS_MASK
DECL|ENC_UPOS_POS_SHIFT|macro|ENC_UPOS_POS_SHIFT
DECL|ENC_UPOS_POS|macro|ENC_UPOS_POS
DECL|ENC_WDOG_IRQS|macro|ENC_WDOG_IRQS
DECL|ENC_WTR_WDOG_MASK|macro|ENC_WTR_WDOG_MASK
DECL|ENC_WTR_WDOG_SHIFT|macro|ENC_WTR_WDOG_SHIFT
DECL|ENC_WTR_WDOG|macro|ENC_WTR_WDOG
DECL|ENDPTCOMPLETE|member|__IO uint32_t ENDPTCOMPLETE; /**< Endpoint Complete, offset: 0x1BC */
DECL|ENDPTCTRL0|member|__IO uint32_t ENDPTCTRL0; /**< Endpoint Control0, offset: 0x1C0 */
DECL|ENDPTCTRL|member|__IO uint32_t ENDPTCTRL[7]; /**< Endpoint Control 1..Endpoint Control 7, array offset: 0x1C4, array step: 0x4 */
DECL|ENDPTFLUSH|member|__IO uint32_t ENDPTFLUSH; /**< Endpoint Flush, offset: 0x1B4 */
DECL|ENDPTLISTADDR|member|__IO uint32_t ENDPTLISTADDR; /**< Endpoint List Address, offset: 0x158 */
DECL|ENDPTNAKEN|member|__IO uint32_t ENDPTNAKEN; /**< Endpoint NAK Enable, offset: 0x17C */
DECL|ENDPTNAK|member|__IO uint32_t ENDPTNAK; /**< Endpoint NAK, offset: 0x178 */
DECL|ENDPTPRIME|member|__IO uint32_t ENDPTPRIME; /**< Endpoint Prime, offset: 0x1B0 */
DECL|ENDPTSETUPSTAT|member|__IO uint32_t ENDPTSETUPSTAT; /**< Endpoint Setup Status, offset: 0x1AC */
DECL|ENDPTSTAT|member|__I uint32_t ENDPTSTAT; /**< Endpoint Status, offset: 0x1B8 */
DECL|ENET_1588_Timer_IRQS|macro|ENET_1588_Timer_IRQS
DECL|ENET_1588_Timer_IRQn|enumerator|ENET_1588_Timer_IRQn = 115, /**< ENET_1588_Timer interrupt */
DECL|ENET_ATCOR_COR_MASK|macro|ENET_ATCOR_COR_MASK
DECL|ENET_ATCOR_COR_SHIFT|macro|ENET_ATCOR_COR_SHIFT
DECL|ENET_ATCOR_COR|macro|ENET_ATCOR_COR
DECL|ENET_ATCR_CAPTURE_MASK|macro|ENET_ATCR_CAPTURE_MASK
DECL|ENET_ATCR_CAPTURE_SHIFT|macro|ENET_ATCR_CAPTURE_SHIFT
DECL|ENET_ATCR_CAPTURE|macro|ENET_ATCR_CAPTURE
DECL|ENET_ATCR_EN_MASK|macro|ENET_ATCR_EN_MASK
DECL|ENET_ATCR_EN_SHIFT|macro|ENET_ATCR_EN_SHIFT
DECL|ENET_ATCR_EN|macro|ENET_ATCR_EN
DECL|ENET_ATCR_OFFEN_MASK|macro|ENET_ATCR_OFFEN_MASK
DECL|ENET_ATCR_OFFEN_SHIFT|macro|ENET_ATCR_OFFEN_SHIFT
DECL|ENET_ATCR_OFFEN|macro|ENET_ATCR_OFFEN
DECL|ENET_ATCR_OFFRST_MASK|macro|ENET_ATCR_OFFRST_MASK
DECL|ENET_ATCR_OFFRST_SHIFT|macro|ENET_ATCR_OFFRST_SHIFT
DECL|ENET_ATCR_OFFRST|macro|ENET_ATCR_OFFRST
DECL|ENET_ATCR_PEREN_MASK|macro|ENET_ATCR_PEREN_MASK
DECL|ENET_ATCR_PEREN_SHIFT|macro|ENET_ATCR_PEREN_SHIFT
DECL|ENET_ATCR_PEREN|macro|ENET_ATCR_PEREN
DECL|ENET_ATCR_PINPER_MASK|macro|ENET_ATCR_PINPER_MASK
DECL|ENET_ATCR_PINPER_SHIFT|macro|ENET_ATCR_PINPER_SHIFT
DECL|ENET_ATCR_PINPER|macro|ENET_ATCR_PINPER
DECL|ENET_ATCR_RESTART_MASK|macro|ENET_ATCR_RESTART_MASK
DECL|ENET_ATCR_RESTART_SHIFT|macro|ENET_ATCR_RESTART_SHIFT
DECL|ENET_ATCR_RESTART|macro|ENET_ATCR_RESTART
DECL|ENET_ATCR_SLAVE_MASK|macro|ENET_ATCR_SLAVE_MASK
DECL|ENET_ATCR_SLAVE_SHIFT|macro|ENET_ATCR_SLAVE_SHIFT
DECL|ENET_ATCR_SLAVE|macro|ENET_ATCR_SLAVE
DECL|ENET_ATINC_INC_CORR_MASK|macro|ENET_ATINC_INC_CORR_MASK
DECL|ENET_ATINC_INC_CORR_SHIFT|macro|ENET_ATINC_INC_CORR_SHIFT
DECL|ENET_ATINC_INC_CORR|macro|ENET_ATINC_INC_CORR
DECL|ENET_ATINC_INC_MASK|macro|ENET_ATINC_INC_MASK
DECL|ENET_ATINC_INC_SHIFT|macro|ENET_ATINC_INC_SHIFT
DECL|ENET_ATINC_INC|macro|ENET_ATINC_INC
DECL|ENET_ATOFF_OFFSET_MASK|macro|ENET_ATOFF_OFFSET_MASK
DECL|ENET_ATOFF_OFFSET_SHIFT|macro|ENET_ATOFF_OFFSET_SHIFT
DECL|ENET_ATOFF_OFFSET|macro|ENET_ATOFF_OFFSET
DECL|ENET_ATPER_PERIOD_MASK|macro|ENET_ATPER_PERIOD_MASK
DECL|ENET_ATPER_PERIOD_SHIFT|macro|ENET_ATPER_PERIOD_SHIFT
DECL|ENET_ATPER_PERIOD|macro|ENET_ATPER_PERIOD
DECL|ENET_ATSTMP_TIMESTAMP_MASK|macro|ENET_ATSTMP_TIMESTAMP_MASK
DECL|ENET_ATSTMP_TIMESTAMP_SHIFT|macro|ENET_ATSTMP_TIMESTAMP_SHIFT
DECL|ENET_ATSTMP_TIMESTAMP|macro|ENET_ATSTMP_TIMESTAMP
DECL|ENET_ATVR_ATIME_MASK|macro|ENET_ATVR_ATIME_MASK
DECL|ENET_ATVR_ATIME_SHIFT|macro|ENET_ATVR_ATIME_SHIFT
DECL|ENET_ATVR_ATIME|macro|ENET_ATVR_ATIME
DECL|ENET_BASE_ADDRS|macro|ENET_BASE_ADDRS
DECL|ENET_BASE_PTRS|macro|ENET_BASE_PTRS
DECL|ENET_BASE|macro|ENET_BASE
DECL|ENET_BUFF_ALIGNMENT|macro|ENET_BUFF_ALIGNMENT
DECL|ENET_ECR_DBGEN_MASK|macro|ENET_ECR_DBGEN_MASK
DECL|ENET_ECR_DBGEN_SHIFT|macro|ENET_ECR_DBGEN_SHIFT
DECL|ENET_ECR_DBGEN|macro|ENET_ECR_DBGEN
DECL|ENET_ECR_DBSWP_MASK|macro|ENET_ECR_DBSWP_MASK
DECL|ENET_ECR_DBSWP_SHIFT|macro|ENET_ECR_DBSWP_SHIFT
DECL|ENET_ECR_DBSWP|macro|ENET_ECR_DBSWP
DECL|ENET_ECR_EN1588_MASK|macro|ENET_ECR_EN1588_MASK
DECL|ENET_ECR_EN1588_SHIFT|macro|ENET_ECR_EN1588_SHIFT
DECL|ENET_ECR_EN1588|macro|ENET_ECR_EN1588
DECL|ENET_ECR_ETHEREN_MASK|macro|ENET_ECR_ETHEREN_MASK
DECL|ENET_ECR_ETHEREN_SHIFT|macro|ENET_ECR_ETHEREN_SHIFT
DECL|ENET_ECR_ETHEREN|macro|ENET_ECR_ETHEREN
DECL|ENET_ECR_MAGICEN_MASK|macro|ENET_ECR_MAGICEN_MASK
DECL|ENET_ECR_MAGICEN_SHIFT|macro|ENET_ECR_MAGICEN_SHIFT
DECL|ENET_ECR_MAGICEN|macro|ENET_ECR_MAGICEN
DECL|ENET_ECR_RESET_MASK|macro|ENET_ECR_RESET_MASK
DECL|ENET_ECR_RESET_SHIFT|macro|ENET_ECR_RESET_SHIFT
DECL|ENET_ECR_RESET|macro|ENET_ECR_RESET
DECL|ENET_ECR_SLEEP_MASK|macro|ENET_ECR_SLEEP_MASK
DECL|ENET_ECR_SLEEP_SHIFT|macro|ENET_ECR_SLEEP_SHIFT
DECL|ENET_ECR_SLEEP|macro|ENET_ECR_SLEEP
DECL|ENET_EIMR_BABR_MASK|macro|ENET_EIMR_BABR_MASK
DECL|ENET_EIMR_BABR_SHIFT|macro|ENET_EIMR_BABR_SHIFT
DECL|ENET_EIMR_BABR|macro|ENET_EIMR_BABR
DECL|ENET_EIMR_BABT_MASK|macro|ENET_EIMR_BABT_MASK
DECL|ENET_EIMR_BABT_SHIFT|macro|ENET_EIMR_BABT_SHIFT
DECL|ENET_EIMR_BABT|macro|ENET_EIMR_BABT
DECL|ENET_EIMR_EBERR_MASK|macro|ENET_EIMR_EBERR_MASK
DECL|ENET_EIMR_EBERR_SHIFT|macro|ENET_EIMR_EBERR_SHIFT
DECL|ENET_EIMR_EBERR|macro|ENET_EIMR_EBERR
DECL|ENET_EIMR_GRA_MASK|macro|ENET_EIMR_GRA_MASK
DECL|ENET_EIMR_GRA_SHIFT|macro|ENET_EIMR_GRA_SHIFT
DECL|ENET_EIMR_GRA|macro|ENET_EIMR_GRA
DECL|ENET_EIMR_LC_MASK|macro|ENET_EIMR_LC_MASK
DECL|ENET_EIMR_LC_SHIFT|macro|ENET_EIMR_LC_SHIFT
DECL|ENET_EIMR_LC|macro|ENET_EIMR_LC
DECL|ENET_EIMR_MII_MASK|macro|ENET_EIMR_MII_MASK
DECL|ENET_EIMR_MII_SHIFT|macro|ENET_EIMR_MII_SHIFT
DECL|ENET_EIMR_MII|macro|ENET_EIMR_MII
DECL|ENET_EIMR_PLR_MASK|macro|ENET_EIMR_PLR_MASK
DECL|ENET_EIMR_PLR_SHIFT|macro|ENET_EIMR_PLR_SHIFT
DECL|ENET_EIMR_PLR|macro|ENET_EIMR_PLR
DECL|ENET_EIMR_RL_MASK|macro|ENET_EIMR_RL_MASK
DECL|ENET_EIMR_RL_SHIFT|macro|ENET_EIMR_RL_SHIFT
DECL|ENET_EIMR_RL|macro|ENET_EIMR_RL
DECL|ENET_EIMR_RXB_MASK|macro|ENET_EIMR_RXB_MASK
DECL|ENET_EIMR_RXB_SHIFT|macro|ENET_EIMR_RXB_SHIFT
DECL|ENET_EIMR_RXB|macro|ENET_EIMR_RXB
DECL|ENET_EIMR_RXF_MASK|macro|ENET_EIMR_RXF_MASK
DECL|ENET_EIMR_RXF_SHIFT|macro|ENET_EIMR_RXF_SHIFT
DECL|ENET_EIMR_RXF|macro|ENET_EIMR_RXF
DECL|ENET_EIMR_TS_AVAIL_MASK|macro|ENET_EIMR_TS_AVAIL_MASK
DECL|ENET_EIMR_TS_AVAIL_SHIFT|macro|ENET_EIMR_TS_AVAIL_SHIFT
DECL|ENET_EIMR_TS_AVAIL|macro|ENET_EIMR_TS_AVAIL
DECL|ENET_EIMR_TS_TIMER_MASK|macro|ENET_EIMR_TS_TIMER_MASK
DECL|ENET_EIMR_TS_TIMER_SHIFT|macro|ENET_EIMR_TS_TIMER_SHIFT
DECL|ENET_EIMR_TS_TIMER|macro|ENET_EIMR_TS_TIMER
DECL|ENET_EIMR_TXB_MASK|macro|ENET_EIMR_TXB_MASK
DECL|ENET_EIMR_TXB_SHIFT|macro|ENET_EIMR_TXB_SHIFT
DECL|ENET_EIMR_TXB|macro|ENET_EIMR_TXB
DECL|ENET_EIMR_TXF_MASK|macro|ENET_EIMR_TXF_MASK
DECL|ENET_EIMR_TXF_SHIFT|macro|ENET_EIMR_TXF_SHIFT
DECL|ENET_EIMR_TXF|macro|ENET_EIMR_TXF
DECL|ENET_EIMR_UN_MASK|macro|ENET_EIMR_UN_MASK
DECL|ENET_EIMR_UN_SHIFT|macro|ENET_EIMR_UN_SHIFT
DECL|ENET_EIMR_UN|macro|ENET_EIMR_UN
DECL|ENET_EIMR_WAKEUP_MASK|macro|ENET_EIMR_WAKEUP_MASK
DECL|ENET_EIMR_WAKEUP_SHIFT|macro|ENET_EIMR_WAKEUP_SHIFT
DECL|ENET_EIMR_WAKEUP|macro|ENET_EIMR_WAKEUP
DECL|ENET_EIR_BABR_MASK|macro|ENET_EIR_BABR_MASK
DECL|ENET_EIR_BABR_SHIFT|macro|ENET_EIR_BABR_SHIFT
DECL|ENET_EIR_BABR|macro|ENET_EIR_BABR
DECL|ENET_EIR_BABT_MASK|macro|ENET_EIR_BABT_MASK
DECL|ENET_EIR_BABT_SHIFT|macro|ENET_EIR_BABT_SHIFT
DECL|ENET_EIR_BABT|macro|ENET_EIR_BABT
DECL|ENET_EIR_EBERR_MASK|macro|ENET_EIR_EBERR_MASK
DECL|ENET_EIR_EBERR_SHIFT|macro|ENET_EIR_EBERR_SHIFT
DECL|ENET_EIR_EBERR|macro|ENET_EIR_EBERR
DECL|ENET_EIR_GRA_MASK|macro|ENET_EIR_GRA_MASK
DECL|ENET_EIR_GRA_SHIFT|macro|ENET_EIR_GRA_SHIFT
DECL|ENET_EIR_GRA|macro|ENET_EIR_GRA
DECL|ENET_EIR_LC_MASK|macro|ENET_EIR_LC_MASK
DECL|ENET_EIR_LC_SHIFT|macro|ENET_EIR_LC_SHIFT
DECL|ENET_EIR_LC|macro|ENET_EIR_LC
DECL|ENET_EIR_MII_MASK|macro|ENET_EIR_MII_MASK
DECL|ENET_EIR_MII_SHIFT|macro|ENET_EIR_MII_SHIFT
DECL|ENET_EIR_MII|macro|ENET_EIR_MII
DECL|ENET_EIR_PLR_MASK|macro|ENET_EIR_PLR_MASK
DECL|ENET_EIR_PLR_SHIFT|macro|ENET_EIR_PLR_SHIFT
DECL|ENET_EIR_PLR|macro|ENET_EIR_PLR
DECL|ENET_EIR_RL_MASK|macro|ENET_EIR_RL_MASK
DECL|ENET_EIR_RL_SHIFT|macro|ENET_EIR_RL_SHIFT
DECL|ENET_EIR_RL|macro|ENET_EIR_RL
DECL|ENET_EIR_RXB_MASK|macro|ENET_EIR_RXB_MASK
DECL|ENET_EIR_RXB_SHIFT|macro|ENET_EIR_RXB_SHIFT
DECL|ENET_EIR_RXB|macro|ENET_EIR_RXB
DECL|ENET_EIR_RXF_MASK|macro|ENET_EIR_RXF_MASK
DECL|ENET_EIR_RXF_SHIFT|macro|ENET_EIR_RXF_SHIFT
DECL|ENET_EIR_RXF|macro|ENET_EIR_RXF
DECL|ENET_EIR_TS_AVAIL_MASK|macro|ENET_EIR_TS_AVAIL_MASK
DECL|ENET_EIR_TS_AVAIL_SHIFT|macro|ENET_EIR_TS_AVAIL_SHIFT
DECL|ENET_EIR_TS_AVAIL|macro|ENET_EIR_TS_AVAIL
DECL|ENET_EIR_TS_TIMER_MASK|macro|ENET_EIR_TS_TIMER_MASK
DECL|ENET_EIR_TS_TIMER_SHIFT|macro|ENET_EIR_TS_TIMER_SHIFT
DECL|ENET_EIR_TS_TIMER|macro|ENET_EIR_TS_TIMER
DECL|ENET_EIR_TXB_MASK|macro|ENET_EIR_TXB_MASK
DECL|ENET_EIR_TXB_SHIFT|macro|ENET_EIR_TXB_SHIFT
DECL|ENET_EIR_TXB|macro|ENET_EIR_TXB
DECL|ENET_EIR_TXF_MASK|macro|ENET_EIR_TXF_MASK
DECL|ENET_EIR_TXF_SHIFT|macro|ENET_EIR_TXF_SHIFT
DECL|ENET_EIR_TXF|macro|ENET_EIR_TXF
DECL|ENET_EIR_UN_MASK|macro|ENET_EIR_UN_MASK
DECL|ENET_EIR_UN_SHIFT|macro|ENET_EIR_UN_SHIFT
DECL|ENET_EIR_UN|macro|ENET_EIR_UN
DECL|ENET_EIR_WAKEUP_MASK|macro|ENET_EIR_WAKEUP_MASK
DECL|ENET_EIR_WAKEUP_SHIFT|macro|ENET_EIR_WAKEUP_SHIFT
DECL|ENET_EIR_WAKEUP|macro|ENET_EIR_WAKEUP
DECL|ENET_Error_IRQS|macro|ENET_Error_IRQS
DECL|ENET_FTRL_TRUNC_FL_MASK|macro|ENET_FTRL_TRUNC_FL_MASK
DECL|ENET_FTRL_TRUNC_FL_SHIFT|macro|ENET_FTRL_TRUNC_FL_SHIFT
DECL|ENET_FTRL_TRUNC_FL|macro|ENET_FTRL_TRUNC_FL
DECL|ENET_GALR_GADDR2_MASK|macro|ENET_GALR_GADDR2_MASK
DECL|ENET_GALR_GADDR2_SHIFT|macro|ENET_GALR_GADDR2_SHIFT
DECL|ENET_GALR_GADDR2|macro|ENET_GALR_GADDR2
DECL|ENET_GAUR_GADDR1_MASK|macro|ENET_GAUR_GADDR1_MASK
DECL|ENET_GAUR_GADDR1_SHIFT|macro|ENET_GAUR_GADDR1_SHIFT
DECL|ENET_GAUR_GADDR1|macro|ENET_GAUR_GADDR1
DECL|ENET_IALR_IADDR2_MASK|macro|ENET_IALR_IADDR2_MASK
DECL|ENET_IALR_IADDR2_SHIFT|macro|ENET_IALR_IADDR2_SHIFT
DECL|ENET_IALR_IADDR2|macro|ENET_IALR_IADDR2
DECL|ENET_IAUR_IADDR1_MASK|macro|ENET_IAUR_IADDR1_MASK
DECL|ENET_IAUR_IADDR1_SHIFT|macro|ENET_IAUR_IADDR1_SHIFT
DECL|ENET_IAUR_IADDR1|macro|ENET_IAUR_IADDR1
DECL|ENET_IEEE_R_ALIGN_COUNT_MASK|macro|ENET_IEEE_R_ALIGN_COUNT_MASK
DECL|ENET_IEEE_R_ALIGN_COUNT_SHIFT|macro|ENET_IEEE_R_ALIGN_COUNT_SHIFT
DECL|ENET_IEEE_R_ALIGN_COUNT|macro|ENET_IEEE_R_ALIGN_COUNT
DECL|ENET_IEEE_R_CRC_COUNT_MASK|macro|ENET_IEEE_R_CRC_COUNT_MASK
DECL|ENET_IEEE_R_CRC_COUNT_SHIFT|macro|ENET_IEEE_R_CRC_COUNT_SHIFT
DECL|ENET_IEEE_R_CRC_COUNT|macro|ENET_IEEE_R_CRC_COUNT
DECL|ENET_IEEE_R_DROP_COUNT_MASK|macro|ENET_IEEE_R_DROP_COUNT_MASK
DECL|ENET_IEEE_R_DROP_COUNT_SHIFT|macro|ENET_IEEE_R_DROP_COUNT_SHIFT
DECL|ENET_IEEE_R_DROP_COUNT|macro|ENET_IEEE_R_DROP_COUNT
DECL|ENET_IEEE_R_FDXFC_COUNT_MASK|macro|ENET_IEEE_R_FDXFC_COUNT_MASK
DECL|ENET_IEEE_R_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_R_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_R_FDXFC_COUNT|macro|ENET_IEEE_R_FDXFC_COUNT
DECL|ENET_IEEE_R_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_R_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_FRAME_OK_COUNT|macro|ENET_IEEE_R_FRAME_OK_COUNT
DECL|ENET_IEEE_R_MACERR_COUNT_MASK|macro|ENET_IEEE_R_MACERR_COUNT_MASK
DECL|ENET_IEEE_R_MACERR_COUNT_SHIFT|macro|ENET_IEEE_R_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_R_MACERR_COUNT|macro|ENET_IEEE_R_MACERR_COUNT
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_R_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_OCTETS_OK_COUNT|macro|ENET_IEEE_R_OCTETS_OK_COUNT
DECL|ENET_IEEE_T_1COL_COUNT_MASK|macro|ENET_IEEE_T_1COL_COUNT_MASK
DECL|ENET_IEEE_T_1COL_COUNT_SHIFT|macro|ENET_IEEE_T_1COL_COUNT_SHIFT
DECL|ENET_IEEE_T_1COL_COUNT|macro|ENET_IEEE_T_1COL_COUNT
DECL|ENET_IEEE_T_CSERR_COUNT_MASK|macro|ENET_IEEE_T_CSERR_COUNT_MASK
DECL|ENET_IEEE_T_CSERR_COUNT_SHIFT|macro|ENET_IEEE_T_CSERR_COUNT_SHIFT
DECL|ENET_IEEE_T_CSERR_COUNT|macro|ENET_IEEE_T_CSERR_COUNT
DECL|ENET_IEEE_T_DEF_COUNT_MASK|macro|ENET_IEEE_T_DEF_COUNT_MASK
DECL|ENET_IEEE_T_DEF_COUNT_SHIFT|macro|ENET_IEEE_T_DEF_COUNT_SHIFT
DECL|ENET_IEEE_T_DEF_COUNT|macro|ENET_IEEE_T_DEF_COUNT
DECL|ENET_IEEE_T_EXCOL_COUNT_MASK|macro|ENET_IEEE_T_EXCOL_COUNT_MASK
DECL|ENET_IEEE_T_EXCOL_COUNT_SHIFT|macro|ENET_IEEE_T_EXCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_EXCOL_COUNT|macro|ENET_IEEE_T_EXCOL_COUNT
DECL|ENET_IEEE_T_FDXFC_COUNT_MASK|macro|ENET_IEEE_T_FDXFC_COUNT_MASK
DECL|ENET_IEEE_T_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_T_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_T_FDXFC_COUNT|macro|ENET_IEEE_T_FDXFC_COUNT
DECL|ENET_IEEE_T_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_T_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_FRAME_OK_COUNT|macro|ENET_IEEE_T_FRAME_OK_COUNT
DECL|ENET_IEEE_T_LCOL_COUNT_MASK|macro|ENET_IEEE_T_LCOL_COUNT_MASK
DECL|ENET_IEEE_T_LCOL_COUNT_SHIFT|macro|ENET_IEEE_T_LCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_LCOL_COUNT|macro|ENET_IEEE_T_LCOL_COUNT
DECL|ENET_IEEE_T_MACERR_COUNT_MASK|macro|ENET_IEEE_T_MACERR_COUNT_MASK
DECL|ENET_IEEE_T_MACERR_COUNT_SHIFT|macro|ENET_IEEE_T_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_T_MACERR_COUNT|macro|ENET_IEEE_T_MACERR_COUNT
DECL|ENET_IEEE_T_MCOL_COUNT_MASK|macro|ENET_IEEE_T_MCOL_COUNT_MASK
DECL|ENET_IEEE_T_MCOL_COUNT_SHIFT|macro|ENET_IEEE_T_MCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_MCOL_COUNT|macro|ENET_IEEE_T_MCOL_COUNT
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_T_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_OCTETS_OK_COUNT|macro|ENET_IEEE_T_OCTETS_OK_COUNT
DECL|ENET_IEEE_T_SQE_COUNT_MASK|macro|ENET_IEEE_T_SQE_COUNT_MASK
DECL|ENET_IEEE_T_SQE_COUNT_SHIFT|macro|ENET_IEEE_T_SQE_COUNT_SHIFT
DECL|ENET_IEEE_T_SQE_COUNT|macro|ENET_IEEE_T_SQE_COUNT
DECL|ENET_IRQn|enumerator|ENET_IRQn = 114, /**< ENET interrupt */
DECL|ENET_MIBC_MIB_CLEAR_MASK|macro|ENET_MIBC_MIB_CLEAR_MASK
DECL|ENET_MIBC_MIB_CLEAR_SHIFT|macro|ENET_MIBC_MIB_CLEAR_SHIFT
DECL|ENET_MIBC_MIB_CLEAR|macro|ENET_MIBC_MIB_CLEAR
DECL|ENET_MIBC_MIB_DIS_MASK|macro|ENET_MIBC_MIB_DIS_MASK
DECL|ENET_MIBC_MIB_DIS_SHIFT|macro|ENET_MIBC_MIB_DIS_SHIFT
DECL|ENET_MIBC_MIB_DIS|macro|ENET_MIBC_MIB_DIS
DECL|ENET_MIBC_MIB_IDLE_MASK|macro|ENET_MIBC_MIB_IDLE_MASK
DECL|ENET_MIBC_MIB_IDLE_SHIFT|macro|ENET_MIBC_MIB_IDLE_SHIFT
DECL|ENET_MIBC_MIB_IDLE|macro|ENET_MIBC_MIB_IDLE
DECL|ENET_MMFR_DATA_MASK|macro|ENET_MMFR_DATA_MASK
DECL|ENET_MMFR_DATA_SHIFT|macro|ENET_MMFR_DATA_SHIFT
DECL|ENET_MMFR_DATA|macro|ENET_MMFR_DATA
DECL|ENET_MMFR_OP_MASK|macro|ENET_MMFR_OP_MASK
DECL|ENET_MMFR_OP_SHIFT|macro|ENET_MMFR_OP_SHIFT
DECL|ENET_MMFR_OP|macro|ENET_MMFR_OP
DECL|ENET_MMFR_PA_MASK|macro|ENET_MMFR_PA_MASK
DECL|ENET_MMFR_PA_SHIFT|macro|ENET_MMFR_PA_SHIFT
DECL|ENET_MMFR_PA|macro|ENET_MMFR_PA
DECL|ENET_MMFR_RA_MASK|macro|ENET_MMFR_RA_MASK
DECL|ENET_MMFR_RA_SHIFT|macro|ENET_MMFR_RA_SHIFT
DECL|ENET_MMFR_RA|macro|ENET_MMFR_RA
DECL|ENET_MMFR_ST_MASK|macro|ENET_MMFR_ST_MASK
DECL|ENET_MMFR_ST_SHIFT|macro|ENET_MMFR_ST_SHIFT
DECL|ENET_MMFR_ST|macro|ENET_MMFR_ST
DECL|ENET_MMFR_TA_MASK|macro|ENET_MMFR_TA_MASK
DECL|ENET_MMFR_TA_SHIFT|macro|ENET_MMFR_TA_SHIFT
DECL|ENET_MMFR_TA|macro|ENET_MMFR_TA
DECL|ENET_MRBR_R_BUF_SIZE_MASK|macro|ENET_MRBR_R_BUF_SIZE_MASK
DECL|ENET_MRBR_R_BUF_SIZE_SHIFT|macro|ENET_MRBR_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR_R_BUF_SIZE|macro|ENET_MRBR_R_BUF_SIZE
DECL|ENET_MSCR_DIS_PRE_MASK|macro|ENET_MSCR_DIS_PRE_MASK
DECL|ENET_MSCR_DIS_PRE_SHIFT|macro|ENET_MSCR_DIS_PRE_SHIFT
DECL|ENET_MSCR_DIS_PRE|macro|ENET_MSCR_DIS_PRE
DECL|ENET_MSCR_HOLDTIME_MASK|macro|ENET_MSCR_HOLDTIME_MASK
DECL|ENET_MSCR_HOLDTIME_SHIFT|macro|ENET_MSCR_HOLDTIME_SHIFT
DECL|ENET_MSCR_HOLDTIME|macro|ENET_MSCR_HOLDTIME
DECL|ENET_MSCR_MII_SPEED_MASK|macro|ENET_MSCR_MII_SPEED_MASK
DECL|ENET_MSCR_MII_SPEED_SHIFT|macro|ENET_MSCR_MII_SPEED_SHIFT
DECL|ENET_MSCR_MII_SPEED|macro|ENET_MSCR_MII_SPEED
DECL|ENET_OPD_OPCODE_MASK|macro|ENET_OPD_OPCODE_MASK
DECL|ENET_OPD_OPCODE_SHIFT|macro|ENET_OPD_OPCODE_SHIFT
DECL|ENET_OPD_OPCODE|macro|ENET_OPD_OPCODE
DECL|ENET_OPD_PAUSE_DUR_MASK|macro|ENET_OPD_PAUSE_DUR_MASK
DECL|ENET_OPD_PAUSE_DUR_SHIFT|macro|ENET_OPD_PAUSE_DUR_SHIFT
DECL|ENET_OPD_PAUSE_DUR|macro|ENET_OPD_PAUSE_DUR
DECL|ENET_PALR_PADDR1_MASK|macro|ENET_PALR_PADDR1_MASK
DECL|ENET_PALR_PADDR1_SHIFT|macro|ENET_PALR_PADDR1_SHIFT
DECL|ENET_PALR_PADDR1|macro|ENET_PALR_PADDR1
DECL|ENET_PAUR_PADDR2_MASK|macro|ENET_PAUR_PADDR2_MASK
DECL|ENET_PAUR_PADDR2_SHIFT|macro|ENET_PAUR_PADDR2_SHIFT
DECL|ENET_PAUR_PADDR2|macro|ENET_PAUR_PADDR2
DECL|ENET_PAUR_TYPE_MASK|macro|ENET_PAUR_TYPE_MASK
DECL|ENET_PAUR_TYPE_SHIFT|macro|ENET_PAUR_TYPE_SHIFT
DECL|ENET_PAUR_TYPE|macro|ENET_PAUR_TYPE
DECL|ENET_RACC_IPDIS_MASK|macro|ENET_RACC_IPDIS_MASK
DECL|ENET_RACC_IPDIS_SHIFT|macro|ENET_RACC_IPDIS_SHIFT
DECL|ENET_RACC_IPDIS|macro|ENET_RACC_IPDIS
DECL|ENET_RACC_LINEDIS_MASK|macro|ENET_RACC_LINEDIS_MASK
DECL|ENET_RACC_LINEDIS_SHIFT|macro|ENET_RACC_LINEDIS_SHIFT
DECL|ENET_RACC_LINEDIS|macro|ENET_RACC_LINEDIS
DECL|ENET_RACC_PADREM_MASK|macro|ENET_RACC_PADREM_MASK
DECL|ENET_RACC_PADREM_SHIFT|macro|ENET_RACC_PADREM_SHIFT
DECL|ENET_RACC_PADREM|macro|ENET_RACC_PADREM
DECL|ENET_RACC_PRODIS_MASK|macro|ENET_RACC_PRODIS_MASK
DECL|ENET_RACC_PRODIS_SHIFT|macro|ENET_RACC_PRODIS_SHIFT
DECL|ENET_RACC_PRODIS|macro|ENET_RACC_PRODIS
DECL|ENET_RACC_SHIFT16_MASK|macro|ENET_RACC_SHIFT16_MASK
DECL|ENET_RACC_SHIFT16_SHIFT|macro|ENET_RACC_SHIFT16_SHIFT
DECL|ENET_RACC_SHIFT16|macro|ENET_RACC_SHIFT16
DECL|ENET_RAEM_RX_ALMOST_EMPTY_MASK|macro|ENET_RAEM_RX_ALMOST_EMPTY_MASK
DECL|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT|macro|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
DECL|ENET_RAEM_RX_ALMOST_EMPTY|macro|ENET_RAEM_RX_ALMOST_EMPTY
DECL|ENET_RAFL_RX_ALMOST_FULL_MASK|macro|ENET_RAFL_RX_ALMOST_FULL_MASK
DECL|ENET_RAFL_RX_ALMOST_FULL_SHIFT|macro|ENET_RAFL_RX_ALMOST_FULL_SHIFT
DECL|ENET_RAFL_RX_ALMOST_FULL|macro|ENET_RAFL_RX_ALMOST_FULL
DECL|ENET_RCR_BC_REJ_MASK|macro|ENET_RCR_BC_REJ_MASK
DECL|ENET_RCR_BC_REJ_SHIFT|macro|ENET_RCR_BC_REJ_SHIFT
DECL|ENET_RCR_BC_REJ|macro|ENET_RCR_BC_REJ
DECL|ENET_RCR_CFEN_MASK|macro|ENET_RCR_CFEN_MASK
DECL|ENET_RCR_CFEN_SHIFT|macro|ENET_RCR_CFEN_SHIFT
DECL|ENET_RCR_CFEN|macro|ENET_RCR_CFEN
DECL|ENET_RCR_CRCFWD_MASK|macro|ENET_RCR_CRCFWD_MASK
DECL|ENET_RCR_CRCFWD_SHIFT|macro|ENET_RCR_CRCFWD_SHIFT
DECL|ENET_RCR_CRCFWD|macro|ENET_RCR_CRCFWD
DECL|ENET_RCR_DRT_MASK|macro|ENET_RCR_DRT_MASK
DECL|ENET_RCR_DRT_SHIFT|macro|ENET_RCR_DRT_SHIFT
DECL|ENET_RCR_DRT|macro|ENET_RCR_DRT
DECL|ENET_RCR_FCE_MASK|macro|ENET_RCR_FCE_MASK
DECL|ENET_RCR_FCE_SHIFT|macro|ENET_RCR_FCE_SHIFT
DECL|ENET_RCR_FCE|macro|ENET_RCR_FCE
DECL|ENET_RCR_GRS_MASK|macro|ENET_RCR_GRS_MASK
DECL|ENET_RCR_GRS_SHIFT|macro|ENET_RCR_GRS_SHIFT
DECL|ENET_RCR_GRS|macro|ENET_RCR_GRS
DECL|ENET_RCR_LOOP_MASK|macro|ENET_RCR_LOOP_MASK
DECL|ENET_RCR_LOOP_SHIFT|macro|ENET_RCR_LOOP_SHIFT
DECL|ENET_RCR_LOOP|macro|ENET_RCR_LOOP
DECL|ENET_RCR_MAX_FL_MASK|macro|ENET_RCR_MAX_FL_MASK
DECL|ENET_RCR_MAX_FL_SHIFT|macro|ENET_RCR_MAX_FL_SHIFT
DECL|ENET_RCR_MAX_FL|macro|ENET_RCR_MAX_FL
DECL|ENET_RCR_MII_MODE_MASK|macro|ENET_RCR_MII_MODE_MASK
DECL|ENET_RCR_MII_MODE_SHIFT|macro|ENET_RCR_MII_MODE_SHIFT
DECL|ENET_RCR_MII_MODE|macro|ENET_RCR_MII_MODE
DECL|ENET_RCR_NLC_MASK|macro|ENET_RCR_NLC_MASK
DECL|ENET_RCR_NLC_SHIFT|macro|ENET_RCR_NLC_SHIFT
DECL|ENET_RCR_NLC|macro|ENET_RCR_NLC
DECL|ENET_RCR_PADEN_MASK|macro|ENET_RCR_PADEN_MASK
DECL|ENET_RCR_PADEN_SHIFT|macro|ENET_RCR_PADEN_SHIFT
DECL|ENET_RCR_PADEN|macro|ENET_RCR_PADEN
DECL|ENET_RCR_PAUFWD_MASK|macro|ENET_RCR_PAUFWD_MASK
DECL|ENET_RCR_PAUFWD_SHIFT|macro|ENET_RCR_PAUFWD_SHIFT
DECL|ENET_RCR_PAUFWD|macro|ENET_RCR_PAUFWD
DECL|ENET_RCR_PROM_MASK|macro|ENET_RCR_PROM_MASK
DECL|ENET_RCR_PROM_SHIFT|macro|ENET_RCR_PROM_SHIFT
DECL|ENET_RCR_PROM|macro|ENET_RCR_PROM
DECL|ENET_RCR_RMII_10T_MASK|macro|ENET_RCR_RMII_10T_MASK
DECL|ENET_RCR_RMII_10T_SHIFT|macro|ENET_RCR_RMII_10T_SHIFT
DECL|ENET_RCR_RMII_10T|macro|ENET_RCR_RMII_10T
DECL|ENET_RCR_RMII_MODE_MASK|macro|ENET_RCR_RMII_MODE_MASK
DECL|ENET_RCR_RMII_MODE_SHIFT|macro|ENET_RCR_RMII_MODE_SHIFT
DECL|ENET_RCR_RMII_MODE|macro|ENET_RCR_RMII_MODE
DECL|ENET_RDAR_RDAR_MASK|macro|ENET_RDAR_RDAR_MASK
DECL|ENET_RDAR_RDAR_SHIFT|macro|ENET_RDAR_RDAR_SHIFT
DECL|ENET_RDAR_RDAR|macro|ENET_RDAR_RDAR
DECL|ENET_RDSR_R_DES_START_MASK|macro|ENET_RDSR_R_DES_START_MASK
DECL|ENET_RDSR_R_DES_START_SHIFT|macro|ENET_RDSR_R_DES_START_SHIFT
DECL|ENET_RDSR_R_DES_START|macro|ENET_RDSR_R_DES_START
DECL|ENET_RMON_R_BC_PKT_COUNT_MASK|macro|ENET_RMON_R_BC_PKT_COUNT_MASK
DECL|ENET_RMON_R_BC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_BC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_BC_PKT_COUNT|macro|ENET_RMON_R_BC_PKT_COUNT
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_MASK|macro|ENET_RMON_R_CRC_ALIGN_COUNT_MASK
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT|macro|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT
DECL|ENET_RMON_R_CRC_ALIGN_COUNT|macro|ENET_RMON_R_CRC_ALIGN_COUNT
DECL|ENET_RMON_R_FRAG_COUNT_MASK|macro|ENET_RMON_R_FRAG_COUNT_MASK
DECL|ENET_RMON_R_FRAG_COUNT_SHIFT|macro|ENET_RMON_R_FRAG_COUNT_SHIFT
DECL|ENET_RMON_R_FRAG_COUNT|macro|ENET_RMON_R_FRAG_COUNT
DECL|ENET_RMON_R_JAB_COUNT_MASK|macro|ENET_RMON_R_JAB_COUNT_MASK
DECL|ENET_RMON_R_JAB_COUNT_SHIFT|macro|ENET_RMON_R_JAB_COUNT_SHIFT
DECL|ENET_RMON_R_JAB_COUNT|macro|ENET_RMON_R_JAB_COUNT
DECL|ENET_RMON_R_MC_PKT_COUNT_MASK|macro|ENET_RMON_R_MC_PKT_COUNT_MASK
DECL|ENET_RMON_R_MC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_MC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_MC_PKT_COUNT|macro|ENET_RMON_R_MC_PKT_COUNT
DECL|ENET_RMON_R_OCTETS_COUNT_MASK|macro|ENET_RMON_R_OCTETS_COUNT_MASK
DECL|ENET_RMON_R_OCTETS_COUNT_SHIFT|macro|ENET_RMON_R_OCTETS_COUNT_SHIFT
DECL|ENET_RMON_R_OCTETS_COUNT|macro|ENET_RMON_R_OCTETS_COUNT
DECL|ENET_RMON_R_OVERSIZE_COUNT_MASK|macro|ENET_RMON_R_OVERSIZE_COUNT_MASK
DECL|ENET_RMON_R_OVERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_OVERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_OVERSIZE_COUNT|macro|ENET_RMON_R_OVERSIZE_COUNT
DECL|ENET_RMON_R_P1024TO2047_COUNT_MASK|macro|ENET_RMON_R_P1024TO2047_COUNT_MASK
DECL|ENET_RMON_R_P1024TO2047_COUNT_SHIFT|macro|ENET_RMON_R_P1024TO2047_COUNT_SHIFT
DECL|ENET_RMON_R_P1024TO2047_COUNT|macro|ENET_RMON_R_P1024TO2047_COUNT
DECL|ENET_RMON_R_P128TO255_COUNT_MASK|macro|ENET_RMON_R_P128TO255_COUNT_MASK
DECL|ENET_RMON_R_P128TO255_COUNT_SHIFT|macro|ENET_RMON_R_P128TO255_COUNT_SHIFT
DECL|ENET_RMON_R_P128TO255_COUNT|macro|ENET_RMON_R_P128TO255_COUNT
DECL|ENET_RMON_R_P256TO511_COUNT_MASK|macro|ENET_RMON_R_P256TO511_COUNT_MASK
DECL|ENET_RMON_R_P256TO511_COUNT_SHIFT|macro|ENET_RMON_R_P256TO511_COUNT_SHIFT
DECL|ENET_RMON_R_P256TO511_COUNT|macro|ENET_RMON_R_P256TO511_COUNT
DECL|ENET_RMON_R_P512TO1023_COUNT_MASK|macro|ENET_RMON_R_P512TO1023_COUNT_MASK
DECL|ENET_RMON_R_P512TO1023_COUNT_SHIFT|macro|ENET_RMON_R_P512TO1023_COUNT_SHIFT
DECL|ENET_RMON_R_P512TO1023_COUNT|macro|ENET_RMON_R_P512TO1023_COUNT
DECL|ENET_RMON_R_P64_COUNT_MASK|macro|ENET_RMON_R_P64_COUNT_MASK
DECL|ENET_RMON_R_P64_COUNT_SHIFT|macro|ENET_RMON_R_P64_COUNT_SHIFT
DECL|ENET_RMON_R_P64_COUNT|macro|ENET_RMON_R_P64_COUNT
DECL|ENET_RMON_R_P65TO127_COUNT_MASK|macro|ENET_RMON_R_P65TO127_COUNT_MASK
DECL|ENET_RMON_R_P65TO127_COUNT_SHIFT|macro|ENET_RMON_R_P65TO127_COUNT_SHIFT
DECL|ENET_RMON_R_P65TO127_COUNT|macro|ENET_RMON_R_P65TO127_COUNT
DECL|ENET_RMON_R_PACKETS_COUNT_MASK|macro|ENET_RMON_R_PACKETS_COUNT_MASK
DECL|ENET_RMON_R_PACKETS_COUNT_SHIFT|macro|ENET_RMON_R_PACKETS_COUNT_SHIFT
DECL|ENET_RMON_R_PACKETS_COUNT|macro|ENET_RMON_R_PACKETS_COUNT
DECL|ENET_RMON_R_P_GTE2048_COUNT_MASK|macro|ENET_RMON_R_P_GTE2048_COUNT_MASK
DECL|ENET_RMON_R_P_GTE2048_COUNT_SHIFT|macro|ENET_RMON_R_P_GTE2048_COUNT_SHIFT
DECL|ENET_RMON_R_P_GTE2048_COUNT|macro|ENET_RMON_R_P_GTE2048_COUNT
DECL|ENET_RMON_R_UNDERSIZE_COUNT_MASK|macro|ENET_RMON_R_UNDERSIZE_COUNT_MASK
DECL|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_UNDERSIZE_COUNT|macro|ENET_RMON_R_UNDERSIZE_COUNT
DECL|ENET_RMON_T_BC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_BC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_BC_PKT_TXPKTS|macro|ENET_RMON_T_BC_PKT_TXPKTS
DECL|ENET_RMON_T_COL_TXPKTS_MASK|macro|ENET_RMON_T_COL_TXPKTS_MASK
DECL|ENET_RMON_T_COL_TXPKTS_SHIFT|macro|ENET_RMON_T_COL_TXPKTS_SHIFT
DECL|ENET_RMON_T_COL_TXPKTS|macro|ENET_RMON_T_COL_TXPKTS
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS
DECL|ENET_RMON_T_FRAG_TXPKTS_MASK|macro|ENET_RMON_T_FRAG_TXPKTS_MASK
DECL|ENET_RMON_T_FRAG_TXPKTS_SHIFT|macro|ENET_RMON_T_FRAG_TXPKTS_SHIFT
DECL|ENET_RMON_T_FRAG_TXPKTS|macro|ENET_RMON_T_FRAG_TXPKTS
DECL|ENET_RMON_T_JAB_TXPKTS_MASK|macro|ENET_RMON_T_JAB_TXPKTS_MASK
DECL|ENET_RMON_T_JAB_TXPKTS_SHIFT|macro|ENET_RMON_T_JAB_TXPKTS_SHIFT
DECL|ENET_RMON_T_JAB_TXPKTS|macro|ENET_RMON_T_JAB_TXPKTS
DECL|ENET_RMON_T_MC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_MC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_MC_PKT_TXPKTS|macro|ENET_RMON_T_MC_PKT_TXPKTS
DECL|ENET_RMON_T_OCTETS_TXOCTS_MASK|macro|ENET_RMON_T_OCTETS_TXOCTS_MASK
DECL|ENET_RMON_T_OCTETS_TXOCTS_SHIFT|macro|ENET_RMON_T_OCTETS_TXOCTS_SHIFT
DECL|ENET_RMON_T_OCTETS_TXOCTS|macro|ENET_RMON_T_OCTETS_TXOCTS
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_OVERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_OVERSIZE_TXPKTS|macro|ENET_RMON_T_OVERSIZE_TXPKTS
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_MASK|macro|ENET_RMON_T_P1024TO2047_TXPKTS_MASK
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT|macro|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT
DECL|ENET_RMON_T_P1024TO2047_TXPKTS|macro|ENET_RMON_T_P1024TO2047_TXPKTS
DECL|ENET_RMON_T_P128TO255_TXPKTS_MASK|macro|ENET_RMON_T_P128TO255_TXPKTS_MASK
DECL|ENET_RMON_T_P128TO255_TXPKTS_SHIFT|macro|ENET_RMON_T_P128TO255_TXPKTS_SHIFT
DECL|ENET_RMON_T_P128TO255_TXPKTS|macro|ENET_RMON_T_P128TO255_TXPKTS
DECL|ENET_RMON_T_P256TO511_TXPKTS_MASK|macro|ENET_RMON_T_P256TO511_TXPKTS_MASK
DECL|ENET_RMON_T_P256TO511_TXPKTS_SHIFT|macro|ENET_RMON_T_P256TO511_TXPKTS_SHIFT
DECL|ENET_RMON_T_P256TO511_TXPKTS|macro|ENET_RMON_T_P256TO511_TXPKTS
DECL|ENET_RMON_T_P512TO1023_TXPKTS_MASK|macro|ENET_RMON_T_P512TO1023_TXPKTS_MASK
DECL|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT|macro|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT
DECL|ENET_RMON_T_P512TO1023_TXPKTS|macro|ENET_RMON_T_P512TO1023_TXPKTS
DECL|ENET_RMON_T_P64_TXPKTS_MASK|macro|ENET_RMON_T_P64_TXPKTS_MASK
DECL|ENET_RMON_T_P64_TXPKTS_SHIFT|macro|ENET_RMON_T_P64_TXPKTS_SHIFT
DECL|ENET_RMON_T_P64_TXPKTS|macro|ENET_RMON_T_P64_TXPKTS
DECL|ENET_RMON_T_P65TO127_TXPKTS_MASK|macro|ENET_RMON_T_P65TO127_TXPKTS_MASK
DECL|ENET_RMON_T_P65TO127_TXPKTS_SHIFT|macro|ENET_RMON_T_P65TO127_TXPKTS_SHIFT
DECL|ENET_RMON_T_P65TO127_TXPKTS|macro|ENET_RMON_T_P65TO127_TXPKTS
DECL|ENET_RMON_T_PACKETS_TXPKTS_MASK|macro|ENET_RMON_T_PACKETS_TXPKTS_MASK
DECL|ENET_RMON_T_PACKETS_TXPKTS_SHIFT|macro|ENET_RMON_T_PACKETS_TXPKTS_SHIFT
DECL|ENET_RMON_T_PACKETS_TXPKTS|macro|ENET_RMON_T_PACKETS_TXPKTS
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_MASK|macro|ENET_RMON_T_P_GTE2048_TXPKTS_MASK
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT|macro|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT
DECL|ENET_RMON_T_P_GTE2048_TXPKTS|macro|ENET_RMON_T_P_GTE2048_TXPKTS
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS|macro|ENET_RMON_T_UNDERSIZE_TXPKTS
DECL|ENET_RSEM_RX_SECTION_EMPTY_MASK|macro|ENET_RSEM_RX_SECTION_EMPTY_MASK
DECL|ENET_RSEM_RX_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_RX_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_RX_SECTION_EMPTY|macro|ENET_RSEM_RX_SECTION_EMPTY
DECL|ENET_RSEM_STAT_SECTION_EMPTY_MASK|macro|ENET_RSEM_STAT_SECTION_EMPTY_MASK
DECL|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_STAT_SECTION_EMPTY|macro|ENET_RSEM_STAT_SECTION_EMPTY
DECL|ENET_RSFL_RX_SECTION_FULL_MASK|macro|ENET_RSFL_RX_SECTION_FULL_MASK
DECL|ENET_RSFL_RX_SECTION_FULL_SHIFT|macro|ENET_RSFL_RX_SECTION_FULL_SHIFT
DECL|ENET_RSFL_RX_SECTION_FULL|macro|ENET_RSFL_RX_SECTION_FULL
DECL|ENET_RXIC_ICCS_MASK|macro|ENET_RXIC_ICCS_MASK
DECL|ENET_RXIC_ICCS_SHIFT|macro|ENET_RXIC_ICCS_SHIFT
DECL|ENET_RXIC_ICCS|macro|ENET_RXIC_ICCS
DECL|ENET_RXIC_ICEN_MASK|macro|ENET_RXIC_ICEN_MASK
DECL|ENET_RXIC_ICEN_SHIFT|macro|ENET_RXIC_ICEN_SHIFT
DECL|ENET_RXIC_ICEN|macro|ENET_RXIC_ICEN
DECL|ENET_RXIC_ICFT_MASK|macro|ENET_RXIC_ICFT_MASK
DECL|ENET_RXIC_ICFT_SHIFT|macro|ENET_RXIC_ICFT_SHIFT
DECL|ENET_RXIC_ICFT|macro|ENET_RXIC_ICFT
DECL|ENET_RXIC_ICTT_MASK|macro|ENET_RXIC_ICTT_MASK
DECL|ENET_RXIC_ICTT_SHIFT|macro|ENET_RXIC_ICTT_SHIFT
DECL|ENET_RXIC_ICTT|macro|ENET_RXIC_ICTT
DECL|ENET_Receive_IRQS|macro|ENET_Receive_IRQS
DECL|ENET_TACC_IPCHK_MASK|macro|ENET_TACC_IPCHK_MASK
DECL|ENET_TACC_IPCHK_SHIFT|macro|ENET_TACC_IPCHK_SHIFT
DECL|ENET_TACC_IPCHK|macro|ENET_TACC_IPCHK
DECL|ENET_TACC_PROCHK_MASK|macro|ENET_TACC_PROCHK_MASK
DECL|ENET_TACC_PROCHK_SHIFT|macro|ENET_TACC_PROCHK_SHIFT
DECL|ENET_TACC_PROCHK|macro|ENET_TACC_PROCHK
DECL|ENET_TACC_SHIFT16_MASK|macro|ENET_TACC_SHIFT16_MASK
DECL|ENET_TACC_SHIFT16_SHIFT|macro|ENET_TACC_SHIFT16_SHIFT
DECL|ENET_TACC_SHIFT16|macro|ENET_TACC_SHIFT16
DECL|ENET_TAEM_TX_ALMOST_EMPTY_MASK|macro|ENET_TAEM_TX_ALMOST_EMPTY_MASK
DECL|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT|macro|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
DECL|ENET_TAEM_TX_ALMOST_EMPTY|macro|ENET_TAEM_TX_ALMOST_EMPTY
DECL|ENET_TAFL_TX_ALMOST_FULL_MASK|macro|ENET_TAFL_TX_ALMOST_FULL_MASK
DECL|ENET_TAFL_TX_ALMOST_FULL_SHIFT|macro|ENET_TAFL_TX_ALMOST_FULL_SHIFT
DECL|ENET_TAFL_TX_ALMOST_FULL|macro|ENET_TAFL_TX_ALMOST_FULL
DECL|ENET_TCCR_COUNT|macro|ENET_TCCR_COUNT
DECL|ENET_TCCR_TCC_MASK|macro|ENET_TCCR_TCC_MASK
DECL|ENET_TCCR_TCC_SHIFT|macro|ENET_TCCR_TCC_SHIFT
DECL|ENET_TCCR_TCC|macro|ENET_TCCR_TCC
DECL|ENET_TCR_ADDINS_MASK|macro|ENET_TCR_ADDINS_MASK
DECL|ENET_TCR_ADDINS_SHIFT|macro|ENET_TCR_ADDINS_SHIFT
DECL|ENET_TCR_ADDINS|macro|ENET_TCR_ADDINS
DECL|ENET_TCR_ADDSEL_MASK|macro|ENET_TCR_ADDSEL_MASK
DECL|ENET_TCR_ADDSEL_SHIFT|macro|ENET_TCR_ADDSEL_SHIFT
DECL|ENET_TCR_ADDSEL|macro|ENET_TCR_ADDSEL
DECL|ENET_TCR_CRCFWD_MASK|macro|ENET_TCR_CRCFWD_MASK
DECL|ENET_TCR_CRCFWD_SHIFT|macro|ENET_TCR_CRCFWD_SHIFT
DECL|ENET_TCR_CRCFWD|macro|ENET_TCR_CRCFWD
DECL|ENET_TCR_FDEN_MASK|macro|ENET_TCR_FDEN_MASK
DECL|ENET_TCR_FDEN_SHIFT|macro|ENET_TCR_FDEN_SHIFT
DECL|ENET_TCR_FDEN|macro|ENET_TCR_FDEN
DECL|ENET_TCR_GTS_MASK|macro|ENET_TCR_GTS_MASK
DECL|ENET_TCR_GTS_SHIFT|macro|ENET_TCR_GTS_SHIFT
DECL|ENET_TCR_GTS|macro|ENET_TCR_GTS
DECL|ENET_TCR_RFC_PAUSE_MASK|macro|ENET_TCR_RFC_PAUSE_MASK
DECL|ENET_TCR_RFC_PAUSE_SHIFT|macro|ENET_TCR_RFC_PAUSE_SHIFT
DECL|ENET_TCR_RFC_PAUSE|macro|ENET_TCR_RFC_PAUSE
DECL|ENET_TCR_TFC_PAUSE_MASK|macro|ENET_TCR_TFC_PAUSE_MASK
DECL|ENET_TCR_TFC_PAUSE_SHIFT|macro|ENET_TCR_TFC_PAUSE_SHIFT
DECL|ENET_TCR_TFC_PAUSE|macro|ENET_TCR_TFC_PAUSE
DECL|ENET_TCSR_COUNT|macro|ENET_TCSR_COUNT
DECL|ENET_TCSR_TDRE_MASK|macro|ENET_TCSR_TDRE_MASK
DECL|ENET_TCSR_TDRE_SHIFT|macro|ENET_TCSR_TDRE_SHIFT
DECL|ENET_TCSR_TDRE|macro|ENET_TCSR_TDRE
DECL|ENET_TCSR_TF_MASK|macro|ENET_TCSR_TF_MASK
DECL|ENET_TCSR_TF_SHIFT|macro|ENET_TCSR_TF_SHIFT
DECL|ENET_TCSR_TF|macro|ENET_TCSR_TF
DECL|ENET_TCSR_TIE_MASK|macro|ENET_TCSR_TIE_MASK
DECL|ENET_TCSR_TIE_SHIFT|macro|ENET_TCSR_TIE_SHIFT
DECL|ENET_TCSR_TIE|macro|ENET_TCSR_TIE
DECL|ENET_TCSR_TMODE_MASK|macro|ENET_TCSR_TMODE_MASK
DECL|ENET_TCSR_TMODE_SHIFT|macro|ENET_TCSR_TMODE_SHIFT
DECL|ENET_TCSR_TMODE|macro|ENET_TCSR_TMODE
DECL|ENET_TCSR_TPWC_MASK|macro|ENET_TCSR_TPWC_MASK
DECL|ENET_TCSR_TPWC_SHIFT|macro|ENET_TCSR_TPWC_SHIFT
DECL|ENET_TCSR_TPWC|macro|ENET_TCSR_TPWC
DECL|ENET_TDAR_TDAR_MASK|macro|ENET_TDAR_TDAR_MASK
DECL|ENET_TDAR_TDAR_SHIFT|macro|ENET_TDAR_TDAR_SHIFT
DECL|ENET_TDAR_TDAR|macro|ENET_TDAR_TDAR
DECL|ENET_TDSR_X_DES_START_MASK|macro|ENET_TDSR_X_DES_START_MASK
DECL|ENET_TDSR_X_DES_START_SHIFT|macro|ENET_TDSR_X_DES_START_SHIFT
DECL|ENET_TDSR_X_DES_START|macro|ENET_TDSR_X_DES_START
DECL|ENET_TFWR_STRFWD_MASK|macro|ENET_TFWR_STRFWD_MASK
DECL|ENET_TFWR_STRFWD_SHIFT|macro|ENET_TFWR_STRFWD_SHIFT
DECL|ENET_TFWR_STRFWD|macro|ENET_TFWR_STRFWD
DECL|ENET_TFWR_TFWR_MASK|macro|ENET_TFWR_TFWR_MASK
DECL|ENET_TFWR_TFWR_SHIFT|macro|ENET_TFWR_TFWR_SHIFT
DECL|ENET_TFWR_TFWR|macro|ENET_TFWR_TFWR
DECL|ENET_TGSR_TF0_MASK|macro|ENET_TGSR_TF0_MASK
DECL|ENET_TGSR_TF0_SHIFT|macro|ENET_TGSR_TF0_SHIFT
DECL|ENET_TGSR_TF0|macro|ENET_TGSR_TF0
DECL|ENET_TGSR_TF1_MASK|macro|ENET_TGSR_TF1_MASK
DECL|ENET_TGSR_TF1_SHIFT|macro|ENET_TGSR_TF1_SHIFT
DECL|ENET_TGSR_TF1|macro|ENET_TGSR_TF1
DECL|ENET_TGSR_TF2_MASK|macro|ENET_TGSR_TF2_MASK
DECL|ENET_TGSR_TF2_SHIFT|macro|ENET_TGSR_TF2_SHIFT
DECL|ENET_TGSR_TF2|macro|ENET_TGSR_TF2
DECL|ENET_TGSR_TF3_MASK|macro|ENET_TGSR_TF3_MASK
DECL|ENET_TGSR_TF3_SHIFT|macro|ENET_TGSR_TF3_SHIFT
DECL|ENET_TGSR_TF3|macro|ENET_TGSR_TF3
DECL|ENET_TIPG_IPG_MASK|macro|ENET_TIPG_IPG_MASK
DECL|ENET_TIPG_IPG_SHIFT|macro|ENET_TIPG_IPG_SHIFT
DECL|ENET_TIPG_IPG|macro|ENET_TIPG_IPG
DECL|ENET_TSEM_TX_SECTION_EMPTY_MASK|macro|ENET_TSEM_TX_SECTION_EMPTY_MASK
DECL|ENET_TSEM_TX_SECTION_EMPTY_SHIFT|macro|ENET_TSEM_TX_SECTION_EMPTY_SHIFT
DECL|ENET_TSEM_TX_SECTION_EMPTY|macro|ENET_TSEM_TX_SECTION_EMPTY
DECL|ENET_TXIC_ICCS_MASK|macro|ENET_TXIC_ICCS_MASK
DECL|ENET_TXIC_ICCS_SHIFT|macro|ENET_TXIC_ICCS_SHIFT
DECL|ENET_TXIC_ICCS|macro|ENET_TXIC_ICCS
DECL|ENET_TXIC_ICEN_MASK|macro|ENET_TXIC_ICEN_MASK
DECL|ENET_TXIC_ICEN_SHIFT|macro|ENET_TXIC_ICEN_SHIFT
DECL|ENET_TXIC_ICEN|macro|ENET_TXIC_ICEN
DECL|ENET_TXIC_ICFT_MASK|macro|ENET_TXIC_ICFT_MASK
DECL|ENET_TXIC_ICFT_SHIFT|macro|ENET_TXIC_ICFT_SHIFT
DECL|ENET_TXIC_ICFT|macro|ENET_TXIC_ICFT
DECL|ENET_TXIC_ICTT_MASK|macro|ENET_TXIC_ICTT_MASK
DECL|ENET_TXIC_ICTT_SHIFT|macro|ENET_TXIC_ICTT_SHIFT
DECL|ENET_TXIC_ICTT|macro|ENET_TXIC_ICTT
DECL|ENET_Transmit_IRQS|macro|ENET_Transmit_IRQS
DECL|ENET_Type|typedef|} ENET_Type;
DECL|ENET|macro|ENET
DECL|ENT|member|__I uint32_t ENT[16]; /**< Entropy Read Register, array offset: 0x40, array step: 0x4 */
DECL|EPCOMPLETE|macro|EPCOMPLETE
DECL|EPCR0|macro|EPCR0
DECL|EPCR|macro|EPCR
DECL|EPFLUSH|macro|EPFLUSH
DECL|EPLISTADDR|macro|EPLISTADDR
DECL|EPPRIME|macro|EPPRIME
DECL|EPSETUPSR|macro|EPSETUPSR
DECL|EPSR|macro|EPSR
DECL|ERQ|member|__IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
DECL|ERR|member|__IO uint32_t ERR; /**< Error Register, offset: 0x2C */
DECL|ESR1|member|__IO uint32_t ESR1; /**< Error and Status 1 Register, offset: 0x20 */
DECL|ESR2|member|__I uint32_t ESR2; /**< Error and Status 2 Register, offset: 0x38 */
DECL|ES|member|__I uint32_t ES; /**< Error Status Register, offset: 0x4 */
DECL|EWM_BASE_ADDRS|macro|EWM_BASE_ADDRS
DECL|EWM_BASE_PTRS|macro|EWM_BASE_PTRS
DECL|EWM_BASE|macro|EWM_BASE
DECL|EWM_CLKCTRL_CLKSEL_MASK|macro|EWM_CLKCTRL_CLKSEL_MASK
DECL|EWM_CLKCTRL_CLKSEL_SHIFT|macro|EWM_CLKCTRL_CLKSEL_SHIFT
DECL|EWM_CLKCTRL_CLKSEL|macro|EWM_CLKCTRL_CLKSEL
DECL|EWM_CLKPRESCALER_CLK_DIV_MASK|macro|EWM_CLKPRESCALER_CLK_DIV_MASK
DECL|EWM_CLKPRESCALER_CLK_DIV_SHIFT|macro|EWM_CLKPRESCALER_CLK_DIV_SHIFT
DECL|EWM_CLKPRESCALER_CLK_DIV|macro|EWM_CLKPRESCALER_CLK_DIV
DECL|EWM_CMPH_COMPAREH_MASK|macro|EWM_CMPH_COMPAREH_MASK
DECL|EWM_CMPH_COMPAREH_SHIFT|macro|EWM_CMPH_COMPAREH_SHIFT
DECL|EWM_CMPH_COMPAREH|macro|EWM_CMPH_COMPAREH
DECL|EWM_CMPL_COMPAREL_MASK|macro|EWM_CMPL_COMPAREL_MASK
DECL|EWM_CMPL_COMPAREL_SHIFT|macro|EWM_CMPL_COMPAREL_SHIFT
DECL|EWM_CMPL_COMPAREL|macro|EWM_CMPL_COMPAREL
DECL|EWM_CTRL_ASSIN_MASK|macro|EWM_CTRL_ASSIN_MASK
DECL|EWM_CTRL_ASSIN_SHIFT|macro|EWM_CTRL_ASSIN_SHIFT
DECL|EWM_CTRL_ASSIN|macro|EWM_CTRL_ASSIN
DECL|EWM_CTRL_EWMEN_MASK|macro|EWM_CTRL_EWMEN_MASK
DECL|EWM_CTRL_EWMEN_SHIFT|macro|EWM_CTRL_EWMEN_SHIFT
DECL|EWM_CTRL_EWMEN|macro|EWM_CTRL_EWMEN
DECL|EWM_CTRL_INEN_MASK|macro|EWM_CTRL_INEN_MASK
DECL|EWM_CTRL_INEN_SHIFT|macro|EWM_CTRL_INEN_SHIFT
DECL|EWM_CTRL_INEN|macro|EWM_CTRL_INEN
DECL|EWM_CTRL_INTEN_MASK|macro|EWM_CTRL_INTEN_MASK
DECL|EWM_CTRL_INTEN_SHIFT|macro|EWM_CTRL_INTEN_SHIFT
DECL|EWM_CTRL_INTEN|macro|EWM_CTRL_INTEN
DECL|EWM_IRQS|macro|EWM_IRQS
DECL|EWM_IRQn|enumerator|EWM_IRQn = 94, /**< EWM interrupt */
DECL|EWM_SERV_SERVICE_MASK|macro|EWM_SERV_SERVICE_MASK
DECL|EWM_SERV_SERVICE_SHIFT|macro|EWM_SERV_SERVICE_SHIFT
DECL|EWM_SERV_SERVICE|macro|EWM_SERV_SERVICE
DECL|EWM_Type|typedef|} EWM_Type;
DECL|EWM|macro|EWM
DECL|FCR|member|__IO uint32_t FCR; /**< FIFO Control Register, offset: 0x58 */
DECL|FCTRL2|member|__IO uint16_t FCTRL2; /**< Fault Control 2 Register, offset: 0x194 */
DECL|FCTRL|member|__IO uint16_t FCTRL; /**< Fault Control Register, offset: 0x18C */
DECL|FFILT|member|__IO uint16_t FFILT; /**< Fault Filter Register, offset: 0x190 */
DECL|FIFO|member|__IO uint32_t FIFO; /**< LPUART FIFO Register, offset: 0x28 */
DECL|FILT|member|__IO uint16_t FILT; /**< Input Filter Register, offset: 0x2 */
DECL|FILT|member|__IO uint16_t FILT; /**< Timer Channel Input Filter Register, array offset: 0x16, array step: 0x20 */
DECL|FLEXIO1_BASE|macro|FLEXIO1_BASE
DECL|FLEXIO1_IRQn|enumerator|FLEXIO1_IRQn = 90, /**< FLEXIO1 interrupt */
DECL|FLEXIO1|macro|FLEXIO1
DECL|FLEXIO2_BASE|macro|FLEXIO2_BASE
DECL|FLEXIO2_IRQn|enumerator|FLEXIO2_IRQn = 91, /**< FLEXIO2 interrupt */
DECL|FLEXIO2|macro|FLEXIO2
DECL|FLEXIO_BASE_ADDRS|macro|FLEXIO_BASE_ADDRS
DECL|FLEXIO_BASE_PTRS|macro|FLEXIO_BASE_PTRS
DECL|FLEXIO_CTRL_DBGE_MASK|macro|FLEXIO_CTRL_DBGE_MASK
DECL|FLEXIO_CTRL_DBGE_SHIFT|macro|FLEXIO_CTRL_DBGE_SHIFT
DECL|FLEXIO_CTRL_DBGE|macro|FLEXIO_CTRL_DBGE
DECL|FLEXIO_CTRL_DOZEN_MASK|macro|FLEXIO_CTRL_DOZEN_MASK
DECL|FLEXIO_CTRL_DOZEN_SHIFT|macro|FLEXIO_CTRL_DOZEN_SHIFT
DECL|FLEXIO_CTRL_DOZEN|macro|FLEXIO_CTRL_DOZEN
DECL|FLEXIO_CTRL_FASTACC_MASK|macro|FLEXIO_CTRL_FASTACC_MASK
DECL|FLEXIO_CTRL_FASTACC_SHIFT|macro|FLEXIO_CTRL_FASTACC_SHIFT
DECL|FLEXIO_CTRL_FASTACC|macro|FLEXIO_CTRL_FASTACC
DECL|FLEXIO_CTRL_FLEXEN_MASK|macro|FLEXIO_CTRL_FLEXEN_MASK
DECL|FLEXIO_CTRL_FLEXEN_SHIFT|macro|FLEXIO_CTRL_FLEXEN_SHIFT
DECL|FLEXIO_CTRL_FLEXEN|macro|FLEXIO_CTRL_FLEXEN
DECL|FLEXIO_CTRL_SWRST_MASK|macro|FLEXIO_CTRL_SWRST_MASK
DECL|FLEXIO_CTRL_SWRST_SHIFT|macro|FLEXIO_CTRL_SWRST_SHIFT
DECL|FLEXIO_CTRL_SWRST|macro|FLEXIO_CTRL_SWRST
DECL|FLEXIO_IRQS|macro|FLEXIO_IRQS
DECL|FLEXIO_PARAM_PIN_MASK|macro|FLEXIO_PARAM_PIN_MASK
DECL|FLEXIO_PARAM_PIN_SHIFT|macro|FLEXIO_PARAM_PIN_SHIFT
DECL|FLEXIO_PARAM_PIN|macro|FLEXIO_PARAM_PIN
DECL|FLEXIO_PARAM_SHIFTER_MASK|macro|FLEXIO_PARAM_SHIFTER_MASK
DECL|FLEXIO_PARAM_SHIFTER_SHIFT|macro|FLEXIO_PARAM_SHIFTER_SHIFT
DECL|FLEXIO_PARAM_SHIFTER|macro|FLEXIO_PARAM_SHIFTER
DECL|FLEXIO_PARAM_TIMER_MASK|macro|FLEXIO_PARAM_TIMER_MASK
DECL|FLEXIO_PARAM_TIMER_SHIFT|macro|FLEXIO_PARAM_TIMER_SHIFT
DECL|FLEXIO_PARAM_TIMER|macro|FLEXIO_PARAM_TIMER
DECL|FLEXIO_PARAM_TRIGGER_MASK|macro|FLEXIO_PARAM_TRIGGER_MASK
DECL|FLEXIO_PARAM_TRIGGER_SHIFT|macro|FLEXIO_PARAM_TRIGGER_SHIFT
DECL|FLEXIO_PARAM_TRIGGER|macro|FLEXIO_PARAM_TRIGGER
DECL|FLEXIO_PIN_PDI_MASK|macro|FLEXIO_PIN_PDI_MASK
DECL|FLEXIO_PIN_PDI_SHIFT|macro|FLEXIO_PIN_PDI_SHIFT
DECL|FLEXIO_PIN_PDI|macro|FLEXIO_PIN_PDI
DECL|FLEXIO_SHIFTBUFBBS_COUNT|macro|FLEXIO_SHIFTBUFBBS_COUNT
DECL|FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK|macro|FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK
DECL|FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT|macro|FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT
DECL|FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS|macro|FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS
DECL|FLEXIO_SHIFTBUFBIS_COUNT|macro|FLEXIO_SHIFTBUFBIS_COUNT
DECL|FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK|macro|FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK
DECL|FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT|macro|FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT
DECL|FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS|macro|FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS
DECL|FLEXIO_SHIFTBUFBYS_COUNT|macro|FLEXIO_SHIFTBUFBYS_COUNT
DECL|FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK|macro|FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK
DECL|FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT|macro|FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT
DECL|FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS|macro|FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS
DECL|FLEXIO_SHIFTBUFHWS_COUNT|macro|FLEXIO_SHIFTBUFHWS_COUNT
DECL|FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_MASK|macro|FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_MASK
DECL|FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_SHIFT|macro|FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_SHIFT
DECL|FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS|macro|FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS
DECL|FLEXIO_SHIFTBUFNBS_COUNT|macro|FLEXIO_SHIFTBUFNBS_COUNT
DECL|FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_MASK|macro|FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_MASK
DECL|FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_SHIFT|macro|FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_SHIFT
DECL|FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS|macro|FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS
DECL|FLEXIO_SHIFTBUFNIS_COUNT|macro|FLEXIO_SHIFTBUFNIS_COUNT
DECL|FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_MASK|macro|FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_MASK
DECL|FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_SHIFT|macro|FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_SHIFT
DECL|FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS|macro|FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS
DECL|FLEXIO_SHIFTBUF_COUNT|macro|FLEXIO_SHIFTBUF_COUNT
DECL|FLEXIO_SHIFTBUF_SHIFTBUF_MASK|macro|FLEXIO_SHIFTBUF_SHIFTBUF_MASK
DECL|FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT|macro|FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT
DECL|FLEXIO_SHIFTBUF_SHIFTBUF|macro|FLEXIO_SHIFTBUF_SHIFTBUF
DECL|FLEXIO_SHIFTCFG_COUNT|macro|FLEXIO_SHIFTCFG_COUNT
DECL|FLEXIO_SHIFTCFG_INSRC_MASK|macro|FLEXIO_SHIFTCFG_INSRC_MASK
DECL|FLEXIO_SHIFTCFG_INSRC_SHIFT|macro|FLEXIO_SHIFTCFG_INSRC_SHIFT
DECL|FLEXIO_SHIFTCFG_INSRC|macro|FLEXIO_SHIFTCFG_INSRC
DECL|FLEXIO_SHIFTCFG_PWIDTH_MASK|macro|FLEXIO_SHIFTCFG_PWIDTH_MASK
DECL|FLEXIO_SHIFTCFG_PWIDTH_SHIFT|macro|FLEXIO_SHIFTCFG_PWIDTH_SHIFT
DECL|FLEXIO_SHIFTCFG_PWIDTH|macro|FLEXIO_SHIFTCFG_PWIDTH
DECL|FLEXIO_SHIFTCFG_SSTART_MASK|macro|FLEXIO_SHIFTCFG_SSTART_MASK
DECL|FLEXIO_SHIFTCFG_SSTART_SHIFT|macro|FLEXIO_SHIFTCFG_SSTART_SHIFT
DECL|FLEXIO_SHIFTCFG_SSTART|macro|FLEXIO_SHIFTCFG_SSTART
DECL|FLEXIO_SHIFTCFG_SSTOP_MASK|macro|FLEXIO_SHIFTCFG_SSTOP_MASK
DECL|FLEXIO_SHIFTCFG_SSTOP_SHIFT|macro|FLEXIO_SHIFTCFG_SSTOP_SHIFT
DECL|FLEXIO_SHIFTCFG_SSTOP|macro|FLEXIO_SHIFTCFG_SSTOP
DECL|FLEXIO_SHIFTCTL_COUNT|macro|FLEXIO_SHIFTCTL_COUNT
DECL|FLEXIO_SHIFTCTL_PINCFG_MASK|macro|FLEXIO_SHIFTCTL_PINCFG_MASK
DECL|FLEXIO_SHIFTCTL_PINCFG_SHIFT|macro|FLEXIO_SHIFTCTL_PINCFG_SHIFT
DECL|FLEXIO_SHIFTCTL_PINCFG|macro|FLEXIO_SHIFTCTL_PINCFG
DECL|FLEXIO_SHIFTCTL_PINPOL_MASK|macro|FLEXIO_SHIFTCTL_PINPOL_MASK
DECL|FLEXIO_SHIFTCTL_PINPOL_SHIFT|macro|FLEXIO_SHIFTCTL_PINPOL_SHIFT
DECL|FLEXIO_SHIFTCTL_PINPOL|macro|FLEXIO_SHIFTCTL_PINPOL
DECL|FLEXIO_SHIFTCTL_PINSEL_MASK|macro|FLEXIO_SHIFTCTL_PINSEL_MASK
DECL|FLEXIO_SHIFTCTL_PINSEL_SHIFT|macro|FLEXIO_SHIFTCTL_PINSEL_SHIFT
DECL|FLEXIO_SHIFTCTL_PINSEL|macro|FLEXIO_SHIFTCTL_PINSEL
DECL|FLEXIO_SHIFTCTL_SMOD_MASK|macro|FLEXIO_SHIFTCTL_SMOD_MASK
DECL|FLEXIO_SHIFTCTL_SMOD_SHIFT|macro|FLEXIO_SHIFTCTL_SMOD_SHIFT
DECL|FLEXIO_SHIFTCTL_SMOD|macro|FLEXIO_SHIFTCTL_SMOD
DECL|FLEXIO_SHIFTCTL_TIMPOL_MASK|macro|FLEXIO_SHIFTCTL_TIMPOL_MASK
DECL|FLEXIO_SHIFTCTL_TIMPOL_SHIFT|macro|FLEXIO_SHIFTCTL_TIMPOL_SHIFT
DECL|FLEXIO_SHIFTCTL_TIMPOL|macro|FLEXIO_SHIFTCTL_TIMPOL
DECL|FLEXIO_SHIFTCTL_TIMSEL_MASK|macro|FLEXIO_SHIFTCTL_TIMSEL_MASK
DECL|FLEXIO_SHIFTCTL_TIMSEL_SHIFT|macro|FLEXIO_SHIFTCTL_TIMSEL_SHIFT
DECL|FLEXIO_SHIFTCTL_TIMSEL|macro|FLEXIO_SHIFTCTL_TIMSEL
DECL|FLEXIO_SHIFTEIEN_SEIE_MASK|macro|FLEXIO_SHIFTEIEN_SEIE_MASK
DECL|FLEXIO_SHIFTEIEN_SEIE_SHIFT|macro|FLEXIO_SHIFTEIEN_SEIE_SHIFT
DECL|FLEXIO_SHIFTEIEN_SEIE|macro|FLEXIO_SHIFTEIEN_SEIE
DECL|FLEXIO_SHIFTERR_SEF_MASK|macro|FLEXIO_SHIFTERR_SEF_MASK
DECL|FLEXIO_SHIFTERR_SEF_SHIFT|macro|FLEXIO_SHIFTERR_SEF_SHIFT
DECL|FLEXIO_SHIFTERR_SEF|macro|FLEXIO_SHIFTERR_SEF
DECL|FLEXIO_SHIFTSDEN_SSDE_MASK|macro|FLEXIO_SHIFTSDEN_SSDE_MASK
DECL|FLEXIO_SHIFTSDEN_SSDE_SHIFT|macro|FLEXIO_SHIFTSDEN_SSDE_SHIFT
DECL|FLEXIO_SHIFTSDEN_SSDE|macro|FLEXIO_SHIFTSDEN_SSDE
DECL|FLEXIO_SHIFTSIEN_SSIE_MASK|macro|FLEXIO_SHIFTSIEN_SSIE_MASK
DECL|FLEXIO_SHIFTSIEN_SSIE_SHIFT|macro|FLEXIO_SHIFTSIEN_SSIE_SHIFT
DECL|FLEXIO_SHIFTSIEN_SSIE|macro|FLEXIO_SHIFTSIEN_SSIE
DECL|FLEXIO_SHIFTSTATE_STATE_MASK|macro|FLEXIO_SHIFTSTATE_STATE_MASK
DECL|FLEXIO_SHIFTSTATE_STATE_SHIFT|macro|FLEXIO_SHIFTSTATE_STATE_SHIFT
DECL|FLEXIO_SHIFTSTATE_STATE|macro|FLEXIO_SHIFTSTATE_STATE
DECL|FLEXIO_SHIFTSTAT_SSF_MASK|macro|FLEXIO_SHIFTSTAT_SSF_MASK
DECL|FLEXIO_SHIFTSTAT_SSF_SHIFT|macro|FLEXIO_SHIFTSTAT_SSF_SHIFT
DECL|FLEXIO_SHIFTSTAT_SSF|macro|FLEXIO_SHIFTSTAT_SSF
DECL|FLEXIO_TIMCFG_COUNT|macro|FLEXIO_TIMCFG_COUNT
DECL|FLEXIO_TIMCFG_TIMDEC_MASK|macro|FLEXIO_TIMCFG_TIMDEC_MASK
DECL|FLEXIO_TIMCFG_TIMDEC_SHIFT|macro|FLEXIO_TIMCFG_TIMDEC_SHIFT
DECL|FLEXIO_TIMCFG_TIMDEC|macro|FLEXIO_TIMCFG_TIMDEC
DECL|FLEXIO_TIMCFG_TIMDIS_MASK|macro|FLEXIO_TIMCFG_TIMDIS_MASK
DECL|FLEXIO_TIMCFG_TIMDIS_SHIFT|macro|FLEXIO_TIMCFG_TIMDIS_SHIFT
DECL|FLEXIO_TIMCFG_TIMDIS|macro|FLEXIO_TIMCFG_TIMDIS
DECL|FLEXIO_TIMCFG_TIMENA_MASK|macro|FLEXIO_TIMCFG_TIMENA_MASK
DECL|FLEXIO_TIMCFG_TIMENA_SHIFT|macro|FLEXIO_TIMCFG_TIMENA_SHIFT
DECL|FLEXIO_TIMCFG_TIMENA|macro|FLEXIO_TIMCFG_TIMENA
DECL|FLEXIO_TIMCFG_TIMOUT_MASK|macro|FLEXIO_TIMCFG_TIMOUT_MASK
DECL|FLEXIO_TIMCFG_TIMOUT_SHIFT|macro|FLEXIO_TIMCFG_TIMOUT_SHIFT
DECL|FLEXIO_TIMCFG_TIMOUT|macro|FLEXIO_TIMCFG_TIMOUT
DECL|FLEXIO_TIMCFG_TIMRST_MASK|macro|FLEXIO_TIMCFG_TIMRST_MASK
DECL|FLEXIO_TIMCFG_TIMRST_SHIFT|macro|FLEXIO_TIMCFG_TIMRST_SHIFT
DECL|FLEXIO_TIMCFG_TIMRST|macro|FLEXIO_TIMCFG_TIMRST
DECL|FLEXIO_TIMCFG_TSTART_MASK|macro|FLEXIO_TIMCFG_TSTART_MASK
DECL|FLEXIO_TIMCFG_TSTART_SHIFT|macro|FLEXIO_TIMCFG_TSTART_SHIFT
DECL|FLEXIO_TIMCFG_TSTART|macro|FLEXIO_TIMCFG_TSTART
DECL|FLEXIO_TIMCFG_TSTOP_MASK|macro|FLEXIO_TIMCFG_TSTOP_MASK
DECL|FLEXIO_TIMCFG_TSTOP_SHIFT|macro|FLEXIO_TIMCFG_TSTOP_SHIFT
DECL|FLEXIO_TIMCFG_TSTOP|macro|FLEXIO_TIMCFG_TSTOP
DECL|FLEXIO_TIMCMP_CMP_MASK|macro|FLEXIO_TIMCMP_CMP_MASK
DECL|FLEXIO_TIMCMP_CMP_SHIFT|macro|FLEXIO_TIMCMP_CMP_SHIFT
DECL|FLEXIO_TIMCMP_CMP|macro|FLEXIO_TIMCMP_CMP
DECL|FLEXIO_TIMCMP_COUNT|macro|FLEXIO_TIMCMP_COUNT
DECL|FLEXIO_TIMCTL_COUNT|macro|FLEXIO_TIMCTL_COUNT
DECL|FLEXIO_TIMCTL_PINCFG_MASK|macro|FLEXIO_TIMCTL_PINCFG_MASK
DECL|FLEXIO_TIMCTL_PINCFG_SHIFT|macro|FLEXIO_TIMCTL_PINCFG_SHIFT
DECL|FLEXIO_TIMCTL_PINCFG|macro|FLEXIO_TIMCTL_PINCFG
DECL|FLEXIO_TIMCTL_PINPOL_MASK|macro|FLEXIO_TIMCTL_PINPOL_MASK
DECL|FLEXIO_TIMCTL_PINPOL_SHIFT|macro|FLEXIO_TIMCTL_PINPOL_SHIFT
DECL|FLEXIO_TIMCTL_PINPOL|macro|FLEXIO_TIMCTL_PINPOL
DECL|FLEXIO_TIMCTL_PINSEL_MASK|macro|FLEXIO_TIMCTL_PINSEL_MASK
DECL|FLEXIO_TIMCTL_PINSEL_SHIFT|macro|FLEXIO_TIMCTL_PINSEL_SHIFT
DECL|FLEXIO_TIMCTL_PINSEL|macro|FLEXIO_TIMCTL_PINSEL
DECL|FLEXIO_TIMCTL_TIMOD_MASK|macro|FLEXIO_TIMCTL_TIMOD_MASK
DECL|FLEXIO_TIMCTL_TIMOD_SHIFT|macro|FLEXIO_TIMCTL_TIMOD_SHIFT
DECL|FLEXIO_TIMCTL_TIMOD|macro|FLEXIO_TIMCTL_TIMOD
DECL|FLEXIO_TIMCTL_TRGPOL_MASK|macro|FLEXIO_TIMCTL_TRGPOL_MASK
DECL|FLEXIO_TIMCTL_TRGPOL_SHIFT|macro|FLEXIO_TIMCTL_TRGPOL_SHIFT
DECL|FLEXIO_TIMCTL_TRGPOL|macro|FLEXIO_TIMCTL_TRGPOL
DECL|FLEXIO_TIMCTL_TRGSEL_MASK|macro|FLEXIO_TIMCTL_TRGSEL_MASK
DECL|FLEXIO_TIMCTL_TRGSEL_SHIFT|macro|FLEXIO_TIMCTL_TRGSEL_SHIFT
DECL|FLEXIO_TIMCTL_TRGSEL|macro|FLEXIO_TIMCTL_TRGSEL
DECL|FLEXIO_TIMCTL_TRGSRC_MASK|macro|FLEXIO_TIMCTL_TRGSRC_MASK
DECL|FLEXIO_TIMCTL_TRGSRC_SHIFT|macro|FLEXIO_TIMCTL_TRGSRC_SHIFT
DECL|FLEXIO_TIMCTL_TRGSRC|macro|FLEXIO_TIMCTL_TRGSRC
DECL|FLEXIO_TIMIEN_TEIE_MASK|macro|FLEXIO_TIMIEN_TEIE_MASK
DECL|FLEXIO_TIMIEN_TEIE_SHIFT|macro|FLEXIO_TIMIEN_TEIE_SHIFT
DECL|FLEXIO_TIMIEN_TEIE|macro|FLEXIO_TIMIEN_TEIE
DECL|FLEXIO_TIMSTAT_TSF_MASK|macro|FLEXIO_TIMSTAT_TSF_MASK
DECL|FLEXIO_TIMSTAT_TSF_SHIFT|macro|FLEXIO_TIMSTAT_TSF_SHIFT
DECL|FLEXIO_TIMSTAT_TSF|macro|FLEXIO_TIMSTAT_TSF
DECL|FLEXIO_Type|typedef|} FLEXIO_Type;
DECL|FLEXIO_VERID_FEATURE_MASK|macro|FLEXIO_VERID_FEATURE_MASK
DECL|FLEXIO_VERID_FEATURE_SHIFT|macro|FLEXIO_VERID_FEATURE_SHIFT
DECL|FLEXIO_VERID_FEATURE|macro|FLEXIO_VERID_FEATURE
DECL|FLEXIO_VERID_MAJOR_MASK|macro|FLEXIO_VERID_MAJOR_MASK
DECL|FLEXIO_VERID_MAJOR_SHIFT|macro|FLEXIO_VERID_MAJOR_SHIFT
DECL|FLEXIO_VERID_MAJOR|macro|FLEXIO_VERID_MAJOR
DECL|FLEXIO_VERID_MINOR_MASK|macro|FLEXIO_VERID_MINOR_MASK
DECL|FLEXIO_VERID_MINOR_SHIFT|macro|FLEXIO_VERID_MINOR_SHIFT
DECL|FLEXIO_VERID_MINOR|macro|FLEXIO_VERID_MINOR
DECL|FLEXRAM_BASE_ADDRS|macro|FLEXRAM_BASE_ADDRS
DECL|FLEXRAM_BASE_PTRS|macro|FLEXRAM_BASE_PTRS
DECL|FLEXRAM_BASE|macro|FLEXRAM_BASE
DECL|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_MASK|macro|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_MASK
DECL|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_SHIFT|macro|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_SHIFT
DECL|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR|macro|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR
DECL|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_MASK|macro|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_MASK
DECL|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_SHIFT|macro|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_SHIFT
DECL|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL|macro|FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL
DECL|FLEXRAM_DTCM_MAGIC_ADDR_Reserved_MASK|macro|FLEXRAM_DTCM_MAGIC_ADDR_Reserved_MASK
DECL|FLEXRAM_DTCM_MAGIC_ADDR_Reserved_SHIFT|macro|FLEXRAM_DTCM_MAGIC_ADDR_Reserved_SHIFT
DECL|FLEXRAM_DTCM_MAGIC_ADDR_Reserved|macro|FLEXRAM_DTCM_MAGIC_ADDR_Reserved
DECL|FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_MASK|macro|FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_MASK
DECL|FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_SHIFT|macro|FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_SHIFT
DECL|FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN|macro|FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN
DECL|FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_MASK|macro|FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_MASK
DECL|FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_SHIFT|macro|FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_SHIFT
DECL|FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN|macro|FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN
DECL|FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_MASK|macro|FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_MASK
DECL|FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_SHIFT|macro|FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_SHIFT
DECL|FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN|macro|FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN
DECL|FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_MASK|macro|FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_MASK
DECL|FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_SHIFT|macro|FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_SHIFT
DECL|FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN|macro|FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN
DECL|FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_MASK|macro|FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_MASK
DECL|FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_SHIFT|macro|FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_SHIFT
DECL|FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN|macro|FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN
DECL|FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_MASK|macro|FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_MASK
DECL|FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_SHIFT|macro|FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_SHIFT
DECL|FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN|macro|FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN
DECL|FLEXRAM_INT_SIG_EN_Reserved_MASK|macro|FLEXRAM_INT_SIG_EN_Reserved_MASK
DECL|FLEXRAM_INT_SIG_EN_Reserved_SHIFT|macro|FLEXRAM_INT_SIG_EN_Reserved_SHIFT
DECL|FLEXRAM_INT_SIG_EN_Reserved|macro|FLEXRAM_INT_SIG_EN_Reserved
DECL|FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_MASK|macro|FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_MASK
DECL|FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_SHIFT|macro|FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_SHIFT
DECL|FLEXRAM_INT_STATUS_DTCM_ERR_STATUS|macro|FLEXRAM_INT_STATUS_DTCM_ERR_STATUS
DECL|FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_MASK|macro|FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_MASK
DECL|FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_SHIFT|macro|FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_SHIFT
DECL|FLEXRAM_INT_STATUS_DTCM_MAM_STATUS|macro|FLEXRAM_INT_STATUS_DTCM_MAM_STATUS
DECL|FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_MASK|macro|FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_MASK
DECL|FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_SHIFT|macro|FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_SHIFT
DECL|FLEXRAM_INT_STATUS_ITCM_ERR_STATUS|macro|FLEXRAM_INT_STATUS_ITCM_ERR_STATUS
DECL|FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_MASK|macro|FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_MASK
DECL|FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_SHIFT|macro|FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_SHIFT
DECL|FLEXRAM_INT_STATUS_ITCM_MAM_STATUS|macro|FLEXRAM_INT_STATUS_ITCM_MAM_STATUS
DECL|FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_MASK|macro|FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_MASK
DECL|FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_SHIFT|macro|FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_SHIFT
DECL|FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS|macro|FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS
DECL|FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_MASK|macro|FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_MASK
DECL|FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_SHIFT|macro|FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_SHIFT
DECL|FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS|macro|FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS
DECL|FLEXRAM_INT_STATUS_Reserved_MASK|macro|FLEXRAM_INT_STATUS_Reserved_MASK
DECL|FLEXRAM_INT_STATUS_Reserved_SHIFT|macro|FLEXRAM_INT_STATUS_Reserved_SHIFT
DECL|FLEXRAM_INT_STATUS_Reserved|macro|FLEXRAM_INT_STATUS_Reserved
DECL|FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_MASK|macro|FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_MASK
DECL|FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_SHIFT|macro|FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_SHIFT
DECL|FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN|macro|FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN
DECL|FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_MASK|macro|FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_MASK
DECL|FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_SHIFT|macro|FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_SHIFT
DECL|FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN|macro|FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN
DECL|FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_MASK|macro|FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_MASK
DECL|FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_SHIFT|macro|FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_SHIFT
DECL|FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN|macro|FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN
DECL|FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_MASK|macro|FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_MASK
DECL|FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_SHIFT|macro|FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_SHIFT
DECL|FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN|macro|FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN
DECL|FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_MASK|macro|FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_MASK
DECL|FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_SHIFT|macro|FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_SHIFT
DECL|FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN|macro|FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN
DECL|FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_MASK|macro|FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_MASK
DECL|FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_SHIFT|macro|FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_SHIFT
DECL|FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN|macro|FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN
DECL|FLEXRAM_INT_STAT_EN_Reserved_MASK|macro|FLEXRAM_INT_STAT_EN_Reserved_MASK
DECL|FLEXRAM_INT_STAT_EN_Reserved_SHIFT|macro|FLEXRAM_INT_STAT_EN_Reserved_SHIFT
DECL|FLEXRAM_INT_STAT_EN_Reserved|macro|FLEXRAM_INT_STAT_EN_Reserved
DECL|FLEXRAM_IRQS|macro|FLEXRAM_IRQS
DECL|FLEXRAM_IRQn|enumerator|FLEXRAM_IRQn = 38, /**< FlexRAM address out of range Or access hit IRQ */
DECL|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_MASK|macro|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_MASK
DECL|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_SHIFT|macro|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_SHIFT
DECL|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR|macro|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR
DECL|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_MASK|macro|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_MASK
DECL|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_SHIFT|macro|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_SHIFT
DECL|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL|macro|FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL
DECL|FLEXRAM_ITCM_MAGIC_ADDR_Reserved_MASK|macro|FLEXRAM_ITCM_MAGIC_ADDR_Reserved_MASK
DECL|FLEXRAM_ITCM_MAGIC_ADDR_Reserved_SHIFT|macro|FLEXRAM_ITCM_MAGIC_ADDR_Reserved_SHIFT
DECL|FLEXRAM_ITCM_MAGIC_ADDR_Reserved|macro|FLEXRAM_ITCM_MAGIC_ADDR_Reserved
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_MASK|macro|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_MASK
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_SHIFT|macro|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_SHIFT
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR|macro|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_MASK|macro|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_MASK
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_SHIFT|macro|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_SHIFT
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL|macro|FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_MASK|macro|FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_MASK
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_SHIFT|macro|FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_SHIFT
DECL|FLEXRAM_OCRAM_MAGIC_ADDR_Reserved|macro|FLEXRAM_OCRAM_MAGIC_ADDR_Reserved
DECL|FLEXRAM_TCM_CTRL_FORCE_CLK_ON_MASK|macro|FLEXRAM_TCM_CTRL_FORCE_CLK_ON_MASK
DECL|FLEXRAM_TCM_CTRL_FORCE_CLK_ON_SHIFT|macro|FLEXRAM_TCM_CTRL_FORCE_CLK_ON_SHIFT
DECL|FLEXRAM_TCM_CTRL_FORCE_CLK_ON|macro|FLEXRAM_TCM_CTRL_FORCE_CLK_ON
DECL|FLEXRAM_TCM_CTRL_Reserved_MASK|macro|FLEXRAM_TCM_CTRL_Reserved_MASK
DECL|FLEXRAM_TCM_CTRL_Reserved_SHIFT|macro|FLEXRAM_TCM_CTRL_Reserved_SHIFT
DECL|FLEXRAM_TCM_CTRL_Reserved|macro|FLEXRAM_TCM_CTRL_Reserved
DECL|FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_MASK|macro|FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_MASK
DECL|FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_SHIFT|macro|FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_SHIFT
DECL|FLEXRAM_TCM_CTRL_TCM_RWAIT_EN|macro|FLEXRAM_TCM_CTRL_TCM_RWAIT_EN
DECL|FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK|macro|FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK
DECL|FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT|macro|FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT
DECL|FLEXRAM_TCM_CTRL_TCM_WWAIT_EN|macro|FLEXRAM_TCM_CTRL_TCM_WWAIT_EN
DECL|FLEXRAM_Type|typedef|} FLEXRAM_Type;
DECL|FLEXRAM|macro|FLEXRAM
DECL|FLEXSPI_AHBCR_APAREN_MASK|macro|FLEXSPI_AHBCR_APAREN_MASK
DECL|FLEXSPI_AHBCR_APAREN_SHIFT|macro|FLEXSPI_AHBCR_APAREN_SHIFT
DECL|FLEXSPI_AHBCR_APAREN|macro|FLEXSPI_AHBCR_APAREN
DECL|FLEXSPI_AHBCR_BUFFERABLEEN_MASK|macro|FLEXSPI_AHBCR_BUFFERABLEEN_MASK
DECL|FLEXSPI_AHBCR_BUFFERABLEEN_SHIFT|macro|FLEXSPI_AHBCR_BUFFERABLEEN_SHIFT
DECL|FLEXSPI_AHBCR_BUFFERABLEEN|macro|FLEXSPI_AHBCR_BUFFERABLEEN
DECL|FLEXSPI_AHBCR_CACHABLEEN_MASK|macro|FLEXSPI_AHBCR_CACHABLEEN_MASK
DECL|FLEXSPI_AHBCR_CACHABLEEN_SHIFT|macro|FLEXSPI_AHBCR_CACHABLEEN_SHIFT
DECL|FLEXSPI_AHBCR_CACHABLEEN|macro|FLEXSPI_AHBCR_CACHABLEEN
DECL|FLEXSPI_AHBCR_PREFETCHEN_MASK|macro|FLEXSPI_AHBCR_PREFETCHEN_MASK
DECL|FLEXSPI_AHBCR_PREFETCHEN_SHIFT|macro|FLEXSPI_AHBCR_PREFETCHEN_SHIFT
DECL|FLEXSPI_AHBCR_PREFETCHEN|macro|FLEXSPI_AHBCR_PREFETCHEN
DECL|FLEXSPI_AHBCR_READADDROPT_MASK|macro|FLEXSPI_AHBCR_READADDROPT_MASK
DECL|FLEXSPI_AHBCR_READADDROPT_SHIFT|macro|FLEXSPI_AHBCR_READADDROPT_SHIFT
DECL|FLEXSPI_AHBCR_READADDROPT|macro|FLEXSPI_AHBCR_READADDROPT
DECL|FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK|macro|FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK
DECL|FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT|macro|FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT
DECL|FLEXSPI_AHBRXBUFCR0_BUFSZ|macro|FLEXSPI_AHBRXBUFCR0_BUFSZ
DECL|FLEXSPI_AHBRXBUFCR0_COUNT|macro|FLEXSPI_AHBRXBUFCR0_COUNT
DECL|FLEXSPI_AHBRXBUFCR0_MSTRID_MASK|macro|FLEXSPI_AHBRXBUFCR0_MSTRID_MASK
DECL|FLEXSPI_AHBRXBUFCR0_MSTRID_SHIFT|macro|FLEXSPI_AHBRXBUFCR0_MSTRID_SHIFT
DECL|FLEXSPI_AHBRXBUFCR0_MSTRID|macro|FLEXSPI_AHBRXBUFCR0_MSTRID
DECL|FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK|macro|FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK
DECL|FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT|macro|FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT
DECL|FLEXSPI_AHBRXBUFCR0_PRIORITY|macro|FLEXSPI_AHBRXBUFCR0_PRIORITY
DECL|FLEXSPI_AHBSPNDSTS_ACTIVE_MASK|macro|FLEXSPI_AHBSPNDSTS_ACTIVE_MASK
DECL|FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT|macro|FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT
DECL|FLEXSPI_AHBSPNDSTS_ACTIVE|macro|FLEXSPI_AHBSPNDSTS_ACTIVE
DECL|FLEXSPI_AHBSPNDSTS_BUFID_MASK|macro|FLEXSPI_AHBSPNDSTS_BUFID_MASK
DECL|FLEXSPI_AHBSPNDSTS_BUFID_SHIFT|macro|FLEXSPI_AHBSPNDSTS_BUFID_SHIFT
DECL|FLEXSPI_AHBSPNDSTS_BUFID|macro|FLEXSPI_AHBSPNDSTS_BUFID
DECL|FLEXSPI_AHBSPNDSTS_DATLFT_MASK|macro|FLEXSPI_AHBSPNDSTS_DATLFT_MASK
DECL|FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT|macro|FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT
DECL|FLEXSPI_AHBSPNDSTS_DATLFT|macro|FLEXSPI_AHBSPNDSTS_DATLFT
DECL|FLEXSPI_BASE_ADDRS|macro|FLEXSPI_BASE_ADDRS
DECL|FLEXSPI_BASE_PTRS|macro|FLEXSPI_BASE_PTRS
DECL|FLEXSPI_BASE|macro|FLEXSPI_BASE
DECL|FLEXSPI_DLLCR_COUNT|macro|FLEXSPI_DLLCR_COUNT
DECL|FLEXSPI_DLLCR_DLLEN_MASK|macro|FLEXSPI_DLLCR_DLLEN_MASK
DECL|FLEXSPI_DLLCR_DLLEN_SHIFT|macro|FLEXSPI_DLLCR_DLLEN_SHIFT
DECL|FLEXSPI_DLLCR_DLLEN|macro|FLEXSPI_DLLCR_DLLEN
DECL|FLEXSPI_DLLCR_DLLRESET_MASK|macro|FLEXSPI_DLLCR_DLLRESET_MASK
DECL|FLEXSPI_DLLCR_DLLRESET_SHIFT|macro|FLEXSPI_DLLCR_DLLRESET_SHIFT
DECL|FLEXSPI_DLLCR_DLLRESET|macro|FLEXSPI_DLLCR_DLLRESET
DECL|FLEXSPI_DLLCR_OVRDEN_MASK|macro|FLEXSPI_DLLCR_OVRDEN_MASK
DECL|FLEXSPI_DLLCR_OVRDEN_SHIFT|macro|FLEXSPI_DLLCR_OVRDEN_SHIFT
DECL|FLEXSPI_DLLCR_OVRDEN|macro|FLEXSPI_DLLCR_OVRDEN
DECL|FLEXSPI_DLLCR_OVRDVAL_MASK|macro|FLEXSPI_DLLCR_OVRDVAL_MASK
DECL|FLEXSPI_DLLCR_OVRDVAL_SHIFT|macro|FLEXSPI_DLLCR_OVRDVAL_SHIFT
DECL|FLEXSPI_DLLCR_OVRDVAL|macro|FLEXSPI_DLLCR_OVRDVAL
DECL|FLEXSPI_DLLCR_SLVDLYTARGET_MASK|macro|FLEXSPI_DLLCR_SLVDLYTARGET_MASK
DECL|FLEXSPI_DLLCR_SLVDLYTARGET_SHIFT|macro|FLEXSPI_DLLCR_SLVDLYTARGET_SHIFT
DECL|FLEXSPI_DLLCR_SLVDLYTARGET|macro|FLEXSPI_DLLCR_SLVDLYTARGET
DECL|FLEXSPI_FLSHCR0_COUNT|macro|FLEXSPI_FLSHCR0_COUNT
DECL|FLEXSPI_FLSHCR0_FLSHSZ_MASK|macro|FLEXSPI_FLSHCR0_FLSHSZ_MASK
DECL|FLEXSPI_FLSHCR0_FLSHSZ_SHIFT|macro|FLEXSPI_FLSHCR0_FLSHSZ_SHIFT
DECL|FLEXSPI_FLSHCR0_FLSHSZ|macro|FLEXSPI_FLSHCR0_FLSHSZ
DECL|FLEXSPI_FLSHCR1_CAS_MASK|macro|FLEXSPI_FLSHCR1_CAS_MASK
DECL|FLEXSPI_FLSHCR1_CAS_SHIFT|macro|FLEXSPI_FLSHCR1_CAS_SHIFT
DECL|FLEXSPI_FLSHCR1_CAS|macro|FLEXSPI_FLSHCR1_CAS
DECL|FLEXSPI_FLSHCR1_COUNT|macro|FLEXSPI_FLSHCR1_COUNT
DECL|FLEXSPI_FLSHCR1_CSINTERVALUNIT_MASK|macro|FLEXSPI_FLSHCR1_CSINTERVALUNIT_MASK
DECL|FLEXSPI_FLSHCR1_CSINTERVALUNIT_SHIFT|macro|FLEXSPI_FLSHCR1_CSINTERVALUNIT_SHIFT
DECL|FLEXSPI_FLSHCR1_CSINTERVALUNIT|macro|FLEXSPI_FLSHCR1_CSINTERVALUNIT
DECL|FLEXSPI_FLSHCR1_CSINTERVAL_MASK|macro|FLEXSPI_FLSHCR1_CSINTERVAL_MASK
DECL|FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT|macro|FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT
DECL|FLEXSPI_FLSHCR1_CSINTERVAL|macro|FLEXSPI_FLSHCR1_CSINTERVAL
DECL|FLEXSPI_FLSHCR1_TCSH_MASK|macro|FLEXSPI_FLSHCR1_TCSH_MASK
DECL|FLEXSPI_FLSHCR1_TCSH_SHIFT|macro|FLEXSPI_FLSHCR1_TCSH_SHIFT
DECL|FLEXSPI_FLSHCR1_TCSH|macro|FLEXSPI_FLSHCR1_TCSH
DECL|FLEXSPI_FLSHCR1_TCSS_MASK|macro|FLEXSPI_FLSHCR1_TCSS_MASK
DECL|FLEXSPI_FLSHCR1_TCSS_SHIFT|macro|FLEXSPI_FLSHCR1_TCSS_SHIFT
DECL|FLEXSPI_FLSHCR1_TCSS|macro|FLEXSPI_FLSHCR1_TCSS
DECL|FLEXSPI_FLSHCR1_WA_MASK|macro|FLEXSPI_FLSHCR1_WA_MASK
DECL|FLEXSPI_FLSHCR1_WA_SHIFT|macro|FLEXSPI_FLSHCR1_WA_SHIFT
DECL|FLEXSPI_FLSHCR1_WA|macro|FLEXSPI_FLSHCR1_WA
DECL|FLEXSPI_FLSHCR2_ARDSEQID_MASK|macro|FLEXSPI_FLSHCR2_ARDSEQID_MASK
DECL|FLEXSPI_FLSHCR2_ARDSEQID_SHIFT|macro|FLEXSPI_FLSHCR2_ARDSEQID_SHIFT
DECL|FLEXSPI_FLSHCR2_ARDSEQID|macro|FLEXSPI_FLSHCR2_ARDSEQID
DECL|FLEXSPI_FLSHCR2_ARDSEQNUM_MASK|macro|FLEXSPI_FLSHCR2_ARDSEQNUM_MASK
DECL|FLEXSPI_FLSHCR2_ARDSEQNUM_SHIFT|macro|FLEXSPI_FLSHCR2_ARDSEQNUM_SHIFT
DECL|FLEXSPI_FLSHCR2_ARDSEQNUM|macro|FLEXSPI_FLSHCR2_ARDSEQNUM
DECL|FLEXSPI_FLSHCR2_AWRSEQID_MASK|macro|FLEXSPI_FLSHCR2_AWRSEQID_MASK
DECL|FLEXSPI_FLSHCR2_AWRSEQID_SHIFT|macro|FLEXSPI_FLSHCR2_AWRSEQID_SHIFT
DECL|FLEXSPI_FLSHCR2_AWRSEQID|macro|FLEXSPI_FLSHCR2_AWRSEQID
DECL|FLEXSPI_FLSHCR2_AWRSEQNUM_MASK|macro|FLEXSPI_FLSHCR2_AWRSEQNUM_MASK
DECL|FLEXSPI_FLSHCR2_AWRSEQNUM_SHIFT|macro|FLEXSPI_FLSHCR2_AWRSEQNUM_SHIFT
DECL|FLEXSPI_FLSHCR2_AWRSEQNUM|macro|FLEXSPI_FLSHCR2_AWRSEQNUM
DECL|FLEXSPI_FLSHCR2_AWRWAITUNIT_MASK|macro|FLEXSPI_FLSHCR2_AWRWAITUNIT_MASK
DECL|FLEXSPI_FLSHCR2_AWRWAITUNIT_SHIFT|macro|FLEXSPI_FLSHCR2_AWRWAITUNIT_SHIFT
DECL|FLEXSPI_FLSHCR2_AWRWAITUNIT|macro|FLEXSPI_FLSHCR2_AWRWAITUNIT
DECL|FLEXSPI_FLSHCR2_AWRWAIT_MASK|macro|FLEXSPI_FLSHCR2_AWRWAIT_MASK
DECL|FLEXSPI_FLSHCR2_AWRWAIT_SHIFT|macro|FLEXSPI_FLSHCR2_AWRWAIT_SHIFT
DECL|FLEXSPI_FLSHCR2_AWRWAIT|macro|FLEXSPI_FLSHCR2_AWRWAIT
DECL|FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK|macro|FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK
DECL|FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT|macro|FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT
DECL|FLEXSPI_FLSHCR2_CLRINSTRPTR|macro|FLEXSPI_FLSHCR2_CLRINSTRPTR
DECL|FLEXSPI_FLSHCR2_COUNT|macro|FLEXSPI_FLSHCR2_COUNT
DECL|FLEXSPI_FLSHCR4_WMENA_MASK|macro|FLEXSPI_FLSHCR4_WMENA_MASK
DECL|FLEXSPI_FLSHCR4_WMENA_SHIFT|macro|FLEXSPI_FLSHCR4_WMENA_SHIFT
DECL|FLEXSPI_FLSHCR4_WMENA|macro|FLEXSPI_FLSHCR4_WMENA
DECL|FLEXSPI_FLSHCR4_WMENB_MASK|macro|FLEXSPI_FLSHCR4_WMENB_MASK
DECL|FLEXSPI_FLSHCR4_WMENB_SHIFT|macro|FLEXSPI_FLSHCR4_WMENB_SHIFT
DECL|FLEXSPI_FLSHCR4_WMENB|macro|FLEXSPI_FLSHCR4_WMENB
DECL|FLEXSPI_FLSHCR4_WMOPT1_MASK|macro|FLEXSPI_FLSHCR4_WMOPT1_MASK
DECL|FLEXSPI_FLSHCR4_WMOPT1_SHIFT|macro|FLEXSPI_FLSHCR4_WMOPT1_SHIFT
DECL|FLEXSPI_FLSHCR4_WMOPT1|macro|FLEXSPI_FLSHCR4_WMOPT1
DECL|FLEXSPI_INTEN_AHBBUSTIMEOUTEN_MASK|macro|FLEXSPI_INTEN_AHBBUSTIMEOUTEN_MASK
DECL|FLEXSPI_INTEN_AHBBUSTIMEOUTEN_SHIFT|macro|FLEXSPI_INTEN_AHBBUSTIMEOUTEN_SHIFT
DECL|FLEXSPI_INTEN_AHBBUSTIMEOUTEN|macro|FLEXSPI_INTEN_AHBBUSTIMEOUTEN
DECL|FLEXSPI_INTEN_AHBCMDERREN_MASK|macro|FLEXSPI_INTEN_AHBCMDERREN_MASK
DECL|FLEXSPI_INTEN_AHBCMDERREN_SHIFT|macro|FLEXSPI_INTEN_AHBCMDERREN_SHIFT
DECL|FLEXSPI_INTEN_AHBCMDERREN|macro|FLEXSPI_INTEN_AHBCMDERREN
DECL|FLEXSPI_INTEN_AHBCMDGEEN_MASK|macro|FLEXSPI_INTEN_AHBCMDGEEN_MASK
DECL|FLEXSPI_INTEN_AHBCMDGEEN_SHIFT|macro|FLEXSPI_INTEN_AHBCMDGEEN_SHIFT
DECL|FLEXSPI_INTEN_AHBCMDGEEN|macro|FLEXSPI_INTEN_AHBCMDGEEN
DECL|FLEXSPI_INTEN_IPCMDDONEEN_MASK|macro|FLEXSPI_INTEN_IPCMDDONEEN_MASK
DECL|FLEXSPI_INTEN_IPCMDDONEEN_SHIFT|macro|FLEXSPI_INTEN_IPCMDDONEEN_SHIFT
DECL|FLEXSPI_INTEN_IPCMDDONEEN|macro|FLEXSPI_INTEN_IPCMDDONEEN
DECL|FLEXSPI_INTEN_IPCMDERREN_MASK|macro|FLEXSPI_INTEN_IPCMDERREN_MASK
DECL|FLEXSPI_INTEN_IPCMDERREN_SHIFT|macro|FLEXSPI_INTEN_IPCMDERREN_SHIFT
DECL|FLEXSPI_INTEN_IPCMDERREN|macro|FLEXSPI_INTEN_IPCMDERREN
DECL|FLEXSPI_INTEN_IPCMDGEEN_MASK|macro|FLEXSPI_INTEN_IPCMDGEEN_MASK
DECL|FLEXSPI_INTEN_IPCMDGEEN_SHIFT|macro|FLEXSPI_INTEN_IPCMDGEEN_SHIFT
DECL|FLEXSPI_INTEN_IPCMDGEEN|macro|FLEXSPI_INTEN_IPCMDGEEN
DECL|FLEXSPI_INTEN_IPRXWAEN_MASK|macro|FLEXSPI_INTEN_IPRXWAEN_MASK
DECL|FLEXSPI_INTEN_IPRXWAEN_SHIFT|macro|FLEXSPI_INTEN_IPRXWAEN_SHIFT
DECL|FLEXSPI_INTEN_IPRXWAEN|macro|FLEXSPI_INTEN_IPRXWAEN
DECL|FLEXSPI_INTEN_IPTXWEEN_MASK|macro|FLEXSPI_INTEN_IPTXWEEN_MASK
DECL|FLEXSPI_INTEN_IPTXWEEN_SHIFT|macro|FLEXSPI_INTEN_IPTXWEEN_SHIFT
DECL|FLEXSPI_INTEN_IPTXWEEN|macro|FLEXSPI_INTEN_IPTXWEEN
DECL|FLEXSPI_INTEN_SCKSTOPBYRDEN_MASK|macro|FLEXSPI_INTEN_SCKSTOPBYRDEN_MASK
DECL|FLEXSPI_INTEN_SCKSTOPBYRDEN_SHIFT|macro|FLEXSPI_INTEN_SCKSTOPBYRDEN_SHIFT
DECL|FLEXSPI_INTEN_SCKSTOPBYRDEN|macro|FLEXSPI_INTEN_SCKSTOPBYRDEN
DECL|FLEXSPI_INTEN_SCKSTOPBYWREN_MASK|macro|FLEXSPI_INTEN_SCKSTOPBYWREN_MASK
DECL|FLEXSPI_INTEN_SCKSTOPBYWREN_SHIFT|macro|FLEXSPI_INTEN_SCKSTOPBYWREN_SHIFT
DECL|FLEXSPI_INTEN_SCKSTOPBYWREN|macro|FLEXSPI_INTEN_SCKSTOPBYWREN
DECL|FLEXSPI_INTEN_SEQTIMEOUTEN_MASK|macro|FLEXSPI_INTEN_SEQTIMEOUTEN_MASK
DECL|FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT|macro|FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT
DECL|FLEXSPI_INTEN_SEQTIMEOUTEN|macro|FLEXSPI_INTEN_SEQTIMEOUTEN
DECL|FLEXSPI_INTR_AHBBUSTIMEOUT_MASK|macro|FLEXSPI_INTR_AHBBUSTIMEOUT_MASK
DECL|FLEXSPI_INTR_AHBBUSTIMEOUT_SHIFT|macro|FLEXSPI_INTR_AHBBUSTIMEOUT_SHIFT
DECL|FLEXSPI_INTR_AHBBUSTIMEOUT|macro|FLEXSPI_INTR_AHBBUSTIMEOUT
DECL|FLEXSPI_INTR_AHBCMDERR_MASK|macro|FLEXSPI_INTR_AHBCMDERR_MASK
DECL|FLEXSPI_INTR_AHBCMDERR_SHIFT|macro|FLEXSPI_INTR_AHBCMDERR_SHIFT
DECL|FLEXSPI_INTR_AHBCMDERR|macro|FLEXSPI_INTR_AHBCMDERR
DECL|FLEXSPI_INTR_AHBCMDGE_MASK|macro|FLEXSPI_INTR_AHBCMDGE_MASK
DECL|FLEXSPI_INTR_AHBCMDGE_SHIFT|macro|FLEXSPI_INTR_AHBCMDGE_SHIFT
DECL|FLEXSPI_INTR_AHBCMDGE|macro|FLEXSPI_INTR_AHBCMDGE
DECL|FLEXSPI_INTR_IPCMDDONE_MASK|macro|FLEXSPI_INTR_IPCMDDONE_MASK
DECL|FLEXSPI_INTR_IPCMDDONE_SHIFT|macro|FLEXSPI_INTR_IPCMDDONE_SHIFT
DECL|FLEXSPI_INTR_IPCMDDONE|macro|FLEXSPI_INTR_IPCMDDONE
DECL|FLEXSPI_INTR_IPCMDERR_MASK|macro|FLEXSPI_INTR_IPCMDERR_MASK
DECL|FLEXSPI_INTR_IPCMDERR_SHIFT|macro|FLEXSPI_INTR_IPCMDERR_SHIFT
DECL|FLEXSPI_INTR_IPCMDERR|macro|FLEXSPI_INTR_IPCMDERR
DECL|FLEXSPI_INTR_IPCMDGE_MASK|macro|FLEXSPI_INTR_IPCMDGE_MASK
DECL|FLEXSPI_INTR_IPCMDGE_SHIFT|macro|FLEXSPI_INTR_IPCMDGE_SHIFT
DECL|FLEXSPI_INTR_IPCMDGE|macro|FLEXSPI_INTR_IPCMDGE
DECL|FLEXSPI_INTR_IPRXWA_MASK|macro|FLEXSPI_INTR_IPRXWA_MASK
DECL|FLEXSPI_INTR_IPRXWA_SHIFT|macro|FLEXSPI_INTR_IPRXWA_SHIFT
DECL|FLEXSPI_INTR_IPRXWA|macro|FLEXSPI_INTR_IPRXWA
DECL|FLEXSPI_INTR_IPTXWE_MASK|macro|FLEXSPI_INTR_IPTXWE_MASK
DECL|FLEXSPI_INTR_IPTXWE_SHIFT|macro|FLEXSPI_INTR_IPTXWE_SHIFT
DECL|FLEXSPI_INTR_IPTXWE|macro|FLEXSPI_INTR_IPTXWE
DECL|FLEXSPI_INTR_SCKSTOPBYRD_MASK|macro|FLEXSPI_INTR_SCKSTOPBYRD_MASK
DECL|FLEXSPI_INTR_SCKSTOPBYRD_SHIFT|macro|FLEXSPI_INTR_SCKSTOPBYRD_SHIFT
DECL|FLEXSPI_INTR_SCKSTOPBYRD|macro|FLEXSPI_INTR_SCKSTOPBYRD
DECL|FLEXSPI_INTR_SCKSTOPBYWR_MASK|macro|FLEXSPI_INTR_SCKSTOPBYWR_MASK
DECL|FLEXSPI_INTR_SCKSTOPBYWR_SHIFT|macro|FLEXSPI_INTR_SCKSTOPBYWR_SHIFT
DECL|FLEXSPI_INTR_SCKSTOPBYWR|macro|FLEXSPI_INTR_SCKSTOPBYWR
DECL|FLEXSPI_INTR_SEQTIMEOUT_MASK|macro|FLEXSPI_INTR_SEQTIMEOUT_MASK
DECL|FLEXSPI_INTR_SEQTIMEOUT_SHIFT|macro|FLEXSPI_INTR_SEQTIMEOUT_SHIFT
DECL|FLEXSPI_INTR_SEQTIMEOUT|macro|FLEXSPI_INTR_SEQTIMEOUT
DECL|FLEXSPI_IPCMD_TRG_MASK|macro|FLEXSPI_IPCMD_TRG_MASK
DECL|FLEXSPI_IPCMD_TRG_SHIFT|macro|FLEXSPI_IPCMD_TRG_SHIFT
DECL|FLEXSPI_IPCMD_TRG|macro|FLEXSPI_IPCMD_TRG
DECL|FLEXSPI_IPCR0_SFAR_MASK|macro|FLEXSPI_IPCR0_SFAR_MASK
DECL|FLEXSPI_IPCR0_SFAR_SHIFT|macro|FLEXSPI_IPCR0_SFAR_SHIFT
DECL|FLEXSPI_IPCR0_SFAR|macro|FLEXSPI_IPCR0_SFAR
DECL|FLEXSPI_IPCR1_IDATSZ_MASK|macro|FLEXSPI_IPCR1_IDATSZ_MASK
DECL|FLEXSPI_IPCR1_IDATSZ_SHIFT|macro|FLEXSPI_IPCR1_IDATSZ_SHIFT
DECL|FLEXSPI_IPCR1_IDATSZ|macro|FLEXSPI_IPCR1_IDATSZ
DECL|FLEXSPI_IPCR1_IPAREN_MASK|macro|FLEXSPI_IPCR1_IPAREN_MASK
DECL|FLEXSPI_IPCR1_IPAREN_SHIFT|macro|FLEXSPI_IPCR1_IPAREN_SHIFT
DECL|FLEXSPI_IPCR1_IPAREN|macro|FLEXSPI_IPCR1_IPAREN
DECL|FLEXSPI_IPCR1_ISEQID_MASK|macro|FLEXSPI_IPCR1_ISEQID_MASK
DECL|FLEXSPI_IPCR1_ISEQID_SHIFT|macro|FLEXSPI_IPCR1_ISEQID_SHIFT
DECL|FLEXSPI_IPCR1_ISEQID|macro|FLEXSPI_IPCR1_ISEQID
DECL|FLEXSPI_IPCR1_ISEQNUM_MASK|macro|FLEXSPI_IPCR1_ISEQNUM_MASK
DECL|FLEXSPI_IPCR1_ISEQNUM_SHIFT|macro|FLEXSPI_IPCR1_ISEQNUM_SHIFT
DECL|FLEXSPI_IPCR1_ISEQNUM|macro|FLEXSPI_IPCR1_ISEQNUM
DECL|FLEXSPI_IPRXFCR_CLRIPRXF_MASK|macro|FLEXSPI_IPRXFCR_CLRIPRXF_MASK
DECL|FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT|macro|FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT
DECL|FLEXSPI_IPRXFCR_CLRIPRXF|macro|FLEXSPI_IPRXFCR_CLRIPRXF
DECL|FLEXSPI_IPRXFCR_RXDMAEN_MASK|macro|FLEXSPI_IPRXFCR_RXDMAEN_MASK
DECL|FLEXSPI_IPRXFCR_RXDMAEN_SHIFT|macro|FLEXSPI_IPRXFCR_RXDMAEN_SHIFT
DECL|FLEXSPI_IPRXFCR_RXDMAEN|macro|FLEXSPI_IPRXFCR_RXDMAEN
DECL|FLEXSPI_IPRXFCR_RXWMRK_MASK|macro|FLEXSPI_IPRXFCR_RXWMRK_MASK
DECL|FLEXSPI_IPRXFCR_RXWMRK_SHIFT|macro|FLEXSPI_IPRXFCR_RXWMRK_SHIFT
DECL|FLEXSPI_IPRXFCR_RXWMRK|macro|FLEXSPI_IPRXFCR_RXWMRK
DECL|FLEXSPI_IPRXFSTS_FILL_MASK|macro|FLEXSPI_IPRXFSTS_FILL_MASK
DECL|FLEXSPI_IPRXFSTS_FILL_SHIFT|macro|FLEXSPI_IPRXFSTS_FILL_SHIFT
DECL|FLEXSPI_IPRXFSTS_FILL|macro|FLEXSPI_IPRXFSTS_FILL
DECL|FLEXSPI_IPRXFSTS_RDCNTR_MASK|macro|FLEXSPI_IPRXFSTS_RDCNTR_MASK
DECL|FLEXSPI_IPRXFSTS_RDCNTR_SHIFT|macro|FLEXSPI_IPRXFSTS_RDCNTR_SHIFT
DECL|FLEXSPI_IPRXFSTS_RDCNTR|macro|FLEXSPI_IPRXFSTS_RDCNTR
DECL|FLEXSPI_IPTXFCR_CLRIPTXF_MASK|macro|FLEXSPI_IPTXFCR_CLRIPTXF_MASK
DECL|FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT|macro|FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT
DECL|FLEXSPI_IPTXFCR_CLRIPTXF|macro|FLEXSPI_IPTXFCR_CLRIPTXF
DECL|FLEXSPI_IPTXFCR_TXDMAEN_MASK|macro|FLEXSPI_IPTXFCR_TXDMAEN_MASK
DECL|FLEXSPI_IPTXFCR_TXDMAEN_SHIFT|macro|FLEXSPI_IPTXFCR_TXDMAEN_SHIFT
DECL|FLEXSPI_IPTXFCR_TXDMAEN|macro|FLEXSPI_IPTXFCR_TXDMAEN
DECL|FLEXSPI_IPTXFCR_TXWMRK_MASK|macro|FLEXSPI_IPTXFCR_TXWMRK_MASK
DECL|FLEXSPI_IPTXFCR_TXWMRK_SHIFT|macro|FLEXSPI_IPTXFCR_TXWMRK_SHIFT
DECL|FLEXSPI_IPTXFCR_TXWMRK|macro|FLEXSPI_IPTXFCR_TXWMRK
DECL|FLEXSPI_IPTXFSTS_FILL_MASK|macro|FLEXSPI_IPTXFSTS_FILL_MASK
DECL|FLEXSPI_IPTXFSTS_FILL_SHIFT|macro|FLEXSPI_IPTXFSTS_FILL_SHIFT
DECL|FLEXSPI_IPTXFSTS_FILL|macro|FLEXSPI_IPTXFSTS_FILL
DECL|FLEXSPI_IPTXFSTS_WRCNTR_MASK|macro|FLEXSPI_IPTXFSTS_WRCNTR_MASK
DECL|FLEXSPI_IPTXFSTS_WRCNTR_SHIFT|macro|FLEXSPI_IPTXFSTS_WRCNTR_SHIFT
DECL|FLEXSPI_IPTXFSTS_WRCNTR|macro|FLEXSPI_IPTXFSTS_WRCNTR
DECL|FLEXSPI_IRQS|macro|FLEXSPI_IRQS
DECL|FLEXSPI_IRQn|enumerator|FLEXSPI_IRQn = 108, /**< FlexSPI0 interrupt */
DECL|FLEXSPI_LUTCR_LOCK_MASK|macro|FLEXSPI_LUTCR_LOCK_MASK
DECL|FLEXSPI_LUTCR_LOCK_SHIFT|macro|FLEXSPI_LUTCR_LOCK_SHIFT
DECL|FLEXSPI_LUTCR_LOCK|macro|FLEXSPI_LUTCR_LOCK
DECL|FLEXSPI_LUTCR_UNLOCK_MASK|macro|FLEXSPI_LUTCR_UNLOCK_MASK
DECL|FLEXSPI_LUTCR_UNLOCK_SHIFT|macro|FLEXSPI_LUTCR_UNLOCK_SHIFT
DECL|FLEXSPI_LUTCR_UNLOCK|macro|FLEXSPI_LUTCR_UNLOCK
DECL|FLEXSPI_LUTKEY_KEY_MASK|macro|FLEXSPI_LUTKEY_KEY_MASK
DECL|FLEXSPI_LUTKEY_KEY_SHIFT|macro|FLEXSPI_LUTKEY_KEY_SHIFT
DECL|FLEXSPI_LUTKEY_KEY|macro|FLEXSPI_LUTKEY_KEY
DECL|FLEXSPI_LUT_COUNT|macro|FLEXSPI_LUT_COUNT
DECL|FLEXSPI_LUT_NUM_PADS0_MASK|macro|FLEXSPI_LUT_NUM_PADS0_MASK
DECL|FLEXSPI_LUT_NUM_PADS0_SHIFT|macro|FLEXSPI_LUT_NUM_PADS0_SHIFT
DECL|FLEXSPI_LUT_NUM_PADS0|macro|FLEXSPI_LUT_NUM_PADS0
DECL|FLEXSPI_LUT_NUM_PADS1_MASK|macro|FLEXSPI_LUT_NUM_PADS1_MASK
DECL|FLEXSPI_LUT_NUM_PADS1_SHIFT|macro|FLEXSPI_LUT_NUM_PADS1_SHIFT
DECL|FLEXSPI_LUT_NUM_PADS1|macro|FLEXSPI_LUT_NUM_PADS1
DECL|FLEXSPI_LUT_OPCODE0_MASK|macro|FLEXSPI_LUT_OPCODE0_MASK
DECL|FLEXSPI_LUT_OPCODE0_SHIFT|macro|FLEXSPI_LUT_OPCODE0_SHIFT
DECL|FLEXSPI_LUT_OPCODE0|macro|FLEXSPI_LUT_OPCODE0
DECL|FLEXSPI_LUT_OPCODE1_MASK|macro|FLEXSPI_LUT_OPCODE1_MASK
DECL|FLEXSPI_LUT_OPCODE1_SHIFT|macro|FLEXSPI_LUT_OPCODE1_SHIFT
DECL|FLEXSPI_LUT_OPCODE1|macro|FLEXSPI_LUT_OPCODE1
DECL|FLEXSPI_LUT_OPERAND0_MASK|macro|FLEXSPI_LUT_OPERAND0_MASK
DECL|FLEXSPI_LUT_OPERAND0_SHIFT|macro|FLEXSPI_LUT_OPERAND0_SHIFT
DECL|FLEXSPI_LUT_OPERAND0|macro|FLEXSPI_LUT_OPERAND0
DECL|FLEXSPI_LUT_OPERAND1_MASK|macro|FLEXSPI_LUT_OPERAND1_MASK
DECL|FLEXSPI_LUT_OPERAND1_SHIFT|macro|FLEXSPI_LUT_OPERAND1_SHIFT
DECL|FLEXSPI_LUT_OPERAND1|macro|FLEXSPI_LUT_OPERAND1
DECL|FLEXSPI_MCR0_AHBGRANTWAIT_MASK|macro|FLEXSPI_MCR0_AHBGRANTWAIT_MASK
DECL|FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT|macro|FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT
DECL|FLEXSPI_MCR0_AHBGRANTWAIT|macro|FLEXSPI_MCR0_AHBGRANTWAIT
DECL|FLEXSPI_MCR0_ARDFEN_MASK|macro|FLEXSPI_MCR0_ARDFEN_MASK
DECL|FLEXSPI_MCR0_ARDFEN_SHIFT|macro|FLEXSPI_MCR0_ARDFEN_SHIFT
DECL|FLEXSPI_MCR0_ARDFEN|macro|FLEXSPI_MCR0_ARDFEN
DECL|FLEXSPI_MCR0_ATDFEN_MASK|macro|FLEXSPI_MCR0_ATDFEN_MASK
DECL|FLEXSPI_MCR0_ATDFEN_SHIFT|macro|FLEXSPI_MCR0_ATDFEN_SHIFT
DECL|FLEXSPI_MCR0_ATDFEN|macro|FLEXSPI_MCR0_ATDFEN
DECL|FLEXSPI_MCR0_COMBINATIONEN_MASK|macro|FLEXSPI_MCR0_COMBINATIONEN_MASK
DECL|FLEXSPI_MCR0_COMBINATIONEN_SHIFT|macro|FLEXSPI_MCR0_COMBINATIONEN_SHIFT
DECL|FLEXSPI_MCR0_COMBINATIONEN|macro|FLEXSPI_MCR0_COMBINATIONEN
DECL|FLEXSPI_MCR0_DOZEEN_MASK|macro|FLEXSPI_MCR0_DOZEEN_MASK
DECL|FLEXSPI_MCR0_DOZEEN_SHIFT|macro|FLEXSPI_MCR0_DOZEEN_SHIFT
DECL|FLEXSPI_MCR0_DOZEEN|macro|FLEXSPI_MCR0_DOZEEN
DECL|FLEXSPI_MCR0_HSEN_MASK|macro|FLEXSPI_MCR0_HSEN_MASK
DECL|FLEXSPI_MCR0_HSEN_SHIFT|macro|FLEXSPI_MCR0_HSEN_SHIFT
DECL|FLEXSPI_MCR0_HSEN|macro|FLEXSPI_MCR0_HSEN
DECL|FLEXSPI_MCR0_IPGRANTWAIT_MASK|macro|FLEXSPI_MCR0_IPGRANTWAIT_MASK
DECL|FLEXSPI_MCR0_IPGRANTWAIT_SHIFT|macro|FLEXSPI_MCR0_IPGRANTWAIT_SHIFT
DECL|FLEXSPI_MCR0_IPGRANTWAIT|macro|FLEXSPI_MCR0_IPGRANTWAIT
DECL|FLEXSPI_MCR0_MDIS_MASK|macro|FLEXSPI_MCR0_MDIS_MASK
DECL|FLEXSPI_MCR0_MDIS_SHIFT|macro|FLEXSPI_MCR0_MDIS_SHIFT
DECL|FLEXSPI_MCR0_MDIS|macro|FLEXSPI_MCR0_MDIS
DECL|FLEXSPI_MCR0_RXCLKSRC_MASK|macro|FLEXSPI_MCR0_RXCLKSRC_MASK
DECL|FLEXSPI_MCR0_RXCLKSRC_SHIFT|macro|FLEXSPI_MCR0_RXCLKSRC_SHIFT
DECL|FLEXSPI_MCR0_RXCLKSRC|macro|FLEXSPI_MCR0_RXCLKSRC
DECL|FLEXSPI_MCR0_SCKFREERUNEN_MASK|macro|FLEXSPI_MCR0_SCKFREERUNEN_MASK
DECL|FLEXSPI_MCR0_SCKFREERUNEN_SHIFT|macro|FLEXSPI_MCR0_SCKFREERUNEN_SHIFT
DECL|FLEXSPI_MCR0_SCKFREERUNEN|macro|FLEXSPI_MCR0_SCKFREERUNEN
DECL|FLEXSPI_MCR0_SWRESET_MASK|macro|FLEXSPI_MCR0_SWRESET_MASK
DECL|FLEXSPI_MCR0_SWRESET_SHIFT|macro|FLEXSPI_MCR0_SWRESET_SHIFT
DECL|FLEXSPI_MCR0_SWRESET|macro|FLEXSPI_MCR0_SWRESET
DECL|FLEXSPI_MCR1_AHBBUSWAIT_MASK|macro|FLEXSPI_MCR1_AHBBUSWAIT_MASK
DECL|FLEXSPI_MCR1_AHBBUSWAIT_SHIFT|macro|FLEXSPI_MCR1_AHBBUSWAIT_SHIFT
DECL|FLEXSPI_MCR1_AHBBUSWAIT|macro|FLEXSPI_MCR1_AHBBUSWAIT
DECL|FLEXSPI_MCR1_SEQWAIT_MASK|macro|FLEXSPI_MCR1_SEQWAIT_MASK
DECL|FLEXSPI_MCR1_SEQWAIT_SHIFT|macro|FLEXSPI_MCR1_SEQWAIT_SHIFT
DECL|FLEXSPI_MCR1_SEQWAIT|macro|FLEXSPI_MCR1_SEQWAIT
DECL|FLEXSPI_MCR2_CLRAHBBUFOPT_MASK|macro|FLEXSPI_MCR2_CLRAHBBUFOPT_MASK
DECL|FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT|macro|FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT
DECL|FLEXSPI_MCR2_CLRAHBBUFOPT|macro|FLEXSPI_MCR2_CLRAHBBUFOPT
DECL|FLEXSPI_MCR2_CLRLEARNPHASE_MASK|macro|FLEXSPI_MCR2_CLRLEARNPHASE_MASK
DECL|FLEXSPI_MCR2_CLRLEARNPHASE_SHIFT|macro|FLEXSPI_MCR2_CLRLEARNPHASE_SHIFT
DECL|FLEXSPI_MCR2_CLRLEARNPHASE|macro|FLEXSPI_MCR2_CLRLEARNPHASE
DECL|FLEXSPI_MCR2_RESUMEWAIT_MASK|macro|FLEXSPI_MCR2_RESUMEWAIT_MASK
DECL|FLEXSPI_MCR2_RESUMEWAIT_SHIFT|macro|FLEXSPI_MCR2_RESUMEWAIT_SHIFT
DECL|FLEXSPI_MCR2_RESUMEWAIT|macro|FLEXSPI_MCR2_RESUMEWAIT
DECL|FLEXSPI_MCR2_SAMEDEVICEEN_MASK|macro|FLEXSPI_MCR2_SAMEDEVICEEN_MASK
DECL|FLEXSPI_MCR2_SAMEDEVICEEN_SHIFT|macro|FLEXSPI_MCR2_SAMEDEVICEEN_SHIFT
DECL|FLEXSPI_MCR2_SAMEDEVICEEN|macro|FLEXSPI_MCR2_SAMEDEVICEEN
DECL|FLEXSPI_MCR2_SCKBDIFFOPT_MASK|macro|FLEXSPI_MCR2_SCKBDIFFOPT_MASK
DECL|FLEXSPI_MCR2_SCKBDIFFOPT_SHIFT|macro|FLEXSPI_MCR2_SCKBDIFFOPT_SHIFT
DECL|FLEXSPI_MCR2_SCKBDIFFOPT|macro|FLEXSPI_MCR2_SCKBDIFFOPT
DECL|FLEXSPI_RFDR_COUNT|macro|FLEXSPI_RFDR_COUNT
DECL|FLEXSPI_RFDR_RXDATA_MASK|macro|FLEXSPI_RFDR_RXDATA_MASK
DECL|FLEXSPI_RFDR_RXDATA_SHIFT|macro|FLEXSPI_RFDR_RXDATA_SHIFT
DECL|FLEXSPI_RFDR_RXDATA|macro|FLEXSPI_RFDR_RXDATA
DECL|FLEXSPI_STS0_ARBCMDSRC_MASK|macro|FLEXSPI_STS0_ARBCMDSRC_MASK
DECL|FLEXSPI_STS0_ARBCMDSRC_SHIFT|macro|FLEXSPI_STS0_ARBCMDSRC_SHIFT
DECL|FLEXSPI_STS0_ARBCMDSRC|macro|FLEXSPI_STS0_ARBCMDSRC
DECL|FLEXSPI_STS0_ARBIDLE_MASK|macro|FLEXSPI_STS0_ARBIDLE_MASK
DECL|FLEXSPI_STS0_ARBIDLE_SHIFT|macro|FLEXSPI_STS0_ARBIDLE_SHIFT
DECL|FLEXSPI_STS0_ARBIDLE|macro|FLEXSPI_STS0_ARBIDLE
DECL|FLEXSPI_STS0_SEQIDLE_MASK|macro|FLEXSPI_STS0_SEQIDLE_MASK
DECL|FLEXSPI_STS0_SEQIDLE_SHIFT|macro|FLEXSPI_STS0_SEQIDLE_SHIFT
DECL|FLEXSPI_STS0_SEQIDLE|macro|FLEXSPI_STS0_SEQIDLE
DECL|FLEXSPI_STS1_AHBCMDERRCODE_MASK|macro|FLEXSPI_STS1_AHBCMDERRCODE_MASK
DECL|FLEXSPI_STS1_AHBCMDERRCODE_SHIFT|macro|FLEXSPI_STS1_AHBCMDERRCODE_SHIFT
DECL|FLEXSPI_STS1_AHBCMDERRCODE|macro|FLEXSPI_STS1_AHBCMDERRCODE
DECL|FLEXSPI_STS1_AHBCMDERRID_MASK|macro|FLEXSPI_STS1_AHBCMDERRID_MASK
DECL|FLEXSPI_STS1_AHBCMDERRID_SHIFT|macro|FLEXSPI_STS1_AHBCMDERRID_SHIFT
DECL|FLEXSPI_STS1_AHBCMDERRID|macro|FLEXSPI_STS1_AHBCMDERRID
DECL|FLEXSPI_STS1_IPCMDERRCODE_MASK|macro|FLEXSPI_STS1_IPCMDERRCODE_MASK
DECL|FLEXSPI_STS1_IPCMDERRCODE_SHIFT|macro|FLEXSPI_STS1_IPCMDERRCODE_SHIFT
DECL|FLEXSPI_STS1_IPCMDERRCODE|macro|FLEXSPI_STS1_IPCMDERRCODE
DECL|FLEXSPI_STS1_IPCMDERRID_MASK|macro|FLEXSPI_STS1_IPCMDERRID_MASK
DECL|FLEXSPI_STS1_IPCMDERRID_SHIFT|macro|FLEXSPI_STS1_IPCMDERRID_SHIFT
DECL|FLEXSPI_STS1_IPCMDERRID|macro|FLEXSPI_STS1_IPCMDERRID
DECL|FLEXSPI_STS2_AREFLOCK_MASK|macro|FLEXSPI_STS2_AREFLOCK_MASK
DECL|FLEXSPI_STS2_AREFLOCK_SHIFT|macro|FLEXSPI_STS2_AREFLOCK_SHIFT
DECL|FLEXSPI_STS2_AREFLOCK|macro|FLEXSPI_STS2_AREFLOCK
DECL|FLEXSPI_STS2_AREFSEL_MASK|macro|FLEXSPI_STS2_AREFSEL_MASK
DECL|FLEXSPI_STS2_AREFSEL_SHIFT|macro|FLEXSPI_STS2_AREFSEL_SHIFT
DECL|FLEXSPI_STS2_AREFSEL|macro|FLEXSPI_STS2_AREFSEL
DECL|FLEXSPI_STS2_ASLVLOCK_MASK|macro|FLEXSPI_STS2_ASLVLOCK_MASK
DECL|FLEXSPI_STS2_ASLVLOCK_SHIFT|macro|FLEXSPI_STS2_ASLVLOCK_SHIFT
DECL|FLEXSPI_STS2_ASLVLOCK|macro|FLEXSPI_STS2_ASLVLOCK
DECL|FLEXSPI_STS2_ASLVSEL_MASK|macro|FLEXSPI_STS2_ASLVSEL_MASK
DECL|FLEXSPI_STS2_ASLVSEL_SHIFT|macro|FLEXSPI_STS2_ASLVSEL_SHIFT
DECL|FLEXSPI_STS2_ASLVSEL|macro|FLEXSPI_STS2_ASLVSEL
DECL|FLEXSPI_STS2_BREFLOCK_MASK|macro|FLEXSPI_STS2_BREFLOCK_MASK
DECL|FLEXSPI_STS2_BREFLOCK_SHIFT|macro|FLEXSPI_STS2_BREFLOCK_SHIFT
DECL|FLEXSPI_STS2_BREFLOCK|macro|FLEXSPI_STS2_BREFLOCK
DECL|FLEXSPI_STS2_BREFSEL_MASK|macro|FLEXSPI_STS2_BREFSEL_MASK
DECL|FLEXSPI_STS2_BREFSEL_SHIFT|macro|FLEXSPI_STS2_BREFSEL_SHIFT
DECL|FLEXSPI_STS2_BREFSEL|macro|FLEXSPI_STS2_BREFSEL
DECL|FLEXSPI_STS2_BSLVLOCK_MASK|macro|FLEXSPI_STS2_BSLVLOCK_MASK
DECL|FLEXSPI_STS2_BSLVLOCK_SHIFT|macro|FLEXSPI_STS2_BSLVLOCK_SHIFT
DECL|FLEXSPI_STS2_BSLVLOCK|macro|FLEXSPI_STS2_BSLVLOCK
DECL|FLEXSPI_STS2_BSLVSEL_MASK|macro|FLEXSPI_STS2_BSLVSEL_MASK
DECL|FLEXSPI_STS2_BSLVSEL_SHIFT|macro|FLEXSPI_STS2_BSLVSEL_SHIFT
DECL|FLEXSPI_STS2_BSLVSEL|macro|FLEXSPI_STS2_BSLVSEL
DECL|FLEXSPI_TFDR_COUNT|macro|FLEXSPI_TFDR_COUNT
DECL|FLEXSPI_TFDR_TXDATA_MASK|macro|FLEXSPI_TFDR_TXDATA_MASK
DECL|FLEXSPI_TFDR_TXDATA_SHIFT|macro|FLEXSPI_TFDR_TXDATA_SHIFT
DECL|FLEXSPI_TFDR_TXDATA|macro|FLEXSPI_TFDR_TXDATA
DECL|FLEXSPI_Type|typedef|} FLEXSPI_Type;
DECL|FLEXSPI|macro|FLEXSPI
DECL|FLOW_CONTROL|member|__IO uint32_t FLOW_CONTROL; /**< Flow Control, offset: 0x20 */
DECL|FLSHCR0|member|__IO uint32_t FLSHCR0[4]; /**< Flash A1 Control Register 0..Flash B2 Control Register 0, array offset: 0x60, array step: 0x4 */
DECL|FLSHCR1|member|__IO uint32_t FLSHCR1[4]; /**< Flash A1 Control Register 1..Flash B2 Control Register 1, array offset: 0x70, array step: 0x4 */
DECL|FLSHCR2|member|__IO uint32_t FLSHCR2[4]; /**< Flash A1 Control Register 2..Flash B2 Control Register 2, array offset: 0x80, array step: 0x4 */
DECL|FLSHCR4|member|__IO uint32_t FLSHCR4; /**< Flash Control Register 4, offset: 0x94 */
DECL|FORCE_EVENT|member|__O uint32_t FORCE_EVENT; /**< Force Event, offset: 0x50 */
DECL|FPR|member|__IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
DECL|FRACVAL1|member|__IO uint16_t FRACVAL1; /**< Fractional Value Register 1, array offset: 0xC, array step: 0x60 */
DECL|FRACVAL2|member|__IO uint16_t FRACVAL2; /**< Fractional Value Register 2, array offset: 0x10, array step: 0x60 */
DECL|FRACVAL3|member|__IO uint16_t FRACVAL3; /**< Fractional Value Register 3, array offset: 0x14, array step: 0x60 */
DECL|FRACVAL4|member|__IO uint16_t FRACVAL4; /**< Fractional Value Register 4, array offset: 0x18, array step: 0x60 */
DECL|FRACVAL5|member|__IO uint16_t FRACVAL5; /**< Fractional Value Register 5, array offset: 0x1C, array step: 0x60 */
DECL|FRCTRL|member|__IO uint16_t FRCTRL; /**< Fractional Control Register, array offset: 0x20, array step: 0x60 */
DECL|FRINDEX|member|__IO uint32_t FRINDEX; /**< USB Frame Index, offset: 0x14C */
DECL|FRQCNT|member|__I uint32_t FRQCNT; /**< Frequency Count Register, offset: 0x1C */
DECL|FRQMAX|member|__IO uint32_t FRQMAX; /**< Frequency Count Maximum Limit Register, offset: 0x1C */
DECL|FRQMIN|member|__IO uint32_t FRQMIN; /**< Frequency Count Minimum Limit Register, offset: 0x18 */
DECL|FSR|member|__I uint32_t FSR; /**< FIFO Status Register, offset: 0x5C */
DECL|FSTS|member|__IO uint16_t FSTS; /**< Fault Status Register, offset: 0x18E */
DECL|FTRL|member|__IO uint32_t FTRL; /**< Frame Truncation Length, offset: 0x1B0 */
DECL|FTST|member|__IO uint16_t FTST; /**< Fault Test Register, offset: 0x192 */
DECL|FlexSPI_AMBA_BASE|macro|FlexSPI_AMBA_BASE
DECL|FlexSPI_ARDF_BASE|macro|FlexSPI_ARDF_BASE
DECL|FlexSPI_ASFM_BASE|macro|FlexSPI_ASFM_BASE
DECL|FlexSPI_ATDF_BASE|macro|FlexSPI_ATDF_BASE
DECL|GALR|member|__IO uint32_t GALR; /**< Descriptor Group Lower Address Register, offset: 0x124 */
DECL|GAUR|member|__IO uint32_t GAUR; /**< Descriptor Group Upper Address Register, offset: 0x120 */
DECL|GC|member|__IO uint32_t GC; /**< General control register, offset: 0x48 */
DECL|GDIR|member|__IO uint32_t GDIR; /**< GPIO direction register, offset: 0x4 */
DECL|GFWR|member|__IO uint32_t GFWR; /**< Glitch Filter Width Registers, offset: 0x9E0 */
DECL|GLOBAL|member|__IO uint32_t GLOBAL; /**< LPUART Global Register, offset: 0x8 */
DECL|GP1|member|__IO uint32_t GP1; /**< Value of OTP Bank4 Word6 (General Purpose Customer Defined Info), offset: 0x660 */
DECL|GP2|member|__IO uint32_t GP2; /**< Value of OTP Bank4 Word7 (General Purpose Customer Defined Info), offset: 0x670 */
DECL|GP3|member|__IO uint32_t GP3; /**< Value of OTP Bank4 Word4 (MAC Address), offset: 0x640 */
DECL|GPC_BASE_ADDRS|macro|GPC_BASE_ADDRS
DECL|GPC_BASE_PTRS|macro|GPC_BASE_PTRS
DECL|GPC_BASE|macro|GPC_BASE
DECL|GPC_CNTR_MEGA_PDN_REQ_MASK|macro|GPC_CNTR_MEGA_PDN_REQ_MASK
DECL|GPC_CNTR_MEGA_PDN_REQ_SHIFT|macro|GPC_CNTR_MEGA_PDN_REQ_SHIFT
DECL|GPC_CNTR_MEGA_PDN_REQ|macro|GPC_CNTR_MEGA_PDN_REQ
DECL|GPC_CNTR_MEGA_PUP_REQ_MASK|macro|GPC_CNTR_MEGA_PUP_REQ_MASK
DECL|GPC_CNTR_MEGA_PUP_REQ_SHIFT|macro|GPC_CNTR_MEGA_PUP_REQ_SHIFT
DECL|GPC_CNTR_MEGA_PUP_REQ|macro|GPC_CNTR_MEGA_PUP_REQ
DECL|GPC_CNTR_PDRAM0_PGE_MASK|macro|GPC_CNTR_PDRAM0_PGE_MASK
DECL|GPC_CNTR_PDRAM0_PGE_SHIFT|macro|GPC_CNTR_PDRAM0_PGE_SHIFT
DECL|GPC_CNTR_PDRAM0_PGE|macro|GPC_CNTR_PDRAM0_PGE
DECL|GPC_IMR5_IMR5_MASK|macro|GPC_IMR5_IMR5_MASK
DECL|GPC_IMR5_IMR5_SHIFT|macro|GPC_IMR5_IMR5_SHIFT
DECL|GPC_IMR5_IMR5|macro|GPC_IMR5_IMR5
DECL|GPC_IMR_COUNT|macro|GPC_IMR_COUNT
DECL|GPC_IMR_IMR1_MASK|macro|GPC_IMR_IMR1_MASK
DECL|GPC_IMR_IMR1_SHIFT|macro|GPC_IMR_IMR1_SHIFT
DECL|GPC_IMR_IMR1|macro|GPC_IMR_IMR1
DECL|GPC_IMR_IMR2_MASK|macro|GPC_IMR_IMR2_MASK
DECL|GPC_IMR_IMR2_SHIFT|macro|GPC_IMR_IMR2_SHIFT
DECL|GPC_IMR_IMR2|macro|GPC_IMR_IMR2
DECL|GPC_IMR_IMR3_MASK|macro|GPC_IMR_IMR3_MASK
DECL|GPC_IMR_IMR3_SHIFT|macro|GPC_IMR_IMR3_SHIFT
DECL|GPC_IMR_IMR3|macro|GPC_IMR_IMR3
DECL|GPC_IMR_IMR4_MASK|macro|GPC_IMR_IMR4_MASK
DECL|GPC_IMR_IMR4_SHIFT|macro|GPC_IMR_IMR4_SHIFT
DECL|GPC_IMR_IMR4|macro|GPC_IMR_IMR4
DECL|GPC_IRQS|macro|GPC_IRQS
DECL|GPC_IRQn|enumerator|GPC_IRQn = 97, /**< GPC interrupt */
DECL|GPC_ISR5_ISR4_MASK|macro|GPC_ISR5_ISR4_MASK
DECL|GPC_ISR5_ISR4_SHIFT|macro|GPC_ISR5_ISR4_SHIFT
DECL|GPC_ISR5_ISR4|macro|GPC_ISR5_ISR4
DECL|GPC_ISR_COUNT|macro|GPC_ISR_COUNT
DECL|GPC_ISR_ISR1_MASK|macro|GPC_ISR_ISR1_MASK
DECL|GPC_ISR_ISR1_SHIFT|macro|GPC_ISR_ISR1_SHIFT
DECL|GPC_ISR_ISR1|macro|GPC_ISR_ISR1
DECL|GPC_ISR_ISR2_MASK|macro|GPC_ISR_ISR2_MASK
DECL|GPC_ISR_ISR2_SHIFT|macro|GPC_ISR_ISR2_SHIFT
DECL|GPC_ISR_ISR2|macro|GPC_ISR_ISR2
DECL|GPC_ISR_ISR3_MASK|macro|GPC_ISR_ISR3_MASK
DECL|GPC_ISR_ISR3_SHIFT|macro|GPC_ISR_ISR3_SHIFT
DECL|GPC_ISR_ISR3|macro|GPC_ISR_ISR3
DECL|GPC_ISR_ISR4_MASK|macro|GPC_ISR_ISR4_MASK
DECL|GPC_ISR_ISR4_SHIFT|macro|GPC_ISR_ISR4_SHIFT
DECL|GPC_ISR_ISR4|macro|GPC_ISR_ISR4
DECL|GPC_Type|typedef|} GPC_Type;
DECL|GPC|macro|GPC
DECL|GPIO1_BASE|macro|GPIO1_BASE
DECL|GPIO1_Combined_0_15_IRQn|enumerator|GPIO1_Combined_0_15_IRQn = 80, /**< Combined interrupt indication for GPIO1 signal 0 throughout 15 */
DECL|GPIO1_Combined_16_31_IRQn|enumerator|GPIO1_Combined_16_31_IRQn = 81, /**< Combined interrupt indication for GPIO1 signal 16 throughout 31 */
DECL|GPIO1_INT0_IRQn|enumerator|GPIO1_INT0_IRQn = 72, /**< Active HIGH Interrupt from INT0 from GPIO */
DECL|GPIO1_INT1_IRQn|enumerator|GPIO1_INT1_IRQn = 73, /**< Active HIGH Interrupt from INT1 from GPIO */
DECL|GPIO1_INT2_IRQn|enumerator|GPIO1_INT2_IRQn = 74, /**< Active HIGH Interrupt from INT2 from GPIO */
DECL|GPIO1_INT3_IRQn|enumerator|GPIO1_INT3_IRQn = 75, /**< Active HIGH Interrupt from INT3 from GPIO */
DECL|GPIO1_INT4_IRQn|enumerator|GPIO1_INT4_IRQn = 76, /**< Active HIGH Interrupt from INT4 from GPIO */
DECL|GPIO1_INT5_IRQn|enumerator|GPIO1_INT5_IRQn = 77, /**< Active HIGH Interrupt from INT5 from GPIO */
DECL|GPIO1_INT6_IRQn|enumerator|GPIO1_INT6_IRQn = 78, /**< Active HIGH Interrupt from INT6 from GPIO */
DECL|GPIO1_INT7_IRQn|enumerator|GPIO1_INT7_IRQn = 79, /**< Active HIGH Interrupt from INT7 from GPIO */
DECL|GPIO1|macro|GPIO1
DECL|GPIO2_BASE|macro|GPIO2_BASE
DECL|GPIO2_Combined_0_15_IRQn|enumerator|GPIO2_Combined_0_15_IRQn = 82, /**< Combined interrupt indication for GPIO2 signal 0 throughout 15 */
DECL|GPIO2_Combined_16_31_IRQn|enumerator|GPIO2_Combined_16_31_IRQn = 83, /**< Combined interrupt indication for GPIO2 signal 16 throughout 31 */
DECL|GPIO2|macro|GPIO2
DECL|GPIO3_BASE|macro|GPIO3_BASE
DECL|GPIO3_Combined_0_15_IRQn|enumerator|GPIO3_Combined_0_15_IRQn = 84, /**< Combined interrupt indication for GPIO3 signal 0 throughout 15 */
DECL|GPIO3_Combined_16_31_IRQn|enumerator|GPIO3_Combined_16_31_IRQn = 85, /**< Combined interrupt indication for GPIO3 signal 16 throughout 31 */
DECL|GPIO3|macro|GPIO3
DECL|GPIO4_BASE|macro|GPIO4_BASE
DECL|GPIO4_Combined_0_15_IRQn|enumerator|GPIO4_Combined_0_15_IRQn = 86, /**< Combined interrupt indication for GPIO4 signal 0 throughout 15 */
DECL|GPIO4_Combined_16_31_IRQn|enumerator|GPIO4_Combined_16_31_IRQn = 87, /**< Combined interrupt indication for GPIO4 signal 16 throughout 31 */
DECL|GPIO4|macro|GPIO4
DECL|GPIO5_BASE|macro|GPIO5_BASE
DECL|GPIO5_Combined_0_15_IRQn|enumerator|GPIO5_Combined_0_15_IRQn = 88, /**< Combined interrupt indication for GPIO5 signal 0 throughout 15 */
DECL|GPIO5_Combined_16_31_IRQn|enumerator|GPIO5_Combined_16_31_IRQn = 89, /**< Combined interrupt indication for GPIO5 signal 16 throughout 31 */
DECL|GPIO5|macro|GPIO5
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_COMBINED_IRQS|macro|GPIO_COMBINED_IRQS
DECL|GPIO_DR_DR_MASK|macro|GPIO_DR_DR_MASK
DECL|GPIO_DR_DR_SHIFT|macro|GPIO_DR_DR_SHIFT
DECL|GPIO_DR_DR|macro|GPIO_DR_DR
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL
DECL|GPIO_GDIR_GDIR_MASK|macro|GPIO_GDIR_GDIR_MASK
DECL|GPIO_GDIR_GDIR_SHIFT|macro|GPIO_GDIR_GDIR_SHIFT
DECL|GPIO_GDIR_GDIR|macro|GPIO_GDIR_GDIR
DECL|GPIO_ICR1_ICR0_MASK|macro|GPIO_ICR1_ICR0_MASK
DECL|GPIO_ICR1_ICR0_SHIFT|macro|GPIO_ICR1_ICR0_SHIFT
DECL|GPIO_ICR1_ICR0|macro|GPIO_ICR1_ICR0
DECL|GPIO_ICR1_ICR10_MASK|macro|GPIO_ICR1_ICR10_MASK
DECL|GPIO_ICR1_ICR10_SHIFT|macro|GPIO_ICR1_ICR10_SHIFT
DECL|GPIO_ICR1_ICR10|macro|GPIO_ICR1_ICR10
DECL|GPIO_ICR1_ICR11_MASK|macro|GPIO_ICR1_ICR11_MASK
DECL|GPIO_ICR1_ICR11_SHIFT|macro|GPIO_ICR1_ICR11_SHIFT
DECL|GPIO_ICR1_ICR11|macro|GPIO_ICR1_ICR11
DECL|GPIO_ICR1_ICR12_MASK|macro|GPIO_ICR1_ICR12_MASK
DECL|GPIO_ICR1_ICR12_SHIFT|macro|GPIO_ICR1_ICR12_SHIFT
DECL|GPIO_ICR1_ICR12|macro|GPIO_ICR1_ICR12
DECL|GPIO_ICR1_ICR13_MASK|macro|GPIO_ICR1_ICR13_MASK
DECL|GPIO_ICR1_ICR13_SHIFT|macro|GPIO_ICR1_ICR13_SHIFT
DECL|GPIO_ICR1_ICR13|macro|GPIO_ICR1_ICR13
DECL|GPIO_ICR1_ICR14_MASK|macro|GPIO_ICR1_ICR14_MASK
DECL|GPIO_ICR1_ICR14_SHIFT|macro|GPIO_ICR1_ICR14_SHIFT
DECL|GPIO_ICR1_ICR14|macro|GPIO_ICR1_ICR14
DECL|GPIO_ICR1_ICR15_MASK|macro|GPIO_ICR1_ICR15_MASK
DECL|GPIO_ICR1_ICR15_SHIFT|macro|GPIO_ICR1_ICR15_SHIFT
DECL|GPIO_ICR1_ICR15|macro|GPIO_ICR1_ICR15
DECL|GPIO_ICR1_ICR1_MASK|macro|GPIO_ICR1_ICR1_MASK
DECL|GPIO_ICR1_ICR1_SHIFT|macro|GPIO_ICR1_ICR1_SHIFT
DECL|GPIO_ICR1_ICR1|macro|GPIO_ICR1_ICR1
DECL|GPIO_ICR1_ICR2_MASK|macro|GPIO_ICR1_ICR2_MASK
DECL|GPIO_ICR1_ICR2_SHIFT|macro|GPIO_ICR1_ICR2_SHIFT
DECL|GPIO_ICR1_ICR2|macro|GPIO_ICR1_ICR2
DECL|GPIO_ICR1_ICR3_MASK|macro|GPIO_ICR1_ICR3_MASK
DECL|GPIO_ICR1_ICR3_SHIFT|macro|GPIO_ICR1_ICR3_SHIFT
DECL|GPIO_ICR1_ICR3|macro|GPIO_ICR1_ICR3
DECL|GPIO_ICR1_ICR4_MASK|macro|GPIO_ICR1_ICR4_MASK
DECL|GPIO_ICR1_ICR4_SHIFT|macro|GPIO_ICR1_ICR4_SHIFT
DECL|GPIO_ICR1_ICR4|macro|GPIO_ICR1_ICR4
DECL|GPIO_ICR1_ICR5_MASK|macro|GPIO_ICR1_ICR5_MASK
DECL|GPIO_ICR1_ICR5_SHIFT|macro|GPIO_ICR1_ICR5_SHIFT
DECL|GPIO_ICR1_ICR5|macro|GPIO_ICR1_ICR5
DECL|GPIO_ICR1_ICR6_MASK|macro|GPIO_ICR1_ICR6_MASK
DECL|GPIO_ICR1_ICR6_SHIFT|macro|GPIO_ICR1_ICR6_SHIFT
DECL|GPIO_ICR1_ICR6|macro|GPIO_ICR1_ICR6
DECL|GPIO_ICR1_ICR7_MASK|macro|GPIO_ICR1_ICR7_MASK
DECL|GPIO_ICR1_ICR7_SHIFT|macro|GPIO_ICR1_ICR7_SHIFT
DECL|GPIO_ICR1_ICR7|macro|GPIO_ICR1_ICR7
DECL|GPIO_ICR1_ICR8_MASK|macro|GPIO_ICR1_ICR8_MASK
DECL|GPIO_ICR1_ICR8_SHIFT|macro|GPIO_ICR1_ICR8_SHIFT
DECL|GPIO_ICR1_ICR8|macro|GPIO_ICR1_ICR8
DECL|GPIO_ICR1_ICR9_MASK|macro|GPIO_ICR1_ICR9_MASK
DECL|GPIO_ICR1_ICR9_SHIFT|macro|GPIO_ICR1_ICR9_SHIFT
DECL|GPIO_ICR1_ICR9|macro|GPIO_ICR1_ICR9
DECL|GPIO_ICR2_ICR16_MASK|macro|GPIO_ICR2_ICR16_MASK
DECL|GPIO_ICR2_ICR16_SHIFT|macro|GPIO_ICR2_ICR16_SHIFT
DECL|GPIO_ICR2_ICR16|macro|GPIO_ICR2_ICR16
DECL|GPIO_ICR2_ICR17_MASK|macro|GPIO_ICR2_ICR17_MASK
DECL|GPIO_ICR2_ICR17_SHIFT|macro|GPIO_ICR2_ICR17_SHIFT
DECL|GPIO_ICR2_ICR17|macro|GPIO_ICR2_ICR17
DECL|GPIO_ICR2_ICR18_MASK|macro|GPIO_ICR2_ICR18_MASK
DECL|GPIO_ICR2_ICR18_SHIFT|macro|GPIO_ICR2_ICR18_SHIFT
DECL|GPIO_ICR2_ICR18|macro|GPIO_ICR2_ICR18
DECL|GPIO_ICR2_ICR19_MASK|macro|GPIO_ICR2_ICR19_MASK
DECL|GPIO_ICR2_ICR19_SHIFT|macro|GPIO_ICR2_ICR19_SHIFT
DECL|GPIO_ICR2_ICR19|macro|GPIO_ICR2_ICR19
DECL|GPIO_ICR2_ICR20_MASK|macro|GPIO_ICR2_ICR20_MASK
DECL|GPIO_ICR2_ICR20_SHIFT|macro|GPIO_ICR2_ICR20_SHIFT
DECL|GPIO_ICR2_ICR20|macro|GPIO_ICR2_ICR20
DECL|GPIO_ICR2_ICR21_MASK|macro|GPIO_ICR2_ICR21_MASK
DECL|GPIO_ICR2_ICR21_SHIFT|macro|GPIO_ICR2_ICR21_SHIFT
DECL|GPIO_ICR2_ICR21|macro|GPIO_ICR2_ICR21
DECL|GPIO_ICR2_ICR22_MASK|macro|GPIO_ICR2_ICR22_MASK
DECL|GPIO_ICR2_ICR22_SHIFT|macro|GPIO_ICR2_ICR22_SHIFT
DECL|GPIO_ICR2_ICR22|macro|GPIO_ICR2_ICR22
DECL|GPIO_ICR2_ICR23_MASK|macro|GPIO_ICR2_ICR23_MASK
DECL|GPIO_ICR2_ICR23_SHIFT|macro|GPIO_ICR2_ICR23_SHIFT
DECL|GPIO_ICR2_ICR23|macro|GPIO_ICR2_ICR23
DECL|GPIO_ICR2_ICR24_MASK|macro|GPIO_ICR2_ICR24_MASK
DECL|GPIO_ICR2_ICR24_SHIFT|macro|GPIO_ICR2_ICR24_SHIFT
DECL|GPIO_ICR2_ICR24|macro|GPIO_ICR2_ICR24
DECL|GPIO_ICR2_ICR25_MASK|macro|GPIO_ICR2_ICR25_MASK
DECL|GPIO_ICR2_ICR25_SHIFT|macro|GPIO_ICR2_ICR25_SHIFT
DECL|GPIO_ICR2_ICR25|macro|GPIO_ICR2_ICR25
DECL|GPIO_ICR2_ICR26_MASK|macro|GPIO_ICR2_ICR26_MASK
DECL|GPIO_ICR2_ICR26_SHIFT|macro|GPIO_ICR2_ICR26_SHIFT
DECL|GPIO_ICR2_ICR26|macro|GPIO_ICR2_ICR26
DECL|GPIO_ICR2_ICR27_MASK|macro|GPIO_ICR2_ICR27_MASK
DECL|GPIO_ICR2_ICR27_SHIFT|macro|GPIO_ICR2_ICR27_SHIFT
DECL|GPIO_ICR2_ICR27|macro|GPIO_ICR2_ICR27
DECL|GPIO_ICR2_ICR28_MASK|macro|GPIO_ICR2_ICR28_MASK
DECL|GPIO_ICR2_ICR28_SHIFT|macro|GPIO_ICR2_ICR28_SHIFT
DECL|GPIO_ICR2_ICR28|macro|GPIO_ICR2_ICR28
DECL|GPIO_ICR2_ICR29_MASK|macro|GPIO_ICR2_ICR29_MASK
DECL|GPIO_ICR2_ICR29_SHIFT|macro|GPIO_ICR2_ICR29_SHIFT
DECL|GPIO_ICR2_ICR29|macro|GPIO_ICR2_ICR29
DECL|GPIO_ICR2_ICR30_MASK|macro|GPIO_ICR2_ICR30_MASK
DECL|GPIO_ICR2_ICR30_SHIFT|macro|GPIO_ICR2_ICR30_SHIFT
DECL|GPIO_ICR2_ICR30|macro|GPIO_ICR2_ICR30
DECL|GPIO_ICR2_ICR31_MASK|macro|GPIO_ICR2_ICR31_MASK
DECL|GPIO_ICR2_ICR31_SHIFT|macro|GPIO_ICR2_ICR31_SHIFT
DECL|GPIO_ICR2_ICR31|macro|GPIO_ICR2_ICR31
DECL|GPIO_IMR_IMR_MASK|macro|GPIO_IMR_IMR_MASK
DECL|GPIO_IMR_IMR_SHIFT|macro|GPIO_IMR_IMR_SHIFT
DECL|GPIO_IMR_IMR|macro|GPIO_IMR_IMR
DECL|GPIO_IRQS|macro|GPIO_IRQS
DECL|GPIO_ISR_ISR_MASK|macro|GPIO_ISR_ISR_MASK
DECL|GPIO_ISR_ISR_SHIFT|macro|GPIO_ISR_ISR_SHIFT
DECL|GPIO_ISR_ISR|macro|GPIO_ISR_ISR
DECL|GPIO_PSR_PSR_MASK|macro|GPIO_PSR_PSR_MASK
DECL|GPIO_PSR_PSR_SHIFT|macro|GPIO_PSR_PSR_SHIFT
DECL|GPIO_PSR_PSR|macro|GPIO_PSR_PSR
DECL|GPIO_Type|typedef|} GPIO_Type;
DECL|GPR0|member|uint32_t GPR0; /**< GPR0 General Purpose Register, offset: 0x0 */
DECL|GPR0|member|uint32_t GPR0; /**< GPR0 General Purpose Register, offset: 0x0 */
DECL|GPR10|member|__IO uint32_t GPR10; /**< GPR10 General Purpose Register, offset: 0x28 */
DECL|GPR11|member|__IO uint32_t GPR11; /**< GPR11 General Purpose Register, offset: 0x2C */
DECL|GPR12|member|__IO uint32_t GPR12; /**< GPR12 General Purpose Register, offset: 0x30 */
DECL|GPR13|member|__IO uint32_t GPR13; /**< GPR13 General Purpose Register, offset: 0x34 */
DECL|GPR14|member|__IO uint32_t GPR14; /**< GPR14 General Purpose Register, offset: 0x38 */
DECL|GPR15|member|uint32_t GPR15; /**< GPR15 General Purpose Register, offset: 0x3C */
DECL|GPR16|member|__IO uint32_t GPR16; /**< GPR16 General Purpose Register, offset: 0x40 */
DECL|GPR17|member|__IO uint32_t GPR17; /**< GPR17 General Purpose Register, offset: 0x44 */
DECL|GPR18|member|__IO uint32_t GPR18; /**< GPR18 General Purpose Register, offset: 0x48 */
DECL|GPR19|member|__IO uint32_t GPR19; /**< GPR19 General Purpose Register, offset: 0x4C */
DECL|GPR1|member|__IO uint32_t GPR1; /**< GPR1 General Purpose Register, offset: 0x4 */
DECL|GPR1|member|uint32_t GPR1; /**< GPR1 General Purpose Register, offset: 0x4 */
DECL|GPR20|member|__IO uint32_t GPR20; /**< GPR20 General Purpose Register, offset: 0x50 */
DECL|GPR21|member|__IO uint32_t GPR21; /**< GPR21 General Purpose Register, offset: 0x54 */
DECL|GPR22|member|__IO uint32_t GPR22; /**< GPR22 General Purpose Register, offset: 0x58 */
DECL|GPR23|member|__IO uint32_t GPR23; /**< GPR23 General Purpose Register, offset: 0x5C */
DECL|GPR24|member|__IO uint32_t GPR24; /**< GPR24 General Purpose Register, offset: 0x60 */
DECL|GPR25|member|__IO uint32_t GPR25; /**< GPR25 General Purpose Register, offset: 0x64 */
DECL|GPR2|member|__IO uint32_t GPR2; /**< GPR2 General Purpose Register, offset: 0x8 */
DECL|GPR2|member|uint32_t GPR2; /**< GPR2 General Purpose Register, offset: 0x8 */
DECL|GPR3|member|__IO uint32_t GPR3; /**< GPR3 General Purpose Register, offset: 0xC */
DECL|GPR3|member|__IO uint32_t GPR3; /**< GPR3 General Purpose Register, offset: 0xC */
DECL|GPR4|member|__IO uint32_t GPR4; /**< GPR4 General Purpose Register, offset: 0x10 */
DECL|GPR5|member|__IO uint32_t GPR5; /**< GPR5 General Purpose Register, offset: 0x14 */
DECL|GPR6|member|__IO uint32_t GPR6; /**< GPR6 General Purpose Register, offset: 0x18 */
DECL|GPR7|member|__IO uint32_t GPR7; /**< GPR7 General Purpose Register, offset: 0x1C */
DECL|GPR8|member|__IO uint32_t GPR8; /**< GPR8 General Purpose Register, offset: 0x20 */
DECL|GPR9|member|uint32_t GPR9; /**< GPR9 General Purpose Register, offset: 0x24 */
DECL|GPR_IRQ_IRQn|enumerator|GPR_IRQ_IRQn = 41, /**< GPR interrupt */
DECL|GPR|member|__IO uint32_t GPR[10]; /**< SRC General Purpose Register 1..SRC General Purpose Register 10, array offset: 0x20, array step: 0x4 */
DECL|GPT1_BASE|macro|GPT1_BASE
DECL|GPT1_IRQn|enumerator|GPT1_IRQn = 100, /**< GPT1 interrupt */
DECL|GPT1|macro|GPT1
DECL|GPT2_BASE|macro|GPT2_BASE
DECL|GPT2_IRQn|enumerator|GPT2_IRQn = 101, /**< GPT2 interrupt */
DECL|GPT2|macro|GPT2
DECL|GPTIMER0CTL|macro|GPTIMER0CTL
DECL|GPTIMER0CTRL|member|__IO uint32_t GPTIMER0CTRL; /**< General Purpose Timer #0 Controller, offset: 0x84 */
DECL|GPTIMER0LD|member|__IO uint32_t GPTIMER0LD; /**< General Purpose Timer #0 Load, offset: 0x80 */
DECL|GPTIMER1CTL|macro|GPTIMER1CTL
DECL|GPTIMER1CTRL|member|__IO uint32_t GPTIMER1CTRL; /**< General Purpose Timer #1 Controller, offset: 0x8C */
DECL|GPTIMER1LD|member|__IO uint32_t GPTIMER1LD; /**< General Purpose Timer #1 Load, offset: 0x88 */
DECL|GPT_BASE_ADDRS|macro|GPT_BASE_ADDRS
DECL|GPT_BASE_PTRS|macro|GPT_BASE_PTRS
DECL|GPT_CNT_COUNT_MASK|macro|GPT_CNT_COUNT_MASK
DECL|GPT_CNT_COUNT_SHIFT|macro|GPT_CNT_COUNT_SHIFT
DECL|GPT_CNT_COUNT|macro|GPT_CNT_COUNT
DECL|GPT_CR_CLKSRC_MASK|macro|GPT_CR_CLKSRC_MASK
DECL|GPT_CR_CLKSRC_SHIFT|macro|GPT_CR_CLKSRC_SHIFT
DECL|GPT_CR_CLKSRC|macro|GPT_CR_CLKSRC
DECL|GPT_CR_DBGEN_MASK|macro|GPT_CR_DBGEN_MASK
DECL|GPT_CR_DBGEN_SHIFT|macro|GPT_CR_DBGEN_SHIFT
DECL|GPT_CR_DBGEN|macro|GPT_CR_DBGEN
DECL|GPT_CR_DOZEEN_MASK|macro|GPT_CR_DOZEEN_MASK
DECL|GPT_CR_DOZEEN_SHIFT|macro|GPT_CR_DOZEEN_SHIFT
DECL|GPT_CR_DOZEEN|macro|GPT_CR_DOZEEN
DECL|GPT_CR_ENMOD_MASK|macro|GPT_CR_ENMOD_MASK
DECL|GPT_CR_ENMOD_SHIFT|macro|GPT_CR_ENMOD_SHIFT
DECL|GPT_CR_ENMOD|macro|GPT_CR_ENMOD
DECL|GPT_CR_EN_24M_MASK|macro|GPT_CR_EN_24M_MASK
DECL|GPT_CR_EN_24M_SHIFT|macro|GPT_CR_EN_24M_SHIFT
DECL|GPT_CR_EN_24M|macro|GPT_CR_EN_24M
DECL|GPT_CR_EN_MASK|macro|GPT_CR_EN_MASK
DECL|GPT_CR_EN_SHIFT|macro|GPT_CR_EN_SHIFT
DECL|GPT_CR_EN|macro|GPT_CR_EN
DECL|GPT_CR_FO1_MASK|macro|GPT_CR_FO1_MASK
DECL|GPT_CR_FO1_SHIFT|macro|GPT_CR_FO1_SHIFT
DECL|GPT_CR_FO1|macro|GPT_CR_FO1
DECL|GPT_CR_FO2_MASK|macro|GPT_CR_FO2_MASK
DECL|GPT_CR_FO2_SHIFT|macro|GPT_CR_FO2_SHIFT
DECL|GPT_CR_FO2|macro|GPT_CR_FO2
DECL|GPT_CR_FO3_MASK|macro|GPT_CR_FO3_MASK
DECL|GPT_CR_FO3_SHIFT|macro|GPT_CR_FO3_SHIFT
DECL|GPT_CR_FO3|macro|GPT_CR_FO3
DECL|GPT_CR_FRR_MASK|macro|GPT_CR_FRR_MASK
DECL|GPT_CR_FRR_SHIFT|macro|GPT_CR_FRR_SHIFT
DECL|GPT_CR_FRR|macro|GPT_CR_FRR
DECL|GPT_CR_IM1_MASK|macro|GPT_CR_IM1_MASK
DECL|GPT_CR_IM1_SHIFT|macro|GPT_CR_IM1_SHIFT
DECL|GPT_CR_IM1|macro|GPT_CR_IM1
DECL|GPT_CR_IM2_MASK|macro|GPT_CR_IM2_MASK
DECL|GPT_CR_IM2_SHIFT|macro|GPT_CR_IM2_SHIFT
DECL|GPT_CR_IM2|macro|GPT_CR_IM2
DECL|GPT_CR_OM1_MASK|macro|GPT_CR_OM1_MASK
DECL|GPT_CR_OM1_SHIFT|macro|GPT_CR_OM1_SHIFT
DECL|GPT_CR_OM1|macro|GPT_CR_OM1
DECL|GPT_CR_OM2_MASK|macro|GPT_CR_OM2_MASK
DECL|GPT_CR_OM2_SHIFT|macro|GPT_CR_OM2_SHIFT
DECL|GPT_CR_OM2|macro|GPT_CR_OM2
DECL|GPT_CR_OM3_MASK|macro|GPT_CR_OM3_MASK
DECL|GPT_CR_OM3_SHIFT|macro|GPT_CR_OM3_SHIFT
DECL|GPT_CR_OM3|macro|GPT_CR_OM3
DECL|GPT_CR_STOPEN_MASK|macro|GPT_CR_STOPEN_MASK
DECL|GPT_CR_STOPEN_SHIFT|macro|GPT_CR_STOPEN_SHIFT
DECL|GPT_CR_STOPEN|macro|GPT_CR_STOPEN
DECL|GPT_CR_SWR_MASK|macro|GPT_CR_SWR_MASK
DECL|GPT_CR_SWR_SHIFT|macro|GPT_CR_SWR_SHIFT
DECL|GPT_CR_SWR|macro|GPT_CR_SWR
DECL|GPT_CR_WAITEN_MASK|macro|GPT_CR_WAITEN_MASK
DECL|GPT_CR_WAITEN_SHIFT|macro|GPT_CR_WAITEN_SHIFT
DECL|GPT_CR_WAITEN|macro|GPT_CR_WAITEN
DECL|GPT_ICR_CAPT_MASK|macro|GPT_ICR_CAPT_MASK
DECL|GPT_ICR_CAPT_SHIFT|macro|GPT_ICR_CAPT_SHIFT
DECL|GPT_ICR_CAPT|macro|GPT_ICR_CAPT
DECL|GPT_ICR_COUNT|macro|GPT_ICR_COUNT
DECL|GPT_IRQS|macro|GPT_IRQS
DECL|GPT_IR_IF1IE_MASK|macro|GPT_IR_IF1IE_MASK
DECL|GPT_IR_IF1IE_SHIFT|macro|GPT_IR_IF1IE_SHIFT
DECL|GPT_IR_IF1IE|macro|GPT_IR_IF1IE
DECL|GPT_IR_IF2IE_MASK|macro|GPT_IR_IF2IE_MASK
DECL|GPT_IR_IF2IE_SHIFT|macro|GPT_IR_IF2IE_SHIFT
DECL|GPT_IR_IF2IE|macro|GPT_IR_IF2IE
DECL|GPT_IR_OF1IE_MASK|macro|GPT_IR_OF1IE_MASK
DECL|GPT_IR_OF1IE_SHIFT|macro|GPT_IR_OF1IE_SHIFT
DECL|GPT_IR_OF1IE|macro|GPT_IR_OF1IE
DECL|GPT_IR_OF2IE_MASK|macro|GPT_IR_OF2IE_MASK
DECL|GPT_IR_OF2IE_SHIFT|macro|GPT_IR_OF2IE_SHIFT
DECL|GPT_IR_OF2IE|macro|GPT_IR_OF2IE
DECL|GPT_IR_OF3IE_MASK|macro|GPT_IR_OF3IE_MASK
DECL|GPT_IR_OF3IE_SHIFT|macro|GPT_IR_OF3IE_SHIFT
DECL|GPT_IR_OF3IE|macro|GPT_IR_OF3IE
DECL|GPT_IR_ROVIE_MASK|macro|GPT_IR_ROVIE_MASK
DECL|GPT_IR_ROVIE_SHIFT|macro|GPT_IR_ROVIE_SHIFT
DECL|GPT_IR_ROVIE|macro|GPT_IR_ROVIE
DECL|GPT_OCR_COMP_MASK|macro|GPT_OCR_COMP_MASK
DECL|GPT_OCR_COMP_SHIFT|macro|GPT_OCR_COMP_SHIFT
DECL|GPT_OCR_COMP|macro|GPT_OCR_COMP
DECL|GPT_OCR_COUNT|macro|GPT_OCR_COUNT
DECL|GPT_PR_PRESCALER24M_MASK|macro|GPT_PR_PRESCALER24M_MASK
DECL|GPT_PR_PRESCALER24M_SHIFT|macro|GPT_PR_PRESCALER24M_SHIFT
DECL|GPT_PR_PRESCALER24M|macro|GPT_PR_PRESCALER24M
DECL|GPT_PR_PRESCALER_MASK|macro|GPT_PR_PRESCALER_MASK
DECL|GPT_PR_PRESCALER_SHIFT|macro|GPT_PR_PRESCALER_SHIFT
DECL|GPT_PR_PRESCALER|macro|GPT_PR_PRESCALER
DECL|GPT_SR_IF1_MASK|macro|GPT_SR_IF1_MASK
DECL|GPT_SR_IF1_SHIFT|macro|GPT_SR_IF1_SHIFT
DECL|GPT_SR_IF1|macro|GPT_SR_IF1
DECL|GPT_SR_IF2_MASK|macro|GPT_SR_IF2_MASK
DECL|GPT_SR_IF2_SHIFT|macro|GPT_SR_IF2_SHIFT
DECL|GPT_SR_IF2|macro|GPT_SR_IF2
DECL|GPT_SR_OF1_MASK|macro|GPT_SR_OF1_MASK
DECL|GPT_SR_OF1_SHIFT|macro|GPT_SR_OF1_SHIFT
DECL|GPT_SR_OF1|macro|GPT_SR_OF1
DECL|GPT_SR_OF2_MASK|macro|GPT_SR_OF2_MASK
DECL|GPT_SR_OF2_SHIFT|macro|GPT_SR_OF2_SHIFT
DECL|GPT_SR_OF2|macro|GPT_SR_OF2
DECL|GPT_SR_OF3_MASK|macro|GPT_SR_OF3_MASK
DECL|GPT_SR_OF3_SHIFT|macro|GPT_SR_OF3_SHIFT
DECL|GPT_SR_OF3|macro|GPT_SR_OF3
DECL|GPT_SR_ROV_MASK|macro|GPT_SR_ROV_MASK
DECL|GPT_SR_ROV_SHIFT|macro|GPT_SR_ROV_SHIFT
DECL|GPT_SR_ROV|macro|GPT_SR_ROV
DECL|GPT_Type|typedef|} GPT_Type;
DECL|GS|member|__IO uint32_t GS; /**< General status register, offset: 0x4C */
DECL|HCCPARAMS|member|__I uint32_t HCCPARAMS; /**< Host Controller Capability Parameters, offset: 0x108 */
DECL|HCIVERSION|member|__I uint16_t HCIVERSION; /**< Host Controller Interface Version, offset: 0x102 */
DECL|HCSPARAMS|member|__I uint32_t HCSPARAMS; /**< Host Controller Structural Parameters, offset: 0x104 */
DECL|HC|member|__IO uint32_t HC[8]; /**< Control register for hardware triggers, array offset: 0x0, array step: 0x4 */
DECL|HOLD|member|__IO uint16_t HOLD; /**< Timer Channel Hold Register, array offset: 0x8, array step: 0x20 */
DECL|HOST_CTRL_CAP|member|__IO uint32_t HOST_CTRL_CAP; /**< Host Controller Capabilities, offset: 0x40 */
DECL|HP0|member|__IO uint32_t HP0; /**< HP0 register, offset: 0x200 */
DECL|HPCOMR|member|__IO uint32_t HPCOMR; /**< SNVS_HP Command Register, offset: 0x4 */
DECL|HPCONTROL0|member|__IO uint32_t HPCONTROL0; /**< HPCONTROL0 register, offset: 0x358 */
DECL|HPCR|member|__IO uint32_t HPCR; /**< SNVS_HP Control Register, offset: 0x8 */
DECL|HPHACIVR|member|__IO uint32_t HPHACIVR; /**< SNVS_HP High Assurance Counter IV Register, offset: 0x1C */
DECL|HPHACR|member|__I uint32_t HPHACR; /**< SNVS_HP High Assurance Counter Register, offset: 0x20 */
DECL|HPLR|member|__IO uint32_t HPLR; /**< SNVS_HP Lock Register, offset: 0x0 */
DECL|HPRTCLR|member|__IO uint32_t HPRTCLR; /**< SNVS_HP Real Time Counter LSB Register, offset: 0x28 */
DECL|HPRTCMR|member|__IO uint32_t HPRTCMR; /**< SNVS_HP Real Time Counter MSB Register, offset: 0x24 */
DECL|HPSICR|member|__IO uint32_t HPSICR; /**< SNVS_HP Security Interrupt Control Register, offset: 0xC */
DECL|HPSR|member|__IO uint32_t HPSR; /**< SNVS_HP Status Register, offset: 0x14 */
DECL|HPSVCR|member|__IO uint32_t HPSVCR; /**< SNVS_HP Security Violation Control Register, offset: 0x10 */
DECL|HPSVSR|member|__IO uint32_t HPSVSR; /**< SNVS_HP Security Violation Status Register, offset: 0x18 */
DECL|HPTALR|member|__IO uint32_t HPTALR; /**< SNVS_HP Time Alarm LSB Register, offset: 0x30 */
DECL|HPTAMR|member|__IO uint32_t HPTAMR; /**< SNVS_HP Time Alarm MSB Register, offset: 0x2C */
DECL|HPVIDR1|member|__I uint32_t HPVIDR1; /**< SNVS_HP Version ID Register 1, offset: 0xBF8 */
DECL|HPVIDR2|member|__I uint32_t HPVIDR2; /**< SNVS_HP Version ID Register 2, offset: 0xBFC */
DECL|HRS|member|__I uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
DECL|HS|member|__I uint32_t HS; /**< Status register for HW triggers, offset: 0x20 */
DECL|HWDEVICE|member|__I uint32_t HWDEVICE; /**< Device Hardware Parameters, offset: 0xC */
DECL|HWGENERAL|member|__I uint32_t HWGENERAL; /**< Hardware General, offset: 0x4 */
DECL|HWHOST|member|__I uint32_t HWHOST; /**< Host Hardware Parameters, offset: 0x8 */
DECL|HWRXBUF|member|__I uint32_t HWRXBUF; /**< RX Buffer Hardware Parameters, offset: 0x14 */
DECL|HWTXBUF|member|__I uint32_t HWTXBUF; /**< TX Buffer Hardware Parameters, offset: 0x10 */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M7 SV Hard Fault Interrupt */
DECL|I2S_BASE_ADDRS|macro|I2S_BASE_ADDRS
DECL|I2S_BASE_PTRS|macro|I2S_BASE_PTRS
DECL|I2S_PARAM_DATALINE_MASK|macro|I2S_PARAM_DATALINE_MASK
DECL|I2S_PARAM_DATALINE_SHIFT|macro|I2S_PARAM_DATALINE_SHIFT
DECL|I2S_PARAM_DATALINE|macro|I2S_PARAM_DATALINE
DECL|I2S_PARAM_FIFO_MASK|macro|I2S_PARAM_FIFO_MASK
DECL|I2S_PARAM_FIFO_SHIFT|macro|I2S_PARAM_FIFO_SHIFT
DECL|I2S_PARAM_FIFO|macro|I2S_PARAM_FIFO
DECL|I2S_PARAM_FRAME_MASK|macro|I2S_PARAM_FRAME_MASK
DECL|I2S_PARAM_FRAME_SHIFT|macro|I2S_PARAM_FRAME_SHIFT
DECL|I2S_PARAM_FRAME|macro|I2S_PARAM_FRAME
DECL|I2S_RCR1_RFW_MASK|macro|I2S_RCR1_RFW_MASK
DECL|I2S_RCR1_RFW_SHIFT|macro|I2S_RCR1_RFW_SHIFT
DECL|I2S_RCR1_RFW|macro|I2S_RCR1_RFW
DECL|I2S_RCR2_BCD_MASK|macro|I2S_RCR2_BCD_MASK
DECL|I2S_RCR2_BCD_SHIFT|macro|I2S_RCR2_BCD_SHIFT
DECL|I2S_RCR2_BCD|macro|I2S_RCR2_BCD
DECL|I2S_RCR2_BCI_MASK|macro|I2S_RCR2_BCI_MASK
DECL|I2S_RCR2_BCI_SHIFT|macro|I2S_RCR2_BCI_SHIFT
DECL|I2S_RCR2_BCI|macro|I2S_RCR2_BCI
DECL|I2S_RCR2_BCP_MASK|macro|I2S_RCR2_BCP_MASK
DECL|I2S_RCR2_BCP_SHIFT|macro|I2S_RCR2_BCP_SHIFT
DECL|I2S_RCR2_BCP|macro|I2S_RCR2_BCP
DECL|I2S_RCR2_BCS_MASK|macro|I2S_RCR2_BCS_MASK
DECL|I2S_RCR2_BCS_SHIFT|macro|I2S_RCR2_BCS_SHIFT
DECL|I2S_RCR2_BCS|macro|I2S_RCR2_BCS
DECL|I2S_RCR2_DIV_MASK|macro|I2S_RCR2_DIV_MASK
DECL|I2S_RCR2_DIV_SHIFT|macro|I2S_RCR2_DIV_SHIFT
DECL|I2S_RCR2_DIV|macro|I2S_RCR2_DIV
DECL|I2S_RCR2_MSEL_MASK|macro|I2S_RCR2_MSEL_MASK
DECL|I2S_RCR2_MSEL_SHIFT|macro|I2S_RCR2_MSEL_SHIFT
DECL|I2S_RCR2_MSEL|macro|I2S_RCR2_MSEL
DECL|I2S_RCR2_SYNC_MASK|macro|I2S_RCR2_SYNC_MASK
DECL|I2S_RCR2_SYNC_SHIFT|macro|I2S_RCR2_SYNC_SHIFT
DECL|I2S_RCR2_SYNC|macro|I2S_RCR2_SYNC
DECL|I2S_RCR3_CFR_MASK|macro|I2S_RCR3_CFR_MASK
DECL|I2S_RCR3_CFR_SHIFT|macro|I2S_RCR3_CFR_SHIFT
DECL|I2S_RCR3_CFR|macro|I2S_RCR3_CFR
DECL|I2S_RCR3_RCE_MASK|macro|I2S_RCR3_RCE_MASK
DECL|I2S_RCR3_RCE_SHIFT|macro|I2S_RCR3_RCE_SHIFT
DECL|I2S_RCR3_RCE|macro|I2S_RCR3_RCE
DECL|I2S_RCR3_WDFL_MASK|macro|I2S_RCR3_WDFL_MASK
DECL|I2S_RCR3_WDFL_SHIFT|macro|I2S_RCR3_WDFL_SHIFT
DECL|I2S_RCR3_WDFL|macro|I2S_RCR3_WDFL
DECL|I2S_RCR4_FCOMB_MASK|macro|I2S_RCR4_FCOMB_MASK
DECL|I2S_RCR4_FCOMB_SHIFT|macro|I2S_RCR4_FCOMB_SHIFT
DECL|I2S_RCR4_FCOMB|macro|I2S_RCR4_FCOMB
DECL|I2S_RCR4_FCONT_MASK|macro|I2S_RCR4_FCONT_MASK
DECL|I2S_RCR4_FCONT_SHIFT|macro|I2S_RCR4_FCONT_SHIFT
DECL|I2S_RCR4_FCONT|macro|I2S_RCR4_FCONT
DECL|I2S_RCR4_FPACK_MASK|macro|I2S_RCR4_FPACK_MASK
DECL|I2S_RCR4_FPACK_SHIFT|macro|I2S_RCR4_FPACK_SHIFT
DECL|I2S_RCR4_FPACK|macro|I2S_RCR4_FPACK
DECL|I2S_RCR4_FRSZ_MASK|macro|I2S_RCR4_FRSZ_MASK
DECL|I2S_RCR4_FRSZ_SHIFT|macro|I2S_RCR4_FRSZ_SHIFT
DECL|I2S_RCR4_FRSZ|macro|I2S_RCR4_FRSZ
DECL|I2S_RCR4_FSD_MASK|macro|I2S_RCR4_FSD_MASK
DECL|I2S_RCR4_FSD_SHIFT|macro|I2S_RCR4_FSD_SHIFT
DECL|I2S_RCR4_FSD|macro|I2S_RCR4_FSD
DECL|I2S_RCR4_FSE_MASK|macro|I2S_RCR4_FSE_MASK
DECL|I2S_RCR4_FSE_SHIFT|macro|I2S_RCR4_FSE_SHIFT
DECL|I2S_RCR4_FSE|macro|I2S_RCR4_FSE
DECL|I2S_RCR4_FSP_MASK|macro|I2S_RCR4_FSP_MASK
DECL|I2S_RCR4_FSP_SHIFT|macro|I2S_RCR4_FSP_SHIFT
DECL|I2S_RCR4_FSP|macro|I2S_RCR4_FSP
DECL|I2S_RCR4_MF_MASK|macro|I2S_RCR4_MF_MASK
DECL|I2S_RCR4_MF_SHIFT|macro|I2S_RCR4_MF_SHIFT
DECL|I2S_RCR4_MF|macro|I2S_RCR4_MF
DECL|I2S_RCR4_ONDEM_MASK|macro|I2S_RCR4_ONDEM_MASK
DECL|I2S_RCR4_ONDEM_SHIFT|macro|I2S_RCR4_ONDEM_SHIFT
DECL|I2S_RCR4_ONDEM|macro|I2S_RCR4_ONDEM
DECL|I2S_RCR4_SYWD_MASK|macro|I2S_RCR4_SYWD_MASK
DECL|I2S_RCR4_SYWD_SHIFT|macro|I2S_RCR4_SYWD_SHIFT
DECL|I2S_RCR4_SYWD|macro|I2S_RCR4_SYWD
DECL|I2S_RCR5_FBT_MASK|macro|I2S_RCR5_FBT_MASK
DECL|I2S_RCR5_FBT_SHIFT|macro|I2S_RCR5_FBT_SHIFT
DECL|I2S_RCR5_FBT|macro|I2S_RCR5_FBT
DECL|I2S_RCR5_W0W_MASK|macro|I2S_RCR5_W0W_MASK
DECL|I2S_RCR5_W0W_SHIFT|macro|I2S_RCR5_W0W_SHIFT
DECL|I2S_RCR5_W0W|macro|I2S_RCR5_W0W
DECL|I2S_RCR5_WNW_MASK|macro|I2S_RCR5_WNW_MASK
DECL|I2S_RCR5_WNW_SHIFT|macro|I2S_RCR5_WNW_SHIFT
DECL|I2S_RCR5_WNW|macro|I2S_RCR5_WNW
DECL|I2S_RCSR_BCE_MASK|macro|I2S_RCSR_BCE_MASK
DECL|I2S_RCSR_BCE_SHIFT|macro|I2S_RCSR_BCE_SHIFT
DECL|I2S_RCSR_BCE|macro|I2S_RCSR_BCE
DECL|I2S_RCSR_DBGE_MASK|macro|I2S_RCSR_DBGE_MASK
DECL|I2S_RCSR_DBGE_SHIFT|macro|I2S_RCSR_DBGE_SHIFT
DECL|I2S_RCSR_DBGE|macro|I2S_RCSR_DBGE
DECL|I2S_RCSR_FEF_MASK|macro|I2S_RCSR_FEF_MASK
DECL|I2S_RCSR_FEF_SHIFT|macro|I2S_RCSR_FEF_SHIFT
DECL|I2S_RCSR_FEF|macro|I2S_RCSR_FEF
DECL|I2S_RCSR_FEIE_MASK|macro|I2S_RCSR_FEIE_MASK
DECL|I2S_RCSR_FEIE_SHIFT|macro|I2S_RCSR_FEIE_SHIFT
DECL|I2S_RCSR_FEIE|macro|I2S_RCSR_FEIE
DECL|I2S_RCSR_FRDE_MASK|macro|I2S_RCSR_FRDE_MASK
DECL|I2S_RCSR_FRDE_SHIFT|macro|I2S_RCSR_FRDE_SHIFT
DECL|I2S_RCSR_FRDE|macro|I2S_RCSR_FRDE
DECL|I2S_RCSR_FRF_MASK|macro|I2S_RCSR_FRF_MASK
DECL|I2S_RCSR_FRF_SHIFT|macro|I2S_RCSR_FRF_SHIFT
DECL|I2S_RCSR_FRF|macro|I2S_RCSR_FRF
DECL|I2S_RCSR_FRIE_MASK|macro|I2S_RCSR_FRIE_MASK
DECL|I2S_RCSR_FRIE_SHIFT|macro|I2S_RCSR_FRIE_SHIFT
DECL|I2S_RCSR_FRIE|macro|I2S_RCSR_FRIE
DECL|I2S_RCSR_FR_MASK|macro|I2S_RCSR_FR_MASK
DECL|I2S_RCSR_FR_SHIFT|macro|I2S_RCSR_FR_SHIFT
DECL|I2S_RCSR_FR|macro|I2S_RCSR_FR
DECL|I2S_RCSR_FWDE_MASK|macro|I2S_RCSR_FWDE_MASK
DECL|I2S_RCSR_FWDE_SHIFT|macro|I2S_RCSR_FWDE_SHIFT
DECL|I2S_RCSR_FWDE|macro|I2S_RCSR_FWDE
DECL|I2S_RCSR_FWF_MASK|macro|I2S_RCSR_FWF_MASK
DECL|I2S_RCSR_FWF_SHIFT|macro|I2S_RCSR_FWF_SHIFT
DECL|I2S_RCSR_FWF|macro|I2S_RCSR_FWF
DECL|I2S_RCSR_FWIE_MASK|macro|I2S_RCSR_FWIE_MASK
DECL|I2S_RCSR_FWIE_SHIFT|macro|I2S_RCSR_FWIE_SHIFT
DECL|I2S_RCSR_FWIE|macro|I2S_RCSR_FWIE
DECL|I2S_RCSR_RE_MASK|macro|I2S_RCSR_RE_MASK
DECL|I2S_RCSR_RE_SHIFT|macro|I2S_RCSR_RE_SHIFT
DECL|I2S_RCSR_RE|macro|I2S_RCSR_RE
DECL|I2S_RCSR_SEF_MASK|macro|I2S_RCSR_SEF_MASK
DECL|I2S_RCSR_SEF_SHIFT|macro|I2S_RCSR_SEF_SHIFT
DECL|I2S_RCSR_SEF|macro|I2S_RCSR_SEF
DECL|I2S_RCSR_SEIE_MASK|macro|I2S_RCSR_SEIE_MASK
DECL|I2S_RCSR_SEIE_SHIFT|macro|I2S_RCSR_SEIE_SHIFT
DECL|I2S_RCSR_SEIE|macro|I2S_RCSR_SEIE
DECL|I2S_RCSR_SR_MASK|macro|I2S_RCSR_SR_MASK
DECL|I2S_RCSR_SR_SHIFT|macro|I2S_RCSR_SR_SHIFT
DECL|I2S_RCSR_SR|macro|I2S_RCSR_SR
DECL|I2S_RCSR_STOPE_MASK|macro|I2S_RCSR_STOPE_MASK
DECL|I2S_RCSR_STOPE_SHIFT|macro|I2S_RCSR_STOPE_SHIFT
DECL|I2S_RCSR_STOPE|macro|I2S_RCSR_STOPE
DECL|I2S_RCSR_WSF_MASK|macro|I2S_RCSR_WSF_MASK
DECL|I2S_RCSR_WSF_SHIFT|macro|I2S_RCSR_WSF_SHIFT
DECL|I2S_RCSR_WSF|macro|I2S_RCSR_WSF
DECL|I2S_RCSR_WSIE_MASK|macro|I2S_RCSR_WSIE_MASK
DECL|I2S_RCSR_WSIE_SHIFT|macro|I2S_RCSR_WSIE_SHIFT
DECL|I2S_RCSR_WSIE|macro|I2S_RCSR_WSIE
DECL|I2S_RDR_COUNT|macro|I2S_RDR_COUNT
DECL|I2S_RDR_RDR_MASK|macro|I2S_RDR_RDR_MASK
DECL|I2S_RDR_RDR_SHIFT|macro|I2S_RDR_RDR_SHIFT
DECL|I2S_RDR_RDR|macro|I2S_RDR_RDR
DECL|I2S_RFR_COUNT|macro|I2S_RFR_COUNT
DECL|I2S_RFR_RCP_MASK|macro|I2S_RFR_RCP_MASK
DECL|I2S_RFR_RCP_SHIFT|macro|I2S_RFR_RCP_SHIFT
DECL|I2S_RFR_RCP|macro|I2S_RFR_RCP
DECL|I2S_RFR_RFP_MASK|macro|I2S_RFR_RFP_MASK
DECL|I2S_RFR_RFP_SHIFT|macro|I2S_RFR_RFP_SHIFT
DECL|I2S_RFR_RFP|macro|I2S_RFR_RFP
DECL|I2S_RFR_WFP_MASK|macro|I2S_RFR_WFP_MASK
DECL|I2S_RFR_WFP_SHIFT|macro|I2S_RFR_WFP_SHIFT
DECL|I2S_RFR_WFP|macro|I2S_RFR_WFP
DECL|I2S_RMR_RWM_MASK|macro|I2S_RMR_RWM_MASK
DECL|I2S_RMR_RWM_SHIFT|macro|I2S_RMR_RWM_SHIFT
DECL|I2S_RMR_RWM|macro|I2S_RMR_RWM
DECL|I2S_RX_IRQS|macro|I2S_RX_IRQS
DECL|I2S_TCR1_TFW_MASK|macro|I2S_TCR1_TFW_MASK
DECL|I2S_TCR1_TFW_SHIFT|macro|I2S_TCR1_TFW_SHIFT
DECL|I2S_TCR1_TFW|macro|I2S_TCR1_TFW
DECL|I2S_TCR2_BCD_MASK|macro|I2S_TCR2_BCD_MASK
DECL|I2S_TCR2_BCD_SHIFT|macro|I2S_TCR2_BCD_SHIFT
DECL|I2S_TCR2_BCD|macro|I2S_TCR2_BCD
DECL|I2S_TCR2_BCI_MASK|macro|I2S_TCR2_BCI_MASK
DECL|I2S_TCR2_BCI_SHIFT|macro|I2S_TCR2_BCI_SHIFT
DECL|I2S_TCR2_BCI|macro|I2S_TCR2_BCI
DECL|I2S_TCR2_BCP_MASK|macro|I2S_TCR2_BCP_MASK
DECL|I2S_TCR2_BCP_SHIFT|macro|I2S_TCR2_BCP_SHIFT
DECL|I2S_TCR2_BCP|macro|I2S_TCR2_BCP
DECL|I2S_TCR2_BCS_MASK|macro|I2S_TCR2_BCS_MASK
DECL|I2S_TCR2_BCS_SHIFT|macro|I2S_TCR2_BCS_SHIFT
DECL|I2S_TCR2_BCS|macro|I2S_TCR2_BCS
DECL|I2S_TCR2_DIV_MASK|macro|I2S_TCR2_DIV_MASK
DECL|I2S_TCR2_DIV_SHIFT|macro|I2S_TCR2_DIV_SHIFT
DECL|I2S_TCR2_DIV|macro|I2S_TCR2_DIV
DECL|I2S_TCR2_MSEL_MASK|macro|I2S_TCR2_MSEL_MASK
DECL|I2S_TCR2_MSEL_SHIFT|macro|I2S_TCR2_MSEL_SHIFT
DECL|I2S_TCR2_MSEL|macro|I2S_TCR2_MSEL
DECL|I2S_TCR2_SYNC_MASK|macro|I2S_TCR2_SYNC_MASK
DECL|I2S_TCR2_SYNC_SHIFT|macro|I2S_TCR2_SYNC_SHIFT
DECL|I2S_TCR2_SYNC|macro|I2S_TCR2_SYNC
DECL|I2S_TCR3_CFR_MASK|macro|I2S_TCR3_CFR_MASK
DECL|I2S_TCR3_CFR_SHIFT|macro|I2S_TCR3_CFR_SHIFT
DECL|I2S_TCR3_CFR|macro|I2S_TCR3_CFR
DECL|I2S_TCR3_TCE_MASK|macro|I2S_TCR3_TCE_MASK
DECL|I2S_TCR3_TCE_SHIFT|macro|I2S_TCR3_TCE_SHIFT
DECL|I2S_TCR3_TCE|macro|I2S_TCR3_TCE
DECL|I2S_TCR3_WDFL_MASK|macro|I2S_TCR3_WDFL_MASK
DECL|I2S_TCR3_WDFL_SHIFT|macro|I2S_TCR3_WDFL_SHIFT
DECL|I2S_TCR3_WDFL|macro|I2S_TCR3_WDFL
DECL|I2S_TCR4_CHMOD_MASK|macro|I2S_TCR4_CHMOD_MASK
DECL|I2S_TCR4_CHMOD_SHIFT|macro|I2S_TCR4_CHMOD_SHIFT
DECL|I2S_TCR4_CHMOD|macro|I2S_TCR4_CHMOD
DECL|I2S_TCR4_FCOMB_MASK|macro|I2S_TCR4_FCOMB_MASK
DECL|I2S_TCR4_FCOMB_SHIFT|macro|I2S_TCR4_FCOMB_SHIFT
DECL|I2S_TCR4_FCOMB|macro|I2S_TCR4_FCOMB
DECL|I2S_TCR4_FCONT_MASK|macro|I2S_TCR4_FCONT_MASK
DECL|I2S_TCR4_FCONT_SHIFT|macro|I2S_TCR4_FCONT_SHIFT
DECL|I2S_TCR4_FCONT|macro|I2S_TCR4_FCONT
DECL|I2S_TCR4_FPACK_MASK|macro|I2S_TCR4_FPACK_MASK
DECL|I2S_TCR4_FPACK_SHIFT|macro|I2S_TCR4_FPACK_SHIFT
DECL|I2S_TCR4_FPACK|macro|I2S_TCR4_FPACK
DECL|I2S_TCR4_FRSZ_MASK|macro|I2S_TCR4_FRSZ_MASK
DECL|I2S_TCR4_FRSZ_SHIFT|macro|I2S_TCR4_FRSZ_SHIFT
DECL|I2S_TCR4_FRSZ|macro|I2S_TCR4_FRSZ
DECL|I2S_TCR4_FSD_MASK|macro|I2S_TCR4_FSD_MASK
DECL|I2S_TCR4_FSD_SHIFT|macro|I2S_TCR4_FSD_SHIFT
DECL|I2S_TCR4_FSD|macro|I2S_TCR4_FSD
DECL|I2S_TCR4_FSE_MASK|macro|I2S_TCR4_FSE_MASK
DECL|I2S_TCR4_FSE_SHIFT|macro|I2S_TCR4_FSE_SHIFT
DECL|I2S_TCR4_FSE|macro|I2S_TCR4_FSE
DECL|I2S_TCR4_FSP_MASK|macro|I2S_TCR4_FSP_MASK
DECL|I2S_TCR4_FSP_SHIFT|macro|I2S_TCR4_FSP_SHIFT
DECL|I2S_TCR4_FSP|macro|I2S_TCR4_FSP
DECL|I2S_TCR4_MF_MASK|macro|I2S_TCR4_MF_MASK
DECL|I2S_TCR4_MF_SHIFT|macro|I2S_TCR4_MF_SHIFT
DECL|I2S_TCR4_MF|macro|I2S_TCR4_MF
DECL|I2S_TCR4_ONDEM_MASK|macro|I2S_TCR4_ONDEM_MASK
DECL|I2S_TCR4_ONDEM_SHIFT|macro|I2S_TCR4_ONDEM_SHIFT
DECL|I2S_TCR4_ONDEM|macro|I2S_TCR4_ONDEM
DECL|I2S_TCR4_SYWD_MASK|macro|I2S_TCR4_SYWD_MASK
DECL|I2S_TCR4_SYWD_SHIFT|macro|I2S_TCR4_SYWD_SHIFT
DECL|I2S_TCR4_SYWD|macro|I2S_TCR4_SYWD
DECL|I2S_TCR5_FBT_MASK|macro|I2S_TCR5_FBT_MASK
DECL|I2S_TCR5_FBT_SHIFT|macro|I2S_TCR5_FBT_SHIFT
DECL|I2S_TCR5_FBT|macro|I2S_TCR5_FBT
DECL|I2S_TCR5_W0W_MASK|macro|I2S_TCR5_W0W_MASK
DECL|I2S_TCR5_W0W_SHIFT|macro|I2S_TCR5_W0W_SHIFT
DECL|I2S_TCR5_W0W|macro|I2S_TCR5_W0W
DECL|I2S_TCR5_WNW_MASK|macro|I2S_TCR5_WNW_MASK
DECL|I2S_TCR5_WNW_SHIFT|macro|I2S_TCR5_WNW_SHIFT
DECL|I2S_TCR5_WNW|macro|I2S_TCR5_WNW
DECL|I2S_TCSR_BCE_MASK|macro|I2S_TCSR_BCE_MASK
DECL|I2S_TCSR_BCE_SHIFT|macro|I2S_TCSR_BCE_SHIFT
DECL|I2S_TCSR_BCE|macro|I2S_TCSR_BCE
DECL|I2S_TCSR_DBGE_MASK|macro|I2S_TCSR_DBGE_MASK
DECL|I2S_TCSR_DBGE_SHIFT|macro|I2S_TCSR_DBGE_SHIFT
DECL|I2S_TCSR_DBGE|macro|I2S_TCSR_DBGE
DECL|I2S_TCSR_FEF_MASK|macro|I2S_TCSR_FEF_MASK
DECL|I2S_TCSR_FEF_SHIFT|macro|I2S_TCSR_FEF_SHIFT
DECL|I2S_TCSR_FEF|macro|I2S_TCSR_FEF
DECL|I2S_TCSR_FEIE_MASK|macro|I2S_TCSR_FEIE_MASK
DECL|I2S_TCSR_FEIE_SHIFT|macro|I2S_TCSR_FEIE_SHIFT
DECL|I2S_TCSR_FEIE|macro|I2S_TCSR_FEIE
DECL|I2S_TCSR_FRDE_MASK|macro|I2S_TCSR_FRDE_MASK
DECL|I2S_TCSR_FRDE_SHIFT|macro|I2S_TCSR_FRDE_SHIFT
DECL|I2S_TCSR_FRDE|macro|I2S_TCSR_FRDE
DECL|I2S_TCSR_FRF_MASK|macro|I2S_TCSR_FRF_MASK
DECL|I2S_TCSR_FRF_SHIFT|macro|I2S_TCSR_FRF_SHIFT
DECL|I2S_TCSR_FRF|macro|I2S_TCSR_FRF
DECL|I2S_TCSR_FRIE_MASK|macro|I2S_TCSR_FRIE_MASK
DECL|I2S_TCSR_FRIE_SHIFT|macro|I2S_TCSR_FRIE_SHIFT
DECL|I2S_TCSR_FRIE|macro|I2S_TCSR_FRIE
DECL|I2S_TCSR_FR_MASK|macro|I2S_TCSR_FR_MASK
DECL|I2S_TCSR_FR_SHIFT|macro|I2S_TCSR_FR_SHIFT
DECL|I2S_TCSR_FR|macro|I2S_TCSR_FR
DECL|I2S_TCSR_FWDE_MASK|macro|I2S_TCSR_FWDE_MASK
DECL|I2S_TCSR_FWDE_SHIFT|macro|I2S_TCSR_FWDE_SHIFT
DECL|I2S_TCSR_FWDE|macro|I2S_TCSR_FWDE
DECL|I2S_TCSR_FWF_MASK|macro|I2S_TCSR_FWF_MASK
DECL|I2S_TCSR_FWF_SHIFT|macro|I2S_TCSR_FWF_SHIFT
DECL|I2S_TCSR_FWF|macro|I2S_TCSR_FWF
DECL|I2S_TCSR_FWIE_MASK|macro|I2S_TCSR_FWIE_MASK
DECL|I2S_TCSR_FWIE_SHIFT|macro|I2S_TCSR_FWIE_SHIFT
DECL|I2S_TCSR_FWIE|macro|I2S_TCSR_FWIE
DECL|I2S_TCSR_SEF_MASK|macro|I2S_TCSR_SEF_MASK
DECL|I2S_TCSR_SEF_SHIFT|macro|I2S_TCSR_SEF_SHIFT
DECL|I2S_TCSR_SEF|macro|I2S_TCSR_SEF
DECL|I2S_TCSR_SEIE_MASK|macro|I2S_TCSR_SEIE_MASK
DECL|I2S_TCSR_SEIE_SHIFT|macro|I2S_TCSR_SEIE_SHIFT
DECL|I2S_TCSR_SEIE|macro|I2S_TCSR_SEIE
DECL|I2S_TCSR_SR_MASK|macro|I2S_TCSR_SR_MASK
DECL|I2S_TCSR_SR_SHIFT|macro|I2S_TCSR_SR_SHIFT
DECL|I2S_TCSR_SR|macro|I2S_TCSR_SR
DECL|I2S_TCSR_STOPE_MASK|macro|I2S_TCSR_STOPE_MASK
DECL|I2S_TCSR_STOPE_SHIFT|macro|I2S_TCSR_STOPE_SHIFT
DECL|I2S_TCSR_STOPE|macro|I2S_TCSR_STOPE
DECL|I2S_TCSR_TE_MASK|macro|I2S_TCSR_TE_MASK
DECL|I2S_TCSR_TE_SHIFT|macro|I2S_TCSR_TE_SHIFT
DECL|I2S_TCSR_TE|macro|I2S_TCSR_TE
DECL|I2S_TCSR_WSF_MASK|macro|I2S_TCSR_WSF_MASK
DECL|I2S_TCSR_WSF_SHIFT|macro|I2S_TCSR_WSF_SHIFT
DECL|I2S_TCSR_WSF|macro|I2S_TCSR_WSF
DECL|I2S_TCSR_WSIE_MASK|macro|I2S_TCSR_WSIE_MASK
DECL|I2S_TCSR_WSIE_SHIFT|macro|I2S_TCSR_WSIE_SHIFT
DECL|I2S_TCSR_WSIE|macro|I2S_TCSR_WSIE
DECL|I2S_TDR_COUNT|macro|I2S_TDR_COUNT
DECL|I2S_TDR_TDR_MASK|macro|I2S_TDR_TDR_MASK
DECL|I2S_TDR_TDR_SHIFT|macro|I2S_TDR_TDR_SHIFT
DECL|I2S_TDR_TDR|macro|I2S_TDR_TDR
DECL|I2S_TFR_COUNT|macro|I2S_TFR_COUNT
DECL|I2S_TFR_RFP_MASK|macro|I2S_TFR_RFP_MASK
DECL|I2S_TFR_RFP_SHIFT|macro|I2S_TFR_RFP_SHIFT
DECL|I2S_TFR_RFP|macro|I2S_TFR_RFP
DECL|I2S_TFR_WCP_MASK|macro|I2S_TFR_WCP_MASK
DECL|I2S_TFR_WCP_SHIFT|macro|I2S_TFR_WCP_SHIFT
DECL|I2S_TFR_WCP|macro|I2S_TFR_WCP
DECL|I2S_TFR_WFP_MASK|macro|I2S_TFR_WFP_MASK
DECL|I2S_TFR_WFP_SHIFT|macro|I2S_TFR_WFP_SHIFT
DECL|I2S_TFR_WFP|macro|I2S_TFR_WFP
DECL|I2S_TMR_TWM_MASK|macro|I2S_TMR_TWM_MASK
DECL|I2S_TMR_TWM_SHIFT|macro|I2S_TMR_TWM_SHIFT
DECL|I2S_TMR_TWM|macro|I2S_TMR_TWM
DECL|I2S_TX_IRQS|macro|I2S_TX_IRQS
DECL|I2S_Type|typedef|} I2S_Type;
DECL|I2S_VERID_FEATURE_MASK|macro|I2S_VERID_FEATURE_MASK
DECL|I2S_VERID_FEATURE_SHIFT|macro|I2S_VERID_FEATURE_SHIFT
DECL|I2S_VERID_FEATURE|macro|I2S_VERID_FEATURE
DECL|I2S_VERID_MAJOR_MASK|macro|I2S_VERID_MAJOR_MASK
DECL|I2S_VERID_MAJOR_SHIFT|macro|I2S_VERID_MAJOR_SHIFT
DECL|I2S_VERID_MAJOR|macro|I2S_VERID_MAJOR
DECL|I2S_VERID_MINOR_MASK|macro|I2S_VERID_MINOR_MASK
DECL|I2S_VERID_MINOR_SHIFT|macro|I2S_VERID_MINOR_SHIFT
DECL|I2S_VERID_MINOR|macro|I2S_VERID_MINOR
DECL|IALR|member|__IO uint32_t IALR; /**< Descriptor Individual Lower Address Register, offset: 0x11C */
DECL|IAUR|member|__IO uint32_t IAUR; /**< Descriptor Individual Upper Address Register, offset: 0x118 */
DECL|ICR1|member|__IO uint32_t ICR1; /**< GPIO interrupt configuration register1, offset: 0xC */
DECL|ICR2|member|__IO uint32_t ICR2; /**< GPIO interrupt configuration register2, offset: 0x10 */
DECL|ICR|member|__I uint32_t ICR[2]; /**< GPT Input Capture Register 1..GPT Input Capture Register 2, array offset: 0x1C, array step: 0x4 */
DECL|ID|member|__I uint32_t ID; /**< Identification register, offset: 0x0 */
DECL|ID|member|__IO uint32_t ID; /**< Message Buffer 0 ID Register..Message Buffer 63 ID Register, array offset: 0x84, array step: 0x10 */
DECL|IEEE_R_ALIGN|member|__I uint32_t IEEE_R_ALIGN; /**< Frames Received with Alignment Error Statistic Register, offset: 0x2D4 */
DECL|IEEE_R_CRC|member|__I uint32_t IEEE_R_CRC; /**< Frames Received with CRC Error Statistic Register, offset: 0x2D0 */
DECL|IEEE_R_DROP|member|__I uint32_t IEEE_R_DROP; /**< Frames not Counted Correctly Statistic Register, offset: 0x2C8 */
DECL|IEEE_R_FDXFC|member|__I uint32_t IEEE_R_FDXFC; /**< Flow Control Pause Frames Received Statistic Register, offset: 0x2DC */
DECL|IEEE_R_FRAME_OK|member|__I uint32_t IEEE_R_FRAME_OK; /**< Frames Received OK Statistic Register, offset: 0x2CC */
DECL|IEEE_R_MACERR|member|__I uint32_t IEEE_R_MACERR; /**< Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 */
DECL|IEEE_R_OCTETS_OK|member|__I uint32_t IEEE_R_OCTETS_OK; /**< Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 */
DECL|IEEE_T_1COL|member|__I uint32_t IEEE_T_1COL; /**< Frames Transmitted with Single Collision Statistic Register, offset: 0x250 */
DECL|IEEE_T_CSERR|member|__I uint32_t IEEE_T_CSERR; /**< Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 */
DECL|IEEE_T_DEF|member|__I uint32_t IEEE_T_DEF; /**< Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 */
DECL|IEEE_T_DROP|member|uint32_t IEEE_T_DROP; /**< Reserved Statistic Register, offset: 0x248 */
DECL|IEEE_T_EXCOL|member|__I uint32_t IEEE_T_EXCOL; /**< Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 */
DECL|IEEE_T_FDXFC|member|__I uint32_t IEEE_T_FDXFC; /**< Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 */
DECL|IEEE_T_FRAME_OK|member|__I uint32_t IEEE_T_FRAME_OK; /**< Frames Transmitted OK Statistic Register, offset: 0x24C */
DECL|IEEE_T_LCOL|member|__I uint32_t IEEE_T_LCOL; /**< Frames Transmitted with Late Collision Statistic Register, offset: 0x25C */
DECL|IEEE_T_MACERR|member|__I uint32_t IEEE_T_MACERR; /**< Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 */
DECL|IEEE_T_MCOL|member|__I uint32_t IEEE_T_MCOL; /**< Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 */
DECL|IEEE_T_OCTETS_OK|member|__I uint32_t IEEE_T_OCTETS_OK; /**< Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 */
DECL|IEEE_T_SQE|member|__I uint32_t IEEE_T_SQE; /**< Reserved Statistic Register, offset: 0x26C */
DECL|IER|member|__IO uint32_t IER; /**< Interrupt Enable Register, offset: 0x18 */
DECL|IFLAG1|member|__IO uint32_t IFLAG1; /**< Interrupt Flags 1 Register, offset: 0x30 */
DECL|IFLAG2|member|__IO uint32_t IFLAG2; /**< Interrupt Flags 2 Register, offset: 0x2C */
DECL|IMASK1|member|__IO uint32_t IMASK1; /**< Interrupt Masks 1 Register, offset: 0x28 */
DECL|IMASK2|member|__IO uint32_t IMASK2; /**< Interrupt Masks 2 Register, offset: 0x24 */
DECL|IMR5|member|__IO uint32_t IMR5; /**< IRQ masking register 5, offset: 0x34 */
DECL|IMR|member|__I uint16_t IMR; /**< Input Monitor Register, offset: 0x1A */
DECL|IMR|member|__IO uint32_t IMR; /**< GPIO interrupt mask register, offset: 0x14 */
DECL|IMR|member|__IO uint32_t IMR[4]; /**< IRQ masking register 1..IRQ masking register 4, array offset: 0x8, array step: 0x4 */
DECL|INIT|member|__IO uint16_t INIT; /**< Initial Count Register, array offset: 0x2, array step: 0x60 */
DECL|INSTANCE|member|} INSTANCE[2];
DECL|INTEN|member|__IO uint16_t INTEN; /**< Interrupt Enable Register, array offset: 0x26, array step: 0x60 */
DECL|INTEN|member|__IO uint32_t INTEN; /**< Interrupt Enable Register, offset: 0x10 */
DECL|INTEN|member|__IO uint32_t INTEN; /**< Interrupt Enable Register, offset: 0x38 */
DECL|INTR|member|__IO uint32_t INTR; /**< Interrupt Enable Register, offset: 0x3C */
DECL|INTR|member|__IO uint32_t INTR; /**< Interrupt Register, offset: 0x14 */
DECL|INT_CTRL|member|__IO uint32_t INT_CTRL; /**< Interrupt Control Register, offset: 0xA4 */
DECL|INT_EN|member|__IO uint32_t INT_EN; /**< Interrupt Enable, offset: 0x40 */
DECL|INT_MASK|member|__IO uint32_t INT_MASK; /**< Mask Register, offset: 0xA8 */
DECL|INT_SIGNAL_EN|member|__IO uint32_t INT_SIGNAL_EN; /**< Interrupt Signal Enable, offset: 0x38 */
DECL|INT_SIG_EN|member|__IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */
DECL|INT_SIG_EN|member|__IO uint32_t INT_SIG_EN; /**< Interrupt Signal Enable, offset: 0x50 */
DECL|INT_STATUS_EN|member|__IO uint32_t INT_STATUS_EN; /**< Interrupt Status Enable, offset: 0x34 */
DECL|INT_STATUS|member|__I uint32_t INT_STATUS; /**< Interrupt Status Register, offset: 0xAC */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< Interrupt Status Register, offset: 0x10 */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< Interrupt Status, offset: 0x30 */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< Intterrupt Status, offset: 0x60 */
DECL|INT_STAT_EN|member|__IO uint32_t INT_STAT_EN; /**< Interrupt Status Enable Register, offset: 0x14 */
DECL|INT|member|__IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
DECL|IOCR|member|__IO uint32_t IOCR; /**< IO Mux Control Register, offset: 0x4 */
DECL|IOMUXC_BASE_ADDRS|macro|IOMUXC_BASE_ADDRS
DECL|IOMUXC_BASE_PTRS|macro|IOMUXC_BASE_PTRS
DECL|IOMUXC_BASE|macro|IOMUXC_BASE
DECL|IOMUXC_GPR_BASE_ADDRS|macro|IOMUXC_GPR_BASE_ADDRS
DECL|IOMUXC_GPR_BASE_PTRS|macro|IOMUXC_GPR_BASE_PTRS
DECL|IOMUXC_GPR_BASE|macro|IOMUXC_GPR_BASE
DECL|IOMUXC_GPR_GPR10_DBG_EN_MASK|macro|IOMUXC_GPR_GPR10_DBG_EN_MASK
DECL|IOMUXC_GPR_GPR10_DBG_EN_SHIFT|macro|IOMUXC_GPR_GPR10_DBG_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_DBG_EN|macro|IOMUXC_GPR_GPR10_DBG_EN
DECL|IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_MASK|macro|IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_MASK
DECL|IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_SHIFT|macro|IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_SHIFT
DECL|IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX|macro|IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX
DECL|IOMUXC_GPR_GPR10_LOCK_DBG_EN_MASK|macro|IOMUXC_GPR_GPR10_LOCK_DBG_EN_MASK
DECL|IOMUXC_GPR_GPR10_LOCK_DBG_EN_SHIFT|macro|IOMUXC_GPR_GPR10_LOCK_DBG_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_LOCK_DBG_EN|macro|IOMUXC_GPR_GPR10_LOCK_DBG_EN
DECL|IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_MASK|macro|IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_MASK
DECL|IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_SHIFT|macro|IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_SHIFT
DECL|IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX|macro|IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX
DECL|IOMUXC_GPR_GPR10_LOCK_NIDEN_MASK|macro|IOMUXC_GPR_GPR10_LOCK_NIDEN_MASK
DECL|IOMUXC_GPR_GPR10_LOCK_NIDEN_SHIFT|macro|IOMUXC_GPR_GPR10_LOCK_NIDEN_SHIFT
DECL|IOMUXC_GPR_GPR10_LOCK_NIDEN|macro|IOMUXC_GPR_GPR10_LOCK_NIDEN
DECL|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR|macro|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR
DECL|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_MASK|macro|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN|macro|IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN
DECL|IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_MASK|macro|IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_MASK
DECL|IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_SHIFT|macro|IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_SHIFT
DECL|IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP|macro|IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP
DECL|IOMUXC_GPR_GPR10_NIDEN_MASK|macro|IOMUXC_GPR_GPR10_NIDEN_MASK
DECL|IOMUXC_GPR_GPR10_NIDEN_SHIFT|macro|IOMUXC_GPR_GPR10_NIDEN_SHIFT
DECL|IOMUXC_GPR_GPR10_NIDEN|macro|IOMUXC_GPR_GPR10_NIDEN
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_EN|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_EN
DECL|IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK|macro|IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK
DECL|IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT|macro|IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT
DECL|IOMUXC_GPR_GPR10_SEC_ERR_RESP|macro|IOMUXC_GPR_GPR10_SEC_ERR_RESP
DECL|IOMUXC_GPR_GPR11_BEE_DE_RX_EN_MASK|macro|IOMUXC_GPR_GPR11_BEE_DE_RX_EN_MASK
DECL|IOMUXC_GPR_GPR11_BEE_DE_RX_EN_SHIFT|macro|IOMUXC_GPR_GPR11_BEE_DE_RX_EN_SHIFT
DECL|IOMUXC_GPR_GPR11_BEE_DE_RX_EN|macro|IOMUXC_GPR_GPR11_BEE_DE_RX_EN
DECL|IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK|macro|IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK
DECL|IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT|macro|IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT
DECL|IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN|macro|IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_MASK|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_MASK|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_MASK|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_MASK|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL|macro|IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_MASK|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_MASK|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_MASK|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_MASK
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_SHIFT|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL|macro|IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL
DECL|IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE|macro|IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE
DECL|IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE|macro|IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE
DECL|IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK|macro|IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK
DECL|IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT|macro|IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT
DECL|IOMUXC_GPR_GPR13_ARCACHE_USDHC|macro|IOMUXC_GPR_GPR13_ARCACHE_USDHC
DECL|IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK|macro|IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK
DECL|IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT|macro|IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT
DECL|IOMUXC_GPR_GPR13_AWCACHE_USDHC|macro|IOMUXC_GPR_GPR13_AWCACHE_USDHC
DECL|IOMUXC_GPR_GPR13_CACHE_ENET_MASK|macro|IOMUXC_GPR_GPR13_CACHE_ENET_MASK
DECL|IOMUXC_GPR_GPR13_CACHE_ENET_SHIFT|macro|IOMUXC_GPR_GPR13_CACHE_ENET_SHIFT
DECL|IOMUXC_GPR_GPR13_CACHE_ENET|macro|IOMUXC_GPR_GPR13_CACHE_ENET
DECL|IOMUXC_GPR_GPR13_CACHE_USB_MASK|macro|IOMUXC_GPR_GPR13_CACHE_USB_MASK
DECL|IOMUXC_GPR_GPR13_CACHE_USB_SHIFT|macro|IOMUXC_GPR_GPR13_CACHE_USB_SHIFT
DECL|IOMUXC_GPR_GPR13_CACHE_USB|macro|IOMUXC_GPR_GPR13_CACHE_USB
DECL|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK|macro|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN|macro|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN
DECL|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_MASK|macro|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_MASK
DECL|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP|macro|IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP
DECL|IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_MASK|macro|IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN|macro|IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN
DECL|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_MASK|macro|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN|macro|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN
DECL|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_MASK|macro|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_MASK
DECL|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP|macro|IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP
DECL|IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_MASK|macro|IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN|macro|IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN
DECL|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_MASK|macro|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN|macro|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN
DECL|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_MASK|macro|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_MASK
DECL|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP|macro|IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP
DECL|IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_MASK|macro|IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN|macro|IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN
DECL|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_MASK|macro|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN|macro|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN
DECL|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_MASK|macro|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_MASK
DECL|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP|macro|IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP
DECL|IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK|macro|IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK
DECL|IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT|macro|IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT
DECL|IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN|macro|IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN
DECL|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_MASK|macro|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_MASK
DECL|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_SHIFT|macro|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ_SHIFT
DECL|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ|macro|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGDTCMSZ
DECL|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_MASK|macro|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_MASK
DECL|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_SHIFT|macro|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ_SHIFT
DECL|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ|macro|IOMUXC_GPR_GPR14_CM7_MX6RT_CFGITCMSZ
DECL|IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK|macro|IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK
DECL|IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT|macro|IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT
DECL|IOMUXC_GPR_GPR16_CM7_INIT_VTOR|macro|IOMUXC_GPR_GPR16_CM7_INIT_VTOR
DECL|IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK|macro|IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK
DECL|IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_SHIFT|macro|IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_SHIFT
DECL|IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL|macro|IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL
DECL|IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK|macro|IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK
DECL|IOMUXC_GPR_GPR16_INIT_DTCM_EN_SHIFT|macro|IOMUXC_GPR_GPR16_INIT_DTCM_EN_SHIFT
DECL|IOMUXC_GPR_GPR16_INIT_DTCM_EN|macro|IOMUXC_GPR_GPR16_INIT_DTCM_EN
DECL|IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK|macro|IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK
DECL|IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT|macro|IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT
DECL|IOMUXC_GPR_GPR16_INIT_ITCM_EN|macro|IOMUXC_GPR_GPR16_INIT_ITCM_EN
DECL|IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK|macro|IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK
DECL|IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT|macro|IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT
DECL|IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG|macro|IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG
DECL|IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK|macro|IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK
DECL|IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT|macro|IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT
DECL|IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT|macro|IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT
DECL|IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK|macro|IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK
DECL|IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT|macro|IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT
DECL|IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT|macro|IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT
DECL|IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK|macro|IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK
DECL|IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT|macro|IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT
DECL|IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP|macro|IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP
DECL|IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK|macro|IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK
DECL|IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT|macro|IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT
DECL|IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP|macro|IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP
DECL|IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK|macro|IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK
DECL|IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT|macro|IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT
DECL|IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN|macro|IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN
DECL|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK|macro|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK
DECL|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET1_CLK_SEL|macro|IOMUXC_GPR_GPR1_ENET1_CLK_SEL
DECL|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR|macro|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR
DECL|IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_MASK|macro|IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_MASK
DECL|IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_SHIFT|macro|IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN|macro|IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN
DECL|IOMUXC_GPR_GPR1_EXC_MON_MASK|macro|IOMUXC_GPR_GPR1_EXC_MON_MASK
DECL|IOMUXC_GPR_GPR1_EXC_MON_SHIFT|macro|IOMUXC_GPR_GPR1_EXC_MON_SHIFT
DECL|IOMUXC_GPR_GPR1_EXC_MON|macro|IOMUXC_GPR_GPR1_EXC_MON
DECL|IOMUXC_GPR_GPR1_GINT_MASK|macro|IOMUXC_GPR_GPR1_GINT_MASK
DECL|IOMUXC_GPR_GPR1_GINT_SHIFT|macro|IOMUXC_GPR_GPR1_GINT_SHIFT
DECL|IOMUXC_GPR_GPR1_GINT|macro|IOMUXC_GPR_GPR1_GINT
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK|macro|IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL|macro|IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK|macro|IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL|macro|IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK|macro|IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL|macro|IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI1_MCLK_DIR|macro|IOMUXC_GPR_GPR1_SAI1_MCLK_DIR
DECL|IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK|macro|IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK
DECL|IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL|macro|IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL
DECL|IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI2_MCLK_DIR|macro|IOMUXC_GPR_GPR1_SAI2_MCLK_DIR
DECL|IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK|macro|IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK
DECL|IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL|macro|IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL
DECL|IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_SAI3_MCLK_DIR|macro|IOMUXC_GPR_GPR1_SAI3_MCLK_DIR
DECL|IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK|macro|IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK
DECL|IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT|macro|IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR1_USB_EXP_MODE|macro|IOMUXC_GPR_GPR1_USB_EXP_MODE
DECL|IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK|macro|IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK
DECL|IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT|macro|IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT
DECL|IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT|macro|IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT
DECL|IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK|macro|IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK
DECL|IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT|macro|IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT
DECL|IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT|macro|IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT
DECL|IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK|macro|IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK
DECL|IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT|macro|IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT
DECL|IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP|macro|IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP
DECL|IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK|macro|IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK
DECL|IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT|macro|IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT
DECL|IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP|macro|IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP
DECL|IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK|macro|IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK
DECL|IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT|macro|IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT
DECL|IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT|macro|IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT
DECL|IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK|macro|IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK
DECL|IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT|macro|IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT
DECL|IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT|macro|IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT
DECL|IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_MASK|macro|IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_MASK
DECL|IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_SHIFT|macro|IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_SHIFT
DECL|IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP|macro|IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP
DECL|IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK|macro|IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK
DECL|IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT|macro|IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT
DECL|IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP|macro|IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP
DECL|IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK|macro|IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK
DECL|IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT|macro|IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT
DECL|IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT|macro|IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT
DECL|IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_MASK|macro|IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_MASK
DECL|IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_SHIFT|macro|IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_SHIFT
DECL|IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT|macro|IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT
DECL|IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK|macro|IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK
DECL|IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT|macro|IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT
DECL|IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP|macro|IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP
DECL|IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK|macro|IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK
DECL|IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT|macro|IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT
DECL|IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP|macro|IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP
DECL|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK|macro|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP|macro|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP
DECL|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK|macro|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK
DECL|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT|macro|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT
DECL|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING|macro|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING
DECL|IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK|macro|IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK
DECL|IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_CLK_DIV|macro|IOMUXC_GPR_GPR2_MQS_CLK_DIV
DECL|IOMUXC_GPR_GPR2_MQS_EN_MASK|macro|IOMUXC_GPR_GPR2_MQS_EN_MASK
DECL|IOMUXC_GPR_GPR2_MQS_EN_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_EN_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_EN|macro|IOMUXC_GPR_GPR2_MQS_EN
DECL|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK|macro|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK
DECL|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE|macro|IOMUXC_GPR_GPR2_MQS_OVERSAMPLE
DECL|IOMUXC_GPR_GPR2_MQS_SW_RST_MASK|macro|IOMUXC_GPR_GPR2_MQS_SW_RST_MASK
DECL|IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT|macro|IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT
DECL|IOMUXC_GPR_GPR2_MQS_SW_RST|macro|IOMUXC_GPR_GPR2_MQS_SW_RST
DECL|IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_MASK|macro|IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_MASK
DECL|IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_SHIFT|macro|IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_SHIFT
DECL|IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE|macro|IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE
DECL|IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_MASK|macro|IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_MASK
DECL|IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_SHIFT|macro|IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_SHIFT
DECL|IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE|macro|IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE
DECL|IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_MASK|macro|IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_MASK
DECL|IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_SHIFT|macro|IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_SHIFT
DECL|IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE|macro|IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE
DECL|IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_MASK|macro|IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_MASK
DECL|IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_SHIFT|macro|IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_SHIFT
DECL|IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE|macro|IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE
DECL|IOMUXC_GPR_GPR3_DCP_KEY_SEL_MASK|macro|IOMUXC_GPR_GPR3_DCP_KEY_SEL_MASK
DECL|IOMUXC_GPR_GPR3_DCP_KEY_SEL_SHIFT|macro|IOMUXC_GPR_GPR3_DCP_KEY_SEL_SHIFT
DECL|IOMUXC_GPR_GPR3_DCP_KEY_SEL|macro|IOMUXC_GPR_GPR3_DCP_KEY_SEL
DECL|IOMUXC_GPR_GPR3_OCRAM_CTL_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_CTL_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_CTL|macro|IOMUXC_GPR_GPR3_OCRAM_CTL
DECL|IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_STATUS|macro|IOMUXC_GPR_GPR3_OCRAM_STATUS
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_ACK|macro|IOMUXC_GPR_GPR4_CAN1_STOP_ACK
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_REQ|macro|IOMUXC_GPR_GPR4_CAN1_STOP_REQ
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_ACK|macro|IOMUXC_GPR_GPR4_CAN2_STOP_ACK
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_REQ|macro|IOMUXC_GPR_GPR4_CAN2_STOP_REQ
DECL|IOMUXC_GPR_GPR4_EDMA_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_EDMA_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_EDMA_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_EDMA_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_EDMA_STOP_ACK|macro|IOMUXC_GPR_GPR4_EDMA_STOP_ACK
DECL|IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_EDMA_STOP_REQ|macro|IOMUXC_GPR_GPR4_EDMA_STOP_REQ
DECL|IOMUXC_GPR_GPR4_ENET_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_ENET_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_ENET_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_ENET_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET_STOP_ACK|macro|IOMUXC_GPR_GPR4_ENET_STOP_ACK
DECL|IOMUXC_GPR_GPR4_ENET_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_ENET_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_ENET_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_ENET_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET_STOP_REQ|macro|IOMUXC_GPR_GPR4_ENET_STOP_REQ
DECL|IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK|macro|IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK
DECL|IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ|macro|IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ
DECL|IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK|macro|IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK
DECL|IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ|macro|IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ
DECL|IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK|macro|IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK
DECL|IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ|macro|IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ
DECL|IOMUXC_GPR_GPR4_PIT_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_PIT_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_PIT_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_PIT_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_PIT_STOP_ACK|macro|IOMUXC_GPR_GPR4_PIT_STOP_ACK
DECL|IOMUXC_GPR_GPR4_PIT_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_PIT_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_PIT_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_PIT_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_PIT_STOP_REQ|macro|IOMUXC_GPR_GPR4_PIT_STOP_REQ
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_ACK|macro|IOMUXC_GPR_GPR4_SAI1_STOP_ACK
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_REQ|macro|IOMUXC_GPR_GPR4_SAI1_STOP_REQ
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_ACK|macro|IOMUXC_GPR_GPR4_SAI2_STOP_ACK
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_REQ|macro|IOMUXC_GPR_GPR4_SAI2_STOP_REQ
DECL|IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI3_STOP_ACK|macro|IOMUXC_GPR_GPR4_SAI3_STOP_ACK
DECL|IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI3_STOP_REQ|macro|IOMUXC_GPR_GPR4_SAI3_STOP_REQ
DECL|IOMUXC_GPR_GPR4_SEMC_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SEMC_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SEMC_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SEMC_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SEMC_STOP_ACK|macro|IOMUXC_GPR_GPR4_SEMC_STOP_ACK
DECL|IOMUXC_GPR_GPR4_SEMC_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_SEMC_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_SEMC_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_SEMC_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_SEMC_STOP_REQ|macro|IOMUXC_GPR_GPR4_SEMC_STOP_REQ
DECL|IOMUXC_GPR_GPR4_TRNG_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_TRNG_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_TRNG_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_TRNG_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_TRNG_STOP_ACK|macro|IOMUXC_GPR_GPR4_TRNG_STOP_ACK
DECL|IOMUXC_GPR_GPR4_TRNG_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_TRNG_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_TRNG_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_TRNG_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_TRNG_STOP_REQ|macro|IOMUXC_GPR_GPR4_TRNG_STOP_REQ
DECL|IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK|macro|IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK
DECL|IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL|macro|IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL
DECL|IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK|macro|IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK
DECL|IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL|macro|IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL
DECL|IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_MASK|macro|IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_MASK
DECL|IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL|macro|IOMUXC_GPR_GPR5_GPT2_CAPIN2_SEL
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2
DECL|IOMUXC_GPR_GPR5_WDOG1_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG1_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG1_MASK|macro|IOMUXC_GPR_GPR5_WDOG1_MASK
DECL|IOMUXC_GPR_GPR5_WDOG2_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG2_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG2_MASK|macro|IOMUXC_GPR_GPR5_WDOG2_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_MASK|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_MASK
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_SHIFT|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_SHIFT
DECL|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9|macro|IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_MASK|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_MASK
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_SHIFT|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_SHIFT
DECL|IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL|macro|IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL
DECL|IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART1_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART1_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART1_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART1_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART2_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART2_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART2_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART2_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART3_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART3_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART3_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART3_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART4_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART4_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART4_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART4_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART5_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART5_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART5_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART5_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART6_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART6_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART6_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART6_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART7_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART7_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART7_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART7_STOP_REQ
DECL|IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART8_STOP_ACK|macro|IOMUXC_GPR_GPR7_LPUART8_STOP_ACK
DECL|IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR7_LPUART8_STOP_REQ|macro|IOMUXC_GPR_GPR7_LPUART8_STOP_REQ
DECL|IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE
DECL|IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK|macro|IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE|macro|IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE
DECL|IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_MASK|macro|IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_MASK
DECL|IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_SHIFT|macro|IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE|macro|IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE
DECL|IOMUXC_GPR_Type|typedef|} IOMUXC_GPR_Type;
DECL|IOMUXC_GPR|macro|IOMUXC_GPR
DECL|IOMUXC_SELECT_INPUT_COUNT|macro|IOMUXC_SELECT_INPUT_COUNT
DECL|IOMUXC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SELECT_INPUT_DAISY|macro|IOMUXC_SELECT_INPUT_DAISY
DECL|IOMUXC_SNVS_BASE_ADDRS|macro|IOMUXC_SNVS_BASE_ADDRS
DECL|IOMUXC_SNVS_BASE_PTRS|macro|IOMUXC_SNVS_BASE_PTRS
DECL|IOMUXC_SNVS_BASE|macro|IOMUXC_SNVS_BASE
DECL|IOMUXC_SNVS_GPR_BASE_ADDRS|macro|IOMUXC_SNVS_GPR_BASE_ADDRS
DECL|IOMUXC_SNVS_GPR_BASE_PTRS|macro|IOMUXC_SNVS_GPR_BASE_PTRS
DECL|IOMUXC_SNVS_GPR_BASE|macro|IOMUXC_SNVS_GPR_BASE
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_MASK|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_MASK
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_SHIFT|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT_SHIFT
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_LOW_BAT
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT
DECL|IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK|macro|IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK
DECL|IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK|macro|IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK
DECL|IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT|macro|IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT
DECL|IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE|macro|IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE
DECL|IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK|macro|IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK
DECL|IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT|macro|IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT
DECL|IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE|macro|IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE
DECL|IOMUXC_SNVS_GPR_Type|typedef|} IOMUXC_SNVS_GPR_Type;
DECL|IOMUXC_SNVS_GPR|macro|IOMUXC_SNVS_GPR
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT
DECL|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION|macro|IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT
DECL|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE|macro|IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE
DECL|IOMUXC_SNVS_Type|typedef|} IOMUXC_SNVS_Type;
DECL|IOMUXC_SNVS|macro|IOMUXC_SNVS
DECL|IOMUXC_SW_MUX_CTL_PAD_COUNT|macro|IOMUXC_SW_MUX_CTL_PAD_COUNT
DECL|IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SION|macro|IOMUXC_SW_MUX_CTL_PAD_SION
DECL|IOMUXC_SW_PAD_CTL_PAD_COUNT|macro|IOMUXC_SW_PAD_CTL_PAD_COUNT
DECL|IOMUXC_SW_PAD_CTL_PAD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_HYS|macro|IOMUXC_SW_PAD_CTL_PAD_HYS
DECL|IOMUXC_SW_PAD_CTL_PAD_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ODE|macro|IOMUXC_SW_PAD_CTL_PAD_ODE
DECL|IOMUXC_SW_PAD_CTL_PAD_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_PKE|macro|IOMUXC_SW_PAD_CTL_PAD_PKE
DECL|IOMUXC_SW_PAD_CTL_PAD_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_PUE|macro|IOMUXC_SW_PAD_CTL_PAD_PUE
DECL|IOMUXC_SW_PAD_CTL_PAD_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SRE|macro|IOMUXC_SW_PAD_CTL_PAD_SRE
DECL|IOMUXC_Type|typedef|} IOMUXC_Type;
DECL|IOMUXC|macro|IOMUXC
DECL|IPCMD|member|__IO uint32_t IPCMD; /**< IP Command Register, offset: 0xB0 */
DECL|IPCMD|member|__IO uint32_t IPCMD; /**< IP Command register, offset: 0x9C */
DECL|IPCR0|member|__IO uint32_t IPCR0; /**< IP Command control register 0, offset: 0x90 */
DECL|IPCR0|member|__IO uint32_t IPCR0; /**< IP Control Register 0, offset: 0xA0 */
DECL|IPCR1|member|__IO uint32_t IPCR1; /**< IP Command control register 1, offset: 0x94 */
DECL|IPCR1|member|__IO uint32_t IPCR1; /**< IP Control Register 1, offset: 0xA4 */
DECL|IPCR2|member|__IO uint32_t IPCR2; /**< IP Command control register 2, offset: 0x98 */
DECL|IPRXDAT|member|__I uint32_t IPRXDAT; /**< RX DATA register (for IP Command), offset: 0xB0 */
DECL|IPRXFCR|member|__IO uint32_t IPRXFCR; /**< IP RX FIFO Control Register, offset: 0xB8 */
DECL|IPRXFSTS|member|__I uint32_t IPRXFSTS; /**< IP RX FIFO Status Register, offset: 0xF0 */
DECL|IPTXDAT|member|__IO uint32_t IPTXDAT; /**< TX DATA register (for IP Command), offset: 0xA0 */
DECL|IPTXFCR|member|__IO uint32_t IPTXFCR; /**< IP TX FIFO Control Register, offset: 0xBC */
DECL|IPTXFSTS|member|__I uint32_t IPTXFSTS; /**< IP TX FIFO Status Register, offset: 0xF4 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|IR|member|__IO uint32_t IR; /**< GPT Interrupt Register, offset: 0xC */
DECL|ISR5|member|__I uint32_t ISR5; /**< IRQ status resister 5, offset: 0x38 */
DECL|ISR|member|__I uint32_t ISR[4]; /**< IRQ status resister 1..IRQ status resister 4, array offset: 0x18, array step: 0x4 */
DECL|ISR|member|__IO uint32_t ISR; /**< GPIO interrupt status register, offset: 0x18 */
DECL|ITCM_MAGIC_ADDR|member|__IO uint32_t ITCM_MAGIC_ADDR; /**< ITCM Magic Address Register, offset: 0xC */
DECL|KDDR|member|__IO uint16_t KDDR; /**< Keypad Data Direction Register, offset: 0x4 */
DECL|KEYDATA|member|__IO uint32_t KEYDATA; /**< DCP key data, offset: 0x70 */
DECL|KEY|member|__IO uint32_t KEY; /**< DCP key index, offset: 0x60 */
DECL|KPCR|member|__IO uint16_t KPCR; /**< Keypad Control Register, offset: 0x0 */
DECL|KPDR|member|__IO uint16_t KPDR; /**< Keypad Data Register, offset: 0x6 */
DECL|KPP_BASE_ADDRS|macro|KPP_BASE_ADDRS
DECL|KPP_BASE_PTRS|macro|KPP_BASE_PTRS
DECL|KPP_BASE|macro|KPP_BASE
DECL|KPP_IRQS|macro|KPP_IRQS
DECL|KPP_IRQn|enumerator|KPP_IRQn = 39, /**< Keypad nterrupt */
DECL|KPP_KDDR_KCDD_MASK|macro|KPP_KDDR_KCDD_MASK
DECL|KPP_KDDR_KCDD_SHIFT|macro|KPP_KDDR_KCDD_SHIFT
DECL|KPP_KDDR_KCDD|macro|KPP_KDDR_KCDD
DECL|KPP_KDDR_KRDD_MASK|macro|KPP_KDDR_KRDD_MASK
DECL|KPP_KDDR_KRDD_SHIFT|macro|KPP_KDDR_KRDD_SHIFT
DECL|KPP_KDDR_KRDD|macro|KPP_KDDR_KRDD
DECL|KPP_KPCR_KCO_MASK|macro|KPP_KPCR_KCO_MASK
DECL|KPP_KPCR_KCO_SHIFT|macro|KPP_KPCR_KCO_SHIFT
DECL|KPP_KPCR_KCO|macro|KPP_KPCR_KCO
DECL|KPP_KPCR_KRE_MASK|macro|KPP_KPCR_KRE_MASK
DECL|KPP_KPCR_KRE_SHIFT|macro|KPP_KPCR_KRE_SHIFT
DECL|KPP_KPCR_KRE|macro|KPP_KPCR_KRE
DECL|KPP_KPDR_KCD_MASK|macro|KPP_KPDR_KCD_MASK
DECL|KPP_KPDR_KCD_SHIFT|macro|KPP_KPDR_KCD_SHIFT
DECL|KPP_KPDR_KCD|macro|KPP_KPDR_KCD
DECL|KPP_KPDR_KRD_MASK|macro|KPP_KPDR_KRD_MASK
DECL|KPP_KPDR_KRD_SHIFT|macro|KPP_KPDR_KRD_SHIFT
DECL|KPP_KPDR_KRD|macro|KPP_KPDR_KRD
DECL|KPP_KPSR_KDIE_MASK|macro|KPP_KPSR_KDIE_MASK
DECL|KPP_KPSR_KDIE_SHIFT|macro|KPP_KPSR_KDIE_SHIFT
DECL|KPP_KPSR_KDIE|macro|KPP_KPSR_KDIE
DECL|KPP_KPSR_KDSC_MASK|macro|KPP_KPSR_KDSC_MASK
DECL|KPP_KPSR_KDSC_SHIFT|macro|KPP_KPSR_KDSC_SHIFT
DECL|KPP_KPSR_KDSC|macro|KPP_KPSR_KDSC
DECL|KPP_KPSR_KPKD_MASK|macro|KPP_KPSR_KPKD_MASK
DECL|KPP_KPSR_KPKD_SHIFT|macro|KPP_KPSR_KPKD_SHIFT
DECL|KPP_KPSR_KPKD|macro|KPP_KPSR_KPKD
DECL|KPP_KPSR_KPKR_MASK|macro|KPP_KPSR_KPKR_MASK
DECL|KPP_KPSR_KPKR_SHIFT|macro|KPP_KPSR_KPKR_SHIFT
DECL|KPP_KPSR_KPKR|macro|KPP_KPSR_KPKR
DECL|KPP_KPSR_KRIE_MASK|macro|KPP_KPSR_KRIE_MASK
DECL|KPP_KPSR_KRIE_SHIFT|macro|KPP_KPSR_KRIE_SHIFT
DECL|KPP_KPSR_KRIE|macro|KPP_KPSR_KRIE
DECL|KPP_KPSR_KRSS_MASK|macro|KPP_KPSR_KRSS_MASK
DECL|KPP_KPSR_KRSS_SHIFT|macro|KPP_KPSR_KRSS_SHIFT
DECL|KPP_KPSR_KRSS|macro|KPP_KPSR_KRSS
DECL|KPP_Type|typedef|} KPP_Type;
DECL|KPP|macro|KPP
DECL|KPSR|member|__IO uint16_t KPSR; /**< Keypad Status Register, offset: 0x2 */
DECL|LCOMP|member|__IO uint16_t LCOMP; /**< Lower Position Compare Register, offset: 0x26 */
DECL|LDVAL|member|__IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
DECL|LINIT|member|__IO uint16_t LINIT; /**< Lower Initialization Register, offset: 0x18 */
DECL|LMOD|member|__IO uint16_t LMOD; /**< Lower Modulus Register, offset: 0x22 */
DECL|LOAD|member|__IO uint16_t LOAD; /**< Timer Channel Load Register, array offset: 0x6, array step: 0x20 */
DECL|LOCK|member|__IO uint32_t LOCK; /**< Value of OTP Bank0 Word0 (Lock controls), offset: 0x400 */
DECL|LOWPWR_CTRL_CLR|member|__IO uint32_t LOWPWR_CTRL_CLR; /**< XTAL OSC (LP) Control Register, offset: 0x278 */
DECL|LOWPWR_CTRL_SET|member|__IO uint32_t LOWPWR_CTRL_SET; /**< XTAL OSC (LP) Control Register, offset: 0x274 */
DECL|LOWPWR_CTRL_TOG|member|__IO uint32_t LOWPWR_CTRL_TOG; /**< XTAL OSC (LP) Control Register, offset: 0x27C */
DECL|LOWPWR_CTRL|member|__IO uint32_t LOWPWR_CTRL; /**< XTAL OSC (LP) Control Register, offset: 0x270 */
DECL|LPCR|member|__IO uint32_t LPCR; /**< SNVS_LP Control Register, offset: 0x38 */
DECL|LPGPR0_LEGACY_ALIAS|member|__IO uint32_t LPGPR0_LEGACY_ALIAS; /**< SNVS_LP General Purpose Register 0 (legacy alias), offset: 0x68 */
DECL|LPGPR_ALIAS|member|__IO uint32_t LPGPR_ALIAS[4]; /**< SNVS_LP General Purpose Registers 0 .. 3, array offset: 0x90, array step: 0x4 */
DECL|LPGPR|member|__IO uint32_t LPGPR[4]; /**< SNVS_LP General Purpose Registers 0 .. 3, array offset: 0x100, array step: 0x4 */
DECL|LPI2C1_BASE|macro|LPI2C1_BASE
DECL|LPI2C1_IRQn|enumerator|LPI2C1_IRQn = 28, /**< LPI2C1 interrupt */
DECL|LPI2C1|macro|LPI2C1
DECL|LPI2C2_BASE|macro|LPI2C2_BASE
DECL|LPI2C2_IRQn|enumerator|LPI2C2_IRQn = 29, /**< LPI2C2 interrupt */
DECL|LPI2C2|macro|LPI2C2
DECL|LPI2C3_BASE|macro|LPI2C3_BASE
DECL|LPI2C3_IRQn|enumerator|LPI2C3_IRQn = 30, /**< LPI2C3 interrupt */
DECL|LPI2C3|macro|LPI2C3
DECL|LPI2C4_BASE|macro|LPI2C4_BASE
DECL|LPI2C4_IRQn|enumerator|LPI2C4_IRQn = 31, /**< LPI2C4 interrupt */
DECL|LPI2C4|macro|LPI2C4
DECL|LPI2C_BASE_ADDRS|macro|LPI2C_BASE_ADDRS
DECL|LPI2C_BASE_PTRS|macro|LPI2C_BASE_PTRS
DECL|LPI2C_IRQS|macro|LPI2C_IRQS
DECL|LPI2C_MCCR0_CLKHI_MASK|macro|LPI2C_MCCR0_CLKHI_MASK
DECL|LPI2C_MCCR0_CLKHI_SHIFT|macro|LPI2C_MCCR0_CLKHI_SHIFT
DECL|LPI2C_MCCR0_CLKHI|macro|LPI2C_MCCR0_CLKHI
DECL|LPI2C_MCCR0_CLKLO_MASK|macro|LPI2C_MCCR0_CLKLO_MASK
DECL|LPI2C_MCCR0_CLKLO_SHIFT|macro|LPI2C_MCCR0_CLKLO_SHIFT
DECL|LPI2C_MCCR0_CLKLO|macro|LPI2C_MCCR0_CLKLO
DECL|LPI2C_MCCR0_DATAVD_MASK|macro|LPI2C_MCCR0_DATAVD_MASK
DECL|LPI2C_MCCR0_DATAVD_SHIFT|macro|LPI2C_MCCR0_DATAVD_SHIFT
DECL|LPI2C_MCCR0_DATAVD|macro|LPI2C_MCCR0_DATAVD
DECL|LPI2C_MCCR0_SETHOLD_MASK|macro|LPI2C_MCCR0_SETHOLD_MASK
DECL|LPI2C_MCCR0_SETHOLD_SHIFT|macro|LPI2C_MCCR0_SETHOLD_SHIFT
DECL|LPI2C_MCCR0_SETHOLD|macro|LPI2C_MCCR0_SETHOLD
DECL|LPI2C_MCCR1_CLKHI_MASK|macro|LPI2C_MCCR1_CLKHI_MASK
DECL|LPI2C_MCCR1_CLKHI_SHIFT|macro|LPI2C_MCCR1_CLKHI_SHIFT
DECL|LPI2C_MCCR1_CLKHI|macro|LPI2C_MCCR1_CLKHI
DECL|LPI2C_MCCR1_CLKLO_MASK|macro|LPI2C_MCCR1_CLKLO_MASK
DECL|LPI2C_MCCR1_CLKLO_SHIFT|macro|LPI2C_MCCR1_CLKLO_SHIFT
DECL|LPI2C_MCCR1_CLKLO|macro|LPI2C_MCCR1_CLKLO
DECL|LPI2C_MCCR1_DATAVD_MASK|macro|LPI2C_MCCR1_DATAVD_MASK
DECL|LPI2C_MCCR1_DATAVD_SHIFT|macro|LPI2C_MCCR1_DATAVD_SHIFT
DECL|LPI2C_MCCR1_DATAVD|macro|LPI2C_MCCR1_DATAVD
DECL|LPI2C_MCCR1_SETHOLD_MASK|macro|LPI2C_MCCR1_SETHOLD_MASK
DECL|LPI2C_MCCR1_SETHOLD_SHIFT|macro|LPI2C_MCCR1_SETHOLD_SHIFT
DECL|LPI2C_MCCR1_SETHOLD|macro|LPI2C_MCCR1_SETHOLD
DECL|LPI2C_MCFGR0_CIRFIFO_MASK|macro|LPI2C_MCFGR0_CIRFIFO_MASK
DECL|LPI2C_MCFGR0_CIRFIFO_SHIFT|macro|LPI2C_MCFGR0_CIRFIFO_SHIFT
DECL|LPI2C_MCFGR0_CIRFIFO|macro|LPI2C_MCFGR0_CIRFIFO
DECL|LPI2C_MCFGR0_HREN_MASK|macro|LPI2C_MCFGR0_HREN_MASK
DECL|LPI2C_MCFGR0_HREN_SHIFT|macro|LPI2C_MCFGR0_HREN_SHIFT
DECL|LPI2C_MCFGR0_HREN|macro|LPI2C_MCFGR0_HREN
DECL|LPI2C_MCFGR0_HRPOL_MASK|macro|LPI2C_MCFGR0_HRPOL_MASK
DECL|LPI2C_MCFGR0_HRPOL_SHIFT|macro|LPI2C_MCFGR0_HRPOL_SHIFT
DECL|LPI2C_MCFGR0_HRPOL|macro|LPI2C_MCFGR0_HRPOL
DECL|LPI2C_MCFGR0_HRSEL_MASK|macro|LPI2C_MCFGR0_HRSEL_MASK
DECL|LPI2C_MCFGR0_HRSEL_SHIFT|macro|LPI2C_MCFGR0_HRSEL_SHIFT
DECL|LPI2C_MCFGR0_HRSEL|macro|LPI2C_MCFGR0_HRSEL
DECL|LPI2C_MCFGR0_RDMO_MASK|macro|LPI2C_MCFGR0_RDMO_MASK
DECL|LPI2C_MCFGR0_RDMO_SHIFT|macro|LPI2C_MCFGR0_RDMO_SHIFT
DECL|LPI2C_MCFGR0_RDMO|macro|LPI2C_MCFGR0_RDMO
DECL|LPI2C_MCFGR1_AUTOSTOP_MASK|macro|LPI2C_MCFGR1_AUTOSTOP_MASK
DECL|LPI2C_MCFGR1_AUTOSTOP_SHIFT|macro|LPI2C_MCFGR1_AUTOSTOP_SHIFT
DECL|LPI2C_MCFGR1_AUTOSTOP|macro|LPI2C_MCFGR1_AUTOSTOP
DECL|LPI2C_MCFGR1_IGNACK_MASK|macro|LPI2C_MCFGR1_IGNACK_MASK
DECL|LPI2C_MCFGR1_IGNACK_SHIFT|macro|LPI2C_MCFGR1_IGNACK_SHIFT
DECL|LPI2C_MCFGR1_IGNACK|macro|LPI2C_MCFGR1_IGNACK
DECL|LPI2C_MCFGR1_MATCFG_MASK|macro|LPI2C_MCFGR1_MATCFG_MASK
DECL|LPI2C_MCFGR1_MATCFG_SHIFT|macro|LPI2C_MCFGR1_MATCFG_SHIFT
DECL|LPI2C_MCFGR1_MATCFG|macro|LPI2C_MCFGR1_MATCFG
DECL|LPI2C_MCFGR1_PINCFG_MASK|macro|LPI2C_MCFGR1_PINCFG_MASK
DECL|LPI2C_MCFGR1_PINCFG_SHIFT|macro|LPI2C_MCFGR1_PINCFG_SHIFT
DECL|LPI2C_MCFGR1_PINCFG|macro|LPI2C_MCFGR1_PINCFG
DECL|LPI2C_MCFGR1_PRESCALE_MASK|macro|LPI2C_MCFGR1_PRESCALE_MASK
DECL|LPI2C_MCFGR1_PRESCALE_SHIFT|macro|LPI2C_MCFGR1_PRESCALE_SHIFT
DECL|LPI2C_MCFGR1_PRESCALE|macro|LPI2C_MCFGR1_PRESCALE
DECL|LPI2C_MCFGR1_TIMECFG_MASK|macro|LPI2C_MCFGR1_TIMECFG_MASK
DECL|LPI2C_MCFGR1_TIMECFG_SHIFT|macro|LPI2C_MCFGR1_TIMECFG_SHIFT
DECL|LPI2C_MCFGR1_TIMECFG|macro|LPI2C_MCFGR1_TIMECFG
DECL|LPI2C_MCFGR2_BUSIDLE_MASK|macro|LPI2C_MCFGR2_BUSIDLE_MASK
DECL|LPI2C_MCFGR2_BUSIDLE_SHIFT|macro|LPI2C_MCFGR2_BUSIDLE_SHIFT
DECL|LPI2C_MCFGR2_BUSIDLE|macro|LPI2C_MCFGR2_BUSIDLE
DECL|LPI2C_MCFGR2_FILTSCL_MASK|macro|LPI2C_MCFGR2_FILTSCL_MASK
DECL|LPI2C_MCFGR2_FILTSCL_SHIFT|macro|LPI2C_MCFGR2_FILTSCL_SHIFT
DECL|LPI2C_MCFGR2_FILTSCL|macro|LPI2C_MCFGR2_FILTSCL
DECL|LPI2C_MCFGR2_FILTSDA_MASK|macro|LPI2C_MCFGR2_FILTSDA_MASK
DECL|LPI2C_MCFGR2_FILTSDA_SHIFT|macro|LPI2C_MCFGR2_FILTSDA_SHIFT
DECL|LPI2C_MCFGR2_FILTSDA|macro|LPI2C_MCFGR2_FILTSDA
DECL|LPI2C_MCFGR3_PINLOW_MASK|macro|LPI2C_MCFGR3_PINLOW_MASK
DECL|LPI2C_MCFGR3_PINLOW_SHIFT|macro|LPI2C_MCFGR3_PINLOW_SHIFT
DECL|LPI2C_MCFGR3_PINLOW|macro|LPI2C_MCFGR3_PINLOW
DECL|LPI2C_MCR_DBGEN_MASK|macro|LPI2C_MCR_DBGEN_MASK
DECL|LPI2C_MCR_DBGEN_SHIFT|macro|LPI2C_MCR_DBGEN_SHIFT
DECL|LPI2C_MCR_DBGEN|macro|LPI2C_MCR_DBGEN
DECL|LPI2C_MCR_DOZEN_MASK|macro|LPI2C_MCR_DOZEN_MASK
DECL|LPI2C_MCR_DOZEN_SHIFT|macro|LPI2C_MCR_DOZEN_SHIFT
DECL|LPI2C_MCR_DOZEN|macro|LPI2C_MCR_DOZEN
DECL|LPI2C_MCR_MEN_MASK|macro|LPI2C_MCR_MEN_MASK
DECL|LPI2C_MCR_MEN_SHIFT|macro|LPI2C_MCR_MEN_SHIFT
DECL|LPI2C_MCR_MEN|macro|LPI2C_MCR_MEN
DECL|LPI2C_MCR_RRF_MASK|macro|LPI2C_MCR_RRF_MASK
DECL|LPI2C_MCR_RRF_SHIFT|macro|LPI2C_MCR_RRF_SHIFT
DECL|LPI2C_MCR_RRF|macro|LPI2C_MCR_RRF
DECL|LPI2C_MCR_RST_MASK|macro|LPI2C_MCR_RST_MASK
DECL|LPI2C_MCR_RST_SHIFT|macro|LPI2C_MCR_RST_SHIFT
DECL|LPI2C_MCR_RST|macro|LPI2C_MCR_RST
DECL|LPI2C_MCR_RTF_MASK|macro|LPI2C_MCR_RTF_MASK
DECL|LPI2C_MCR_RTF_SHIFT|macro|LPI2C_MCR_RTF_SHIFT
DECL|LPI2C_MCR_RTF|macro|LPI2C_MCR_RTF
DECL|LPI2C_MDER_RDDE_MASK|macro|LPI2C_MDER_RDDE_MASK
DECL|LPI2C_MDER_RDDE_SHIFT|macro|LPI2C_MDER_RDDE_SHIFT
DECL|LPI2C_MDER_RDDE|macro|LPI2C_MDER_RDDE
DECL|LPI2C_MDER_TDDE_MASK|macro|LPI2C_MDER_TDDE_MASK
DECL|LPI2C_MDER_TDDE_SHIFT|macro|LPI2C_MDER_TDDE_SHIFT
DECL|LPI2C_MDER_TDDE|macro|LPI2C_MDER_TDDE
DECL|LPI2C_MDMR_MATCH0_MASK|macro|LPI2C_MDMR_MATCH0_MASK
DECL|LPI2C_MDMR_MATCH0_SHIFT|macro|LPI2C_MDMR_MATCH0_SHIFT
DECL|LPI2C_MDMR_MATCH0|macro|LPI2C_MDMR_MATCH0
DECL|LPI2C_MDMR_MATCH1_MASK|macro|LPI2C_MDMR_MATCH1_MASK
DECL|LPI2C_MDMR_MATCH1_SHIFT|macro|LPI2C_MDMR_MATCH1_SHIFT
DECL|LPI2C_MDMR_MATCH1|macro|LPI2C_MDMR_MATCH1
DECL|LPI2C_MFCR_RXWATER_MASK|macro|LPI2C_MFCR_RXWATER_MASK
DECL|LPI2C_MFCR_RXWATER_SHIFT|macro|LPI2C_MFCR_RXWATER_SHIFT
DECL|LPI2C_MFCR_RXWATER|macro|LPI2C_MFCR_RXWATER
DECL|LPI2C_MFCR_TXWATER_MASK|macro|LPI2C_MFCR_TXWATER_MASK
DECL|LPI2C_MFCR_TXWATER_SHIFT|macro|LPI2C_MFCR_TXWATER_SHIFT
DECL|LPI2C_MFCR_TXWATER|macro|LPI2C_MFCR_TXWATER
DECL|LPI2C_MFSR_RXCOUNT_MASK|macro|LPI2C_MFSR_RXCOUNT_MASK
DECL|LPI2C_MFSR_RXCOUNT_SHIFT|macro|LPI2C_MFSR_RXCOUNT_SHIFT
DECL|LPI2C_MFSR_RXCOUNT|macro|LPI2C_MFSR_RXCOUNT
DECL|LPI2C_MFSR_TXCOUNT_MASK|macro|LPI2C_MFSR_TXCOUNT_MASK
DECL|LPI2C_MFSR_TXCOUNT_SHIFT|macro|LPI2C_MFSR_TXCOUNT_SHIFT
DECL|LPI2C_MFSR_TXCOUNT|macro|LPI2C_MFSR_TXCOUNT
DECL|LPI2C_MIER_ALIE_MASK|macro|LPI2C_MIER_ALIE_MASK
DECL|LPI2C_MIER_ALIE_SHIFT|macro|LPI2C_MIER_ALIE_SHIFT
DECL|LPI2C_MIER_ALIE|macro|LPI2C_MIER_ALIE
DECL|LPI2C_MIER_DMIE_MASK|macro|LPI2C_MIER_DMIE_MASK
DECL|LPI2C_MIER_DMIE_SHIFT|macro|LPI2C_MIER_DMIE_SHIFT
DECL|LPI2C_MIER_DMIE|macro|LPI2C_MIER_DMIE
DECL|LPI2C_MIER_EPIE_MASK|macro|LPI2C_MIER_EPIE_MASK
DECL|LPI2C_MIER_EPIE_SHIFT|macro|LPI2C_MIER_EPIE_SHIFT
DECL|LPI2C_MIER_EPIE|macro|LPI2C_MIER_EPIE
DECL|LPI2C_MIER_FEIE_MASK|macro|LPI2C_MIER_FEIE_MASK
DECL|LPI2C_MIER_FEIE_SHIFT|macro|LPI2C_MIER_FEIE_SHIFT
DECL|LPI2C_MIER_FEIE|macro|LPI2C_MIER_FEIE
DECL|LPI2C_MIER_NDIE_MASK|macro|LPI2C_MIER_NDIE_MASK
DECL|LPI2C_MIER_NDIE_SHIFT|macro|LPI2C_MIER_NDIE_SHIFT
DECL|LPI2C_MIER_NDIE|macro|LPI2C_MIER_NDIE
DECL|LPI2C_MIER_PLTIE_MASK|macro|LPI2C_MIER_PLTIE_MASK
DECL|LPI2C_MIER_PLTIE_SHIFT|macro|LPI2C_MIER_PLTIE_SHIFT
DECL|LPI2C_MIER_PLTIE|macro|LPI2C_MIER_PLTIE
DECL|LPI2C_MIER_RDIE_MASK|macro|LPI2C_MIER_RDIE_MASK
DECL|LPI2C_MIER_RDIE_SHIFT|macro|LPI2C_MIER_RDIE_SHIFT
DECL|LPI2C_MIER_RDIE|macro|LPI2C_MIER_RDIE
DECL|LPI2C_MIER_SDIE_MASK|macro|LPI2C_MIER_SDIE_MASK
DECL|LPI2C_MIER_SDIE_SHIFT|macro|LPI2C_MIER_SDIE_SHIFT
DECL|LPI2C_MIER_SDIE|macro|LPI2C_MIER_SDIE
DECL|LPI2C_MIER_TDIE_MASK|macro|LPI2C_MIER_TDIE_MASK
DECL|LPI2C_MIER_TDIE_SHIFT|macro|LPI2C_MIER_TDIE_SHIFT
DECL|LPI2C_MIER_TDIE|macro|LPI2C_MIER_TDIE
DECL|LPI2C_MRDR_DATA_MASK|macro|LPI2C_MRDR_DATA_MASK
DECL|LPI2C_MRDR_DATA_SHIFT|macro|LPI2C_MRDR_DATA_SHIFT
DECL|LPI2C_MRDR_DATA|macro|LPI2C_MRDR_DATA
DECL|LPI2C_MRDR_RXEMPTY_MASK|macro|LPI2C_MRDR_RXEMPTY_MASK
DECL|LPI2C_MRDR_RXEMPTY_SHIFT|macro|LPI2C_MRDR_RXEMPTY_SHIFT
DECL|LPI2C_MRDR_RXEMPTY|macro|LPI2C_MRDR_RXEMPTY
DECL|LPI2C_MSR_ALF_MASK|macro|LPI2C_MSR_ALF_MASK
DECL|LPI2C_MSR_ALF_SHIFT|macro|LPI2C_MSR_ALF_SHIFT
DECL|LPI2C_MSR_ALF|macro|LPI2C_MSR_ALF
DECL|LPI2C_MSR_BBF_MASK|macro|LPI2C_MSR_BBF_MASK
DECL|LPI2C_MSR_BBF_SHIFT|macro|LPI2C_MSR_BBF_SHIFT
DECL|LPI2C_MSR_BBF|macro|LPI2C_MSR_BBF
DECL|LPI2C_MSR_DMF_MASK|macro|LPI2C_MSR_DMF_MASK
DECL|LPI2C_MSR_DMF_SHIFT|macro|LPI2C_MSR_DMF_SHIFT
DECL|LPI2C_MSR_DMF|macro|LPI2C_MSR_DMF
DECL|LPI2C_MSR_EPF_MASK|macro|LPI2C_MSR_EPF_MASK
DECL|LPI2C_MSR_EPF_SHIFT|macro|LPI2C_MSR_EPF_SHIFT
DECL|LPI2C_MSR_EPF|macro|LPI2C_MSR_EPF
DECL|LPI2C_MSR_FEF_MASK|macro|LPI2C_MSR_FEF_MASK
DECL|LPI2C_MSR_FEF_SHIFT|macro|LPI2C_MSR_FEF_SHIFT
DECL|LPI2C_MSR_FEF|macro|LPI2C_MSR_FEF
DECL|LPI2C_MSR_MBF_MASK|macro|LPI2C_MSR_MBF_MASK
DECL|LPI2C_MSR_MBF_SHIFT|macro|LPI2C_MSR_MBF_SHIFT
DECL|LPI2C_MSR_MBF|macro|LPI2C_MSR_MBF
DECL|LPI2C_MSR_NDF_MASK|macro|LPI2C_MSR_NDF_MASK
DECL|LPI2C_MSR_NDF_SHIFT|macro|LPI2C_MSR_NDF_SHIFT
DECL|LPI2C_MSR_NDF|macro|LPI2C_MSR_NDF
DECL|LPI2C_MSR_PLTF_MASK|macro|LPI2C_MSR_PLTF_MASK
DECL|LPI2C_MSR_PLTF_SHIFT|macro|LPI2C_MSR_PLTF_SHIFT
DECL|LPI2C_MSR_PLTF|macro|LPI2C_MSR_PLTF
DECL|LPI2C_MSR_RDF_MASK|macro|LPI2C_MSR_RDF_MASK
DECL|LPI2C_MSR_RDF_SHIFT|macro|LPI2C_MSR_RDF_SHIFT
DECL|LPI2C_MSR_RDF|macro|LPI2C_MSR_RDF
DECL|LPI2C_MSR_SDF_MASK|macro|LPI2C_MSR_SDF_MASK
DECL|LPI2C_MSR_SDF_SHIFT|macro|LPI2C_MSR_SDF_SHIFT
DECL|LPI2C_MSR_SDF|macro|LPI2C_MSR_SDF
DECL|LPI2C_MSR_TDF_MASK|macro|LPI2C_MSR_TDF_MASK
DECL|LPI2C_MSR_TDF_SHIFT|macro|LPI2C_MSR_TDF_SHIFT
DECL|LPI2C_MSR_TDF|macro|LPI2C_MSR_TDF
DECL|LPI2C_MTDR_CMD_MASK|macro|LPI2C_MTDR_CMD_MASK
DECL|LPI2C_MTDR_CMD_SHIFT|macro|LPI2C_MTDR_CMD_SHIFT
DECL|LPI2C_MTDR_CMD|macro|LPI2C_MTDR_CMD
DECL|LPI2C_MTDR_DATA_MASK|macro|LPI2C_MTDR_DATA_MASK
DECL|LPI2C_MTDR_DATA_SHIFT|macro|LPI2C_MTDR_DATA_SHIFT
DECL|LPI2C_MTDR_DATA|macro|LPI2C_MTDR_DATA
DECL|LPI2C_PARAM_MRXFIFO_MASK|macro|LPI2C_PARAM_MRXFIFO_MASK
DECL|LPI2C_PARAM_MRXFIFO_SHIFT|macro|LPI2C_PARAM_MRXFIFO_SHIFT
DECL|LPI2C_PARAM_MRXFIFO|macro|LPI2C_PARAM_MRXFIFO
DECL|LPI2C_PARAM_MTXFIFO_MASK|macro|LPI2C_PARAM_MTXFIFO_MASK
DECL|LPI2C_PARAM_MTXFIFO_SHIFT|macro|LPI2C_PARAM_MTXFIFO_SHIFT
DECL|LPI2C_PARAM_MTXFIFO|macro|LPI2C_PARAM_MTXFIFO
DECL|LPI2C_SAMR_ADDR0_MASK|macro|LPI2C_SAMR_ADDR0_MASK
DECL|LPI2C_SAMR_ADDR0_SHIFT|macro|LPI2C_SAMR_ADDR0_SHIFT
DECL|LPI2C_SAMR_ADDR0|macro|LPI2C_SAMR_ADDR0
DECL|LPI2C_SAMR_ADDR1_MASK|macro|LPI2C_SAMR_ADDR1_MASK
DECL|LPI2C_SAMR_ADDR1_SHIFT|macro|LPI2C_SAMR_ADDR1_SHIFT
DECL|LPI2C_SAMR_ADDR1|macro|LPI2C_SAMR_ADDR1
DECL|LPI2C_SASR_ANV_MASK|macro|LPI2C_SASR_ANV_MASK
DECL|LPI2C_SASR_ANV_SHIFT|macro|LPI2C_SASR_ANV_SHIFT
DECL|LPI2C_SASR_ANV|macro|LPI2C_SASR_ANV
DECL|LPI2C_SASR_RADDR_MASK|macro|LPI2C_SASR_RADDR_MASK
DECL|LPI2C_SASR_RADDR_SHIFT|macro|LPI2C_SASR_RADDR_SHIFT
DECL|LPI2C_SASR_RADDR|macro|LPI2C_SASR_RADDR
DECL|LPI2C_SCFGR1_ACKSTALL_MASK|macro|LPI2C_SCFGR1_ACKSTALL_MASK
DECL|LPI2C_SCFGR1_ACKSTALL_SHIFT|macro|LPI2C_SCFGR1_ACKSTALL_SHIFT
DECL|LPI2C_SCFGR1_ACKSTALL|macro|LPI2C_SCFGR1_ACKSTALL
DECL|LPI2C_SCFGR1_ADDRCFG_MASK|macro|LPI2C_SCFGR1_ADDRCFG_MASK
DECL|LPI2C_SCFGR1_ADDRCFG_SHIFT|macro|LPI2C_SCFGR1_ADDRCFG_SHIFT
DECL|LPI2C_SCFGR1_ADDRCFG|macro|LPI2C_SCFGR1_ADDRCFG
DECL|LPI2C_SCFGR1_ADRSTALL_MASK|macro|LPI2C_SCFGR1_ADRSTALL_MASK
DECL|LPI2C_SCFGR1_ADRSTALL_SHIFT|macro|LPI2C_SCFGR1_ADRSTALL_SHIFT
DECL|LPI2C_SCFGR1_ADRSTALL|macro|LPI2C_SCFGR1_ADRSTALL
DECL|LPI2C_SCFGR1_GCEN_MASK|macro|LPI2C_SCFGR1_GCEN_MASK
DECL|LPI2C_SCFGR1_GCEN_SHIFT|macro|LPI2C_SCFGR1_GCEN_SHIFT
DECL|LPI2C_SCFGR1_GCEN|macro|LPI2C_SCFGR1_GCEN
DECL|LPI2C_SCFGR1_HSMEN_MASK|macro|LPI2C_SCFGR1_HSMEN_MASK
DECL|LPI2C_SCFGR1_HSMEN_SHIFT|macro|LPI2C_SCFGR1_HSMEN_SHIFT
DECL|LPI2C_SCFGR1_HSMEN|macro|LPI2C_SCFGR1_HSMEN
DECL|LPI2C_SCFGR1_IGNACK_MASK|macro|LPI2C_SCFGR1_IGNACK_MASK
DECL|LPI2C_SCFGR1_IGNACK_SHIFT|macro|LPI2C_SCFGR1_IGNACK_SHIFT
DECL|LPI2C_SCFGR1_IGNACK|macro|LPI2C_SCFGR1_IGNACK
DECL|LPI2C_SCFGR1_RXCFG_MASK|macro|LPI2C_SCFGR1_RXCFG_MASK
DECL|LPI2C_SCFGR1_RXCFG_SHIFT|macro|LPI2C_SCFGR1_RXCFG_SHIFT
DECL|LPI2C_SCFGR1_RXCFG|macro|LPI2C_SCFGR1_RXCFG
DECL|LPI2C_SCFGR1_RXSTALL_MASK|macro|LPI2C_SCFGR1_RXSTALL_MASK
DECL|LPI2C_SCFGR1_RXSTALL_SHIFT|macro|LPI2C_SCFGR1_RXSTALL_SHIFT
DECL|LPI2C_SCFGR1_RXSTALL|macro|LPI2C_SCFGR1_RXSTALL
DECL|LPI2C_SCFGR1_SAEN_MASK|macro|LPI2C_SCFGR1_SAEN_MASK
DECL|LPI2C_SCFGR1_SAEN_SHIFT|macro|LPI2C_SCFGR1_SAEN_SHIFT
DECL|LPI2C_SCFGR1_SAEN|macro|LPI2C_SCFGR1_SAEN
DECL|LPI2C_SCFGR1_TXCFG_MASK|macro|LPI2C_SCFGR1_TXCFG_MASK
DECL|LPI2C_SCFGR1_TXCFG_SHIFT|macro|LPI2C_SCFGR1_TXCFG_SHIFT
DECL|LPI2C_SCFGR1_TXCFG|macro|LPI2C_SCFGR1_TXCFG
DECL|LPI2C_SCFGR1_TXDSTALL_MASK|macro|LPI2C_SCFGR1_TXDSTALL_MASK
DECL|LPI2C_SCFGR1_TXDSTALL_SHIFT|macro|LPI2C_SCFGR1_TXDSTALL_SHIFT
DECL|LPI2C_SCFGR1_TXDSTALL|macro|LPI2C_SCFGR1_TXDSTALL
DECL|LPI2C_SCFGR2_CLKHOLD_MASK|macro|LPI2C_SCFGR2_CLKHOLD_MASK
DECL|LPI2C_SCFGR2_CLKHOLD_SHIFT|macro|LPI2C_SCFGR2_CLKHOLD_SHIFT
DECL|LPI2C_SCFGR2_CLKHOLD|macro|LPI2C_SCFGR2_CLKHOLD
DECL|LPI2C_SCFGR2_DATAVD_MASK|macro|LPI2C_SCFGR2_DATAVD_MASK
DECL|LPI2C_SCFGR2_DATAVD_SHIFT|macro|LPI2C_SCFGR2_DATAVD_SHIFT
DECL|LPI2C_SCFGR2_DATAVD|macro|LPI2C_SCFGR2_DATAVD
DECL|LPI2C_SCFGR2_FILTSCL_MASK|macro|LPI2C_SCFGR2_FILTSCL_MASK
DECL|LPI2C_SCFGR2_FILTSCL_SHIFT|macro|LPI2C_SCFGR2_FILTSCL_SHIFT
DECL|LPI2C_SCFGR2_FILTSCL|macro|LPI2C_SCFGR2_FILTSCL
DECL|LPI2C_SCFGR2_FILTSDA_MASK|macro|LPI2C_SCFGR2_FILTSDA_MASK
DECL|LPI2C_SCFGR2_FILTSDA_SHIFT|macro|LPI2C_SCFGR2_FILTSDA_SHIFT
DECL|LPI2C_SCFGR2_FILTSDA|macro|LPI2C_SCFGR2_FILTSDA
DECL|LPI2C_SCR_FILTDZ_MASK|macro|LPI2C_SCR_FILTDZ_MASK
DECL|LPI2C_SCR_FILTDZ_SHIFT|macro|LPI2C_SCR_FILTDZ_SHIFT
DECL|LPI2C_SCR_FILTDZ|macro|LPI2C_SCR_FILTDZ
DECL|LPI2C_SCR_FILTEN_MASK|macro|LPI2C_SCR_FILTEN_MASK
DECL|LPI2C_SCR_FILTEN_SHIFT|macro|LPI2C_SCR_FILTEN_SHIFT
DECL|LPI2C_SCR_FILTEN|macro|LPI2C_SCR_FILTEN
DECL|LPI2C_SCR_RRF_MASK|macro|LPI2C_SCR_RRF_MASK
DECL|LPI2C_SCR_RRF_SHIFT|macro|LPI2C_SCR_RRF_SHIFT
DECL|LPI2C_SCR_RRF|macro|LPI2C_SCR_RRF
DECL|LPI2C_SCR_RST_MASK|macro|LPI2C_SCR_RST_MASK
DECL|LPI2C_SCR_RST_SHIFT|macro|LPI2C_SCR_RST_SHIFT
DECL|LPI2C_SCR_RST|macro|LPI2C_SCR_RST
DECL|LPI2C_SCR_RTF_MASK|macro|LPI2C_SCR_RTF_MASK
DECL|LPI2C_SCR_RTF_SHIFT|macro|LPI2C_SCR_RTF_SHIFT
DECL|LPI2C_SCR_RTF|macro|LPI2C_SCR_RTF
DECL|LPI2C_SCR_SEN_MASK|macro|LPI2C_SCR_SEN_MASK
DECL|LPI2C_SCR_SEN_SHIFT|macro|LPI2C_SCR_SEN_SHIFT
DECL|LPI2C_SCR_SEN|macro|LPI2C_SCR_SEN
DECL|LPI2C_SDER_AVDE_MASK|macro|LPI2C_SDER_AVDE_MASK
DECL|LPI2C_SDER_AVDE_SHIFT|macro|LPI2C_SDER_AVDE_SHIFT
DECL|LPI2C_SDER_AVDE|macro|LPI2C_SDER_AVDE
DECL|LPI2C_SDER_RDDE_MASK|macro|LPI2C_SDER_RDDE_MASK
DECL|LPI2C_SDER_RDDE_SHIFT|macro|LPI2C_SDER_RDDE_SHIFT
DECL|LPI2C_SDER_RDDE|macro|LPI2C_SDER_RDDE
DECL|LPI2C_SDER_TDDE_MASK|macro|LPI2C_SDER_TDDE_MASK
DECL|LPI2C_SDER_TDDE_SHIFT|macro|LPI2C_SDER_TDDE_SHIFT
DECL|LPI2C_SDER_TDDE|macro|LPI2C_SDER_TDDE
DECL|LPI2C_SIER_AM0IE_MASK|macro|LPI2C_SIER_AM0IE_MASK
DECL|LPI2C_SIER_AM0IE_SHIFT|macro|LPI2C_SIER_AM0IE_SHIFT
DECL|LPI2C_SIER_AM0IE|macro|LPI2C_SIER_AM0IE
DECL|LPI2C_SIER_AM1F_MASK|macro|LPI2C_SIER_AM1F_MASK
DECL|LPI2C_SIER_AM1F_SHIFT|macro|LPI2C_SIER_AM1F_SHIFT
DECL|LPI2C_SIER_AM1F|macro|LPI2C_SIER_AM1F
DECL|LPI2C_SIER_AVIE_MASK|macro|LPI2C_SIER_AVIE_MASK
DECL|LPI2C_SIER_AVIE_SHIFT|macro|LPI2C_SIER_AVIE_SHIFT
DECL|LPI2C_SIER_AVIE|macro|LPI2C_SIER_AVIE
DECL|LPI2C_SIER_BEIE_MASK|macro|LPI2C_SIER_BEIE_MASK
DECL|LPI2C_SIER_BEIE_SHIFT|macro|LPI2C_SIER_BEIE_SHIFT
DECL|LPI2C_SIER_BEIE|macro|LPI2C_SIER_BEIE
DECL|LPI2C_SIER_FEIE_MASK|macro|LPI2C_SIER_FEIE_MASK
DECL|LPI2C_SIER_FEIE_SHIFT|macro|LPI2C_SIER_FEIE_SHIFT
DECL|LPI2C_SIER_FEIE|macro|LPI2C_SIER_FEIE
DECL|LPI2C_SIER_GCIE_MASK|macro|LPI2C_SIER_GCIE_MASK
DECL|LPI2C_SIER_GCIE_SHIFT|macro|LPI2C_SIER_GCIE_SHIFT
DECL|LPI2C_SIER_GCIE|macro|LPI2C_SIER_GCIE
DECL|LPI2C_SIER_RDIE_MASK|macro|LPI2C_SIER_RDIE_MASK
DECL|LPI2C_SIER_RDIE_SHIFT|macro|LPI2C_SIER_RDIE_SHIFT
DECL|LPI2C_SIER_RDIE|macro|LPI2C_SIER_RDIE
DECL|LPI2C_SIER_RSIE_MASK|macro|LPI2C_SIER_RSIE_MASK
DECL|LPI2C_SIER_RSIE_SHIFT|macro|LPI2C_SIER_RSIE_SHIFT
DECL|LPI2C_SIER_RSIE|macro|LPI2C_SIER_RSIE
DECL|LPI2C_SIER_SARIE_MASK|macro|LPI2C_SIER_SARIE_MASK
DECL|LPI2C_SIER_SARIE_SHIFT|macro|LPI2C_SIER_SARIE_SHIFT
DECL|LPI2C_SIER_SARIE|macro|LPI2C_SIER_SARIE
DECL|LPI2C_SIER_SDIE_MASK|macro|LPI2C_SIER_SDIE_MASK
DECL|LPI2C_SIER_SDIE_SHIFT|macro|LPI2C_SIER_SDIE_SHIFT
DECL|LPI2C_SIER_SDIE|macro|LPI2C_SIER_SDIE
DECL|LPI2C_SIER_TAIE_MASK|macro|LPI2C_SIER_TAIE_MASK
DECL|LPI2C_SIER_TAIE_SHIFT|macro|LPI2C_SIER_TAIE_SHIFT
DECL|LPI2C_SIER_TAIE|macro|LPI2C_SIER_TAIE
DECL|LPI2C_SIER_TDIE_MASK|macro|LPI2C_SIER_TDIE_MASK
DECL|LPI2C_SIER_TDIE_SHIFT|macro|LPI2C_SIER_TDIE_SHIFT
DECL|LPI2C_SIER_TDIE|macro|LPI2C_SIER_TDIE
DECL|LPI2C_SRDR_DATA_MASK|macro|LPI2C_SRDR_DATA_MASK
DECL|LPI2C_SRDR_DATA_SHIFT|macro|LPI2C_SRDR_DATA_SHIFT
DECL|LPI2C_SRDR_DATA|macro|LPI2C_SRDR_DATA
DECL|LPI2C_SRDR_RXEMPTY_MASK|macro|LPI2C_SRDR_RXEMPTY_MASK
DECL|LPI2C_SRDR_RXEMPTY_SHIFT|macro|LPI2C_SRDR_RXEMPTY_SHIFT
DECL|LPI2C_SRDR_RXEMPTY|macro|LPI2C_SRDR_RXEMPTY
DECL|LPI2C_SRDR_SOF_MASK|macro|LPI2C_SRDR_SOF_MASK
DECL|LPI2C_SRDR_SOF_SHIFT|macro|LPI2C_SRDR_SOF_SHIFT
DECL|LPI2C_SRDR_SOF|macro|LPI2C_SRDR_SOF
DECL|LPI2C_SSR_AM0F_MASK|macro|LPI2C_SSR_AM0F_MASK
DECL|LPI2C_SSR_AM0F_SHIFT|macro|LPI2C_SSR_AM0F_SHIFT
DECL|LPI2C_SSR_AM0F|macro|LPI2C_SSR_AM0F
DECL|LPI2C_SSR_AM1F_MASK|macro|LPI2C_SSR_AM1F_MASK
DECL|LPI2C_SSR_AM1F_SHIFT|macro|LPI2C_SSR_AM1F_SHIFT
DECL|LPI2C_SSR_AM1F|macro|LPI2C_SSR_AM1F
DECL|LPI2C_SSR_AVF_MASK|macro|LPI2C_SSR_AVF_MASK
DECL|LPI2C_SSR_AVF_SHIFT|macro|LPI2C_SSR_AVF_SHIFT
DECL|LPI2C_SSR_AVF|macro|LPI2C_SSR_AVF
DECL|LPI2C_SSR_BBF_MASK|macro|LPI2C_SSR_BBF_MASK
DECL|LPI2C_SSR_BBF_SHIFT|macro|LPI2C_SSR_BBF_SHIFT
DECL|LPI2C_SSR_BBF|macro|LPI2C_SSR_BBF
DECL|LPI2C_SSR_BEF_MASK|macro|LPI2C_SSR_BEF_MASK
DECL|LPI2C_SSR_BEF_SHIFT|macro|LPI2C_SSR_BEF_SHIFT
DECL|LPI2C_SSR_BEF|macro|LPI2C_SSR_BEF
DECL|LPI2C_SSR_FEF_MASK|macro|LPI2C_SSR_FEF_MASK
DECL|LPI2C_SSR_FEF_SHIFT|macro|LPI2C_SSR_FEF_SHIFT
DECL|LPI2C_SSR_FEF|macro|LPI2C_SSR_FEF
DECL|LPI2C_SSR_GCF_MASK|macro|LPI2C_SSR_GCF_MASK
DECL|LPI2C_SSR_GCF_SHIFT|macro|LPI2C_SSR_GCF_SHIFT
DECL|LPI2C_SSR_GCF|macro|LPI2C_SSR_GCF
DECL|LPI2C_SSR_RDF_MASK|macro|LPI2C_SSR_RDF_MASK
DECL|LPI2C_SSR_RDF_SHIFT|macro|LPI2C_SSR_RDF_SHIFT
DECL|LPI2C_SSR_RDF|macro|LPI2C_SSR_RDF
DECL|LPI2C_SSR_RSF_MASK|macro|LPI2C_SSR_RSF_MASK
DECL|LPI2C_SSR_RSF_SHIFT|macro|LPI2C_SSR_RSF_SHIFT
DECL|LPI2C_SSR_RSF|macro|LPI2C_SSR_RSF
DECL|LPI2C_SSR_SARF_MASK|macro|LPI2C_SSR_SARF_MASK
DECL|LPI2C_SSR_SARF_SHIFT|macro|LPI2C_SSR_SARF_SHIFT
DECL|LPI2C_SSR_SARF|macro|LPI2C_SSR_SARF
DECL|LPI2C_SSR_SBF_MASK|macro|LPI2C_SSR_SBF_MASK
DECL|LPI2C_SSR_SBF_SHIFT|macro|LPI2C_SSR_SBF_SHIFT
DECL|LPI2C_SSR_SBF|macro|LPI2C_SSR_SBF
DECL|LPI2C_SSR_SDF_MASK|macro|LPI2C_SSR_SDF_MASK
DECL|LPI2C_SSR_SDF_SHIFT|macro|LPI2C_SSR_SDF_SHIFT
DECL|LPI2C_SSR_SDF|macro|LPI2C_SSR_SDF
DECL|LPI2C_SSR_TAF_MASK|macro|LPI2C_SSR_TAF_MASK
DECL|LPI2C_SSR_TAF_SHIFT|macro|LPI2C_SSR_TAF_SHIFT
DECL|LPI2C_SSR_TAF|macro|LPI2C_SSR_TAF
DECL|LPI2C_SSR_TDF_MASK|macro|LPI2C_SSR_TDF_MASK
DECL|LPI2C_SSR_TDF_SHIFT|macro|LPI2C_SSR_TDF_SHIFT
DECL|LPI2C_SSR_TDF|macro|LPI2C_SSR_TDF
DECL|LPI2C_STAR_TXNACK_MASK|macro|LPI2C_STAR_TXNACK_MASK
DECL|LPI2C_STAR_TXNACK_SHIFT|macro|LPI2C_STAR_TXNACK_SHIFT
DECL|LPI2C_STAR_TXNACK|macro|LPI2C_STAR_TXNACK
DECL|LPI2C_STDR_DATA_MASK|macro|LPI2C_STDR_DATA_MASK
DECL|LPI2C_STDR_DATA_SHIFT|macro|LPI2C_STDR_DATA_SHIFT
DECL|LPI2C_STDR_DATA|macro|LPI2C_STDR_DATA
DECL|LPI2C_Type|typedef|} LPI2C_Type;
DECL|LPI2C_VERID_FEATURE_MASK|macro|LPI2C_VERID_FEATURE_MASK
DECL|LPI2C_VERID_FEATURE_SHIFT|macro|LPI2C_VERID_FEATURE_SHIFT
DECL|LPI2C_VERID_FEATURE|macro|LPI2C_VERID_FEATURE
DECL|LPI2C_VERID_MAJOR_MASK|macro|LPI2C_VERID_MAJOR_MASK
DECL|LPI2C_VERID_MAJOR_SHIFT|macro|LPI2C_VERID_MAJOR_SHIFT
DECL|LPI2C_VERID_MAJOR|macro|LPI2C_VERID_MAJOR
DECL|LPI2C_VERID_MINOR_MASK|macro|LPI2C_VERID_MINOR_MASK
DECL|LPI2C_VERID_MINOR_SHIFT|macro|LPI2C_VERID_MINOR_SHIFT
DECL|LPI2C_VERID_MINOR|macro|LPI2C_VERID_MINOR
DECL|LPLR|member|__IO uint32_t LPLR; /**< SNVS_LP Lock Register, offset: 0x34 */
DECL|LPMKCR|member|__IO uint32_t LPMKCR; /**< SNVS_LP Master Key Control Register, offset: 0x3C */
DECL|LPOSH|member|__I uint16_t LPOSH; /**< Lower Position Hold Register, offset: 0x14 */
DECL|LPOS|member|__IO uint16_t LPOS; /**< Lower Position Counter Register, offset: 0x10 */
DECL|LPPGDR|member|__IO uint32_t LPPGDR; /**< SNVS_LP Power Glitch Detector Register, offset: 0x64 */
DECL|LPSMCLR|member|__I uint32_t LPSMCLR; /**< SNVS_LP Secure Monotonic Counter LSB Register, offset: 0x60 */
DECL|LPSMCMR|member|__I uint32_t LPSMCMR; /**< SNVS_LP Secure Monotonic Counter MSB Register, offset: 0x5C */
DECL|LPSPI1_BASE|macro|LPSPI1_BASE
DECL|LPSPI1_IRQn|enumerator|LPSPI1_IRQn = 32, /**< LPSPI1 single interrupt vector for all sources */
DECL|LPSPI1|macro|LPSPI1
DECL|LPSPI2_BASE|macro|LPSPI2_BASE
DECL|LPSPI2_IRQn|enumerator|LPSPI2_IRQn = 33, /**< LPSPI2 single interrupt vector for all sources */
DECL|LPSPI2|macro|LPSPI2
DECL|LPSPI3_BASE|macro|LPSPI3_BASE
DECL|LPSPI3_IRQn|enumerator|LPSPI3_IRQn = 34, /**< LPSPI3 single interrupt vector for all sources */
DECL|LPSPI3|macro|LPSPI3
DECL|LPSPI4_BASE|macro|LPSPI4_BASE
DECL|LPSPI4_IRQn|enumerator|LPSPI4_IRQn = 35, /**< LPSPI4 single interrupt vector for all sources */
DECL|LPSPI4|macro|LPSPI4
DECL|LPSPI_BASE_ADDRS|macro|LPSPI_BASE_ADDRS
DECL|LPSPI_BASE_PTRS|macro|LPSPI_BASE_PTRS
DECL|LPSPI_CCR_DBT_MASK|macro|LPSPI_CCR_DBT_MASK
DECL|LPSPI_CCR_DBT_SHIFT|macro|LPSPI_CCR_DBT_SHIFT
DECL|LPSPI_CCR_DBT|macro|LPSPI_CCR_DBT
DECL|LPSPI_CCR_PCSSCK_MASK|macro|LPSPI_CCR_PCSSCK_MASK
DECL|LPSPI_CCR_PCSSCK_SHIFT|macro|LPSPI_CCR_PCSSCK_SHIFT
DECL|LPSPI_CCR_PCSSCK|macro|LPSPI_CCR_PCSSCK
DECL|LPSPI_CCR_SCKDIV_MASK|macro|LPSPI_CCR_SCKDIV_MASK
DECL|LPSPI_CCR_SCKDIV_SHIFT|macro|LPSPI_CCR_SCKDIV_SHIFT
DECL|LPSPI_CCR_SCKDIV|macro|LPSPI_CCR_SCKDIV
DECL|LPSPI_CCR_SCKPCS_MASK|macro|LPSPI_CCR_SCKPCS_MASK
DECL|LPSPI_CCR_SCKPCS_SHIFT|macro|LPSPI_CCR_SCKPCS_SHIFT
DECL|LPSPI_CCR_SCKPCS|macro|LPSPI_CCR_SCKPCS
DECL|LPSPI_CFGR0_CIRFIFO_MASK|macro|LPSPI_CFGR0_CIRFIFO_MASK
DECL|LPSPI_CFGR0_CIRFIFO_SHIFT|macro|LPSPI_CFGR0_CIRFIFO_SHIFT
DECL|LPSPI_CFGR0_CIRFIFO|macro|LPSPI_CFGR0_CIRFIFO
DECL|LPSPI_CFGR0_HREN_MASK|macro|LPSPI_CFGR0_HREN_MASK
DECL|LPSPI_CFGR0_HREN_SHIFT|macro|LPSPI_CFGR0_HREN_SHIFT
DECL|LPSPI_CFGR0_HREN|macro|LPSPI_CFGR0_HREN
DECL|LPSPI_CFGR0_HRPOL_MASK|macro|LPSPI_CFGR0_HRPOL_MASK
DECL|LPSPI_CFGR0_HRPOL_SHIFT|macro|LPSPI_CFGR0_HRPOL_SHIFT
DECL|LPSPI_CFGR0_HRPOL|macro|LPSPI_CFGR0_HRPOL
DECL|LPSPI_CFGR0_HRSEL_MASK|macro|LPSPI_CFGR0_HRSEL_MASK
DECL|LPSPI_CFGR0_HRSEL_SHIFT|macro|LPSPI_CFGR0_HRSEL_SHIFT
DECL|LPSPI_CFGR0_HRSEL|macro|LPSPI_CFGR0_HRSEL
DECL|LPSPI_CFGR0_RDMO_MASK|macro|LPSPI_CFGR0_RDMO_MASK
DECL|LPSPI_CFGR0_RDMO_SHIFT|macro|LPSPI_CFGR0_RDMO_SHIFT
DECL|LPSPI_CFGR0_RDMO|macro|LPSPI_CFGR0_RDMO
DECL|LPSPI_CFGR1_AUTOPCS_MASK|macro|LPSPI_CFGR1_AUTOPCS_MASK
DECL|LPSPI_CFGR1_AUTOPCS_SHIFT|macro|LPSPI_CFGR1_AUTOPCS_SHIFT
DECL|LPSPI_CFGR1_AUTOPCS|macro|LPSPI_CFGR1_AUTOPCS
DECL|LPSPI_CFGR1_MASTER_MASK|macro|LPSPI_CFGR1_MASTER_MASK
DECL|LPSPI_CFGR1_MASTER_SHIFT|macro|LPSPI_CFGR1_MASTER_SHIFT
DECL|LPSPI_CFGR1_MASTER|macro|LPSPI_CFGR1_MASTER
DECL|LPSPI_CFGR1_MATCFG_MASK|macro|LPSPI_CFGR1_MATCFG_MASK
DECL|LPSPI_CFGR1_MATCFG_SHIFT|macro|LPSPI_CFGR1_MATCFG_SHIFT
DECL|LPSPI_CFGR1_MATCFG|macro|LPSPI_CFGR1_MATCFG
DECL|LPSPI_CFGR1_NOSTALL_MASK|macro|LPSPI_CFGR1_NOSTALL_MASK
DECL|LPSPI_CFGR1_NOSTALL_SHIFT|macro|LPSPI_CFGR1_NOSTALL_SHIFT
DECL|LPSPI_CFGR1_NOSTALL|macro|LPSPI_CFGR1_NOSTALL
DECL|LPSPI_CFGR1_OUTCFG_MASK|macro|LPSPI_CFGR1_OUTCFG_MASK
DECL|LPSPI_CFGR1_OUTCFG_SHIFT|macro|LPSPI_CFGR1_OUTCFG_SHIFT
DECL|LPSPI_CFGR1_OUTCFG|macro|LPSPI_CFGR1_OUTCFG
DECL|LPSPI_CFGR1_PCSCFG_MASK|macro|LPSPI_CFGR1_PCSCFG_MASK
DECL|LPSPI_CFGR1_PCSCFG_SHIFT|macro|LPSPI_CFGR1_PCSCFG_SHIFT
DECL|LPSPI_CFGR1_PCSCFG|macro|LPSPI_CFGR1_PCSCFG
DECL|LPSPI_CFGR1_PCSPOL_MASK|macro|LPSPI_CFGR1_PCSPOL_MASK
DECL|LPSPI_CFGR1_PCSPOL_SHIFT|macro|LPSPI_CFGR1_PCSPOL_SHIFT
DECL|LPSPI_CFGR1_PCSPOL|macro|LPSPI_CFGR1_PCSPOL
DECL|LPSPI_CFGR1_PINCFG_MASK|macro|LPSPI_CFGR1_PINCFG_MASK
DECL|LPSPI_CFGR1_PINCFG_SHIFT|macro|LPSPI_CFGR1_PINCFG_SHIFT
DECL|LPSPI_CFGR1_PINCFG|macro|LPSPI_CFGR1_PINCFG
DECL|LPSPI_CFGR1_SAMPLE_MASK|macro|LPSPI_CFGR1_SAMPLE_MASK
DECL|LPSPI_CFGR1_SAMPLE_SHIFT|macro|LPSPI_CFGR1_SAMPLE_SHIFT
DECL|LPSPI_CFGR1_SAMPLE|macro|LPSPI_CFGR1_SAMPLE
DECL|LPSPI_CR_DBGEN_MASK|macro|LPSPI_CR_DBGEN_MASK
DECL|LPSPI_CR_DBGEN_SHIFT|macro|LPSPI_CR_DBGEN_SHIFT
DECL|LPSPI_CR_DBGEN|macro|LPSPI_CR_DBGEN
DECL|LPSPI_CR_DOZEN_MASK|macro|LPSPI_CR_DOZEN_MASK
DECL|LPSPI_CR_DOZEN_SHIFT|macro|LPSPI_CR_DOZEN_SHIFT
DECL|LPSPI_CR_DOZEN|macro|LPSPI_CR_DOZEN
DECL|LPSPI_CR_MEN_MASK|macro|LPSPI_CR_MEN_MASK
DECL|LPSPI_CR_MEN_SHIFT|macro|LPSPI_CR_MEN_SHIFT
DECL|LPSPI_CR_MEN|macro|LPSPI_CR_MEN
DECL|LPSPI_CR_RRF_MASK|macro|LPSPI_CR_RRF_MASK
DECL|LPSPI_CR_RRF_SHIFT|macro|LPSPI_CR_RRF_SHIFT
DECL|LPSPI_CR_RRF|macro|LPSPI_CR_RRF
DECL|LPSPI_CR_RST_MASK|macro|LPSPI_CR_RST_MASK
DECL|LPSPI_CR_RST_SHIFT|macro|LPSPI_CR_RST_SHIFT
DECL|LPSPI_CR_RST|macro|LPSPI_CR_RST
DECL|LPSPI_CR_RTF_MASK|macro|LPSPI_CR_RTF_MASK
DECL|LPSPI_CR_RTF_SHIFT|macro|LPSPI_CR_RTF_SHIFT
DECL|LPSPI_CR_RTF|macro|LPSPI_CR_RTF
DECL|LPSPI_DER_RDDE_MASK|macro|LPSPI_DER_RDDE_MASK
DECL|LPSPI_DER_RDDE_SHIFT|macro|LPSPI_DER_RDDE_SHIFT
DECL|LPSPI_DER_RDDE|macro|LPSPI_DER_RDDE
DECL|LPSPI_DER_TDDE_MASK|macro|LPSPI_DER_TDDE_MASK
DECL|LPSPI_DER_TDDE_SHIFT|macro|LPSPI_DER_TDDE_SHIFT
DECL|LPSPI_DER_TDDE|macro|LPSPI_DER_TDDE
DECL|LPSPI_DMR0_MATCH0_MASK|macro|LPSPI_DMR0_MATCH0_MASK
DECL|LPSPI_DMR0_MATCH0_SHIFT|macro|LPSPI_DMR0_MATCH0_SHIFT
DECL|LPSPI_DMR0_MATCH0|macro|LPSPI_DMR0_MATCH0
DECL|LPSPI_DMR1_MATCH1_MASK|macro|LPSPI_DMR1_MATCH1_MASK
DECL|LPSPI_DMR1_MATCH1_SHIFT|macro|LPSPI_DMR1_MATCH1_SHIFT
DECL|LPSPI_DMR1_MATCH1|macro|LPSPI_DMR1_MATCH1
DECL|LPSPI_FCR_RXWATER_MASK|macro|LPSPI_FCR_RXWATER_MASK
DECL|LPSPI_FCR_RXWATER_SHIFT|macro|LPSPI_FCR_RXWATER_SHIFT
DECL|LPSPI_FCR_RXWATER|macro|LPSPI_FCR_RXWATER
DECL|LPSPI_FCR_TXWATER_MASK|macro|LPSPI_FCR_TXWATER_MASK
DECL|LPSPI_FCR_TXWATER_SHIFT|macro|LPSPI_FCR_TXWATER_SHIFT
DECL|LPSPI_FCR_TXWATER|macro|LPSPI_FCR_TXWATER
DECL|LPSPI_FSR_RXCOUNT_MASK|macro|LPSPI_FSR_RXCOUNT_MASK
DECL|LPSPI_FSR_RXCOUNT_SHIFT|macro|LPSPI_FSR_RXCOUNT_SHIFT
DECL|LPSPI_FSR_RXCOUNT|macro|LPSPI_FSR_RXCOUNT
DECL|LPSPI_FSR_TXCOUNT_MASK|macro|LPSPI_FSR_TXCOUNT_MASK
DECL|LPSPI_FSR_TXCOUNT_SHIFT|macro|LPSPI_FSR_TXCOUNT_SHIFT
DECL|LPSPI_FSR_TXCOUNT|macro|LPSPI_FSR_TXCOUNT
DECL|LPSPI_IER_DMIE_MASK|macro|LPSPI_IER_DMIE_MASK
DECL|LPSPI_IER_DMIE_SHIFT|macro|LPSPI_IER_DMIE_SHIFT
DECL|LPSPI_IER_DMIE|macro|LPSPI_IER_DMIE
DECL|LPSPI_IER_FCIE_MASK|macro|LPSPI_IER_FCIE_MASK
DECL|LPSPI_IER_FCIE_SHIFT|macro|LPSPI_IER_FCIE_SHIFT
DECL|LPSPI_IER_FCIE|macro|LPSPI_IER_FCIE
DECL|LPSPI_IER_RDIE_MASK|macro|LPSPI_IER_RDIE_MASK
DECL|LPSPI_IER_RDIE_SHIFT|macro|LPSPI_IER_RDIE_SHIFT
DECL|LPSPI_IER_RDIE|macro|LPSPI_IER_RDIE
DECL|LPSPI_IER_REIE_MASK|macro|LPSPI_IER_REIE_MASK
DECL|LPSPI_IER_REIE_SHIFT|macro|LPSPI_IER_REIE_SHIFT
DECL|LPSPI_IER_REIE|macro|LPSPI_IER_REIE
DECL|LPSPI_IER_TCIE_MASK|macro|LPSPI_IER_TCIE_MASK
DECL|LPSPI_IER_TCIE_SHIFT|macro|LPSPI_IER_TCIE_SHIFT
DECL|LPSPI_IER_TCIE|macro|LPSPI_IER_TCIE
DECL|LPSPI_IER_TDIE_MASK|macro|LPSPI_IER_TDIE_MASK
DECL|LPSPI_IER_TDIE_SHIFT|macro|LPSPI_IER_TDIE_SHIFT
DECL|LPSPI_IER_TDIE|macro|LPSPI_IER_TDIE
DECL|LPSPI_IER_TEIE_MASK|macro|LPSPI_IER_TEIE_MASK
DECL|LPSPI_IER_TEIE_SHIFT|macro|LPSPI_IER_TEIE_SHIFT
DECL|LPSPI_IER_TEIE|macro|LPSPI_IER_TEIE
DECL|LPSPI_IER_WCIE_MASK|macro|LPSPI_IER_WCIE_MASK
DECL|LPSPI_IER_WCIE_SHIFT|macro|LPSPI_IER_WCIE_SHIFT
DECL|LPSPI_IER_WCIE|macro|LPSPI_IER_WCIE
DECL|LPSPI_IRQS|macro|LPSPI_IRQS
DECL|LPSPI_PARAM_PCSNUM_MASK|macro|LPSPI_PARAM_PCSNUM_MASK
DECL|LPSPI_PARAM_PCSNUM_SHIFT|macro|LPSPI_PARAM_PCSNUM_SHIFT
DECL|LPSPI_PARAM_PCSNUM|macro|LPSPI_PARAM_PCSNUM
DECL|LPSPI_PARAM_RXFIFO_MASK|macro|LPSPI_PARAM_RXFIFO_MASK
DECL|LPSPI_PARAM_RXFIFO_SHIFT|macro|LPSPI_PARAM_RXFIFO_SHIFT
DECL|LPSPI_PARAM_RXFIFO|macro|LPSPI_PARAM_RXFIFO
DECL|LPSPI_PARAM_TXFIFO_MASK|macro|LPSPI_PARAM_TXFIFO_MASK
DECL|LPSPI_PARAM_TXFIFO_SHIFT|macro|LPSPI_PARAM_TXFIFO_SHIFT
DECL|LPSPI_PARAM_TXFIFO|macro|LPSPI_PARAM_TXFIFO
DECL|LPSPI_RDR_DATA_MASK|macro|LPSPI_RDR_DATA_MASK
DECL|LPSPI_RDR_DATA_SHIFT|macro|LPSPI_RDR_DATA_SHIFT
DECL|LPSPI_RDR_DATA|macro|LPSPI_RDR_DATA
DECL|LPSPI_RSR_RXEMPTY_MASK|macro|LPSPI_RSR_RXEMPTY_MASK
DECL|LPSPI_RSR_RXEMPTY_SHIFT|macro|LPSPI_RSR_RXEMPTY_SHIFT
DECL|LPSPI_RSR_RXEMPTY|macro|LPSPI_RSR_RXEMPTY
DECL|LPSPI_RSR_SOF_MASK|macro|LPSPI_RSR_SOF_MASK
DECL|LPSPI_RSR_SOF_SHIFT|macro|LPSPI_RSR_SOF_SHIFT
DECL|LPSPI_RSR_SOF|macro|LPSPI_RSR_SOF
DECL|LPSPI_SR_DMF_MASK|macro|LPSPI_SR_DMF_MASK
DECL|LPSPI_SR_DMF_SHIFT|macro|LPSPI_SR_DMF_SHIFT
DECL|LPSPI_SR_DMF|macro|LPSPI_SR_DMF
DECL|LPSPI_SR_FCF_MASK|macro|LPSPI_SR_FCF_MASK
DECL|LPSPI_SR_FCF_SHIFT|macro|LPSPI_SR_FCF_SHIFT
DECL|LPSPI_SR_FCF|macro|LPSPI_SR_FCF
DECL|LPSPI_SR_MBF_MASK|macro|LPSPI_SR_MBF_MASK
DECL|LPSPI_SR_MBF_SHIFT|macro|LPSPI_SR_MBF_SHIFT
DECL|LPSPI_SR_MBF|macro|LPSPI_SR_MBF
DECL|LPSPI_SR_RDF_MASK|macro|LPSPI_SR_RDF_MASK
DECL|LPSPI_SR_RDF_SHIFT|macro|LPSPI_SR_RDF_SHIFT
DECL|LPSPI_SR_RDF|macro|LPSPI_SR_RDF
DECL|LPSPI_SR_REF_MASK|macro|LPSPI_SR_REF_MASK
DECL|LPSPI_SR_REF_SHIFT|macro|LPSPI_SR_REF_SHIFT
DECL|LPSPI_SR_REF|macro|LPSPI_SR_REF
DECL|LPSPI_SR_TCF_MASK|macro|LPSPI_SR_TCF_MASK
DECL|LPSPI_SR_TCF_SHIFT|macro|LPSPI_SR_TCF_SHIFT
DECL|LPSPI_SR_TCF|macro|LPSPI_SR_TCF
DECL|LPSPI_SR_TDF_MASK|macro|LPSPI_SR_TDF_MASK
DECL|LPSPI_SR_TDF_SHIFT|macro|LPSPI_SR_TDF_SHIFT
DECL|LPSPI_SR_TDF|macro|LPSPI_SR_TDF
DECL|LPSPI_SR_TEF_MASK|macro|LPSPI_SR_TEF_MASK
DECL|LPSPI_SR_TEF_SHIFT|macro|LPSPI_SR_TEF_SHIFT
DECL|LPSPI_SR_TEF|macro|LPSPI_SR_TEF
DECL|LPSPI_SR_WCF_MASK|macro|LPSPI_SR_WCF_MASK
DECL|LPSPI_SR_WCF_SHIFT|macro|LPSPI_SR_WCF_SHIFT
DECL|LPSPI_SR_WCF|macro|LPSPI_SR_WCF
DECL|LPSPI_TCR_BYSW_MASK|macro|LPSPI_TCR_BYSW_MASK
DECL|LPSPI_TCR_BYSW_SHIFT|macro|LPSPI_TCR_BYSW_SHIFT
DECL|LPSPI_TCR_BYSW|macro|LPSPI_TCR_BYSW
DECL|LPSPI_TCR_CONTC_MASK|macro|LPSPI_TCR_CONTC_MASK
DECL|LPSPI_TCR_CONTC_SHIFT|macro|LPSPI_TCR_CONTC_SHIFT
DECL|LPSPI_TCR_CONTC|macro|LPSPI_TCR_CONTC
DECL|LPSPI_TCR_CONT_MASK|macro|LPSPI_TCR_CONT_MASK
DECL|LPSPI_TCR_CONT_SHIFT|macro|LPSPI_TCR_CONT_SHIFT
DECL|LPSPI_TCR_CONT|macro|LPSPI_TCR_CONT
DECL|LPSPI_TCR_CPHA_MASK|macro|LPSPI_TCR_CPHA_MASK
DECL|LPSPI_TCR_CPHA_SHIFT|macro|LPSPI_TCR_CPHA_SHIFT
DECL|LPSPI_TCR_CPHA|macro|LPSPI_TCR_CPHA
DECL|LPSPI_TCR_CPOL_MASK|macro|LPSPI_TCR_CPOL_MASK
DECL|LPSPI_TCR_CPOL_SHIFT|macro|LPSPI_TCR_CPOL_SHIFT
DECL|LPSPI_TCR_CPOL|macro|LPSPI_TCR_CPOL
DECL|LPSPI_TCR_FRAMESZ_MASK|macro|LPSPI_TCR_FRAMESZ_MASK
DECL|LPSPI_TCR_FRAMESZ_SHIFT|macro|LPSPI_TCR_FRAMESZ_SHIFT
DECL|LPSPI_TCR_FRAMESZ|macro|LPSPI_TCR_FRAMESZ
DECL|LPSPI_TCR_LSBF_MASK|macro|LPSPI_TCR_LSBF_MASK
DECL|LPSPI_TCR_LSBF_SHIFT|macro|LPSPI_TCR_LSBF_SHIFT
DECL|LPSPI_TCR_LSBF|macro|LPSPI_TCR_LSBF
DECL|LPSPI_TCR_PCS_MASK|macro|LPSPI_TCR_PCS_MASK
DECL|LPSPI_TCR_PCS_SHIFT|macro|LPSPI_TCR_PCS_SHIFT
DECL|LPSPI_TCR_PCS|macro|LPSPI_TCR_PCS
DECL|LPSPI_TCR_PRESCALE_MASK|macro|LPSPI_TCR_PRESCALE_MASK
DECL|LPSPI_TCR_PRESCALE_SHIFT|macro|LPSPI_TCR_PRESCALE_SHIFT
DECL|LPSPI_TCR_PRESCALE|macro|LPSPI_TCR_PRESCALE
DECL|LPSPI_TCR_RXMSK_MASK|macro|LPSPI_TCR_RXMSK_MASK
DECL|LPSPI_TCR_RXMSK_SHIFT|macro|LPSPI_TCR_RXMSK_SHIFT
DECL|LPSPI_TCR_RXMSK|macro|LPSPI_TCR_RXMSK
DECL|LPSPI_TCR_TXMSK_MASK|macro|LPSPI_TCR_TXMSK_MASK
DECL|LPSPI_TCR_TXMSK_SHIFT|macro|LPSPI_TCR_TXMSK_SHIFT
DECL|LPSPI_TCR_TXMSK|macro|LPSPI_TCR_TXMSK
DECL|LPSPI_TCR_WIDTH_MASK|macro|LPSPI_TCR_WIDTH_MASK
DECL|LPSPI_TCR_WIDTH_SHIFT|macro|LPSPI_TCR_WIDTH_SHIFT
DECL|LPSPI_TCR_WIDTH|macro|LPSPI_TCR_WIDTH
DECL|LPSPI_TDR_DATA_MASK|macro|LPSPI_TDR_DATA_MASK
DECL|LPSPI_TDR_DATA_SHIFT|macro|LPSPI_TDR_DATA_SHIFT
DECL|LPSPI_TDR_DATA|macro|LPSPI_TDR_DATA
DECL|LPSPI_Type|typedef|} LPSPI_Type;
DECL|LPSPI_VERID_FEATURE_MASK|macro|LPSPI_VERID_FEATURE_MASK
DECL|LPSPI_VERID_FEATURE_SHIFT|macro|LPSPI_VERID_FEATURE_SHIFT
DECL|LPSPI_VERID_FEATURE|macro|LPSPI_VERID_FEATURE
DECL|LPSPI_VERID_MAJOR_MASK|macro|LPSPI_VERID_MAJOR_MASK
DECL|LPSPI_VERID_MAJOR_SHIFT|macro|LPSPI_VERID_MAJOR_SHIFT
DECL|LPSPI_VERID_MAJOR|macro|LPSPI_VERID_MAJOR
DECL|LPSPI_VERID_MINOR_MASK|macro|LPSPI_VERID_MINOR_MASK
DECL|LPSPI_VERID_MINOR_SHIFT|macro|LPSPI_VERID_MINOR_SHIFT
DECL|LPSPI_VERID_MINOR|macro|LPSPI_VERID_MINOR
DECL|LPSRTCLR|member|__IO uint32_t LPSRTCLR; /**< SNVS_LP Secure Real Time Counter LSB Register, offset: 0x54 */
DECL|LPSRTCMR|member|__IO uint32_t LPSRTCMR; /**< SNVS_LP Secure Real Time Counter MSB Register, offset: 0x50 */
DECL|LPSR|member|__IO uint32_t LPSR; /**< SNVS_LP Status Register, offset: 0x4C */
DECL|LPSVCR|member|__IO uint32_t LPSVCR; /**< SNVS_LP Security Violation Control Register, offset: 0x40 */
DECL|LPTAR|member|__IO uint32_t LPTAR; /**< SNVS_LP Time Alarm Register, offset: 0x58 */
DECL|LPTDCR|member|__IO uint32_t LPTDCR; /**< SNVS_LP Tamper Detectors Configuration Register, offset: 0x48 */
DECL|LPUART1_BASE|macro|LPUART1_BASE
DECL|LPUART1_IRQn|enumerator|LPUART1_IRQn = 20, /**< LPUART1 TX interrupt and RX interrupt */
DECL|LPUART1|macro|LPUART1
DECL|LPUART2_BASE|macro|LPUART2_BASE
DECL|LPUART2_IRQn|enumerator|LPUART2_IRQn = 21, /**< LPUART2 TX interrupt and RX interrupt */
DECL|LPUART2|macro|LPUART2
DECL|LPUART3_BASE|macro|LPUART3_BASE
DECL|LPUART3_IRQn|enumerator|LPUART3_IRQn = 22, /**< LPUART3 TX interrupt and RX interrupt */
DECL|LPUART3|macro|LPUART3
DECL|LPUART4_BASE|macro|LPUART4_BASE
DECL|LPUART4_IRQn|enumerator|LPUART4_IRQn = 23, /**< LPUART4 TX interrupt and RX interrupt */
DECL|LPUART4|macro|LPUART4
DECL|LPUART5_BASE|macro|LPUART5_BASE
DECL|LPUART5_IRQn|enumerator|LPUART5_IRQn = 24, /**< LPUART5 TX interrupt and RX interrupt */
DECL|LPUART5|macro|LPUART5
DECL|LPUART6_BASE|macro|LPUART6_BASE
DECL|LPUART6_IRQn|enumerator|LPUART6_IRQn = 25, /**< LPUART6 TX interrupt and RX interrupt */
DECL|LPUART6|macro|LPUART6
DECL|LPUART7_BASE|macro|LPUART7_BASE
DECL|LPUART7_IRQn|enumerator|LPUART7_IRQn = 26, /**< LPUART7 TX interrupt and RX interrupt */
DECL|LPUART7|macro|LPUART7
DECL|LPUART8_BASE|macro|LPUART8_BASE
DECL|LPUART8_IRQn|enumerator|LPUART8_IRQn = 27, /**< LPUART8 TX interrupt and RX interrupt */
DECL|LPUART8|macro|LPUART8
DECL|LPUART_BASE_ADDRS|macro|LPUART_BASE_ADDRS
DECL|LPUART_BASE_PTRS|macro|LPUART_BASE_PTRS
DECL|LPUART_BAUD_BOTHEDGE_MASK|macro|LPUART_BAUD_BOTHEDGE_MASK
DECL|LPUART_BAUD_BOTHEDGE_SHIFT|macro|LPUART_BAUD_BOTHEDGE_SHIFT
DECL|LPUART_BAUD_BOTHEDGE|macro|LPUART_BAUD_BOTHEDGE
DECL|LPUART_BAUD_LBKDIE_MASK|macro|LPUART_BAUD_LBKDIE_MASK
DECL|LPUART_BAUD_LBKDIE_SHIFT|macro|LPUART_BAUD_LBKDIE_SHIFT
DECL|LPUART_BAUD_LBKDIE|macro|LPUART_BAUD_LBKDIE
DECL|LPUART_BAUD_M10_MASK|macro|LPUART_BAUD_M10_MASK
DECL|LPUART_BAUD_M10_SHIFT|macro|LPUART_BAUD_M10_SHIFT
DECL|LPUART_BAUD_M10|macro|LPUART_BAUD_M10
DECL|LPUART_BAUD_MAEN1_MASK|macro|LPUART_BAUD_MAEN1_MASK
DECL|LPUART_BAUD_MAEN1_SHIFT|macro|LPUART_BAUD_MAEN1_SHIFT
DECL|LPUART_BAUD_MAEN1|macro|LPUART_BAUD_MAEN1
DECL|LPUART_BAUD_MAEN2_MASK|macro|LPUART_BAUD_MAEN2_MASK
DECL|LPUART_BAUD_MAEN2_SHIFT|macro|LPUART_BAUD_MAEN2_SHIFT
DECL|LPUART_BAUD_MAEN2|macro|LPUART_BAUD_MAEN2
DECL|LPUART_BAUD_MATCFG_MASK|macro|LPUART_BAUD_MATCFG_MASK
DECL|LPUART_BAUD_MATCFG_SHIFT|macro|LPUART_BAUD_MATCFG_SHIFT
DECL|LPUART_BAUD_MATCFG|macro|LPUART_BAUD_MATCFG
DECL|LPUART_BAUD_OSR_MASK|macro|LPUART_BAUD_OSR_MASK
DECL|LPUART_BAUD_OSR_SHIFT|macro|LPUART_BAUD_OSR_SHIFT
DECL|LPUART_BAUD_OSR|macro|LPUART_BAUD_OSR
DECL|LPUART_BAUD_RDMAE_MASK|macro|LPUART_BAUD_RDMAE_MASK
DECL|LPUART_BAUD_RDMAE_SHIFT|macro|LPUART_BAUD_RDMAE_SHIFT
DECL|LPUART_BAUD_RDMAE|macro|LPUART_BAUD_RDMAE
DECL|LPUART_BAUD_RESYNCDIS_MASK|macro|LPUART_BAUD_RESYNCDIS_MASK
DECL|LPUART_BAUD_RESYNCDIS_SHIFT|macro|LPUART_BAUD_RESYNCDIS_SHIFT
DECL|LPUART_BAUD_RESYNCDIS|macro|LPUART_BAUD_RESYNCDIS
DECL|LPUART_BAUD_RXEDGIE_MASK|macro|LPUART_BAUD_RXEDGIE_MASK
DECL|LPUART_BAUD_RXEDGIE_SHIFT|macro|LPUART_BAUD_RXEDGIE_SHIFT
DECL|LPUART_BAUD_RXEDGIE|macro|LPUART_BAUD_RXEDGIE
DECL|LPUART_BAUD_SBNS_MASK|macro|LPUART_BAUD_SBNS_MASK
DECL|LPUART_BAUD_SBNS_SHIFT|macro|LPUART_BAUD_SBNS_SHIFT
DECL|LPUART_BAUD_SBNS|macro|LPUART_BAUD_SBNS
DECL|LPUART_BAUD_SBR_MASK|macro|LPUART_BAUD_SBR_MASK
DECL|LPUART_BAUD_SBR_SHIFT|macro|LPUART_BAUD_SBR_SHIFT
DECL|LPUART_BAUD_SBR|macro|LPUART_BAUD_SBR
DECL|LPUART_BAUD_TDMAE_MASK|macro|LPUART_BAUD_TDMAE_MASK
DECL|LPUART_BAUD_TDMAE_SHIFT|macro|LPUART_BAUD_TDMAE_SHIFT
DECL|LPUART_BAUD_TDMAE|macro|LPUART_BAUD_TDMAE
DECL|LPUART_CTRL_DOZEEN_MASK|macro|LPUART_CTRL_DOZEEN_MASK
DECL|LPUART_CTRL_DOZEEN_SHIFT|macro|LPUART_CTRL_DOZEEN_SHIFT
DECL|LPUART_CTRL_DOZEEN|macro|LPUART_CTRL_DOZEEN
DECL|LPUART_CTRL_FEIE_MASK|macro|LPUART_CTRL_FEIE_MASK
DECL|LPUART_CTRL_FEIE_SHIFT|macro|LPUART_CTRL_FEIE_SHIFT
DECL|LPUART_CTRL_FEIE|macro|LPUART_CTRL_FEIE
DECL|LPUART_CTRL_IDLECFG_MASK|macro|LPUART_CTRL_IDLECFG_MASK
DECL|LPUART_CTRL_IDLECFG_SHIFT|macro|LPUART_CTRL_IDLECFG_SHIFT
DECL|LPUART_CTRL_IDLECFG|macro|LPUART_CTRL_IDLECFG
DECL|LPUART_CTRL_ILIE_MASK|macro|LPUART_CTRL_ILIE_MASK
DECL|LPUART_CTRL_ILIE_SHIFT|macro|LPUART_CTRL_ILIE_SHIFT
DECL|LPUART_CTRL_ILIE|macro|LPUART_CTRL_ILIE
DECL|LPUART_CTRL_ILT_MASK|macro|LPUART_CTRL_ILT_MASK
DECL|LPUART_CTRL_ILT_SHIFT|macro|LPUART_CTRL_ILT_SHIFT
DECL|LPUART_CTRL_ILT|macro|LPUART_CTRL_ILT
DECL|LPUART_CTRL_LOOPS_MASK|macro|LPUART_CTRL_LOOPS_MASK
DECL|LPUART_CTRL_LOOPS_SHIFT|macro|LPUART_CTRL_LOOPS_SHIFT
DECL|LPUART_CTRL_LOOPS|macro|LPUART_CTRL_LOOPS
DECL|LPUART_CTRL_M7_MASK|macro|LPUART_CTRL_M7_MASK
DECL|LPUART_CTRL_M7_SHIFT|macro|LPUART_CTRL_M7_SHIFT
DECL|LPUART_CTRL_M7|macro|LPUART_CTRL_M7
DECL|LPUART_CTRL_MA1IE_MASK|macro|LPUART_CTRL_MA1IE_MASK
DECL|LPUART_CTRL_MA1IE_SHIFT|macro|LPUART_CTRL_MA1IE_SHIFT
DECL|LPUART_CTRL_MA1IE|macro|LPUART_CTRL_MA1IE
DECL|LPUART_CTRL_MA2IE_MASK|macro|LPUART_CTRL_MA2IE_MASK
DECL|LPUART_CTRL_MA2IE_SHIFT|macro|LPUART_CTRL_MA2IE_SHIFT
DECL|LPUART_CTRL_MA2IE|macro|LPUART_CTRL_MA2IE
DECL|LPUART_CTRL_M_MASK|macro|LPUART_CTRL_M_MASK
DECL|LPUART_CTRL_M_SHIFT|macro|LPUART_CTRL_M_SHIFT
DECL|LPUART_CTRL_M|macro|LPUART_CTRL_M
DECL|LPUART_CTRL_NEIE_MASK|macro|LPUART_CTRL_NEIE_MASK
DECL|LPUART_CTRL_NEIE_SHIFT|macro|LPUART_CTRL_NEIE_SHIFT
DECL|LPUART_CTRL_NEIE|macro|LPUART_CTRL_NEIE
DECL|LPUART_CTRL_ORIE_MASK|macro|LPUART_CTRL_ORIE_MASK
DECL|LPUART_CTRL_ORIE_SHIFT|macro|LPUART_CTRL_ORIE_SHIFT
DECL|LPUART_CTRL_ORIE|macro|LPUART_CTRL_ORIE
DECL|LPUART_CTRL_PEIE_MASK|macro|LPUART_CTRL_PEIE_MASK
DECL|LPUART_CTRL_PEIE_SHIFT|macro|LPUART_CTRL_PEIE_SHIFT
DECL|LPUART_CTRL_PEIE|macro|LPUART_CTRL_PEIE
DECL|LPUART_CTRL_PE_MASK|macro|LPUART_CTRL_PE_MASK
DECL|LPUART_CTRL_PE_SHIFT|macro|LPUART_CTRL_PE_SHIFT
DECL|LPUART_CTRL_PE|macro|LPUART_CTRL_PE
DECL|LPUART_CTRL_PT_MASK|macro|LPUART_CTRL_PT_MASK
DECL|LPUART_CTRL_PT_SHIFT|macro|LPUART_CTRL_PT_SHIFT
DECL|LPUART_CTRL_PT|macro|LPUART_CTRL_PT
DECL|LPUART_CTRL_R8T9_MASK|macro|LPUART_CTRL_R8T9_MASK
DECL|LPUART_CTRL_R8T9_SHIFT|macro|LPUART_CTRL_R8T9_SHIFT
DECL|LPUART_CTRL_R8T9|macro|LPUART_CTRL_R8T9
DECL|LPUART_CTRL_R9T8_MASK|macro|LPUART_CTRL_R9T8_MASK
DECL|LPUART_CTRL_R9T8_SHIFT|macro|LPUART_CTRL_R9T8_SHIFT
DECL|LPUART_CTRL_R9T8|macro|LPUART_CTRL_R9T8
DECL|LPUART_CTRL_RE_MASK|macro|LPUART_CTRL_RE_MASK
DECL|LPUART_CTRL_RE_SHIFT|macro|LPUART_CTRL_RE_SHIFT
DECL|LPUART_CTRL_RE|macro|LPUART_CTRL_RE
DECL|LPUART_CTRL_RIE_MASK|macro|LPUART_CTRL_RIE_MASK
DECL|LPUART_CTRL_RIE_SHIFT|macro|LPUART_CTRL_RIE_SHIFT
DECL|LPUART_CTRL_RIE|macro|LPUART_CTRL_RIE
DECL|LPUART_CTRL_RSRC_MASK|macro|LPUART_CTRL_RSRC_MASK
DECL|LPUART_CTRL_RSRC_SHIFT|macro|LPUART_CTRL_RSRC_SHIFT
DECL|LPUART_CTRL_RSRC|macro|LPUART_CTRL_RSRC
DECL|LPUART_CTRL_RWU_MASK|macro|LPUART_CTRL_RWU_MASK
DECL|LPUART_CTRL_RWU_SHIFT|macro|LPUART_CTRL_RWU_SHIFT
DECL|LPUART_CTRL_RWU|macro|LPUART_CTRL_RWU
DECL|LPUART_CTRL_SBK_MASK|macro|LPUART_CTRL_SBK_MASK
DECL|LPUART_CTRL_SBK_SHIFT|macro|LPUART_CTRL_SBK_SHIFT
DECL|LPUART_CTRL_SBK|macro|LPUART_CTRL_SBK
DECL|LPUART_CTRL_TCIE_MASK|macro|LPUART_CTRL_TCIE_MASK
DECL|LPUART_CTRL_TCIE_SHIFT|macro|LPUART_CTRL_TCIE_SHIFT
DECL|LPUART_CTRL_TCIE|macro|LPUART_CTRL_TCIE
DECL|LPUART_CTRL_TE_MASK|macro|LPUART_CTRL_TE_MASK
DECL|LPUART_CTRL_TE_SHIFT|macro|LPUART_CTRL_TE_SHIFT
DECL|LPUART_CTRL_TE|macro|LPUART_CTRL_TE
DECL|LPUART_CTRL_TIE_MASK|macro|LPUART_CTRL_TIE_MASK
DECL|LPUART_CTRL_TIE_SHIFT|macro|LPUART_CTRL_TIE_SHIFT
DECL|LPUART_CTRL_TIE|macro|LPUART_CTRL_TIE
DECL|LPUART_CTRL_TXDIR_MASK|macro|LPUART_CTRL_TXDIR_MASK
DECL|LPUART_CTRL_TXDIR_SHIFT|macro|LPUART_CTRL_TXDIR_SHIFT
DECL|LPUART_CTRL_TXDIR|macro|LPUART_CTRL_TXDIR
DECL|LPUART_CTRL_TXINV_MASK|macro|LPUART_CTRL_TXINV_MASK
DECL|LPUART_CTRL_TXINV_SHIFT|macro|LPUART_CTRL_TXINV_SHIFT
DECL|LPUART_CTRL_TXINV|macro|LPUART_CTRL_TXINV
DECL|LPUART_CTRL_WAKE_MASK|macro|LPUART_CTRL_WAKE_MASK
DECL|LPUART_CTRL_WAKE_SHIFT|macro|LPUART_CTRL_WAKE_SHIFT
DECL|LPUART_CTRL_WAKE|macro|LPUART_CTRL_WAKE
DECL|LPUART_DATA_FRETSC_MASK|macro|LPUART_DATA_FRETSC_MASK
DECL|LPUART_DATA_FRETSC_SHIFT|macro|LPUART_DATA_FRETSC_SHIFT
DECL|LPUART_DATA_FRETSC|macro|LPUART_DATA_FRETSC
DECL|LPUART_DATA_IDLINE_MASK|macro|LPUART_DATA_IDLINE_MASK
DECL|LPUART_DATA_IDLINE_SHIFT|macro|LPUART_DATA_IDLINE_SHIFT
DECL|LPUART_DATA_IDLINE|macro|LPUART_DATA_IDLINE
DECL|LPUART_DATA_NOISY_MASK|macro|LPUART_DATA_NOISY_MASK
DECL|LPUART_DATA_NOISY_SHIFT|macro|LPUART_DATA_NOISY_SHIFT
DECL|LPUART_DATA_NOISY|macro|LPUART_DATA_NOISY
DECL|LPUART_DATA_PARITYE_MASK|macro|LPUART_DATA_PARITYE_MASK
DECL|LPUART_DATA_PARITYE_SHIFT|macro|LPUART_DATA_PARITYE_SHIFT
DECL|LPUART_DATA_PARITYE|macro|LPUART_DATA_PARITYE
DECL|LPUART_DATA_R0T0_MASK|macro|LPUART_DATA_R0T0_MASK
DECL|LPUART_DATA_R0T0_SHIFT|macro|LPUART_DATA_R0T0_SHIFT
DECL|LPUART_DATA_R0T0|macro|LPUART_DATA_R0T0
DECL|LPUART_DATA_R1T1_MASK|macro|LPUART_DATA_R1T1_MASK
DECL|LPUART_DATA_R1T1_SHIFT|macro|LPUART_DATA_R1T1_SHIFT
DECL|LPUART_DATA_R1T1|macro|LPUART_DATA_R1T1
DECL|LPUART_DATA_R2T2_MASK|macro|LPUART_DATA_R2T2_MASK
DECL|LPUART_DATA_R2T2_SHIFT|macro|LPUART_DATA_R2T2_SHIFT
DECL|LPUART_DATA_R2T2|macro|LPUART_DATA_R2T2
DECL|LPUART_DATA_R3T3_MASK|macro|LPUART_DATA_R3T3_MASK
DECL|LPUART_DATA_R3T3_SHIFT|macro|LPUART_DATA_R3T3_SHIFT
DECL|LPUART_DATA_R3T3|macro|LPUART_DATA_R3T3
DECL|LPUART_DATA_R4T4_MASK|macro|LPUART_DATA_R4T4_MASK
DECL|LPUART_DATA_R4T4_SHIFT|macro|LPUART_DATA_R4T4_SHIFT
DECL|LPUART_DATA_R4T4|macro|LPUART_DATA_R4T4
DECL|LPUART_DATA_R5T5_MASK|macro|LPUART_DATA_R5T5_MASK
DECL|LPUART_DATA_R5T5_SHIFT|macro|LPUART_DATA_R5T5_SHIFT
DECL|LPUART_DATA_R5T5|macro|LPUART_DATA_R5T5
DECL|LPUART_DATA_R6T6_MASK|macro|LPUART_DATA_R6T6_MASK
DECL|LPUART_DATA_R6T6_SHIFT|macro|LPUART_DATA_R6T6_SHIFT
DECL|LPUART_DATA_R6T6|macro|LPUART_DATA_R6T6
DECL|LPUART_DATA_R7T7_MASK|macro|LPUART_DATA_R7T7_MASK
DECL|LPUART_DATA_R7T7_SHIFT|macro|LPUART_DATA_R7T7_SHIFT
DECL|LPUART_DATA_R7T7|macro|LPUART_DATA_R7T7
DECL|LPUART_DATA_R8T8_MASK|macro|LPUART_DATA_R8T8_MASK
DECL|LPUART_DATA_R8T8_SHIFT|macro|LPUART_DATA_R8T8_SHIFT
DECL|LPUART_DATA_R8T8|macro|LPUART_DATA_R8T8
DECL|LPUART_DATA_R9T9_MASK|macro|LPUART_DATA_R9T9_MASK
DECL|LPUART_DATA_R9T9_SHIFT|macro|LPUART_DATA_R9T9_SHIFT
DECL|LPUART_DATA_R9T9|macro|LPUART_DATA_R9T9
DECL|LPUART_DATA_RXEMPT_MASK|macro|LPUART_DATA_RXEMPT_MASK
DECL|LPUART_DATA_RXEMPT_SHIFT|macro|LPUART_DATA_RXEMPT_SHIFT
DECL|LPUART_DATA_RXEMPT|macro|LPUART_DATA_RXEMPT
DECL|LPUART_FIFO_RXEMPT_MASK|macro|LPUART_FIFO_RXEMPT_MASK
DECL|LPUART_FIFO_RXEMPT_SHIFT|macro|LPUART_FIFO_RXEMPT_SHIFT
DECL|LPUART_FIFO_RXEMPT|macro|LPUART_FIFO_RXEMPT
DECL|LPUART_FIFO_RXFE_MASK|macro|LPUART_FIFO_RXFE_MASK
DECL|LPUART_FIFO_RXFE_SHIFT|macro|LPUART_FIFO_RXFE_SHIFT
DECL|LPUART_FIFO_RXFE|macro|LPUART_FIFO_RXFE
DECL|LPUART_FIFO_RXFIFOSIZE_MASK|macro|LPUART_FIFO_RXFIFOSIZE_MASK
DECL|LPUART_FIFO_RXFIFOSIZE_SHIFT|macro|LPUART_FIFO_RXFIFOSIZE_SHIFT
DECL|LPUART_FIFO_RXFIFOSIZE|macro|LPUART_FIFO_RXFIFOSIZE
DECL|LPUART_FIFO_RXFLUSH_MASK|macro|LPUART_FIFO_RXFLUSH_MASK
DECL|LPUART_FIFO_RXFLUSH_SHIFT|macro|LPUART_FIFO_RXFLUSH_SHIFT
DECL|LPUART_FIFO_RXFLUSH|macro|LPUART_FIFO_RXFLUSH
DECL|LPUART_FIFO_RXIDEN_MASK|macro|LPUART_FIFO_RXIDEN_MASK
DECL|LPUART_FIFO_RXIDEN_SHIFT|macro|LPUART_FIFO_RXIDEN_SHIFT
DECL|LPUART_FIFO_RXIDEN|macro|LPUART_FIFO_RXIDEN
DECL|LPUART_FIFO_RXUFE_MASK|macro|LPUART_FIFO_RXUFE_MASK
DECL|LPUART_FIFO_RXUFE_SHIFT|macro|LPUART_FIFO_RXUFE_SHIFT
DECL|LPUART_FIFO_RXUFE|macro|LPUART_FIFO_RXUFE
DECL|LPUART_FIFO_RXUF_MASK|macro|LPUART_FIFO_RXUF_MASK
DECL|LPUART_FIFO_RXUF_SHIFT|macro|LPUART_FIFO_RXUF_SHIFT
DECL|LPUART_FIFO_RXUF|macro|LPUART_FIFO_RXUF
DECL|LPUART_FIFO_TXEMPT_MASK|macro|LPUART_FIFO_TXEMPT_MASK
DECL|LPUART_FIFO_TXEMPT_SHIFT|macro|LPUART_FIFO_TXEMPT_SHIFT
DECL|LPUART_FIFO_TXEMPT|macro|LPUART_FIFO_TXEMPT
DECL|LPUART_FIFO_TXFE_MASK|macro|LPUART_FIFO_TXFE_MASK
DECL|LPUART_FIFO_TXFE_SHIFT|macro|LPUART_FIFO_TXFE_SHIFT
DECL|LPUART_FIFO_TXFE|macro|LPUART_FIFO_TXFE
DECL|LPUART_FIFO_TXFIFOSIZE_MASK|macro|LPUART_FIFO_TXFIFOSIZE_MASK
DECL|LPUART_FIFO_TXFIFOSIZE_SHIFT|macro|LPUART_FIFO_TXFIFOSIZE_SHIFT
DECL|LPUART_FIFO_TXFIFOSIZE|macro|LPUART_FIFO_TXFIFOSIZE
DECL|LPUART_FIFO_TXFLUSH_MASK|macro|LPUART_FIFO_TXFLUSH_MASK
DECL|LPUART_FIFO_TXFLUSH_SHIFT|macro|LPUART_FIFO_TXFLUSH_SHIFT
DECL|LPUART_FIFO_TXFLUSH|macro|LPUART_FIFO_TXFLUSH
DECL|LPUART_FIFO_TXOFE_MASK|macro|LPUART_FIFO_TXOFE_MASK
DECL|LPUART_FIFO_TXOFE_SHIFT|macro|LPUART_FIFO_TXOFE_SHIFT
DECL|LPUART_FIFO_TXOFE|macro|LPUART_FIFO_TXOFE
DECL|LPUART_FIFO_TXOF_MASK|macro|LPUART_FIFO_TXOF_MASK
DECL|LPUART_FIFO_TXOF_SHIFT|macro|LPUART_FIFO_TXOF_SHIFT
DECL|LPUART_FIFO_TXOF|macro|LPUART_FIFO_TXOF
DECL|LPUART_GLOBAL_RST_MASK|macro|LPUART_GLOBAL_RST_MASK
DECL|LPUART_GLOBAL_RST_SHIFT|macro|LPUART_GLOBAL_RST_SHIFT
DECL|LPUART_GLOBAL_RST|macro|LPUART_GLOBAL_RST
DECL|LPUART_MATCH_MA1_MASK|macro|LPUART_MATCH_MA1_MASK
DECL|LPUART_MATCH_MA1_SHIFT|macro|LPUART_MATCH_MA1_SHIFT
DECL|LPUART_MATCH_MA1|macro|LPUART_MATCH_MA1
DECL|LPUART_MATCH_MA2_MASK|macro|LPUART_MATCH_MA2_MASK
DECL|LPUART_MATCH_MA2_SHIFT|macro|LPUART_MATCH_MA2_SHIFT
DECL|LPUART_MATCH_MA2|macro|LPUART_MATCH_MA2
DECL|LPUART_MODIR_IREN_MASK|macro|LPUART_MODIR_IREN_MASK
DECL|LPUART_MODIR_IREN_SHIFT|macro|LPUART_MODIR_IREN_SHIFT
DECL|LPUART_MODIR_IREN|macro|LPUART_MODIR_IREN
DECL|LPUART_MODIR_RTSWATER_MASK|macro|LPUART_MODIR_RTSWATER_MASK
DECL|LPUART_MODIR_RTSWATER_SHIFT|macro|LPUART_MODIR_RTSWATER_SHIFT
DECL|LPUART_MODIR_RTSWATER|macro|LPUART_MODIR_RTSWATER
DECL|LPUART_MODIR_RXRTSE_MASK|macro|LPUART_MODIR_RXRTSE_MASK
DECL|LPUART_MODIR_RXRTSE_SHIFT|macro|LPUART_MODIR_RXRTSE_SHIFT
DECL|LPUART_MODIR_RXRTSE|macro|LPUART_MODIR_RXRTSE
DECL|LPUART_MODIR_TNP_MASK|macro|LPUART_MODIR_TNP_MASK
DECL|LPUART_MODIR_TNP_SHIFT|macro|LPUART_MODIR_TNP_SHIFT
DECL|LPUART_MODIR_TNP|macro|LPUART_MODIR_TNP
DECL|LPUART_MODIR_TXCTSC_MASK|macro|LPUART_MODIR_TXCTSC_MASK
DECL|LPUART_MODIR_TXCTSC_SHIFT|macro|LPUART_MODIR_TXCTSC_SHIFT
DECL|LPUART_MODIR_TXCTSC|macro|LPUART_MODIR_TXCTSC
DECL|LPUART_MODIR_TXCTSE_MASK|macro|LPUART_MODIR_TXCTSE_MASK
DECL|LPUART_MODIR_TXCTSE_SHIFT|macro|LPUART_MODIR_TXCTSE_SHIFT
DECL|LPUART_MODIR_TXCTSE|macro|LPUART_MODIR_TXCTSE
DECL|LPUART_MODIR_TXCTSSRC_MASK|macro|LPUART_MODIR_TXCTSSRC_MASK
DECL|LPUART_MODIR_TXCTSSRC_SHIFT|macro|LPUART_MODIR_TXCTSSRC_SHIFT
DECL|LPUART_MODIR_TXCTSSRC|macro|LPUART_MODIR_TXCTSSRC
DECL|LPUART_MODIR_TXRTSE_MASK|macro|LPUART_MODIR_TXRTSE_MASK
DECL|LPUART_MODIR_TXRTSE_SHIFT|macro|LPUART_MODIR_TXRTSE_SHIFT
DECL|LPUART_MODIR_TXRTSE|macro|LPUART_MODIR_TXRTSE
DECL|LPUART_MODIR_TXRTSPOL_MASK|macro|LPUART_MODIR_TXRTSPOL_MASK
DECL|LPUART_MODIR_TXRTSPOL_SHIFT|macro|LPUART_MODIR_TXRTSPOL_SHIFT
DECL|LPUART_MODIR_TXRTSPOL|macro|LPUART_MODIR_TXRTSPOL
DECL|LPUART_PARAM_RXFIFO_MASK|macro|LPUART_PARAM_RXFIFO_MASK
DECL|LPUART_PARAM_RXFIFO_SHIFT|macro|LPUART_PARAM_RXFIFO_SHIFT
DECL|LPUART_PARAM_RXFIFO|macro|LPUART_PARAM_RXFIFO
DECL|LPUART_PARAM_TXFIFO_MASK|macro|LPUART_PARAM_TXFIFO_MASK
DECL|LPUART_PARAM_TXFIFO_SHIFT|macro|LPUART_PARAM_TXFIFO_SHIFT
DECL|LPUART_PARAM_TXFIFO|macro|LPUART_PARAM_TXFIFO
DECL|LPUART_PINCFG_TRGSEL_MASK|macro|LPUART_PINCFG_TRGSEL_MASK
DECL|LPUART_PINCFG_TRGSEL_SHIFT|macro|LPUART_PINCFG_TRGSEL_SHIFT
DECL|LPUART_PINCFG_TRGSEL|macro|LPUART_PINCFG_TRGSEL
DECL|LPUART_RX_TX_IRQS|macro|LPUART_RX_TX_IRQS
DECL|LPUART_STAT_BRK13_MASK|macro|LPUART_STAT_BRK13_MASK
DECL|LPUART_STAT_BRK13_SHIFT|macro|LPUART_STAT_BRK13_SHIFT
DECL|LPUART_STAT_BRK13|macro|LPUART_STAT_BRK13
DECL|LPUART_STAT_FE_MASK|macro|LPUART_STAT_FE_MASK
DECL|LPUART_STAT_FE_SHIFT|macro|LPUART_STAT_FE_SHIFT
DECL|LPUART_STAT_FE|macro|LPUART_STAT_FE
DECL|LPUART_STAT_IDLE_MASK|macro|LPUART_STAT_IDLE_MASK
DECL|LPUART_STAT_IDLE_SHIFT|macro|LPUART_STAT_IDLE_SHIFT
DECL|LPUART_STAT_IDLE|macro|LPUART_STAT_IDLE
DECL|LPUART_STAT_LBKDE_MASK|macro|LPUART_STAT_LBKDE_MASK
DECL|LPUART_STAT_LBKDE_SHIFT|macro|LPUART_STAT_LBKDE_SHIFT
DECL|LPUART_STAT_LBKDE|macro|LPUART_STAT_LBKDE
DECL|LPUART_STAT_LBKDIF_MASK|macro|LPUART_STAT_LBKDIF_MASK
DECL|LPUART_STAT_LBKDIF_SHIFT|macro|LPUART_STAT_LBKDIF_SHIFT
DECL|LPUART_STAT_LBKDIF|macro|LPUART_STAT_LBKDIF
DECL|LPUART_STAT_MA1F_MASK|macro|LPUART_STAT_MA1F_MASK
DECL|LPUART_STAT_MA1F_SHIFT|macro|LPUART_STAT_MA1F_SHIFT
DECL|LPUART_STAT_MA1F|macro|LPUART_STAT_MA1F
DECL|LPUART_STAT_MA2F_MASK|macro|LPUART_STAT_MA2F_MASK
DECL|LPUART_STAT_MA2F_SHIFT|macro|LPUART_STAT_MA2F_SHIFT
DECL|LPUART_STAT_MA2F|macro|LPUART_STAT_MA2F
DECL|LPUART_STAT_MSBF_MASK|macro|LPUART_STAT_MSBF_MASK
DECL|LPUART_STAT_MSBF_SHIFT|macro|LPUART_STAT_MSBF_SHIFT
DECL|LPUART_STAT_MSBF|macro|LPUART_STAT_MSBF
DECL|LPUART_STAT_NF_MASK|macro|LPUART_STAT_NF_MASK
DECL|LPUART_STAT_NF_SHIFT|macro|LPUART_STAT_NF_SHIFT
DECL|LPUART_STAT_NF|macro|LPUART_STAT_NF
DECL|LPUART_STAT_OR_MASK|macro|LPUART_STAT_OR_MASK
DECL|LPUART_STAT_OR_SHIFT|macro|LPUART_STAT_OR_SHIFT
DECL|LPUART_STAT_OR|macro|LPUART_STAT_OR
DECL|LPUART_STAT_PF_MASK|macro|LPUART_STAT_PF_MASK
DECL|LPUART_STAT_PF_SHIFT|macro|LPUART_STAT_PF_SHIFT
DECL|LPUART_STAT_PF|macro|LPUART_STAT_PF
DECL|LPUART_STAT_RAF_MASK|macro|LPUART_STAT_RAF_MASK
DECL|LPUART_STAT_RAF_SHIFT|macro|LPUART_STAT_RAF_SHIFT
DECL|LPUART_STAT_RAF|macro|LPUART_STAT_RAF
DECL|LPUART_STAT_RDRF_MASK|macro|LPUART_STAT_RDRF_MASK
DECL|LPUART_STAT_RDRF_SHIFT|macro|LPUART_STAT_RDRF_SHIFT
DECL|LPUART_STAT_RDRF|macro|LPUART_STAT_RDRF
DECL|LPUART_STAT_RWUID_MASK|macro|LPUART_STAT_RWUID_MASK
DECL|LPUART_STAT_RWUID_SHIFT|macro|LPUART_STAT_RWUID_SHIFT
DECL|LPUART_STAT_RWUID|macro|LPUART_STAT_RWUID
DECL|LPUART_STAT_RXEDGIF_MASK|macro|LPUART_STAT_RXEDGIF_MASK
DECL|LPUART_STAT_RXEDGIF_SHIFT|macro|LPUART_STAT_RXEDGIF_SHIFT
DECL|LPUART_STAT_RXEDGIF|macro|LPUART_STAT_RXEDGIF
DECL|LPUART_STAT_RXINV_MASK|macro|LPUART_STAT_RXINV_MASK
DECL|LPUART_STAT_RXINV_SHIFT|macro|LPUART_STAT_RXINV_SHIFT
DECL|LPUART_STAT_RXINV|macro|LPUART_STAT_RXINV
DECL|LPUART_STAT_TC_MASK|macro|LPUART_STAT_TC_MASK
DECL|LPUART_STAT_TC_SHIFT|macro|LPUART_STAT_TC_SHIFT
DECL|LPUART_STAT_TC|macro|LPUART_STAT_TC
DECL|LPUART_STAT_TDRE_MASK|macro|LPUART_STAT_TDRE_MASK
DECL|LPUART_STAT_TDRE_SHIFT|macro|LPUART_STAT_TDRE_SHIFT
DECL|LPUART_STAT_TDRE|macro|LPUART_STAT_TDRE
DECL|LPUART_Type|typedef|} LPUART_Type;
DECL|LPUART_VERID_FEATURE_MASK|macro|LPUART_VERID_FEATURE_MASK
DECL|LPUART_VERID_FEATURE_SHIFT|macro|LPUART_VERID_FEATURE_SHIFT
DECL|LPUART_VERID_FEATURE|macro|LPUART_VERID_FEATURE
DECL|LPUART_VERID_MAJOR_MASK|macro|LPUART_VERID_MAJOR_MASK
DECL|LPUART_VERID_MAJOR_SHIFT|macro|LPUART_VERID_MAJOR_SHIFT
DECL|LPUART_VERID_MAJOR|macro|LPUART_VERID_MAJOR
DECL|LPUART_VERID_MINOR_MASK|macro|LPUART_VERID_MINOR_MASK
DECL|LPUART_VERID_MINOR_SHIFT|macro|LPUART_VERID_MINOR_SHIFT
DECL|LPUART_VERID_MINOR|macro|LPUART_VERID_MINOR
DECL|LPUART_WATER_RXCOUNT_MASK|macro|LPUART_WATER_RXCOUNT_MASK
DECL|LPUART_WATER_RXCOUNT_SHIFT|macro|LPUART_WATER_RXCOUNT_SHIFT
DECL|LPUART_WATER_RXCOUNT|macro|LPUART_WATER_RXCOUNT
DECL|LPUART_WATER_RXWATER_MASK|macro|LPUART_WATER_RXWATER_MASK
DECL|LPUART_WATER_RXWATER_SHIFT|macro|LPUART_WATER_RXWATER_SHIFT
DECL|LPUART_WATER_RXWATER|macro|LPUART_WATER_RXWATER
DECL|LPUART_WATER_TXCOUNT_MASK|macro|LPUART_WATER_TXCOUNT_MASK
DECL|LPUART_WATER_TXCOUNT_SHIFT|macro|LPUART_WATER_TXCOUNT_SHIFT
DECL|LPUART_WATER_TXCOUNT|macro|LPUART_WATER_TXCOUNT
DECL|LPUART_WATER_TXWATER_MASK|macro|LPUART_WATER_TXWATER_MASK
DECL|LPUART_WATER_TXWATER_SHIFT|macro|LPUART_WATER_TXWATER_SHIFT
DECL|LPUART_WATER_TXWATER|macro|LPUART_WATER_TXWATER
DECL|LPZMKR|member|__IO uint32_t LPZMKR[8]; /**< SNVS_LP Zeroizable Master Key Register, array offset: 0x6C, array step: 0x4 */
DECL|LTMR64H|member|__I uint32_t LTMR64H; /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
DECL|LTMR64L|member|__I uint32_t LTMR64L; /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
DECL|LUTCR|member|__IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */
DECL|LUTKEY|member|__IO uint32_t LUTKEY; /**< LUT Key Register, offset: 0x18 */
DECL|LUT|member|__IO uint32_t LUT[64]; /**< LUT 0..LUT 63, array offset: 0x200, array step: 0x4 */
DECL|MAC0|member|__IO uint32_t MAC0; /**< Value of OTP Bank4 Word2 (MAC Address), offset: 0x620 */
DECL|MAC1|member|__IO uint32_t MAC1; /**< Value of OTP Bank4 Word3 (MAC Address), offset: 0x630 */
DECL|MASK|member|__IO uint16_t MASK; /**< Mask Register, offset: 0x182 */
DECL|MATCH|member|__IO uint32_t MATCH; /**< LPUART Match Address Register, offset: 0x20 */
DECL|MB|member|} MB[64];
DECL|MCCR0|member|__IO uint32_t MCCR0; /**< Master Clock Configuration Register 0, offset: 0x48 */
DECL|MCCR1|member|__IO uint32_t MCCR1; /**< Master Clock Configuration Register 1, offset: 0x50 */
DECL|MCFGR0|member|__IO uint32_t MCFGR0; /**< Master Configuration Register 0, offset: 0x20 */
DECL|MCFGR1|member|__IO uint32_t MCFGR1; /**< Master Configuration Register 1, offset: 0x24 */
DECL|MCFGR2|member|__IO uint32_t MCFGR2; /**< Master Configuration Register 2, offset: 0x28 */
DECL|MCFGR3|member|__IO uint32_t MCFGR3; /**< Master Configuration Register 3, offset: 0x2C */
DECL|MCR0|member|__IO uint32_t MCR0; /**< Module Control Register 0, offset: 0x0 */
DECL|MCR1|member|__IO uint32_t MCR1; /**< Module Control Register 1, offset: 0x4 */
DECL|MCR2|member|__IO uint32_t MCR2; /**< Module Control Register 2, offset: 0x8 */
DECL|MCR|member|__IO uint32_t MCR; /**< Master Control Register, offset: 0x10 */
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< Module Control Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
DECL|MCTL|member|__IO uint32_t MCTL; /**< Miscellaneous Control Register, offset: 0x0 */
DECL|MCTRL2|member|__IO uint16_t MCTRL2; /**< Master Control 2 Register, offset: 0x18A */
DECL|MCTRL|member|__IO uint16_t MCTRL; /**< Master Control Register, offset: 0x188 */
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|MDER|member|__IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */
DECL|MDMR|member|__IO uint32_t MDMR; /**< Master Data Match Register, offset: 0x40 */
DECL|MEASEURE_VALUE|member|__I uint32_t MEASEURE_VALUE; /**< Measure Value, offset: 0x30 */
DECL|MEGA_CTRL|member|__IO uint32_t MEGA_CTRL; /**< PGC Mega Control Register, offset: 0x220 */
DECL|MEGA_PDNSCR|member|__IO uint32_t MEGA_PDNSCR; /**< PGC Mega Pull Down Sequence Control Register, offset: 0x228 */
DECL|MEGA_PUPSCR|member|__IO uint32_t MEGA_PUPSCR; /**< PGC Mega Power Up Sequence Control Register, offset: 0x224 */
DECL|MEGA_SR|member|__IO uint32_t MEGA_SR; /**< PGC Mega Power Gating Controller Status Register, offset: 0x22C */
DECL|MEM0|member|__IO uint32_t MEM0; /**< Value of OTP Bank1 Word0 (Memory Related Info.), offset: 0x480 */
DECL|MEM1|member|__IO uint32_t MEM1; /**< Value of OTP Bank1 Word1 (Memory Related Info.), offset: 0x490 */
DECL|MEM2|member|__IO uint32_t MEM2; /**< Value of OTP Bank1 Word2 (Memory Related Info.), offset: 0x4A0 */
DECL|MEM3|member|__IO uint32_t MEM3; /**< Value of OTP Bank1 Word3 (Memory Related Info.), offset: 0x4B0 */
DECL|MEM4|member|__IO uint32_t MEM4; /**< Value of OTP Bank1 Word4 (Memory Related Info.), offset: 0x4C0 */
DECL|MFCR|member|__IO uint32_t MFCR; /**< Master FIFO Control Register, offset: 0x58 */
DECL|MFSR|member|__I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */
DECL|MIBC|member|__IO uint32_t MIBC; /**< MIB Control Register, offset: 0x64 */
DECL|MIER|member|__IO uint32_t MIER; /**< Master Interrupt Enable Register, offset: 0x18 */
DECL|MISC0_CLR|member|__IO uint32_t MISC0_CLR; /**< Miscellaneous Register 0, offset: 0x158 */
DECL|MISC0_CLR|member|__IO uint32_t MISC0_CLR; /**< Miscellaneous Register 0, offset: 0x158 */
DECL|MISC0_CLR|member|__IO uint32_t MISC0_CLR; /**< Miscellaneous Register 0, offset: 0x158 */
DECL|MISC0_SET|member|__IO uint32_t MISC0_SET; /**< Miscellaneous Register 0, offset: 0x154 */
DECL|MISC0_SET|member|__IO uint32_t MISC0_SET; /**< Miscellaneous Register 0, offset: 0x154 */
DECL|MISC0_SET|member|__IO uint32_t MISC0_SET; /**< Miscellaneous Register 0, offset: 0x154 */
DECL|MISC0_TOG|member|__IO uint32_t MISC0_TOG; /**< Miscellaneous Register 0, offset: 0x15C */
DECL|MISC0_TOG|member|__IO uint32_t MISC0_TOG; /**< Miscellaneous Register 0, offset: 0x15C */
DECL|MISC0_TOG|member|__IO uint32_t MISC0_TOG; /**< Miscellaneous Register 0, offset: 0x15C */
DECL|MISC0|member|__IO uint32_t MISC0; /**< Miscellaneous Register 0, offset: 0x150 */
DECL|MISC0|member|__IO uint32_t MISC0; /**< Miscellaneous Register 0, offset: 0x150 */
DECL|MISC0|member|__IO uint32_t MISC0; /**< Miscellaneous Register 0, offset: 0x150 */
DECL|MISC1_CLR|member|__IO uint32_t MISC1_CLR; /**< Miscellaneous Register 1, offset: 0x168 */
DECL|MISC1_CLR|member|__IO uint32_t MISC1_CLR; /**< Miscellaneous Register 1, offset: 0x168 */
DECL|MISC1_SET|member|__IO uint32_t MISC1_SET; /**< Miscellaneous Register 1, offset: 0x164 */
DECL|MISC1_SET|member|__IO uint32_t MISC1_SET; /**< Miscellaneous Register 1, offset: 0x164 */
DECL|MISC1_TOG|member|__IO uint32_t MISC1_TOG; /**< Miscellaneous Register 1, offset: 0x16C */
DECL|MISC1_TOG|member|__IO uint32_t MISC1_TOG; /**< Miscellaneous Register 1, offset: 0x16C */
DECL|MISC1|member|__IO uint32_t MISC1; /**< Miscellaneous Register 1, offset: 0x160 */
DECL|MISC1|member|__IO uint32_t MISC1; /**< Miscellaneous Register 1, offset: 0x160 */
DECL|MISC2_CLR|member|__IO uint32_t MISC2_CLR; /**< Miscellaneous Control Register, offset: 0x178 */
DECL|MISC2_CLR|member|__IO uint32_t MISC2_CLR; /**< Miscellaneous Register 2, offset: 0x178 */
DECL|MISC2_SET|member|__IO uint32_t MISC2_SET; /**< Miscellaneous Control Register, offset: 0x174 */
DECL|MISC2_SET|member|__IO uint32_t MISC2_SET; /**< Miscellaneous Register 2, offset: 0x174 */
DECL|MISC2_TOG|member|__IO uint32_t MISC2_TOG; /**< Miscellaneous Control Register, offset: 0x17C */
DECL|MISC2_TOG|member|__IO uint32_t MISC2_TOG; /**< Miscellaneous Register 2, offset: 0x17C */
DECL|MISC2|member|__IO uint32_t MISC2; /**< Miscellaneous Control Register, offset: 0x170 */
DECL|MISC2|member|__IO uint32_t MISC2; /**< Miscellaneous Register 2, offset: 0x170 */
DECL|MISC_CLR|member|__IO uint32_t MISC_CLR; /**< USB Misc Register, array offset: 0x1F8, array step: 0x60 */
DECL|MISC_CONF0|member|__IO uint32_t MISC_CONF0; /**< Value of OTP Bank5 Word5 (Misc Conf), offset: 0x6D0 */
DECL|MISC_CONF1|member|__IO uint32_t MISC_CONF1; /**< Value of OTP Bank5 Word6 (Misc Conf), offset: 0x6E0 */
DECL|MISC_SET|member|__IO uint32_t MISC_SET; /**< USB Misc Register, array offset: 0x1F4, array step: 0x60 */
DECL|MISC_TOG|member|__IO uint32_t MISC_TOG; /**< USB Misc Register, array offset: 0x1FC, array step: 0x60 */
DECL|MISC|member|__IO uint32_t MISC; /**< USB Misc Register, array offset: 0x1F0, array step: 0x60 */
DECL|MIX_CTRL|member|__IO uint32_t MIX_CTRL; /**< Mixer Control, offset: 0x48 */
DECL|MMC_BOOT|member|__IO uint32_t MMC_BOOT; /**< MMC Boot Register, offset: 0xC4 */
DECL|MMFR|member|__IO uint32_t MMFR; /**< MII Management Frame Register, offset: 0x40 */
DECL|MODIR|member|__IO uint32_t MODIR; /**< LPUART Modem IrDA Register, offset: 0x24 */
DECL|MPR|member|__IO uint32_t MPR; /**< Master Priviledge Registers, offset: 0x0 */
DECL|MRBR|member|__IO uint32_t MRBR; /**< Maximum Receive Buffer Size Register, offset: 0x188 */
DECL|MRDR|member|__I uint32_t MRDR; /**< Master Receive Data Register, offset: 0x70 */
DECL|MSCR|member|__IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */
DECL|MSR|member|__IO uint32_t MSR; /**< Master Status Register, offset: 0x14 */
DECL|MTDR|member|__O uint32_t MTDR; /**< Master Transmit Data Register, offset: 0x60 */
DECL|MUXCR|member|__IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /**< Cortex-M7 Memory Management Interrupt */
DECL|NANDCR0|member|__IO uint32_t NANDCR0; /**< NAND control register 0, offset: 0x50 */
DECL|NANDCR1|member|__IO uint32_t NANDCR1; /**< NAND control register 1, offset: 0x54 */
DECL|NANDCR2|member|__IO uint32_t NANDCR2; /**< NAND control register 2, offset: 0x58 */
DECL|NANDCR3|member|__IO uint32_t NANDCR3; /**< NAND control register 3, offset: 0x5C */
DECL|NBYTES_MLNO|member|__IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 */
DECL|NBYTES_MLOFFNO|member|__IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
DECL|NBYTES_MLOFFYES|member|__IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 */
DECL|NMI_WAKEUP_IRQn|enumerator|NMI_WAKEUP_IRQn = 159 /**< NMI wake up */
DECL|NORCR0|member|__IO uint32_t NORCR0; /**< NOR control register 0, offset: 0x60 */
DECL|NORCR1|member|__IO uint32_t NORCR1; /**< NOR control register 1, offset: 0x64 */
DECL|NORCR2|member|__IO uint32_t NORCR2; /**< NOR control register 2, offset: 0x68 */
DECL|NORCR3|member|uint32_t NORCR3; /**< NOR control register 3, offset: 0x6C */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NXP_FLD2VAL|macro|NXP_FLD2VAL
DECL|NXP_VAL2FLD|macro|NXP_VAL2FLD
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OCOTP_ANA0_BITS_MASK|macro|OCOTP_ANA0_BITS_MASK
DECL|OCOTP_ANA0_BITS_SHIFT|macro|OCOTP_ANA0_BITS_SHIFT
DECL|OCOTP_ANA0_BITS|macro|OCOTP_ANA0_BITS
DECL|OCOTP_ANA1_BITS_MASK|macro|OCOTP_ANA1_BITS_MASK
DECL|OCOTP_ANA1_BITS_SHIFT|macro|OCOTP_ANA1_BITS_SHIFT
DECL|OCOTP_ANA1_BITS|macro|OCOTP_ANA1_BITS
DECL|OCOTP_ANA2_BITS_MASK|macro|OCOTP_ANA2_BITS_MASK
DECL|OCOTP_ANA2_BITS_SHIFT|macro|OCOTP_ANA2_BITS_SHIFT
DECL|OCOTP_ANA2_BITS|macro|OCOTP_ANA2_BITS
DECL|OCOTP_BASE_ADDRS|macro|OCOTP_BASE_ADDRS
DECL|OCOTP_BASE_PTRS|macro|OCOTP_BASE_PTRS
DECL|OCOTP_BASE|macro|OCOTP_BASE
DECL|OCOTP_CFG0_BITS_MASK|macro|OCOTP_CFG0_BITS_MASK
DECL|OCOTP_CFG0_BITS_SHIFT|macro|OCOTP_CFG0_BITS_SHIFT
DECL|OCOTP_CFG0_BITS|macro|OCOTP_CFG0_BITS
DECL|OCOTP_CFG1_BITS_MASK|macro|OCOTP_CFG1_BITS_MASK
DECL|OCOTP_CFG1_BITS_SHIFT|macro|OCOTP_CFG1_BITS_SHIFT
DECL|OCOTP_CFG1_BITS|macro|OCOTP_CFG1_BITS
DECL|OCOTP_CFG2_BITS_MASK|macro|OCOTP_CFG2_BITS_MASK
DECL|OCOTP_CFG2_BITS_SHIFT|macro|OCOTP_CFG2_BITS_SHIFT
DECL|OCOTP_CFG2_BITS|macro|OCOTP_CFG2_BITS
DECL|OCOTP_CFG3_BITS_MASK|macro|OCOTP_CFG3_BITS_MASK
DECL|OCOTP_CFG3_BITS_SHIFT|macro|OCOTP_CFG3_BITS_SHIFT
DECL|OCOTP_CFG3_BITS|macro|OCOTP_CFG3_BITS
DECL|OCOTP_CFG4_BITS_MASK|macro|OCOTP_CFG4_BITS_MASK
DECL|OCOTP_CFG4_BITS_SHIFT|macro|OCOTP_CFG4_BITS_SHIFT
DECL|OCOTP_CFG4_BITS|macro|OCOTP_CFG4_BITS
DECL|OCOTP_CFG5_BITS_MASK|macro|OCOTP_CFG5_BITS_MASK
DECL|OCOTP_CFG5_BITS_SHIFT|macro|OCOTP_CFG5_BITS_SHIFT
DECL|OCOTP_CFG5_BITS|macro|OCOTP_CFG5_BITS
DECL|OCOTP_CFG6_BITS_MASK|macro|OCOTP_CFG6_BITS_MASK
DECL|OCOTP_CFG6_BITS_SHIFT|macro|OCOTP_CFG6_BITS_SHIFT
DECL|OCOTP_CFG6_BITS|macro|OCOTP_CFG6_BITS
DECL|OCOTP_CTRL_ADDR_MASK|macro|OCOTP_CTRL_ADDR_MASK
DECL|OCOTP_CTRL_ADDR_SHIFT|macro|OCOTP_CTRL_ADDR_SHIFT
DECL|OCOTP_CTRL_ADDR|macro|OCOTP_CTRL_ADDR
DECL|OCOTP_CTRL_BUSY_MASK|macro|OCOTP_CTRL_BUSY_MASK
DECL|OCOTP_CTRL_BUSY_SHIFT|macro|OCOTP_CTRL_BUSY_SHIFT
DECL|OCOTP_CTRL_BUSY|macro|OCOTP_CTRL_BUSY
DECL|OCOTP_CTRL_CLR_ADDR_MASK|macro|OCOTP_CTRL_CLR_ADDR_MASK
DECL|OCOTP_CTRL_CLR_ADDR_SHIFT|macro|OCOTP_CTRL_CLR_ADDR_SHIFT
DECL|OCOTP_CTRL_CLR_ADDR|macro|OCOTP_CTRL_CLR_ADDR
DECL|OCOTP_CTRL_CLR_BUSY_MASK|macro|OCOTP_CTRL_CLR_BUSY_MASK
DECL|OCOTP_CTRL_CLR_BUSY_SHIFT|macro|OCOTP_CTRL_CLR_BUSY_SHIFT
DECL|OCOTP_CTRL_CLR_BUSY|macro|OCOTP_CTRL_CLR_BUSY
DECL|OCOTP_CTRL_CLR_ERROR_MASK|macro|OCOTP_CTRL_CLR_ERROR_MASK
DECL|OCOTP_CTRL_CLR_ERROR_SHIFT|macro|OCOTP_CTRL_CLR_ERROR_SHIFT
DECL|OCOTP_CTRL_CLR_ERROR|macro|OCOTP_CTRL_CLR_ERROR
DECL|OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_CLR_RELOAD_SHADOWS|macro|OCOTP_CTRL_CLR_RELOAD_SHADOWS
DECL|OCOTP_CTRL_CLR_WR_UNLOCK_MASK|macro|OCOTP_CTRL_CLR_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_CLR_WR_UNLOCK|macro|OCOTP_CTRL_CLR_WR_UNLOCK
DECL|OCOTP_CTRL_ERROR_MASK|macro|OCOTP_CTRL_ERROR_MASK
DECL|OCOTP_CTRL_ERROR_SHIFT|macro|OCOTP_CTRL_ERROR_SHIFT
DECL|OCOTP_CTRL_ERROR|macro|OCOTP_CTRL_ERROR
DECL|OCOTP_CTRL_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_RELOAD_SHADOWS|macro|OCOTP_CTRL_RELOAD_SHADOWS
DECL|OCOTP_CTRL_SET_ADDR_MASK|macro|OCOTP_CTRL_SET_ADDR_MASK
DECL|OCOTP_CTRL_SET_ADDR_SHIFT|macro|OCOTP_CTRL_SET_ADDR_SHIFT
DECL|OCOTP_CTRL_SET_ADDR|macro|OCOTP_CTRL_SET_ADDR
DECL|OCOTP_CTRL_SET_BUSY_MASK|macro|OCOTP_CTRL_SET_BUSY_MASK
DECL|OCOTP_CTRL_SET_BUSY_SHIFT|macro|OCOTP_CTRL_SET_BUSY_SHIFT
DECL|OCOTP_CTRL_SET_BUSY|macro|OCOTP_CTRL_SET_BUSY
DECL|OCOTP_CTRL_SET_ERROR_MASK|macro|OCOTP_CTRL_SET_ERROR_MASK
DECL|OCOTP_CTRL_SET_ERROR_SHIFT|macro|OCOTP_CTRL_SET_ERROR_SHIFT
DECL|OCOTP_CTRL_SET_ERROR|macro|OCOTP_CTRL_SET_ERROR
DECL|OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_SET_RELOAD_SHADOWS|macro|OCOTP_CTRL_SET_RELOAD_SHADOWS
DECL|OCOTP_CTRL_SET_WR_UNLOCK_MASK|macro|OCOTP_CTRL_SET_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_SET_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_SET_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_SET_WR_UNLOCK|macro|OCOTP_CTRL_SET_WR_UNLOCK
DECL|OCOTP_CTRL_TOG_ADDR_MASK|macro|OCOTP_CTRL_TOG_ADDR_MASK
DECL|OCOTP_CTRL_TOG_ADDR_SHIFT|macro|OCOTP_CTRL_TOG_ADDR_SHIFT
DECL|OCOTP_CTRL_TOG_ADDR|macro|OCOTP_CTRL_TOG_ADDR
DECL|OCOTP_CTRL_TOG_BUSY_MASK|macro|OCOTP_CTRL_TOG_BUSY_MASK
DECL|OCOTP_CTRL_TOG_BUSY_SHIFT|macro|OCOTP_CTRL_TOG_BUSY_SHIFT
DECL|OCOTP_CTRL_TOG_BUSY|macro|OCOTP_CTRL_TOG_BUSY
DECL|OCOTP_CTRL_TOG_ERROR_MASK|macro|OCOTP_CTRL_TOG_ERROR_MASK
DECL|OCOTP_CTRL_TOG_ERROR_SHIFT|macro|OCOTP_CTRL_TOG_ERROR_SHIFT
DECL|OCOTP_CTRL_TOG_ERROR|macro|OCOTP_CTRL_TOG_ERROR
DECL|OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_TOG_RELOAD_SHADOWS|macro|OCOTP_CTRL_TOG_RELOAD_SHADOWS
DECL|OCOTP_CTRL_TOG_WR_UNLOCK_MASK|macro|OCOTP_CTRL_TOG_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_TOG_WR_UNLOCK|macro|OCOTP_CTRL_TOG_WR_UNLOCK
DECL|OCOTP_CTRL_WR_UNLOCK_MASK|macro|OCOTP_CTRL_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_WR_UNLOCK|macro|OCOTP_CTRL_WR_UNLOCK
DECL|OCOTP_DATA_DATA_MASK|macro|OCOTP_DATA_DATA_MASK
DECL|OCOTP_DATA_DATA_SHIFT|macro|OCOTP_DATA_DATA_SHIFT
DECL|OCOTP_DATA_DATA|macro|OCOTP_DATA_DATA
DECL|OCOTP_GP1_BITS_MASK|macro|OCOTP_GP1_BITS_MASK
DECL|OCOTP_GP1_BITS_SHIFT|macro|OCOTP_GP1_BITS_SHIFT
DECL|OCOTP_GP1_BITS|macro|OCOTP_GP1_BITS
DECL|OCOTP_GP2_BITS_MASK|macro|OCOTP_GP2_BITS_MASK
DECL|OCOTP_GP2_BITS_SHIFT|macro|OCOTP_GP2_BITS_SHIFT
DECL|OCOTP_GP2_BITS|macro|OCOTP_GP2_BITS
DECL|OCOTP_GP3_BITS_MASK|macro|OCOTP_GP3_BITS_MASK
DECL|OCOTP_GP3_BITS_SHIFT|macro|OCOTP_GP3_BITS_SHIFT
DECL|OCOTP_GP3_BITS|macro|OCOTP_GP3_BITS
DECL|OCOTP_LOCK_ANALOG_MASK|macro|OCOTP_LOCK_ANALOG_MASK
DECL|OCOTP_LOCK_ANALOG_SHIFT|macro|OCOTP_LOCK_ANALOG_SHIFT
DECL|OCOTP_LOCK_ANALOG|macro|OCOTP_LOCK_ANALOG
DECL|OCOTP_LOCK_BOOT_CFG_MASK|macro|OCOTP_LOCK_BOOT_CFG_MASK
DECL|OCOTP_LOCK_BOOT_CFG_SHIFT|macro|OCOTP_LOCK_BOOT_CFG_SHIFT
DECL|OCOTP_LOCK_BOOT_CFG|macro|OCOTP_LOCK_BOOT_CFG
DECL|OCOTP_LOCK_FIELD_RETURN_MASK|macro|OCOTP_LOCK_FIELD_RETURN_MASK
DECL|OCOTP_LOCK_FIELD_RETURN_SHIFT|macro|OCOTP_LOCK_FIELD_RETURN_SHIFT
DECL|OCOTP_LOCK_FIELD_RETURN|macro|OCOTP_LOCK_FIELD_RETURN
DECL|OCOTP_LOCK_GP1_MASK|macro|OCOTP_LOCK_GP1_MASK
DECL|OCOTP_LOCK_GP1_SHIFT|macro|OCOTP_LOCK_GP1_SHIFT
DECL|OCOTP_LOCK_GP1|macro|OCOTP_LOCK_GP1
DECL|OCOTP_LOCK_GP2_MASK|macro|OCOTP_LOCK_GP2_MASK
DECL|OCOTP_LOCK_GP2_SHIFT|macro|OCOTP_LOCK_GP2_SHIFT
DECL|OCOTP_LOCK_GP2|macro|OCOTP_LOCK_GP2
DECL|OCOTP_LOCK_GP3_MASK|macro|OCOTP_LOCK_GP3_MASK
DECL|OCOTP_LOCK_GP3_SHIFT|macro|OCOTP_LOCK_GP3_SHIFT
DECL|OCOTP_LOCK_GP3|macro|OCOTP_LOCK_GP3
DECL|OCOTP_LOCK_MAC_ADDR_MASK|macro|OCOTP_LOCK_MAC_ADDR_MASK
DECL|OCOTP_LOCK_MAC_ADDR_SHIFT|macro|OCOTP_LOCK_MAC_ADDR_SHIFT
DECL|OCOTP_LOCK_MAC_ADDR|macro|OCOTP_LOCK_MAC_ADDR
DECL|OCOTP_LOCK_MEM_TRIM_MASK|macro|OCOTP_LOCK_MEM_TRIM_MASK
DECL|OCOTP_LOCK_MEM_TRIM_SHIFT|macro|OCOTP_LOCK_MEM_TRIM_SHIFT
DECL|OCOTP_LOCK_MEM_TRIM|macro|OCOTP_LOCK_MEM_TRIM
DECL|OCOTP_LOCK_MISC_CONF_MASK|macro|OCOTP_LOCK_MISC_CONF_MASK
DECL|OCOTP_LOCK_MISC_CONF_SHIFT|macro|OCOTP_LOCK_MISC_CONF_SHIFT
DECL|OCOTP_LOCK_MISC_CONF|macro|OCOTP_LOCK_MISC_CONF
DECL|OCOTP_LOCK_OTPMK_CRC_MASK|macro|OCOTP_LOCK_OTPMK_CRC_MASK
DECL|OCOTP_LOCK_OTPMK_CRC_SHIFT|macro|OCOTP_LOCK_OTPMK_CRC_SHIFT
DECL|OCOTP_LOCK_OTPMK_CRC|macro|OCOTP_LOCK_OTPMK_CRC
DECL|OCOTP_LOCK_OTPMK_LSB_MASK|macro|OCOTP_LOCK_OTPMK_LSB_MASK
DECL|OCOTP_LOCK_OTPMK_LSB_SHIFT|macro|OCOTP_LOCK_OTPMK_LSB_SHIFT
DECL|OCOTP_LOCK_OTPMK_LSB|macro|OCOTP_LOCK_OTPMK_LSB
DECL|OCOTP_LOCK_OTPMK_MSB_MASK|macro|OCOTP_LOCK_OTPMK_MSB_MASK
DECL|OCOTP_LOCK_OTPMK_MSB_SHIFT|macro|OCOTP_LOCK_OTPMK_MSB_SHIFT
DECL|OCOTP_LOCK_OTPMK_MSB|macro|OCOTP_LOCK_OTPMK_MSB
DECL|OCOTP_LOCK_SJC_RESP_MASK|macro|OCOTP_LOCK_SJC_RESP_MASK
DECL|OCOTP_LOCK_SJC_RESP_SHIFT|macro|OCOTP_LOCK_SJC_RESP_SHIFT
DECL|OCOTP_LOCK_SJC_RESP|macro|OCOTP_LOCK_SJC_RESP
DECL|OCOTP_LOCK_SRK_MASK|macro|OCOTP_LOCK_SRK_MASK
DECL|OCOTP_LOCK_SRK_SHIFT|macro|OCOTP_LOCK_SRK_SHIFT
DECL|OCOTP_LOCK_SRK|macro|OCOTP_LOCK_SRK
DECL|OCOTP_LOCK_SW_GP1_MASK|macro|OCOTP_LOCK_SW_GP1_MASK
DECL|OCOTP_LOCK_SW_GP1_SHIFT|macro|OCOTP_LOCK_SW_GP1_SHIFT
DECL|OCOTP_LOCK_SW_GP1|macro|OCOTP_LOCK_SW_GP1
DECL|OCOTP_LOCK_SW_GP2_LOCK_MASK|macro|OCOTP_LOCK_SW_GP2_LOCK_MASK
DECL|OCOTP_LOCK_SW_GP2_LOCK_SHIFT|macro|OCOTP_LOCK_SW_GP2_LOCK_SHIFT
DECL|OCOTP_LOCK_SW_GP2_LOCK|macro|OCOTP_LOCK_SW_GP2_LOCK
DECL|OCOTP_LOCK_SW_GP2_RLOCK_MASK|macro|OCOTP_LOCK_SW_GP2_RLOCK_MASK
DECL|OCOTP_LOCK_SW_GP2_RLOCK_SHIFT|macro|OCOTP_LOCK_SW_GP2_RLOCK_SHIFT
DECL|OCOTP_LOCK_SW_GP2_RLOCK|macro|OCOTP_LOCK_SW_GP2_RLOCK
DECL|OCOTP_LOCK_TESTER_MASK|macro|OCOTP_LOCK_TESTER_MASK
DECL|OCOTP_LOCK_TESTER_SHIFT|macro|OCOTP_LOCK_TESTER_SHIFT
DECL|OCOTP_LOCK_TESTER|macro|OCOTP_LOCK_TESTER
DECL|OCOTP_MAC0_BITS_MASK|macro|OCOTP_MAC0_BITS_MASK
DECL|OCOTP_MAC0_BITS_SHIFT|macro|OCOTP_MAC0_BITS_SHIFT
DECL|OCOTP_MAC0_BITS|macro|OCOTP_MAC0_BITS
DECL|OCOTP_MAC1_BITS_MASK|macro|OCOTP_MAC1_BITS_MASK
DECL|OCOTP_MAC1_BITS_SHIFT|macro|OCOTP_MAC1_BITS_SHIFT
DECL|OCOTP_MAC1_BITS|macro|OCOTP_MAC1_BITS
DECL|OCOTP_MEM0_BITS_MASK|macro|OCOTP_MEM0_BITS_MASK
DECL|OCOTP_MEM0_BITS_SHIFT|macro|OCOTP_MEM0_BITS_SHIFT
DECL|OCOTP_MEM0_BITS|macro|OCOTP_MEM0_BITS
DECL|OCOTP_MEM1_BITS_MASK|macro|OCOTP_MEM1_BITS_MASK
DECL|OCOTP_MEM1_BITS_SHIFT|macro|OCOTP_MEM1_BITS_SHIFT
DECL|OCOTP_MEM1_BITS|macro|OCOTP_MEM1_BITS
DECL|OCOTP_MEM2_BITS_MASK|macro|OCOTP_MEM2_BITS_MASK
DECL|OCOTP_MEM2_BITS_SHIFT|macro|OCOTP_MEM2_BITS_SHIFT
DECL|OCOTP_MEM2_BITS|macro|OCOTP_MEM2_BITS
DECL|OCOTP_MEM3_BITS_MASK|macro|OCOTP_MEM3_BITS_MASK
DECL|OCOTP_MEM3_BITS_SHIFT|macro|OCOTP_MEM3_BITS_SHIFT
DECL|OCOTP_MEM3_BITS|macro|OCOTP_MEM3_BITS
DECL|OCOTP_MEM4_BITS_MASK|macro|OCOTP_MEM4_BITS_MASK
DECL|OCOTP_MEM4_BITS_SHIFT|macro|OCOTP_MEM4_BITS_SHIFT
DECL|OCOTP_MEM4_BITS|macro|OCOTP_MEM4_BITS
DECL|OCOTP_MISC_CONF0_BITS_MASK|macro|OCOTP_MISC_CONF0_BITS_MASK
DECL|OCOTP_MISC_CONF0_BITS_SHIFT|macro|OCOTP_MISC_CONF0_BITS_SHIFT
DECL|OCOTP_MISC_CONF0_BITS|macro|OCOTP_MISC_CONF0_BITS
DECL|OCOTP_MISC_CONF1_BITS_MASK|macro|OCOTP_MISC_CONF1_BITS_MASK
DECL|OCOTP_MISC_CONF1_BITS_SHIFT|macro|OCOTP_MISC_CONF1_BITS_SHIFT
DECL|OCOTP_MISC_CONF1_BITS|macro|OCOTP_MISC_CONF1_BITS
DECL|OCOTP_READ_CTRL_READ_FUSE_MASK|macro|OCOTP_READ_CTRL_READ_FUSE_MASK
DECL|OCOTP_READ_CTRL_READ_FUSE_SHIFT|macro|OCOTP_READ_CTRL_READ_FUSE_SHIFT
DECL|OCOTP_READ_CTRL_READ_FUSE|macro|OCOTP_READ_CTRL_READ_FUSE
DECL|OCOTP_READ_FUSE_DATA_DATA_MASK|macro|OCOTP_READ_FUSE_DATA_DATA_MASK
DECL|OCOTP_READ_FUSE_DATA_DATA_SHIFT|macro|OCOTP_READ_FUSE_DATA_DATA_SHIFT
DECL|OCOTP_READ_FUSE_DATA_DATA|macro|OCOTP_READ_FUSE_DATA_DATA
DECL|OCOTP_SCS_CLR_HAB_JDE_MASK|macro|OCOTP_SCS_CLR_HAB_JDE_MASK
DECL|OCOTP_SCS_CLR_HAB_JDE_SHIFT|macro|OCOTP_SCS_CLR_HAB_JDE_SHIFT
DECL|OCOTP_SCS_CLR_HAB_JDE|macro|OCOTP_SCS_CLR_HAB_JDE
DECL|OCOTP_SCS_CLR_LOCK_MASK|macro|OCOTP_SCS_CLR_LOCK_MASK
DECL|OCOTP_SCS_CLR_LOCK_SHIFT|macro|OCOTP_SCS_CLR_LOCK_SHIFT
DECL|OCOTP_SCS_CLR_LOCK|macro|OCOTP_SCS_CLR_LOCK
DECL|OCOTP_SCS_CLR_SPARE_MASK|macro|OCOTP_SCS_CLR_SPARE_MASK
DECL|OCOTP_SCS_CLR_SPARE_SHIFT|macro|OCOTP_SCS_CLR_SPARE_SHIFT
DECL|OCOTP_SCS_CLR_SPARE|macro|OCOTP_SCS_CLR_SPARE
DECL|OCOTP_SCS_HAB_JDE_MASK|macro|OCOTP_SCS_HAB_JDE_MASK
DECL|OCOTP_SCS_HAB_JDE_SHIFT|macro|OCOTP_SCS_HAB_JDE_SHIFT
DECL|OCOTP_SCS_HAB_JDE|macro|OCOTP_SCS_HAB_JDE
DECL|OCOTP_SCS_LOCK_MASK|macro|OCOTP_SCS_LOCK_MASK
DECL|OCOTP_SCS_LOCK_SHIFT|macro|OCOTP_SCS_LOCK_SHIFT
DECL|OCOTP_SCS_LOCK|macro|OCOTP_SCS_LOCK
DECL|OCOTP_SCS_SET_HAB_JDE_MASK|macro|OCOTP_SCS_SET_HAB_JDE_MASK
DECL|OCOTP_SCS_SET_HAB_JDE_SHIFT|macro|OCOTP_SCS_SET_HAB_JDE_SHIFT
DECL|OCOTP_SCS_SET_HAB_JDE|macro|OCOTP_SCS_SET_HAB_JDE
DECL|OCOTP_SCS_SET_LOCK_MASK|macro|OCOTP_SCS_SET_LOCK_MASK
DECL|OCOTP_SCS_SET_LOCK_SHIFT|macro|OCOTP_SCS_SET_LOCK_SHIFT
DECL|OCOTP_SCS_SET_LOCK|macro|OCOTP_SCS_SET_LOCK
DECL|OCOTP_SCS_SET_SPARE_MASK|macro|OCOTP_SCS_SET_SPARE_MASK
DECL|OCOTP_SCS_SET_SPARE_SHIFT|macro|OCOTP_SCS_SET_SPARE_SHIFT
DECL|OCOTP_SCS_SET_SPARE|macro|OCOTP_SCS_SET_SPARE
DECL|OCOTP_SCS_SPARE_MASK|macro|OCOTP_SCS_SPARE_MASK
DECL|OCOTP_SCS_SPARE_SHIFT|macro|OCOTP_SCS_SPARE_SHIFT
DECL|OCOTP_SCS_SPARE|macro|OCOTP_SCS_SPARE
DECL|OCOTP_SCS_TOG_HAB_JDE_MASK|macro|OCOTP_SCS_TOG_HAB_JDE_MASK
DECL|OCOTP_SCS_TOG_HAB_JDE_SHIFT|macro|OCOTP_SCS_TOG_HAB_JDE_SHIFT
DECL|OCOTP_SCS_TOG_HAB_JDE|macro|OCOTP_SCS_TOG_HAB_JDE
DECL|OCOTP_SCS_TOG_LOCK_MASK|macro|OCOTP_SCS_TOG_LOCK_MASK
DECL|OCOTP_SCS_TOG_LOCK_SHIFT|macro|OCOTP_SCS_TOG_LOCK_SHIFT
DECL|OCOTP_SCS_TOG_LOCK|macro|OCOTP_SCS_TOG_LOCK
DECL|OCOTP_SCS_TOG_SPARE_MASK|macro|OCOTP_SCS_TOG_SPARE_MASK
DECL|OCOTP_SCS_TOG_SPARE_SHIFT|macro|OCOTP_SCS_TOG_SPARE_SHIFT
DECL|OCOTP_SCS_TOG_SPARE|macro|OCOTP_SCS_TOG_SPARE
DECL|OCOTP_SJC_RESP0_BITS_MASK|macro|OCOTP_SJC_RESP0_BITS_MASK
DECL|OCOTP_SJC_RESP0_BITS_SHIFT|macro|OCOTP_SJC_RESP0_BITS_SHIFT
DECL|OCOTP_SJC_RESP0_BITS|macro|OCOTP_SJC_RESP0_BITS
DECL|OCOTP_SJC_RESP1_BITS_MASK|macro|OCOTP_SJC_RESP1_BITS_MASK
DECL|OCOTP_SJC_RESP1_BITS_SHIFT|macro|OCOTP_SJC_RESP1_BITS_SHIFT
DECL|OCOTP_SJC_RESP1_BITS|macro|OCOTP_SJC_RESP1_BITS
DECL|OCOTP_SRK0_BITS_MASK|macro|OCOTP_SRK0_BITS_MASK
DECL|OCOTP_SRK0_BITS_SHIFT|macro|OCOTP_SRK0_BITS_SHIFT
DECL|OCOTP_SRK0_BITS|macro|OCOTP_SRK0_BITS
DECL|OCOTP_SRK1_BITS_MASK|macro|OCOTP_SRK1_BITS_MASK
DECL|OCOTP_SRK1_BITS_SHIFT|macro|OCOTP_SRK1_BITS_SHIFT
DECL|OCOTP_SRK1_BITS|macro|OCOTP_SRK1_BITS
DECL|OCOTP_SRK2_BITS_MASK|macro|OCOTP_SRK2_BITS_MASK
DECL|OCOTP_SRK2_BITS_SHIFT|macro|OCOTP_SRK2_BITS_SHIFT
DECL|OCOTP_SRK2_BITS|macro|OCOTP_SRK2_BITS
DECL|OCOTP_SRK3_BITS_MASK|macro|OCOTP_SRK3_BITS_MASK
DECL|OCOTP_SRK3_BITS_SHIFT|macro|OCOTP_SRK3_BITS_SHIFT
DECL|OCOTP_SRK3_BITS|macro|OCOTP_SRK3_BITS
DECL|OCOTP_SRK4_BITS_MASK|macro|OCOTP_SRK4_BITS_MASK
DECL|OCOTP_SRK4_BITS_SHIFT|macro|OCOTP_SRK4_BITS_SHIFT
DECL|OCOTP_SRK4_BITS|macro|OCOTP_SRK4_BITS
DECL|OCOTP_SRK5_BITS_MASK|macro|OCOTP_SRK5_BITS_MASK
DECL|OCOTP_SRK5_BITS_SHIFT|macro|OCOTP_SRK5_BITS_SHIFT
DECL|OCOTP_SRK5_BITS|macro|OCOTP_SRK5_BITS
DECL|OCOTP_SRK6_BITS_MASK|macro|OCOTP_SRK6_BITS_MASK
DECL|OCOTP_SRK6_BITS_SHIFT|macro|OCOTP_SRK6_BITS_SHIFT
DECL|OCOTP_SRK6_BITS|macro|OCOTP_SRK6_BITS
DECL|OCOTP_SRK7_BITS_MASK|macro|OCOTP_SRK7_BITS_MASK
DECL|OCOTP_SRK7_BITS_SHIFT|macro|OCOTP_SRK7_BITS_SHIFT
DECL|OCOTP_SRK7_BITS|macro|OCOTP_SRK7_BITS
DECL|OCOTP_SRK_REVOKE_BITS_MASK|macro|OCOTP_SRK_REVOKE_BITS_MASK
DECL|OCOTP_SRK_REVOKE_BITS_SHIFT|macro|OCOTP_SRK_REVOKE_BITS_SHIFT
DECL|OCOTP_SRK_REVOKE_BITS|macro|OCOTP_SRK_REVOKE_BITS
DECL|OCOTP_SW_GP1_BITS_MASK|macro|OCOTP_SW_GP1_BITS_MASK
DECL|OCOTP_SW_GP1_BITS_SHIFT|macro|OCOTP_SW_GP1_BITS_SHIFT
DECL|OCOTP_SW_GP1_BITS|macro|OCOTP_SW_GP1_BITS
DECL|OCOTP_SW_GP20_BITS_MASK|macro|OCOTP_SW_GP20_BITS_MASK
DECL|OCOTP_SW_GP20_BITS_SHIFT|macro|OCOTP_SW_GP20_BITS_SHIFT
DECL|OCOTP_SW_GP20_BITS|macro|OCOTP_SW_GP20_BITS
DECL|OCOTP_SW_GP21_BITS_MASK|macro|OCOTP_SW_GP21_BITS_MASK
DECL|OCOTP_SW_GP21_BITS_SHIFT|macro|OCOTP_SW_GP21_BITS_SHIFT
DECL|OCOTP_SW_GP21_BITS|macro|OCOTP_SW_GP21_BITS
DECL|OCOTP_SW_GP22_BITS_MASK|macro|OCOTP_SW_GP22_BITS_MASK
DECL|OCOTP_SW_GP22_BITS_SHIFT|macro|OCOTP_SW_GP22_BITS_SHIFT
DECL|OCOTP_SW_GP22_BITS|macro|OCOTP_SW_GP22_BITS
DECL|OCOTP_SW_GP23_BITS_MASK|macro|OCOTP_SW_GP23_BITS_MASK
DECL|OCOTP_SW_GP23_BITS_SHIFT|macro|OCOTP_SW_GP23_BITS_SHIFT
DECL|OCOTP_SW_GP23_BITS|macro|OCOTP_SW_GP23_BITS
DECL|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK|macro|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK
DECL|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT|macro|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT
DECL|OCOTP_SW_STICKY_BLOCK_DTCP_KEY|macro|OCOTP_SW_STICKY_BLOCK_DTCP_KEY
DECL|OCOTP_SW_STICKY_BLOCK_ROM_PART_MASK|macro|OCOTP_SW_STICKY_BLOCK_ROM_PART_MASK
DECL|OCOTP_SW_STICKY_BLOCK_ROM_PART_SHIFT|macro|OCOTP_SW_STICKY_BLOCK_ROM_PART_SHIFT
DECL|OCOTP_SW_STICKY_BLOCK_ROM_PART|macro|OCOTP_SW_STICKY_BLOCK_ROM_PART
DECL|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK|macro|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK
DECL|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT|macro|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT
DECL|OCOTP_SW_STICKY_FIELD_RETURN_LOCK|macro|OCOTP_SW_STICKY_FIELD_RETURN_LOCK
DECL|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK|macro|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK
DECL|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT|macro|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT
DECL|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE|macro|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE
DECL|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK|macro|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK
DECL|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT|macro|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT
DECL|OCOTP_SW_STICKY_SRK_REVOKE_LOCK|macro|OCOTP_SW_STICKY_SRK_REVOKE_LOCK
DECL|OCOTP_TIMING2_RELAX1_MASK|macro|OCOTP_TIMING2_RELAX1_MASK
DECL|OCOTP_TIMING2_RELAX1_SHIFT|macro|OCOTP_TIMING2_RELAX1_SHIFT
DECL|OCOTP_TIMING2_RELAX1|macro|OCOTP_TIMING2_RELAX1
DECL|OCOTP_TIMING2_RELAX_PROG_MASK|macro|OCOTP_TIMING2_RELAX_PROG_MASK
DECL|OCOTP_TIMING2_RELAX_PROG_SHIFT|macro|OCOTP_TIMING2_RELAX_PROG_SHIFT
DECL|OCOTP_TIMING2_RELAX_PROG|macro|OCOTP_TIMING2_RELAX_PROG
DECL|OCOTP_TIMING2_RELAX_READ_MASK|macro|OCOTP_TIMING2_RELAX_READ_MASK
DECL|OCOTP_TIMING2_RELAX_READ_SHIFT|macro|OCOTP_TIMING2_RELAX_READ_SHIFT
DECL|OCOTP_TIMING2_RELAX_READ|macro|OCOTP_TIMING2_RELAX_READ
DECL|OCOTP_TIMING_RELAX_MASK|macro|OCOTP_TIMING_RELAX_MASK
DECL|OCOTP_TIMING_RELAX_SHIFT|macro|OCOTP_TIMING_RELAX_SHIFT
DECL|OCOTP_TIMING_RELAX|macro|OCOTP_TIMING_RELAX
DECL|OCOTP_TIMING_STROBE_PROG_MASK|macro|OCOTP_TIMING_STROBE_PROG_MASK
DECL|OCOTP_TIMING_STROBE_PROG_SHIFT|macro|OCOTP_TIMING_STROBE_PROG_SHIFT
DECL|OCOTP_TIMING_STROBE_PROG|macro|OCOTP_TIMING_STROBE_PROG
DECL|OCOTP_TIMING_STROBE_READ_MASK|macro|OCOTP_TIMING_STROBE_READ_MASK
DECL|OCOTP_TIMING_STROBE_READ_SHIFT|macro|OCOTP_TIMING_STROBE_READ_SHIFT
DECL|OCOTP_TIMING_STROBE_READ|macro|OCOTP_TIMING_STROBE_READ
DECL|OCOTP_TIMING_WAIT_MASK|macro|OCOTP_TIMING_WAIT_MASK
DECL|OCOTP_TIMING_WAIT_SHIFT|macro|OCOTP_TIMING_WAIT_SHIFT
DECL|OCOTP_TIMING_WAIT|macro|OCOTP_TIMING_WAIT
DECL|OCOTP_Type|typedef|} OCOTP_Type;
DECL|OCOTP_VERSION_MAJOR_MASK|macro|OCOTP_VERSION_MAJOR_MASK
DECL|OCOTP_VERSION_MAJOR_SHIFT|macro|OCOTP_VERSION_MAJOR_SHIFT
DECL|OCOTP_VERSION_MAJOR|macro|OCOTP_VERSION_MAJOR
DECL|OCOTP_VERSION_MINOR_MASK|macro|OCOTP_VERSION_MINOR_MASK
DECL|OCOTP_VERSION_MINOR_SHIFT|macro|OCOTP_VERSION_MINOR_SHIFT
DECL|OCOTP_VERSION_MINOR|macro|OCOTP_VERSION_MINOR
DECL|OCOTP_VERSION_STEP_MASK|macro|OCOTP_VERSION_STEP_MASK
DECL|OCOTP_VERSION_STEP_SHIFT|macro|OCOTP_VERSION_STEP_SHIFT
DECL|OCOTP_VERSION_STEP|macro|OCOTP_VERSION_STEP
DECL|OCOTP|macro|OCOTP
DECL|OCRAM_MAGIC_ADDR|member|__IO uint32_t OCRAM_MAGIC_ADDR; /**< OCRAM Magic Address Register, offset: 0x4 */
DECL|OCR|member|__IO uint32_t OCR[3]; /**< GPT Output Compare Register 1..GPT Output Compare Register 3, array offset: 0x10, array step: 0x4 */
DECL|OCTRL|member|__IO uint16_t OCTRL; /**< Output Control Register, array offset: 0x22, array step: 0x60 */
DECL|OFS|member|__IO uint32_t OFS; /**< Offset correction value register, offset: 0x54 */
DECL|OPACR1|member|__IO uint32_t OPACR1; /**< Off-Platform Peripheral Access Control Registers, offset: 0x44 */
DECL|OPACR2|member|__IO uint32_t OPACR2; /**< Off-Platform Peripheral Access Control Registers, offset: 0x48 */
DECL|OPACR3|member|__IO uint32_t OPACR3; /**< Off-Platform Peripheral Access Control Registers, offset: 0x4C */
DECL|OPACR4|member|__IO uint32_t OPACR4; /**< Off-Platform Peripheral Access Control Registers, offset: 0x50 */
DECL|OPACR|member|__IO uint32_t OPACR; /**< Off-Platform Peripheral Access Control Registers, offset: 0x40 */
DECL|OPD|member|__IO uint32_t OPD; /**< Opcode/Pause Duration Register, offset: 0xEC */
DECL|OSC_CONFIG0_CLR|member|__IO uint32_t OSC_CONFIG0_CLR; /**< XTAL OSC Configuration 0 Register, offset: 0x2A8 */
DECL|OSC_CONFIG0_SET|member|__IO uint32_t OSC_CONFIG0_SET; /**< XTAL OSC Configuration 0 Register, offset: 0x2A4 */
DECL|OSC_CONFIG0_TOG|member|__IO uint32_t OSC_CONFIG0_TOG; /**< XTAL OSC Configuration 0 Register, offset: 0x2AC */
DECL|OSC_CONFIG0|member|__IO uint32_t OSC_CONFIG0; /**< XTAL OSC Configuration 0 Register, offset: 0x2A0 */
DECL|OSC_CONFIG1_CLR|member|__IO uint32_t OSC_CONFIG1_CLR; /**< XTAL OSC Configuration 1 Register, offset: 0x2B8 */
DECL|OSC_CONFIG1_SET|member|__IO uint32_t OSC_CONFIG1_SET; /**< XTAL OSC Configuration 1 Register, offset: 0x2B4 */
DECL|OSC_CONFIG1_TOG|member|__IO uint32_t OSC_CONFIG1_TOG; /**< XTAL OSC Configuration 1 Register, offset: 0x2BC */
DECL|OSC_CONFIG1|member|__IO uint32_t OSC_CONFIG1; /**< XTAL OSC Configuration 1 Register, offset: 0x2B0 */
DECL|OSC_CONFIG2_CLR|member|__IO uint32_t OSC_CONFIG2_CLR; /**< XTAL OSC Configuration 2 Register, offset: 0x2C8 */
DECL|OSC_CONFIG2_SET|member|__IO uint32_t OSC_CONFIG2_SET; /**< XTAL OSC Configuration 2 Register, offset: 0x2C4 */
DECL|OSC_CONFIG2_TOG|member|__IO uint32_t OSC_CONFIG2_TOG; /**< XTAL OSC Configuration 2 Register, offset: 0x2CC */
DECL|OSC_CONFIG2|member|__IO uint32_t OSC_CONFIG2; /**< XTAL OSC Configuration 2 Register, offset: 0x2C0 */
DECL|OTGSC|member|__IO uint32_t OTGSC; /**< On-The-Go Status & control, offset: 0x1A4 */
DECL|OUTEN|member|__IO uint16_t OUTEN; /**< Output Enable Register, offset: 0x180 */
DECL|PACKET0|member|__I uint32_t PACKET0; /**< DCP work packet 0 status register, offset: 0x80 */
DECL|PACKET1|member|__I uint32_t PACKET1; /**< DCP work packet 1 status register, offset: 0x90 */
DECL|PACKET2|member|__I uint32_t PACKET2; /**< DCP work packet 2 status register, offset: 0xA0 */
DECL|PACKET3|member|__I uint32_t PACKET3; /**< DCP work packet 3 status register, offset: 0xB0 */
DECL|PACKET4|member|__I uint32_t PACKET4; /**< DCP work packet 4 status register, offset: 0xC0 */
DECL|PACKET5|member|__I uint32_t PACKET5; /**< DCP work packet 5 status register, offset: 0xD0 */
DECL|PACKET6|member|__I uint32_t PACKET6; /**< DCP work packet 6 status register, offset: 0xE0 */
DECL|PAGETABLE|member|__IO uint32_t PAGETABLE; /**< DCP page table register, offset: 0x420 */
DECL|PALR|member|__IO uint32_t PALR; /**< Physical Address Lower Register, offset: 0xE4 */
DECL|PARAM|member|__I uint32_t PARAM; /**< Parameter Register, offset: 0x4 */
DECL|PARAM|member|__I uint32_t PARAM; /**< Parameter Register, offset: 0x4 */
DECL|PARAM|member|__I uint32_t PARAM; /**< Parameter Register, offset: 0x4 */
DECL|PARAM|member|__I uint32_t PARAM; /**< Parameter Register, offset: 0x4 */
DECL|PARAM|member|__I uint32_t PARAM; /**< Parameter Register, offset: 0x4 */
DECL|PAUR|member|__IO uint32_t PAUR; /**< Physical Address Upper Register, offset: 0xE8 */
DECL|PERIODICLISTBASE|member|__IO uint32_t PERIODICLISTBASE; /**< Frame List Base Address, offset: 0x154 */
DECL|PFD_480_CLR|member|__IO uint32_t PFD_480_CLR; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xF8 */
DECL|PFD_480_SET|member|__IO uint32_t PFD_480_SET; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xF4 */
DECL|PFD_480_TOG|member|__IO uint32_t PFD_480_TOG; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xFC */
DECL|PFD_480|member|__IO uint32_t PFD_480; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xF0 */
DECL|PFD_528_CLR|member|__IO uint32_t PFD_528_CLR; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x108 */
DECL|PFD_528_SET|member|__IO uint32_t PFD_528_SET; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x104 */
DECL|PFD_528_TOG|member|__IO uint32_t PFD_528_TOG; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x10C */
DECL|PFD_528|member|__IO uint32_t PFD_528; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x100 */
DECL|PGC_BASE_ADDRS|macro|PGC_BASE_ADDRS
DECL|PGC_BASE_PTRS|macro|PGC_BASE_PTRS
DECL|PGC_BASE|macro|PGC_BASE
DECL|PGC_CPU_CTRL_PCR_MASK|macro|PGC_CPU_CTRL_PCR_MASK
DECL|PGC_CPU_CTRL_PCR_SHIFT|macro|PGC_CPU_CTRL_PCR_SHIFT
DECL|PGC_CPU_CTRL_PCR|macro|PGC_CPU_CTRL_PCR
DECL|PGC_CPU_PDNSCR_ISO2SW_MASK|macro|PGC_CPU_PDNSCR_ISO2SW_MASK
DECL|PGC_CPU_PDNSCR_ISO2SW_SHIFT|macro|PGC_CPU_PDNSCR_ISO2SW_SHIFT
DECL|PGC_CPU_PDNSCR_ISO2SW|macro|PGC_CPU_PDNSCR_ISO2SW
DECL|PGC_CPU_PDNSCR_ISO_MASK|macro|PGC_CPU_PDNSCR_ISO_MASK
DECL|PGC_CPU_PDNSCR_ISO_SHIFT|macro|PGC_CPU_PDNSCR_ISO_SHIFT
DECL|PGC_CPU_PDNSCR_ISO|macro|PGC_CPU_PDNSCR_ISO
DECL|PGC_CPU_PUPSCR_SW2ISO_MASK|macro|PGC_CPU_PUPSCR_SW2ISO_MASK
DECL|PGC_CPU_PUPSCR_SW2ISO_SHIFT|macro|PGC_CPU_PUPSCR_SW2ISO_SHIFT
DECL|PGC_CPU_PUPSCR_SW2ISO|macro|PGC_CPU_PUPSCR_SW2ISO
DECL|PGC_CPU_PUPSCR_SW_MASK|macro|PGC_CPU_PUPSCR_SW_MASK
DECL|PGC_CPU_PUPSCR_SW_SHIFT|macro|PGC_CPU_PUPSCR_SW_SHIFT
DECL|PGC_CPU_PUPSCR_SW|macro|PGC_CPU_PUPSCR_SW
DECL|PGC_CPU_SR_PSR_MASK|macro|PGC_CPU_SR_PSR_MASK
DECL|PGC_CPU_SR_PSR_SHIFT|macro|PGC_CPU_SR_PSR_SHIFT
DECL|PGC_CPU_SR_PSR|macro|PGC_CPU_SR_PSR
DECL|PGC_MEGA_CTRL_PCR_MASK|macro|PGC_MEGA_CTRL_PCR_MASK
DECL|PGC_MEGA_CTRL_PCR_SHIFT|macro|PGC_MEGA_CTRL_PCR_SHIFT
DECL|PGC_MEGA_CTRL_PCR|macro|PGC_MEGA_CTRL_PCR
DECL|PGC_MEGA_PDNSCR_ISO2SW_MASK|macro|PGC_MEGA_PDNSCR_ISO2SW_MASK
DECL|PGC_MEGA_PDNSCR_ISO2SW_SHIFT|macro|PGC_MEGA_PDNSCR_ISO2SW_SHIFT
DECL|PGC_MEGA_PDNSCR_ISO2SW|macro|PGC_MEGA_PDNSCR_ISO2SW
DECL|PGC_MEGA_PDNSCR_ISO_MASK|macro|PGC_MEGA_PDNSCR_ISO_MASK
DECL|PGC_MEGA_PDNSCR_ISO_SHIFT|macro|PGC_MEGA_PDNSCR_ISO_SHIFT
DECL|PGC_MEGA_PDNSCR_ISO|macro|PGC_MEGA_PDNSCR_ISO
DECL|PGC_MEGA_PUPSCR_SW2ISO_MASK|macro|PGC_MEGA_PUPSCR_SW2ISO_MASK
DECL|PGC_MEGA_PUPSCR_SW2ISO_SHIFT|macro|PGC_MEGA_PUPSCR_SW2ISO_SHIFT
DECL|PGC_MEGA_PUPSCR_SW2ISO|macro|PGC_MEGA_PUPSCR_SW2ISO
DECL|PGC_MEGA_PUPSCR_SW_MASK|macro|PGC_MEGA_PUPSCR_SW_MASK
DECL|PGC_MEGA_PUPSCR_SW_SHIFT|macro|PGC_MEGA_PUPSCR_SW_SHIFT
DECL|PGC_MEGA_PUPSCR_SW|macro|PGC_MEGA_PUPSCR_SW
DECL|PGC_MEGA_SR_PSR_MASK|macro|PGC_MEGA_SR_PSR_MASK
DECL|PGC_MEGA_SR_PSR_SHIFT|macro|PGC_MEGA_SR_PSR_SHIFT
DECL|PGC_MEGA_SR_PSR|macro|PGC_MEGA_SR_PSR
DECL|PGC_Type|typedef|} PGC_Type;
DECL|PGC|macro|PGC
DECL|PINCFG|member|__IO uint32_t PINCFG; /**< LPUART Pin Configuration Register, offset: 0xC */
DECL|PIN|member|__I uint32_t PIN; /**< Pin State Register, offset: 0xC */
DECL|PIT_BASE_ADDRS|macro|PIT_BASE_ADDRS
DECL|PIT_BASE_PTRS|macro|PIT_BASE_PTRS
DECL|PIT_BASE|macro|PIT_BASE
DECL|PIT_CVAL_COUNT|macro|PIT_CVAL_COUNT
DECL|PIT_CVAL_TVL_MASK|macro|PIT_CVAL_TVL_MASK
DECL|PIT_CVAL_TVL_SHIFT|macro|PIT_CVAL_TVL_SHIFT
DECL|PIT_CVAL_TVL|macro|PIT_CVAL_TVL
DECL|PIT_IRQS|macro|PIT_IRQS
DECL|PIT_IRQn|enumerator|PIT_IRQn = 122, /**< PIT interrupt */
DECL|PIT_LDVAL_COUNT|macro|PIT_LDVAL_COUNT
DECL|PIT_LDVAL_TSV_MASK|macro|PIT_LDVAL_TSV_MASK
DECL|PIT_LDVAL_TSV_SHIFT|macro|PIT_LDVAL_TSV_SHIFT
DECL|PIT_LDVAL_TSV|macro|PIT_LDVAL_TSV
DECL|PIT_LTMR64H_LTH_MASK|macro|PIT_LTMR64H_LTH_MASK
DECL|PIT_LTMR64H_LTH_SHIFT|macro|PIT_LTMR64H_LTH_SHIFT
DECL|PIT_LTMR64H_LTH|macro|PIT_LTMR64H_LTH
DECL|PIT_LTMR64L_LTL_MASK|macro|PIT_LTMR64L_LTL_MASK
DECL|PIT_LTMR64L_LTL_SHIFT|macro|PIT_LTMR64L_LTL_SHIFT
DECL|PIT_LTMR64L_LTL|macro|PIT_LTMR64L_LTL
DECL|PIT_MCR_FRZ_MASK|macro|PIT_MCR_FRZ_MASK
DECL|PIT_MCR_FRZ_SHIFT|macro|PIT_MCR_FRZ_SHIFT
DECL|PIT_MCR_FRZ|macro|PIT_MCR_FRZ
DECL|PIT_MCR_MDIS_MASK|macro|PIT_MCR_MDIS_MASK
DECL|PIT_MCR_MDIS_SHIFT|macro|PIT_MCR_MDIS_SHIFT
DECL|PIT_MCR_MDIS|macro|PIT_MCR_MDIS
DECL|PIT_TCTRL_CHN_MASK|macro|PIT_TCTRL_CHN_MASK
DECL|PIT_TCTRL_CHN_SHIFT|macro|PIT_TCTRL_CHN_SHIFT
DECL|PIT_TCTRL_CHN|macro|PIT_TCTRL_CHN
DECL|PIT_TCTRL_COUNT|macro|PIT_TCTRL_COUNT
DECL|PIT_TCTRL_TEN_MASK|macro|PIT_TCTRL_TEN_MASK
DECL|PIT_TCTRL_TEN_SHIFT|macro|PIT_TCTRL_TEN_SHIFT
DECL|PIT_TCTRL_TEN|macro|PIT_TCTRL_TEN
DECL|PIT_TCTRL_TIE_MASK|macro|PIT_TCTRL_TIE_MASK
DECL|PIT_TCTRL_TIE_SHIFT|macro|PIT_TCTRL_TIE_SHIFT
DECL|PIT_TCTRL_TIE|macro|PIT_TCTRL_TIE
DECL|PIT_TFLG_COUNT|macro|PIT_TFLG_COUNT
DECL|PIT_TFLG_TIF_MASK|macro|PIT_TFLG_TIF_MASK
DECL|PIT_TFLG_TIF_SHIFT|macro|PIT_TFLG_TIF_SHIFT
DECL|PIT_TFLG_TIF|macro|PIT_TFLG_TIF
DECL|PIT_Type|typedef|} PIT_Type;
DECL|PIT|macro|PIT
DECL|PKRCNT10|member|__I uint32_t PKRCNT10; /**< Statistical Check Poker Count 1 and 0 Register, offset: 0x80 */
DECL|PKRCNT32|member|__I uint32_t PKRCNT32; /**< Statistical Check Poker Count 3 and 2 Register, offset: 0x84 */
DECL|PKRCNT54|member|__I uint32_t PKRCNT54; /**< Statistical Check Poker Count 5 and 4 Register, offset: 0x88 */
DECL|PKRCNT76|member|__I uint32_t PKRCNT76; /**< Statistical Check Poker Count 7 and 6 Register, offset: 0x8C */
DECL|PKRCNT98|member|__I uint32_t PKRCNT98; /**< Statistical Check Poker Count 9 and 8 Register, offset: 0x90 */
DECL|PKRCNTBA|member|__I uint32_t PKRCNTBA; /**< Statistical Check Poker Count B and A Register, offset: 0x94 */
DECL|PKRCNTDC|member|__I uint32_t PKRCNTDC; /**< Statistical Check Poker Count D and C Register, offset: 0x98 */
DECL|PKRCNTFE|member|__I uint32_t PKRCNTFE; /**< Statistical Check Poker Count F and E Register, offset: 0x9C */
DECL|PKRMAX|member|__IO uint32_t PKRMAX; /**< Poker Maximum Limit Register, offset: 0xC */
DECL|PKRRNG|member|__IO uint32_t PKRRNG; /**< Poker Range Register, offset: 0x8 */
DECL|PKRSQ|member|__I uint32_t PKRSQ; /**< Poker Square Calculation Result Register, offset: 0xC */
DECL|PLL_ARM_CLR|member|__IO uint32_t PLL_ARM_CLR; /**< Analog ARM PLL control Register, offset: 0x8 */
DECL|PLL_ARM_SET|member|__IO uint32_t PLL_ARM_SET; /**< Analog ARM PLL control Register, offset: 0x4 */
DECL|PLL_ARM_TOG|member|__IO uint32_t PLL_ARM_TOG; /**< Analog ARM PLL control Register, offset: 0xC */
DECL|PLL_ARM|member|__IO uint32_t PLL_ARM; /**< Analog ARM PLL control Register, offset: 0x0 */
DECL|PLL_AUDIO_CLR|member|__IO uint32_t PLL_AUDIO_CLR; /**< Analog Audio PLL control Register, offset: 0x78 */
DECL|PLL_AUDIO_DENOM|member|__IO uint32_t PLL_AUDIO_DENOM; /**< Denominator of Audio PLL Fractional Loop Divider Register, offset: 0x90 */
DECL|PLL_AUDIO_NUM|member|__IO uint32_t PLL_AUDIO_NUM; /**< Numerator of Audio PLL Fractional Loop Divider Register, offset: 0x80 */
DECL|PLL_AUDIO_SET|member|__IO uint32_t PLL_AUDIO_SET; /**< Analog Audio PLL control Register, offset: 0x74 */
DECL|PLL_AUDIO_TOG|member|__IO uint32_t PLL_AUDIO_TOG; /**< Analog Audio PLL control Register, offset: 0x7C */
DECL|PLL_AUDIO|member|__IO uint32_t PLL_AUDIO; /**< Analog Audio PLL control Register, offset: 0x70 */
DECL|PLL_ENET_CLR|member|__IO uint32_t PLL_ENET_CLR; /**< Analog ENET PLL Control Register, offset: 0xE8 */
DECL|PLL_ENET_SET|member|__IO uint32_t PLL_ENET_SET; /**< Analog ENET PLL Control Register, offset: 0xE4 */
DECL|PLL_ENET_TOG|member|__IO uint32_t PLL_ENET_TOG; /**< Analog ENET PLL Control Register, offset: 0xEC */
DECL|PLL_ENET|member|__IO uint32_t PLL_ENET; /**< Analog ENET PLL Control Register, offset: 0xE0 */
DECL|PLL_SYS_CLR|member|__IO uint32_t PLL_SYS_CLR; /**< Analog System PLL Control Register, offset: 0x38 */
DECL|PLL_SYS_DENOM|member|__IO uint32_t PLL_SYS_DENOM; /**< Denominator of 528MHz System PLL Fractional Loop Divider Register, offset: 0x60 */
DECL|PLL_SYS_NUM|member|__IO uint32_t PLL_SYS_NUM; /**< Numerator of 528MHz System PLL Fractional Loop Divider Register, offset: 0x50 */
DECL|PLL_SYS_SET|member|__IO uint32_t PLL_SYS_SET; /**< Analog System PLL Control Register, offset: 0x34 */
DECL|PLL_SYS_SS|member|__IO uint32_t PLL_SYS_SS; /**< 528MHz System PLL Spread Spectrum Register, offset: 0x40 */
DECL|PLL_SYS_TOG|member|__IO uint32_t PLL_SYS_TOG; /**< Analog System PLL Control Register, offset: 0x3C */
DECL|PLL_SYS|member|__IO uint32_t PLL_SYS; /**< Analog System PLL Control Register, offset: 0x30 */
DECL|PLL_USB1_CLR|member|__IO uint32_t PLL_USB1_CLR; /**< Analog USB1 480MHz PLL Control Register, offset: 0x18 */
DECL|PLL_USB1_SET|member|__IO uint32_t PLL_USB1_SET; /**< Analog USB1 480MHz PLL Control Register, offset: 0x14 */
DECL|PLL_USB1_TOG|member|__IO uint32_t PLL_USB1_TOG; /**< Analog USB1 480MHz PLL Control Register, offset: 0x1C */
DECL|PLL_USB1|member|__IO uint32_t PLL_USB1; /**< Analog USB1 480MHz PLL Control Register, offset: 0x10 */
DECL|PLL_USB2_CLR|member|__IO uint32_t PLL_USB2_CLR; /**< Analog USB2 480MHz PLL Control Register, offset: 0x28 */
DECL|PLL_USB2_SET|member|__IO uint32_t PLL_USB2_SET; /**< Analog USB2 480MHz PLL Control Register, offset: 0x24 */
DECL|PLL_USB2_TOG|member|__IO uint32_t PLL_USB2_TOG; /**< Analog USB2 480MHz PLL Control Register, offset: 0x2C */
DECL|PLL_USB2|member|__IO uint32_t PLL_USB2; /**< Analog USB2 480MHz PLL Control Register, offset: 0x20 */
DECL|PLL_VIDEO_CLR|member|__IO uint32_t PLL_VIDEO_CLR; /**< Analog Video PLL control Register, offset: 0xA8 */
DECL|PLL_VIDEO_DENOM|member|__IO uint32_t PLL_VIDEO_DENOM; /**< Denominator of Video PLL Fractional Loop Divider Register, offset: 0xC0 */
DECL|PLL_VIDEO_NUM|member|__IO uint32_t PLL_VIDEO_NUM; /**< Numerator of Video PLL Fractional Loop Divider Register, offset: 0xB0 */
DECL|PLL_VIDEO_SET|member|__IO uint32_t PLL_VIDEO_SET; /**< Analog Video PLL control Register, offset: 0xA4 */
DECL|PLL_VIDEO_TOG|member|__IO uint32_t PLL_VIDEO_TOG; /**< Analog Video PLL control Register, offset: 0xAC */
DECL|PLL_VIDEO|member|__IO uint32_t PLL_VIDEO; /**< Analog Video PLL control Register, offset: 0xA0 */
DECL|PMU_BASE_ADDRS|macro|PMU_BASE_ADDRS
DECL|PMU_BASE_PTRS|macro|PMU_BASE_PTRS
DECL|PMU_BASE|macro|PMU_BASE
DECL|PMU_MISC0_CLKGATE_CTRL_MASK|macro|PMU_MISC0_CLKGATE_CTRL_MASK
DECL|PMU_MISC0_CLKGATE_CTRL_SHIFT|macro|PMU_MISC0_CLKGATE_CTRL_SHIFT
DECL|PMU_MISC0_CLKGATE_CTRL|macro|PMU_MISC0_CLKGATE_CTRL
DECL|PMU_MISC0_CLKGATE_DELAY_MASK|macro|PMU_MISC0_CLKGATE_DELAY_MASK
DECL|PMU_MISC0_CLKGATE_DELAY_SHIFT|macro|PMU_MISC0_CLKGATE_DELAY_SHIFT
DECL|PMU_MISC0_CLKGATE_DELAY|macro|PMU_MISC0_CLKGATE_DELAY
DECL|PMU_MISC0_CLR_CLKGATE_CTRL_MASK|macro|PMU_MISC0_CLR_CLKGATE_CTRL_MASK
DECL|PMU_MISC0_CLR_CLKGATE_CTRL_SHIFT|macro|PMU_MISC0_CLR_CLKGATE_CTRL_SHIFT
DECL|PMU_MISC0_CLR_CLKGATE_CTRL|macro|PMU_MISC0_CLR_CLKGATE_CTRL
DECL|PMU_MISC0_CLR_CLKGATE_DELAY_MASK|macro|PMU_MISC0_CLR_CLKGATE_DELAY_MASK
DECL|PMU_MISC0_CLR_CLKGATE_DELAY_SHIFT|macro|PMU_MISC0_CLR_CLKGATE_DELAY_SHIFT
DECL|PMU_MISC0_CLR_CLKGATE_DELAY|macro|PMU_MISC0_CLR_CLKGATE_DELAY
DECL|PMU_MISC0_CLR_DISCON_HIGH_SNVS_MASK|macro|PMU_MISC0_CLR_DISCON_HIGH_SNVS_MASK
DECL|PMU_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT|macro|PMU_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT
DECL|PMU_MISC0_CLR_DISCON_HIGH_SNVS|macro|PMU_MISC0_CLR_DISCON_HIGH_SNVS
DECL|PMU_MISC0_CLR_OSC_I_MASK|macro|PMU_MISC0_CLR_OSC_I_MASK
DECL|PMU_MISC0_CLR_OSC_I_SHIFT|macro|PMU_MISC0_CLR_OSC_I_SHIFT
DECL|PMU_MISC0_CLR_OSC_I|macro|PMU_MISC0_CLR_OSC_I
DECL|PMU_MISC0_CLR_OSC_XTALOK_EN_MASK|macro|PMU_MISC0_CLR_OSC_XTALOK_EN_MASK
DECL|PMU_MISC0_CLR_OSC_XTALOK_EN_SHIFT|macro|PMU_MISC0_CLR_OSC_XTALOK_EN_SHIFT
DECL|PMU_MISC0_CLR_OSC_XTALOK_EN|macro|PMU_MISC0_CLR_OSC_XTALOK_EN
DECL|PMU_MISC0_CLR_OSC_XTALOK_MASK|macro|PMU_MISC0_CLR_OSC_XTALOK_MASK
DECL|PMU_MISC0_CLR_OSC_XTALOK_SHIFT|macro|PMU_MISC0_CLR_OSC_XTALOK_SHIFT
DECL|PMU_MISC0_CLR_OSC_XTALOK|macro|PMU_MISC0_CLR_OSC_XTALOK
DECL|PMU_MISC0_CLR_REFTOP_PWD_MASK|macro|PMU_MISC0_CLR_REFTOP_PWD_MASK
DECL|PMU_MISC0_CLR_REFTOP_PWD_SHIFT|macro|PMU_MISC0_CLR_REFTOP_PWD_SHIFT
DECL|PMU_MISC0_CLR_REFTOP_PWD|macro|PMU_MISC0_CLR_REFTOP_PWD
DECL|PMU_MISC0_CLR_REFTOP_SELFBIASOFF_MASK|macro|PMU_MISC0_CLR_REFTOP_SELFBIASOFF_MASK
DECL|PMU_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_MISC0_CLR_REFTOP_SELFBIASOFF|macro|PMU_MISC0_CLR_REFTOP_SELFBIASOFF
DECL|PMU_MISC0_CLR_REFTOP_VBGADJ_MASK|macro|PMU_MISC0_CLR_REFTOP_VBGADJ_MASK
DECL|PMU_MISC0_CLR_REFTOP_VBGADJ_SHIFT|macro|PMU_MISC0_CLR_REFTOP_VBGADJ_SHIFT
DECL|PMU_MISC0_CLR_REFTOP_VBGADJ|macro|PMU_MISC0_CLR_REFTOP_VBGADJ
DECL|PMU_MISC0_CLR_REFTOP_VBGUP_MASK|macro|PMU_MISC0_CLR_REFTOP_VBGUP_MASK
DECL|PMU_MISC0_CLR_REFTOP_VBGUP_SHIFT|macro|PMU_MISC0_CLR_REFTOP_VBGUP_SHIFT
DECL|PMU_MISC0_CLR_REFTOP_VBGUP|macro|PMU_MISC0_CLR_REFTOP_VBGUP
DECL|PMU_MISC0_CLR_RTC_XTAL_SOURCE_MASK|macro|PMU_MISC0_CLR_RTC_XTAL_SOURCE_MASK
DECL|PMU_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT|macro|PMU_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT
DECL|PMU_MISC0_CLR_RTC_XTAL_SOURCE|macro|PMU_MISC0_CLR_RTC_XTAL_SOURCE
DECL|PMU_MISC0_CLR_STOP_MODE_CONFIG_MASK|macro|PMU_MISC0_CLR_STOP_MODE_CONFIG_MASK
DECL|PMU_MISC0_CLR_STOP_MODE_CONFIG_SHIFT|macro|PMU_MISC0_CLR_STOP_MODE_CONFIG_SHIFT
DECL|PMU_MISC0_CLR_STOP_MODE_CONFIG|macro|PMU_MISC0_CLR_STOP_MODE_CONFIG
DECL|PMU_MISC0_CLR_VID_PLL_PREDIV_MASK|macro|PMU_MISC0_CLR_VID_PLL_PREDIV_MASK
DECL|PMU_MISC0_CLR_VID_PLL_PREDIV_SHIFT|macro|PMU_MISC0_CLR_VID_PLL_PREDIV_SHIFT
DECL|PMU_MISC0_CLR_VID_PLL_PREDIV|macro|PMU_MISC0_CLR_VID_PLL_PREDIV
DECL|PMU_MISC0_CLR_XTAL_24M_PWD_MASK|macro|PMU_MISC0_CLR_XTAL_24M_PWD_MASK
DECL|PMU_MISC0_CLR_XTAL_24M_PWD_SHIFT|macro|PMU_MISC0_CLR_XTAL_24M_PWD_SHIFT
DECL|PMU_MISC0_CLR_XTAL_24M_PWD|macro|PMU_MISC0_CLR_XTAL_24M_PWD
DECL|PMU_MISC0_DISCON_HIGH_SNVS_MASK|macro|PMU_MISC0_DISCON_HIGH_SNVS_MASK
DECL|PMU_MISC0_DISCON_HIGH_SNVS_SHIFT|macro|PMU_MISC0_DISCON_HIGH_SNVS_SHIFT
DECL|PMU_MISC0_DISCON_HIGH_SNVS|macro|PMU_MISC0_DISCON_HIGH_SNVS
DECL|PMU_MISC0_OSC_I_MASK|macro|PMU_MISC0_OSC_I_MASK
DECL|PMU_MISC0_OSC_I_SHIFT|macro|PMU_MISC0_OSC_I_SHIFT
DECL|PMU_MISC0_OSC_I|macro|PMU_MISC0_OSC_I
DECL|PMU_MISC0_OSC_XTALOK_EN_MASK|macro|PMU_MISC0_OSC_XTALOK_EN_MASK
DECL|PMU_MISC0_OSC_XTALOK_EN_SHIFT|macro|PMU_MISC0_OSC_XTALOK_EN_SHIFT
DECL|PMU_MISC0_OSC_XTALOK_EN|macro|PMU_MISC0_OSC_XTALOK_EN
DECL|PMU_MISC0_OSC_XTALOK_MASK|macro|PMU_MISC0_OSC_XTALOK_MASK
DECL|PMU_MISC0_OSC_XTALOK_SHIFT|macro|PMU_MISC0_OSC_XTALOK_SHIFT
DECL|PMU_MISC0_OSC_XTALOK|macro|PMU_MISC0_OSC_XTALOK
DECL|PMU_MISC0_REFTOP_PWD_MASK|macro|PMU_MISC0_REFTOP_PWD_MASK
DECL|PMU_MISC0_REFTOP_PWD_SHIFT|macro|PMU_MISC0_REFTOP_PWD_SHIFT
DECL|PMU_MISC0_REFTOP_PWD|macro|PMU_MISC0_REFTOP_PWD
DECL|PMU_MISC0_REFTOP_SELFBIASOFF_MASK|macro|PMU_MISC0_REFTOP_SELFBIASOFF_MASK
DECL|PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_MISC0_REFTOP_SELFBIASOFF|macro|PMU_MISC0_REFTOP_SELFBIASOFF
DECL|PMU_MISC0_REFTOP_VBGADJ_MASK|macro|PMU_MISC0_REFTOP_VBGADJ_MASK
DECL|PMU_MISC0_REFTOP_VBGADJ_SHIFT|macro|PMU_MISC0_REFTOP_VBGADJ_SHIFT
DECL|PMU_MISC0_REFTOP_VBGADJ|macro|PMU_MISC0_REFTOP_VBGADJ
DECL|PMU_MISC0_REFTOP_VBGUP_MASK|macro|PMU_MISC0_REFTOP_VBGUP_MASK
DECL|PMU_MISC0_REFTOP_VBGUP_SHIFT|macro|PMU_MISC0_REFTOP_VBGUP_SHIFT
DECL|PMU_MISC0_REFTOP_VBGUP|macro|PMU_MISC0_REFTOP_VBGUP
DECL|PMU_MISC0_RTC_XTAL_SOURCE_MASK|macro|PMU_MISC0_RTC_XTAL_SOURCE_MASK
DECL|PMU_MISC0_RTC_XTAL_SOURCE_SHIFT|macro|PMU_MISC0_RTC_XTAL_SOURCE_SHIFT
DECL|PMU_MISC0_RTC_XTAL_SOURCE|macro|PMU_MISC0_RTC_XTAL_SOURCE
DECL|PMU_MISC0_SET_CLKGATE_CTRL_MASK|macro|PMU_MISC0_SET_CLKGATE_CTRL_MASK
DECL|PMU_MISC0_SET_CLKGATE_CTRL_SHIFT|macro|PMU_MISC0_SET_CLKGATE_CTRL_SHIFT
DECL|PMU_MISC0_SET_CLKGATE_CTRL|macro|PMU_MISC0_SET_CLKGATE_CTRL
DECL|PMU_MISC0_SET_CLKGATE_DELAY_MASK|macro|PMU_MISC0_SET_CLKGATE_DELAY_MASK
DECL|PMU_MISC0_SET_CLKGATE_DELAY_SHIFT|macro|PMU_MISC0_SET_CLKGATE_DELAY_SHIFT
DECL|PMU_MISC0_SET_CLKGATE_DELAY|macro|PMU_MISC0_SET_CLKGATE_DELAY
DECL|PMU_MISC0_SET_DISCON_HIGH_SNVS_MASK|macro|PMU_MISC0_SET_DISCON_HIGH_SNVS_MASK
DECL|PMU_MISC0_SET_DISCON_HIGH_SNVS_SHIFT|macro|PMU_MISC0_SET_DISCON_HIGH_SNVS_SHIFT
DECL|PMU_MISC0_SET_DISCON_HIGH_SNVS|macro|PMU_MISC0_SET_DISCON_HIGH_SNVS
DECL|PMU_MISC0_SET_OSC_I_MASK|macro|PMU_MISC0_SET_OSC_I_MASK
DECL|PMU_MISC0_SET_OSC_I_SHIFT|macro|PMU_MISC0_SET_OSC_I_SHIFT
DECL|PMU_MISC0_SET_OSC_I|macro|PMU_MISC0_SET_OSC_I
DECL|PMU_MISC0_SET_OSC_XTALOK_EN_MASK|macro|PMU_MISC0_SET_OSC_XTALOK_EN_MASK
DECL|PMU_MISC0_SET_OSC_XTALOK_EN_SHIFT|macro|PMU_MISC0_SET_OSC_XTALOK_EN_SHIFT
DECL|PMU_MISC0_SET_OSC_XTALOK_EN|macro|PMU_MISC0_SET_OSC_XTALOK_EN
DECL|PMU_MISC0_SET_OSC_XTALOK_MASK|macro|PMU_MISC0_SET_OSC_XTALOK_MASK
DECL|PMU_MISC0_SET_OSC_XTALOK_SHIFT|macro|PMU_MISC0_SET_OSC_XTALOK_SHIFT
DECL|PMU_MISC0_SET_OSC_XTALOK|macro|PMU_MISC0_SET_OSC_XTALOK
DECL|PMU_MISC0_SET_REFTOP_PWD_MASK|macro|PMU_MISC0_SET_REFTOP_PWD_MASK
DECL|PMU_MISC0_SET_REFTOP_PWD_SHIFT|macro|PMU_MISC0_SET_REFTOP_PWD_SHIFT
DECL|PMU_MISC0_SET_REFTOP_PWD|macro|PMU_MISC0_SET_REFTOP_PWD
DECL|PMU_MISC0_SET_REFTOP_SELFBIASOFF_MASK|macro|PMU_MISC0_SET_REFTOP_SELFBIASOFF_MASK
DECL|PMU_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_MISC0_SET_REFTOP_SELFBIASOFF|macro|PMU_MISC0_SET_REFTOP_SELFBIASOFF
DECL|PMU_MISC0_SET_REFTOP_VBGADJ_MASK|macro|PMU_MISC0_SET_REFTOP_VBGADJ_MASK
DECL|PMU_MISC0_SET_REFTOP_VBGADJ_SHIFT|macro|PMU_MISC0_SET_REFTOP_VBGADJ_SHIFT
DECL|PMU_MISC0_SET_REFTOP_VBGADJ|macro|PMU_MISC0_SET_REFTOP_VBGADJ
DECL|PMU_MISC0_SET_REFTOP_VBGUP_MASK|macro|PMU_MISC0_SET_REFTOP_VBGUP_MASK
DECL|PMU_MISC0_SET_REFTOP_VBGUP_SHIFT|macro|PMU_MISC0_SET_REFTOP_VBGUP_SHIFT
DECL|PMU_MISC0_SET_REFTOP_VBGUP|macro|PMU_MISC0_SET_REFTOP_VBGUP
DECL|PMU_MISC0_SET_RTC_XTAL_SOURCE_MASK|macro|PMU_MISC0_SET_RTC_XTAL_SOURCE_MASK
DECL|PMU_MISC0_SET_RTC_XTAL_SOURCE_SHIFT|macro|PMU_MISC0_SET_RTC_XTAL_SOURCE_SHIFT
DECL|PMU_MISC0_SET_RTC_XTAL_SOURCE|macro|PMU_MISC0_SET_RTC_XTAL_SOURCE
DECL|PMU_MISC0_SET_STOP_MODE_CONFIG_MASK|macro|PMU_MISC0_SET_STOP_MODE_CONFIG_MASK
DECL|PMU_MISC0_SET_STOP_MODE_CONFIG_SHIFT|macro|PMU_MISC0_SET_STOP_MODE_CONFIG_SHIFT
DECL|PMU_MISC0_SET_STOP_MODE_CONFIG|macro|PMU_MISC0_SET_STOP_MODE_CONFIG
DECL|PMU_MISC0_SET_VID_PLL_PREDIV_MASK|macro|PMU_MISC0_SET_VID_PLL_PREDIV_MASK
DECL|PMU_MISC0_SET_VID_PLL_PREDIV_SHIFT|macro|PMU_MISC0_SET_VID_PLL_PREDIV_SHIFT
DECL|PMU_MISC0_SET_VID_PLL_PREDIV|macro|PMU_MISC0_SET_VID_PLL_PREDIV
DECL|PMU_MISC0_SET_XTAL_24M_PWD_MASK|macro|PMU_MISC0_SET_XTAL_24M_PWD_MASK
DECL|PMU_MISC0_SET_XTAL_24M_PWD_SHIFT|macro|PMU_MISC0_SET_XTAL_24M_PWD_SHIFT
DECL|PMU_MISC0_SET_XTAL_24M_PWD|macro|PMU_MISC0_SET_XTAL_24M_PWD
DECL|PMU_MISC0_STOP_MODE_CONFIG_MASK|macro|PMU_MISC0_STOP_MODE_CONFIG_MASK
DECL|PMU_MISC0_STOP_MODE_CONFIG_SHIFT|macro|PMU_MISC0_STOP_MODE_CONFIG_SHIFT
DECL|PMU_MISC0_STOP_MODE_CONFIG|macro|PMU_MISC0_STOP_MODE_CONFIG
DECL|PMU_MISC0_TOG_CLKGATE_CTRL_MASK|macro|PMU_MISC0_TOG_CLKGATE_CTRL_MASK
DECL|PMU_MISC0_TOG_CLKGATE_CTRL_SHIFT|macro|PMU_MISC0_TOG_CLKGATE_CTRL_SHIFT
DECL|PMU_MISC0_TOG_CLKGATE_CTRL|macro|PMU_MISC0_TOG_CLKGATE_CTRL
DECL|PMU_MISC0_TOG_CLKGATE_DELAY_MASK|macro|PMU_MISC0_TOG_CLKGATE_DELAY_MASK
DECL|PMU_MISC0_TOG_CLKGATE_DELAY_SHIFT|macro|PMU_MISC0_TOG_CLKGATE_DELAY_SHIFT
DECL|PMU_MISC0_TOG_CLKGATE_DELAY|macro|PMU_MISC0_TOG_CLKGATE_DELAY
DECL|PMU_MISC0_TOG_DISCON_HIGH_SNVS_MASK|macro|PMU_MISC0_TOG_DISCON_HIGH_SNVS_MASK
DECL|PMU_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT|macro|PMU_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT
DECL|PMU_MISC0_TOG_DISCON_HIGH_SNVS|macro|PMU_MISC0_TOG_DISCON_HIGH_SNVS
DECL|PMU_MISC0_TOG_OSC_I_MASK|macro|PMU_MISC0_TOG_OSC_I_MASK
DECL|PMU_MISC0_TOG_OSC_I_SHIFT|macro|PMU_MISC0_TOG_OSC_I_SHIFT
DECL|PMU_MISC0_TOG_OSC_I|macro|PMU_MISC0_TOG_OSC_I
DECL|PMU_MISC0_TOG_OSC_XTALOK_EN_MASK|macro|PMU_MISC0_TOG_OSC_XTALOK_EN_MASK
DECL|PMU_MISC0_TOG_OSC_XTALOK_EN_SHIFT|macro|PMU_MISC0_TOG_OSC_XTALOK_EN_SHIFT
DECL|PMU_MISC0_TOG_OSC_XTALOK_EN|macro|PMU_MISC0_TOG_OSC_XTALOK_EN
DECL|PMU_MISC0_TOG_OSC_XTALOK_MASK|macro|PMU_MISC0_TOG_OSC_XTALOK_MASK
DECL|PMU_MISC0_TOG_OSC_XTALOK_SHIFT|macro|PMU_MISC0_TOG_OSC_XTALOK_SHIFT
DECL|PMU_MISC0_TOG_OSC_XTALOK|macro|PMU_MISC0_TOG_OSC_XTALOK
DECL|PMU_MISC0_TOG_REFTOP_PWD_MASK|macro|PMU_MISC0_TOG_REFTOP_PWD_MASK
DECL|PMU_MISC0_TOG_REFTOP_PWD_SHIFT|macro|PMU_MISC0_TOG_REFTOP_PWD_SHIFT
DECL|PMU_MISC0_TOG_REFTOP_PWD|macro|PMU_MISC0_TOG_REFTOP_PWD
DECL|PMU_MISC0_TOG_REFTOP_SELFBIASOFF_MASK|macro|PMU_MISC0_TOG_REFTOP_SELFBIASOFF_MASK
DECL|PMU_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_MISC0_TOG_REFTOP_SELFBIASOFF|macro|PMU_MISC0_TOG_REFTOP_SELFBIASOFF
DECL|PMU_MISC0_TOG_REFTOP_VBGADJ_MASK|macro|PMU_MISC0_TOG_REFTOP_VBGADJ_MASK
DECL|PMU_MISC0_TOG_REFTOP_VBGADJ_SHIFT|macro|PMU_MISC0_TOG_REFTOP_VBGADJ_SHIFT
DECL|PMU_MISC0_TOG_REFTOP_VBGADJ|macro|PMU_MISC0_TOG_REFTOP_VBGADJ
DECL|PMU_MISC0_TOG_REFTOP_VBGUP_MASK|macro|PMU_MISC0_TOG_REFTOP_VBGUP_MASK
DECL|PMU_MISC0_TOG_REFTOP_VBGUP_SHIFT|macro|PMU_MISC0_TOG_REFTOP_VBGUP_SHIFT
DECL|PMU_MISC0_TOG_REFTOP_VBGUP|macro|PMU_MISC0_TOG_REFTOP_VBGUP
DECL|PMU_MISC0_TOG_RTC_XTAL_SOURCE_MASK|macro|PMU_MISC0_TOG_RTC_XTAL_SOURCE_MASK
DECL|PMU_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT|macro|PMU_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT
DECL|PMU_MISC0_TOG_RTC_XTAL_SOURCE|macro|PMU_MISC0_TOG_RTC_XTAL_SOURCE
DECL|PMU_MISC0_TOG_STOP_MODE_CONFIG_MASK|macro|PMU_MISC0_TOG_STOP_MODE_CONFIG_MASK
DECL|PMU_MISC0_TOG_STOP_MODE_CONFIG_SHIFT|macro|PMU_MISC0_TOG_STOP_MODE_CONFIG_SHIFT
DECL|PMU_MISC0_TOG_STOP_MODE_CONFIG|macro|PMU_MISC0_TOG_STOP_MODE_CONFIG
DECL|PMU_MISC0_TOG_VID_PLL_PREDIV_MASK|macro|PMU_MISC0_TOG_VID_PLL_PREDIV_MASK
DECL|PMU_MISC0_TOG_VID_PLL_PREDIV_SHIFT|macro|PMU_MISC0_TOG_VID_PLL_PREDIV_SHIFT
DECL|PMU_MISC0_TOG_VID_PLL_PREDIV|macro|PMU_MISC0_TOG_VID_PLL_PREDIV
DECL|PMU_MISC0_TOG_XTAL_24M_PWD_MASK|macro|PMU_MISC0_TOG_XTAL_24M_PWD_MASK
DECL|PMU_MISC0_TOG_XTAL_24M_PWD_SHIFT|macro|PMU_MISC0_TOG_XTAL_24M_PWD_SHIFT
DECL|PMU_MISC0_TOG_XTAL_24M_PWD|macro|PMU_MISC0_TOG_XTAL_24M_PWD
DECL|PMU_MISC0_VID_PLL_PREDIV_MASK|macro|PMU_MISC0_VID_PLL_PREDIV_MASK
DECL|PMU_MISC0_VID_PLL_PREDIV_SHIFT|macro|PMU_MISC0_VID_PLL_PREDIV_SHIFT
DECL|PMU_MISC0_VID_PLL_PREDIV|macro|PMU_MISC0_VID_PLL_PREDIV
DECL|PMU_MISC0_XTAL_24M_PWD_MASK|macro|PMU_MISC0_XTAL_24M_PWD_MASK
DECL|PMU_MISC0_XTAL_24M_PWD_SHIFT|macro|PMU_MISC0_XTAL_24M_PWD_SHIFT
DECL|PMU_MISC0_XTAL_24M_PWD|macro|PMU_MISC0_XTAL_24M_PWD
DECL|PMU_MISC1_CLR_IRQ_ANA_BO_MASK|macro|PMU_MISC1_CLR_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_CLR_IRQ_ANA_BO|macro|PMU_MISC1_CLR_IRQ_ANA_BO
DECL|PMU_MISC1_CLR_IRQ_DIG_BO_MASK|macro|PMU_MISC1_CLR_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_CLR_IRQ_DIG_BO|macro|PMU_MISC1_CLR_IRQ_DIG_BO
DECL|PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_CLR_IRQ_TEMPHIGH|macro|PMU_MISC1_CLR_IRQ_TEMPHIGH
DECL|PMU_MISC1_CLR_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_CLR_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_CLR_IRQ_TEMPLOW|macro|PMU_MISC1_CLR_IRQ_TEMPLOW
DECL|PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_CLR_IRQ_TEMPPANIC|macro|PMU_MISC1_CLR_IRQ_TEMPPANIC
DECL|PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_CLR_LVDS1_CLK_SEL|macro|PMU_MISC1_CLR_LVDS1_CLK_SEL
DECL|PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_CLR_LVDSCLK1_IBEN|macro|PMU_MISC1_CLR_LVDSCLK1_IBEN
DECL|PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_CLR_LVDSCLK1_OBEN|macro|PMU_MISC1_CLR_LVDSCLK1_OBEN
DECL|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN|macro|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN
DECL|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN|macro|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN
DECL|PMU_MISC1_IRQ_ANA_BO_MASK|macro|PMU_MISC1_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_IRQ_ANA_BO|macro|PMU_MISC1_IRQ_ANA_BO
DECL|PMU_MISC1_IRQ_DIG_BO_MASK|macro|PMU_MISC1_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_IRQ_DIG_BO|macro|PMU_MISC1_IRQ_DIG_BO
DECL|PMU_MISC1_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_IRQ_TEMPHIGH|macro|PMU_MISC1_IRQ_TEMPHIGH
DECL|PMU_MISC1_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_IRQ_TEMPLOW|macro|PMU_MISC1_IRQ_TEMPLOW
DECL|PMU_MISC1_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_IRQ_TEMPPANIC|macro|PMU_MISC1_IRQ_TEMPPANIC
DECL|PMU_MISC1_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_LVDS1_CLK_SEL|macro|PMU_MISC1_LVDS1_CLK_SEL
DECL|PMU_MISC1_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_LVDSCLK1_IBEN|macro|PMU_MISC1_LVDSCLK1_IBEN
DECL|PMU_MISC1_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_LVDSCLK1_OBEN|macro|PMU_MISC1_LVDSCLK1_OBEN
DECL|PMU_MISC1_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_PFD_480_AUTOGATE_EN|macro|PMU_MISC1_PFD_480_AUTOGATE_EN
DECL|PMU_MISC1_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_PFD_528_AUTOGATE_EN|macro|PMU_MISC1_PFD_528_AUTOGATE_EN
DECL|PMU_MISC1_SET_IRQ_ANA_BO_MASK|macro|PMU_MISC1_SET_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_SET_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_SET_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_SET_IRQ_ANA_BO|macro|PMU_MISC1_SET_IRQ_ANA_BO
DECL|PMU_MISC1_SET_IRQ_DIG_BO_MASK|macro|PMU_MISC1_SET_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_SET_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_SET_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_SET_IRQ_DIG_BO|macro|PMU_MISC1_SET_IRQ_DIG_BO
DECL|PMU_MISC1_SET_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_SET_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_SET_IRQ_TEMPHIGH|macro|PMU_MISC1_SET_IRQ_TEMPHIGH
DECL|PMU_MISC1_SET_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_SET_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_SET_IRQ_TEMPLOW|macro|PMU_MISC1_SET_IRQ_TEMPLOW
DECL|PMU_MISC1_SET_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_SET_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_SET_IRQ_TEMPPANIC|macro|PMU_MISC1_SET_IRQ_TEMPPANIC
DECL|PMU_MISC1_SET_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_SET_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_SET_LVDS1_CLK_SEL|macro|PMU_MISC1_SET_LVDS1_CLK_SEL
DECL|PMU_MISC1_SET_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_SET_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_SET_LVDSCLK1_IBEN|macro|PMU_MISC1_SET_LVDSCLK1_IBEN
DECL|PMU_MISC1_SET_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_SET_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_SET_LVDSCLK1_OBEN|macro|PMU_MISC1_SET_LVDSCLK1_OBEN
DECL|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_SET_PFD_480_AUTOGATE_EN|macro|PMU_MISC1_SET_PFD_480_AUTOGATE_EN
DECL|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_SET_PFD_528_AUTOGATE_EN|macro|PMU_MISC1_SET_PFD_528_AUTOGATE_EN
DECL|PMU_MISC1_TOG_IRQ_ANA_BO_MASK|macro|PMU_MISC1_TOG_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_TOG_IRQ_ANA_BO|macro|PMU_MISC1_TOG_IRQ_ANA_BO
DECL|PMU_MISC1_TOG_IRQ_DIG_BO_MASK|macro|PMU_MISC1_TOG_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_TOG_IRQ_DIG_BO|macro|PMU_MISC1_TOG_IRQ_DIG_BO
DECL|PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_TOG_IRQ_TEMPHIGH|macro|PMU_MISC1_TOG_IRQ_TEMPHIGH
DECL|PMU_MISC1_TOG_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_TOG_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_TOG_IRQ_TEMPLOW|macro|PMU_MISC1_TOG_IRQ_TEMPLOW
DECL|PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_TOG_IRQ_TEMPPANIC|macro|PMU_MISC1_TOG_IRQ_TEMPPANIC
DECL|PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_TOG_LVDS1_CLK_SEL|macro|PMU_MISC1_TOG_LVDS1_CLK_SEL
DECL|PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_TOG_LVDSCLK1_IBEN|macro|PMU_MISC1_TOG_LVDSCLK1_IBEN
DECL|PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_TOG_LVDSCLK1_OBEN|macro|PMU_MISC1_TOG_LVDSCLK1_OBEN
DECL|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN|macro|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN
DECL|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN|macro|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN
DECL|PMU_MISC2_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_AUDIO_DIV_LSB|macro|PMU_MISC2_AUDIO_DIV_LSB
DECL|PMU_MISC2_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_AUDIO_DIV_MSB|macro|PMU_MISC2_AUDIO_DIV_MSB
DECL|PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_CLR_AUDIO_DIV_LSB|macro|PMU_MISC2_CLR_AUDIO_DIV_LSB
DECL|PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_CLR_AUDIO_DIV_MSB|macro|PMU_MISC2_CLR_AUDIO_DIV_MSB
DECL|PMU_MISC2_CLR_PLL3_disable_MASK|macro|PMU_MISC2_CLR_PLL3_disable_MASK
DECL|PMU_MISC2_CLR_PLL3_disable_SHIFT|macro|PMU_MISC2_CLR_PLL3_disable_SHIFT
DECL|PMU_MISC2_CLR_PLL3_disable|macro|PMU_MISC2_CLR_PLL3_disable
DECL|PMU_MISC2_CLR_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_CLR_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_CLR_REG0_BO_OFFSET|macro|PMU_MISC2_CLR_REG0_BO_OFFSET
DECL|PMU_MISC2_CLR_REG0_BO_STATUS_MASK|macro|PMU_MISC2_CLR_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_CLR_REG0_BO_STATUS|macro|PMU_MISC2_CLR_REG0_BO_STATUS
DECL|PMU_MISC2_CLR_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_CLR_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_CLR_REG0_ENABLE_BO|macro|PMU_MISC2_CLR_REG0_ENABLE_BO
DECL|PMU_MISC2_CLR_REG0_STEP_TIME_MASK|macro|PMU_MISC2_CLR_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_CLR_REG0_STEP_TIME|macro|PMU_MISC2_CLR_REG0_STEP_TIME
DECL|PMU_MISC2_CLR_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_CLR_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_CLR_REG2_BO_OFFSET|macro|PMU_MISC2_CLR_REG2_BO_OFFSET
DECL|PMU_MISC2_CLR_REG2_BO_STATUS_MASK|macro|PMU_MISC2_CLR_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_CLR_REG2_BO_STATUS|macro|PMU_MISC2_CLR_REG2_BO_STATUS
DECL|PMU_MISC2_CLR_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_CLR_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_CLR_REG2_ENABLE_BO|macro|PMU_MISC2_CLR_REG2_ENABLE_BO
DECL|PMU_MISC2_CLR_REG2_OK_MASK|macro|PMU_MISC2_CLR_REG2_OK_MASK
DECL|PMU_MISC2_CLR_REG2_OK_SHIFT|macro|PMU_MISC2_CLR_REG2_OK_SHIFT
DECL|PMU_MISC2_CLR_REG2_OK|macro|PMU_MISC2_CLR_REG2_OK
DECL|PMU_MISC2_CLR_REG2_STEP_TIME_MASK|macro|PMU_MISC2_CLR_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_CLR_REG2_STEP_TIME|macro|PMU_MISC2_CLR_REG2_STEP_TIME
DECL|PMU_MISC2_CLR_VIDEO_DIV_MASK|macro|PMU_MISC2_CLR_VIDEO_DIV_MASK
DECL|PMU_MISC2_CLR_VIDEO_DIV_SHIFT|macro|PMU_MISC2_CLR_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_CLR_VIDEO_DIV|macro|PMU_MISC2_CLR_VIDEO_DIV
DECL|PMU_MISC2_PLL3_disable_MASK|macro|PMU_MISC2_PLL3_disable_MASK
DECL|PMU_MISC2_PLL3_disable_SHIFT|macro|PMU_MISC2_PLL3_disable_SHIFT
DECL|PMU_MISC2_PLL3_disable|macro|PMU_MISC2_PLL3_disable
DECL|PMU_MISC2_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_REG0_BO_OFFSET|macro|PMU_MISC2_REG0_BO_OFFSET
DECL|PMU_MISC2_REG0_BO_STATUS_MASK|macro|PMU_MISC2_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_REG0_BO_STATUS|macro|PMU_MISC2_REG0_BO_STATUS
DECL|PMU_MISC2_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_REG0_ENABLE_BO|macro|PMU_MISC2_REG0_ENABLE_BO
DECL|PMU_MISC2_REG0_STEP_TIME_MASK|macro|PMU_MISC2_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_REG0_STEP_TIME|macro|PMU_MISC2_REG0_STEP_TIME
DECL|PMU_MISC2_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_REG2_BO_OFFSET|macro|PMU_MISC2_REG2_BO_OFFSET
DECL|PMU_MISC2_REG2_BO_STATUS_MASK|macro|PMU_MISC2_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_REG2_BO_STATUS|macro|PMU_MISC2_REG2_BO_STATUS
DECL|PMU_MISC2_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_REG2_ENABLE_BO|macro|PMU_MISC2_REG2_ENABLE_BO
DECL|PMU_MISC2_REG2_OK_MASK|macro|PMU_MISC2_REG2_OK_MASK
DECL|PMU_MISC2_REG2_OK_SHIFT|macro|PMU_MISC2_REG2_OK_SHIFT
DECL|PMU_MISC2_REG2_OK|macro|PMU_MISC2_REG2_OK
DECL|PMU_MISC2_REG2_STEP_TIME_MASK|macro|PMU_MISC2_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_REG2_STEP_TIME|macro|PMU_MISC2_REG2_STEP_TIME
DECL|PMU_MISC2_SET_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_SET_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_SET_AUDIO_DIV_LSB|macro|PMU_MISC2_SET_AUDIO_DIV_LSB
DECL|PMU_MISC2_SET_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_SET_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_SET_AUDIO_DIV_MSB|macro|PMU_MISC2_SET_AUDIO_DIV_MSB
DECL|PMU_MISC2_SET_PLL3_disable_MASK|macro|PMU_MISC2_SET_PLL3_disable_MASK
DECL|PMU_MISC2_SET_PLL3_disable_SHIFT|macro|PMU_MISC2_SET_PLL3_disable_SHIFT
DECL|PMU_MISC2_SET_PLL3_disable|macro|PMU_MISC2_SET_PLL3_disable
DECL|PMU_MISC2_SET_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_SET_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_SET_REG0_BO_OFFSET|macro|PMU_MISC2_SET_REG0_BO_OFFSET
DECL|PMU_MISC2_SET_REG0_BO_STATUS_MASK|macro|PMU_MISC2_SET_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_SET_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_SET_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_SET_REG0_BO_STATUS|macro|PMU_MISC2_SET_REG0_BO_STATUS
DECL|PMU_MISC2_SET_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_SET_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_SET_REG0_ENABLE_BO|macro|PMU_MISC2_SET_REG0_ENABLE_BO
DECL|PMU_MISC2_SET_REG0_STEP_TIME_MASK|macro|PMU_MISC2_SET_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_SET_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_SET_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_SET_REG0_STEP_TIME|macro|PMU_MISC2_SET_REG0_STEP_TIME
DECL|PMU_MISC2_SET_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_SET_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_SET_REG2_BO_OFFSET|macro|PMU_MISC2_SET_REG2_BO_OFFSET
DECL|PMU_MISC2_SET_REG2_BO_STATUS_MASK|macro|PMU_MISC2_SET_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_SET_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_SET_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_SET_REG2_BO_STATUS|macro|PMU_MISC2_SET_REG2_BO_STATUS
DECL|PMU_MISC2_SET_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_SET_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_SET_REG2_ENABLE_BO|macro|PMU_MISC2_SET_REG2_ENABLE_BO
DECL|PMU_MISC2_SET_REG2_OK_MASK|macro|PMU_MISC2_SET_REG2_OK_MASK
DECL|PMU_MISC2_SET_REG2_OK_SHIFT|macro|PMU_MISC2_SET_REG2_OK_SHIFT
DECL|PMU_MISC2_SET_REG2_OK|macro|PMU_MISC2_SET_REG2_OK
DECL|PMU_MISC2_SET_REG2_STEP_TIME_MASK|macro|PMU_MISC2_SET_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_SET_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_SET_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_SET_REG2_STEP_TIME|macro|PMU_MISC2_SET_REG2_STEP_TIME
DECL|PMU_MISC2_SET_VIDEO_DIV_MASK|macro|PMU_MISC2_SET_VIDEO_DIV_MASK
DECL|PMU_MISC2_SET_VIDEO_DIV_SHIFT|macro|PMU_MISC2_SET_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_SET_VIDEO_DIV|macro|PMU_MISC2_SET_VIDEO_DIV
DECL|PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_TOG_AUDIO_DIV_LSB|macro|PMU_MISC2_TOG_AUDIO_DIV_LSB
DECL|PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_TOG_AUDIO_DIV_MSB|macro|PMU_MISC2_TOG_AUDIO_DIV_MSB
DECL|PMU_MISC2_TOG_PLL3_disable_MASK|macro|PMU_MISC2_TOG_PLL3_disable_MASK
DECL|PMU_MISC2_TOG_PLL3_disable_SHIFT|macro|PMU_MISC2_TOG_PLL3_disable_SHIFT
DECL|PMU_MISC2_TOG_PLL3_disable|macro|PMU_MISC2_TOG_PLL3_disable
DECL|PMU_MISC2_TOG_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_TOG_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_TOG_REG0_BO_OFFSET|macro|PMU_MISC2_TOG_REG0_BO_OFFSET
DECL|PMU_MISC2_TOG_REG0_BO_STATUS_MASK|macro|PMU_MISC2_TOG_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_TOG_REG0_BO_STATUS|macro|PMU_MISC2_TOG_REG0_BO_STATUS
DECL|PMU_MISC2_TOG_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_TOG_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_TOG_REG0_ENABLE_BO|macro|PMU_MISC2_TOG_REG0_ENABLE_BO
DECL|PMU_MISC2_TOG_REG0_STEP_TIME_MASK|macro|PMU_MISC2_TOG_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_TOG_REG0_STEP_TIME|macro|PMU_MISC2_TOG_REG0_STEP_TIME
DECL|PMU_MISC2_TOG_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_TOG_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_TOG_REG2_BO_OFFSET|macro|PMU_MISC2_TOG_REG2_BO_OFFSET
DECL|PMU_MISC2_TOG_REG2_BO_STATUS_MASK|macro|PMU_MISC2_TOG_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_TOG_REG2_BO_STATUS|macro|PMU_MISC2_TOG_REG2_BO_STATUS
DECL|PMU_MISC2_TOG_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_TOG_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_TOG_REG2_ENABLE_BO|macro|PMU_MISC2_TOG_REG2_ENABLE_BO
DECL|PMU_MISC2_TOG_REG2_OK_MASK|macro|PMU_MISC2_TOG_REG2_OK_MASK
DECL|PMU_MISC2_TOG_REG2_OK_SHIFT|macro|PMU_MISC2_TOG_REG2_OK_SHIFT
DECL|PMU_MISC2_TOG_REG2_OK|macro|PMU_MISC2_TOG_REG2_OK
DECL|PMU_MISC2_TOG_REG2_STEP_TIME_MASK|macro|PMU_MISC2_TOG_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_TOG_REG2_STEP_TIME|macro|PMU_MISC2_TOG_REG2_STEP_TIME
DECL|PMU_MISC2_TOG_VIDEO_DIV_MASK|macro|PMU_MISC2_TOG_VIDEO_DIV_MASK
DECL|PMU_MISC2_TOG_VIDEO_DIV_SHIFT|macro|PMU_MISC2_TOG_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_TOG_VIDEO_DIV|macro|PMU_MISC2_TOG_VIDEO_DIV
DECL|PMU_MISC2_VIDEO_DIV_MASK|macro|PMU_MISC2_VIDEO_DIV_MASK
DECL|PMU_MISC2_VIDEO_DIV_SHIFT|macro|PMU_MISC2_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_VIDEO_DIV|macro|PMU_MISC2_VIDEO_DIV
DECL|PMU_REG_1P1_BO_OFFSET_MASK|macro|PMU_REG_1P1_BO_OFFSET_MASK
DECL|PMU_REG_1P1_BO_OFFSET_SHIFT|macro|PMU_REG_1P1_BO_OFFSET_SHIFT
DECL|PMU_REG_1P1_BO_OFFSET|macro|PMU_REG_1P1_BO_OFFSET
DECL|PMU_REG_1P1_BO_VDD1P1_MASK|macro|PMU_REG_1P1_BO_VDD1P1_MASK
DECL|PMU_REG_1P1_BO_VDD1P1_SHIFT|macro|PMU_REG_1P1_BO_VDD1P1_SHIFT
DECL|PMU_REG_1P1_BO_VDD1P1|macro|PMU_REG_1P1_BO_VDD1P1
DECL|PMU_REG_1P1_CLR_BO_OFFSET_MASK|macro|PMU_REG_1P1_CLR_BO_OFFSET_MASK
DECL|PMU_REG_1P1_CLR_BO_OFFSET_SHIFT|macro|PMU_REG_1P1_CLR_BO_OFFSET_SHIFT
DECL|PMU_REG_1P1_CLR_BO_OFFSET|macro|PMU_REG_1P1_CLR_BO_OFFSET
DECL|PMU_REG_1P1_CLR_BO_VDD1P1_MASK|macro|PMU_REG_1P1_CLR_BO_VDD1P1_MASK
DECL|PMU_REG_1P1_CLR_BO_VDD1P1_SHIFT|macro|PMU_REG_1P1_CLR_BO_VDD1P1_SHIFT
DECL|PMU_REG_1P1_CLR_BO_VDD1P1|macro|PMU_REG_1P1_CLR_BO_VDD1P1
DECL|PMU_REG_1P1_CLR_ENABLE_BO_MASK|macro|PMU_REG_1P1_CLR_ENABLE_BO_MASK
DECL|PMU_REG_1P1_CLR_ENABLE_BO_SHIFT|macro|PMU_REG_1P1_CLR_ENABLE_BO_SHIFT
DECL|PMU_REG_1P1_CLR_ENABLE_BO|macro|PMU_REG_1P1_CLR_ENABLE_BO
DECL|PMU_REG_1P1_CLR_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P1_CLR_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P1_CLR_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P1_CLR_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P1_CLR_ENABLE_ILIMIT|macro|PMU_REG_1P1_CLR_ENABLE_ILIMIT
DECL|PMU_REG_1P1_CLR_ENABLE_LINREG_MASK|macro|PMU_REG_1P1_CLR_ENABLE_LINREG_MASK
DECL|PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P1_CLR_ENABLE_LINREG|macro|PMU_REG_1P1_CLR_ENABLE_LINREG
DECL|PMU_REG_1P1_CLR_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P1_CLR_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P1_CLR_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P1_CLR_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P1_CLR_ENABLE_PULLDOWN|macro|PMU_REG_1P1_CLR_ENABLE_PULLDOWN
DECL|PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG|macro|PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG
DECL|PMU_REG_1P1_CLR_OK_VDD1P1_MASK|macro|PMU_REG_1P1_CLR_OK_VDD1P1_MASK
DECL|PMU_REG_1P1_CLR_OK_VDD1P1_SHIFT|macro|PMU_REG_1P1_CLR_OK_VDD1P1_SHIFT
DECL|PMU_REG_1P1_CLR_OK_VDD1P1|macro|PMU_REG_1P1_CLR_OK_VDD1P1
DECL|PMU_REG_1P1_CLR_OUTPUT_TRG_MASK|macro|PMU_REG_1P1_CLR_OUTPUT_TRG_MASK
DECL|PMU_REG_1P1_CLR_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P1_CLR_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P1_CLR_OUTPUT_TRG|macro|PMU_REG_1P1_CLR_OUTPUT_TRG
DECL|PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_CLR_SELREF_WEAK_LINREG|macro|PMU_REG_1P1_CLR_SELREF_WEAK_LINREG
DECL|PMU_REG_1P1_ENABLE_BO_MASK|macro|PMU_REG_1P1_ENABLE_BO_MASK
DECL|PMU_REG_1P1_ENABLE_BO_SHIFT|macro|PMU_REG_1P1_ENABLE_BO_SHIFT
DECL|PMU_REG_1P1_ENABLE_BO|macro|PMU_REG_1P1_ENABLE_BO
DECL|PMU_REG_1P1_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P1_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P1_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P1_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P1_ENABLE_ILIMIT|macro|PMU_REG_1P1_ENABLE_ILIMIT
DECL|PMU_REG_1P1_ENABLE_LINREG_MASK|macro|PMU_REG_1P1_ENABLE_LINREG_MASK
DECL|PMU_REG_1P1_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P1_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P1_ENABLE_LINREG|macro|PMU_REG_1P1_ENABLE_LINREG
DECL|PMU_REG_1P1_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P1_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P1_ENABLE_PULLDOWN|macro|PMU_REG_1P1_ENABLE_PULLDOWN
DECL|PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_ENABLE_WEAK_LINREG|macro|PMU_REG_1P1_ENABLE_WEAK_LINREG
DECL|PMU_REG_1P1_OK_VDD1P1_MASK|macro|PMU_REG_1P1_OK_VDD1P1_MASK
DECL|PMU_REG_1P1_OK_VDD1P1_SHIFT|macro|PMU_REG_1P1_OK_VDD1P1_SHIFT
DECL|PMU_REG_1P1_OK_VDD1P1|macro|PMU_REG_1P1_OK_VDD1P1
DECL|PMU_REG_1P1_OUTPUT_TRG_MASK|macro|PMU_REG_1P1_OUTPUT_TRG_MASK
DECL|PMU_REG_1P1_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P1_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P1_OUTPUT_TRG|macro|PMU_REG_1P1_OUTPUT_TRG
DECL|PMU_REG_1P1_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P1_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_SELREF_WEAK_LINREG|macro|PMU_REG_1P1_SELREF_WEAK_LINREG
DECL|PMU_REG_1P1_SET_BO_OFFSET_MASK|macro|PMU_REG_1P1_SET_BO_OFFSET_MASK
DECL|PMU_REG_1P1_SET_BO_OFFSET_SHIFT|macro|PMU_REG_1P1_SET_BO_OFFSET_SHIFT
DECL|PMU_REG_1P1_SET_BO_OFFSET|macro|PMU_REG_1P1_SET_BO_OFFSET
DECL|PMU_REG_1P1_SET_BO_VDD1P1_MASK|macro|PMU_REG_1P1_SET_BO_VDD1P1_MASK
DECL|PMU_REG_1P1_SET_BO_VDD1P1_SHIFT|macro|PMU_REG_1P1_SET_BO_VDD1P1_SHIFT
DECL|PMU_REG_1P1_SET_BO_VDD1P1|macro|PMU_REG_1P1_SET_BO_VDD1P1
DECL|PMU_REG_1P1_SET_ENABLE_BO_MASK|macro|PMU_REG_1P1_SET_ENABLE_BO_MASK
DECL|PMU_REG_1P1_SET_ENABLE_BO_SHIFT|macro|PMU_REG_1P1_SET_ENABLE_BO_SHIFT
DECL|PMU_REG_1P1_SET_ENABLE_BO|macro|PMU_REG_1P1_SET_ENABLE_BO
DECL|PMU_REG_1P1_SET_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P1_SET_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P1_SET_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P1_SET_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P1_SET_ENABLE_ILIMIT|macro|PMU_REG_1P1_SET_ENABLE_ILIMIT
DECL|PMU_REG_1P1_SET_ENABLE_LINREG_MASK|macro|PMU_REG_1P1_SET_ENABLE_LINREG_MASK
DECL|PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P1_SET_ENABLE_LINREG|macro|PMU_REG_1P1_SET_ENABLE_LINREG
DECL|PMU_REG_1P1_SET_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P1_SET_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P1_SET_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P1_SET_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P1_SET_ENABLE_PULLDOWN|macro|PMU_REG_1P1_SET_ENABLE_PULLDOWN
DECL|PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_SET_ENABLE_WEAK_LINREG|macro|PMU_REG_1P1_SET_ENABLE_WEAK_LINREG
DECL|PMU_REG_1P1_SET_OK_VDD1P1_MASK|macro|PMU_REG_1P1_SET_OK_VDD1P1_MASK
DECL|PMU_REG_1P1_SET_OK_VDD1P1_SHIFT|macro|PMU_REG_1P1_SET_OK_VDD1P1_SHIFT
DECL|PMU_REG_1P1_SET_OK_VDD1P1|macro|PMU_REG_1P1_SET_OK_VDD1P1
DECL|PMU_REG_1P1_SET_OUTPUT_TRG_MASK|macro|PMU_REG_1P1_SET_OUTPUT_TRG_MASK
DECL|PMU_REG_1P1_SET_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P1_SET_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P1_SET_OUTPUT_TRG|macro|PMU_REG_1P1_SET_OUTPUT_TRG
DECL|PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_SET_SELREF_WEAK_LINREG|macro|PMU_REG_1P1_SET_SELREF_WEAK_LINREG
DECL|PMU_REG_1P1_TOG_BO_OFFSET_MASK|macro|PMU_REG_1P1_TOG_BO_OFFSET_MASK
DECL|PMU_REG_1P1_TOG_BO_OFFSET_SHIFT|macro|PMU_REG_1P1_TOG_BO_OFFSET_SHIFT
DECL|PMU_REG_1P1_TOG_BO_OFFSET|macro|PMU_REG_1P1_TOG_BO_OFFSET
DECL|PMU_REG_1P1_TOG_BO_VDD1P1_MASK|macro|PMU_REG_1P1_TOG_BO_VDD1P1_MASK
DECL|PMU_REG_1P1_TOG_BO_VDD1P1_SHIFT|macro|PMU_REG_1P1_TOG_BO_VDD1P1_SHIFT
DECL|PMU_REG_1P1_TOG_BO_VDD1P1|macro|PMU_REG_1P1_TOG_BO_VDD1P1
DECL|PMU_REG_1P1_TOG_ENABLE_BO_MASK|macro|PMU_REG_1P1_TOG_ENABLE_BO_MASK
DECL|PMU_REG_1P1_TOG_ENABLE_BO_SHIFT|macro|PMU_REG_1P1_TOG_ENABLE_BO_SHIFT
DECL|PMU_REG_1P1_TOG_ENABLE_BO|macro|PMU_REG_1P1_TOG_ENABLE_BO
DECL|PMU_REG_1P1_TOG_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P1_TOG_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P1_TOG_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P1_TOG_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P1_TOG_ENABLE_ILIMIT|macro|PMU_REG_1P1_TOG_ENABLE_ILIMIT
DECL|PMU_REG_1P1_TOG_ENABLE_LINREG_MASK|macro|PMU_REG_1P1_TOG_ENABLE_LINREG_MASK
DECL|PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P1_TOG_ENABLE_LINREG|macro|PMU_REG_1P1_TOG_ENABLE_LINREG
DECL|PMU_REG_1P1_TOG_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P1_TOG_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P1_TOG_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P1_TOG_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P1_TOG_ENABLE_PULLDOWN|macro|PMU_REG_1P1_TOG_ENABLE_PULLDOWN
DECL|PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG|macro|PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG
DECL|PMU_REG_1P1_TOG_OK_VDD1P1_MASK|macro|PMU_REG_1P1_TOG_OK_VDD1P1_MASK
DECL|PMU_REG_1P1_TOG_OK_VDD1P1_SHIFT|macro|PMU_REG_1P1_TOG_OK_VDD1P1_SHIFT
DECL|PMU_REG_1P1_TOG_OK_VDD1P1|macro|PMU_REG_1P1_TOG_OK_VDD1P1
DECL|PMU_REG_1P1_TOG_OUTPUT_TRG_MASK|macro|PMU_REG_1P1_TOG_OUTPUT_TRG_MASK
DECL|PMU_REG_1P1_TOG_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P1_TOG_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P1_TOG_OUTPUT_TRG|macro|PMU_REG_1P1_TOG_OUTPUT_TRG
DECL|PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_TOG_SELREF_WEAK_LINREG|macro|PMU_REG_1P1_TOG_SELREF_WEAK_LINREG
DECL|PMU_REG_2P5_BO_OFFSET_MASK|macro|PMU_REG_2P5_BO_OFFSET_MASK
DECL|PMU_REG_2P5_BO_OFFSET_SHIFT|macro|PMU_REG_2P5_BO_OFFSET_SHIFT
DECL|PMU_REG_2P5_BO_OFFSET|macro|PMU_REG_2P5_BO_OFFSET
DECL|PMU_REG_2P5_BO_VDD2P5_MASK|macro|PMU_REG_2P5_BO_VDD2P5_MASK
DECL|PMU_REG_2P5_BO_VDD2P5_SHIFT|macro|PMU_REG_2P5_BO_VDD2P5_SHIFT
DECL|PMU_REG_2P5_BO_VDD2P5|macro|PMU_REG_2P5_BO_VDD2P5
DECL|PMU_REG_2P5_CLR_BO_OFFSET_MASK|macro|PMU_REG_2P5_CLR_BO_OFFSET_MASK
DECL|PMU_REG_2P5_CLR_BO_OFFSET_SHIFT|macro|PMU_REG_2P5_CLR_BO_OFFSET_SHIFT
DECL|PMU_REG_2P5_CLR_BO_OFFSET|macro|PMU_REG_2P5_CLR_BO_OFFSET
DECL|PMU_REG_2P5_CLR_BO_VDD2P5_MASK|macro|PMU_REG_2P5_CLR_BO_VDD2P5_MASK
DECL|PMU_REG_2P5_CLR_BO_VDD2P5_SHIFT|macro|PMU_REG_2P5_CLR_BO_VDD2P5_SHIFT
DECL|PMU_REG_2P5_CLR_BO_VDD2P5|macro|PMU_REG_2P5_CLR_BO_VDD2P5
DECL|PMU_REG_2P5_CLR_ENABLE_BO_MASK|macro|PMU_REG_2P5_CLR_ENABLE_BO_MASK
DECL|PMU_REG_2P5_CLR_ENABLE_BO_SHIFT|macro|PMU_REG_2P5_CLR_ENABLE_BO_SHIFT
DECL|PMU_REG_2P5_CLR_ENABLE_BO|macro|PMU_REG_2P5_CLR_ENABLE_BO
DECL|PMU_REG_2P5_CLR_ENABLE_ILIMIT_MASK|macro|PMU_REG_2P5_CLR_ENABLE_ILIMIT_MASK
DECL|PMU_REG_2P5_CLR_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_2P5_CLR_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_2P5_CLR_ENABLE_ILIMIT|macro|PMU_REG_2P5_CLR_ENABLE_ILIMIT
DECL|PMU_REG_2P5_CLR_ENABLE_LINREG_MASK|macro|PMU_REG_2P5_CLR_ENABLE_LINREG_MASK
DECL|PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT|macro|PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT
DECL|PMU_REG_2P5_CLR_ENABLE_LINREG|macro|PMU_REG_2P5_CLR_ENABLE_LINREG
DECL|PMU_REG_2P5_CLR_ENABLE_PULLDOWN_MASK|macro|PMU_REG_2P5_CLR_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_2P5_CLR_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_2P5_CLR_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_2P5_CLR_ENABLE_PULLDOWN|macro|PMU_REG_2P5_CLR_ENABLE_PULLDOWN
DECL|PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG|macro|PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG
DECL|PMU_REG_2P5_CLR_OK_VDD2P5_MASK|macro|PMU_REG_2P5_CLR_OK_VDD2P5_MASK
DECL|PMU_REG_2P5_CLR_OK_VDD2P5_SHIFT|macro|PMU_REG_2P5_CLR_OK_VDD2P5_SHIFT
DECL|PMU_REG_2P5_CLR_OK_VDD2P5|macro|PMU_REG_2P5_CLR_OK_VDD2P5
DECL|PMU_REG_2P5_CLR_OUTPUT_TRG_MASK|macro|PMU_REG_2P5_CLR_OUTPUT_TRG_MASK
DECL|PMU_REG_2P5_CLR_OUTPUT_TRG_SHIFT|macro|PMU_REG_2P5_CLR_OUTPUT_TRG_SHIFT
DECL|PMU_REG_2P5_CLR_OUTPUT_TRG|macro|PMU_REG_2P5_CLR_OUTPUT_TRG
DECL|PMU_REG_2P5_ENABLE_BO_MASK|macro|PMU_REG_2P5_ENABLE_BO_MASK
DECL|PMU_REG_2P5_ENABLE_BO_SHIFT|macro|PMU_REG_2P5_ENABLE_BO_SHIFT
DECL|PMU_REG_2P5_ENABLE_BO|macro|PMU_REG_2P5_ENABLE_BO
DECL|PMU_REG_2P5_ENABLE_ILIMIT_MASK|macro|PMU_REG_2P5_ENABLE_ILIMIT_MASK
DECL|PMU_REG_2P5_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_2P5_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_2P5_ENABLE_ILIMIT|macro|PMU_REG_2P5_ENABLE_ILIMIT
DECL|PMU_REG_2P5_ENABLE_LINREG_MASK|macro|PMU_REG_2P5_ENABLE_LINREG_MASK
DECL|PMU_REG_2P5_ENABLE_LINREG_SHIFT|macro|PMU_REG_2P5_ENABLE_LINREG_SHIFT
DECL|PMU_REG_2P5_ENABLE_LINREG|macro|PMU_REG_2P5_ENABLE_LINREG
DECL|PMU_REG_2P5_ENABLE_PULLDOWN_MASK|macro|PMU_REG_2P5_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_2P5_ENABLE_PULLDOWN|macro|PMU_REG_2P5_ENABLE_PULLDOWN
DECL|PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_2P5_ENABLE_WEAK_LINREG|macro|PMU_REG_2P5_ENABLE_WEAK_LINREG
DECL|PMU_REG_2P5_OK_VDD2P5_MASK|macro|PMU_REG_2P5_OK_VDD2P5_MASK
DECL|PMU_REG_2P5_OK_VDD2P5_SHIFT|macro|PMU_REG_2P5_OK_VDD2P5_SHIFT
DECL|PMU_REG_2P5_OK_VDD2P5|macro|PMU_REG_2P5_OK_VDD2P5
DECL|PMU_REG_2P5_OUTPUT_TRG_MASK|macro|PMU_REG_2P5_OUTPUT_TRG_MASK
DECL|PMU_REG_2P5_OUTPUT_TRG_SHIFT|macro|PMU_REG_2P5_OUTPUT_TRG_SHIFT
DECL|PMU_REG_2P5_OUTPUT_TRG|macro|PMU_REG_2P5_OUTPUT_TRG
DECL|PMU_REG_2P5_SET_BO_OFFSET_MASK|macro|PMU_REG_2P5_SET_BO_OFFSET_MASK
DECL|PMU_REG_2P5_SET_BO_OFFSET_SHIFT|macro|PMU_REG_2P5_SET_BO_OFFSET_SHIFT
DECL|PMU_REG_2P5_SET_BO_OFFSET|macro|PMU_REG_2P5_SET_BO_OFFSET
DECL|PMU_REG_2P5_SET_BO_VDD2P5_MASK|macro|PMU_REG_2P5_SET_BO_VDD2P5_MASK
DECL|PMU_REG_2P5_SET_BO_VDD2P5_SHIFT|macro|PMU_REG_2P5_SET_BO_VDD2P5_SHIFT
DECL|PMU_REG_2P5_SET_BO_VDD2P5|macro|PMU_REG_2P5_SET_BO_VDD2P5
DECL|PMU_REG_2P5_SET_ENABLE_BO_MASK|macro|PMU_REG_2P5_SET_ENABLE_BO_MASK
DECL|PMU_REG_2P5_SET_ENABLE_BO_SHIFT|macro|PMU_REG_2P5_SET_ENABLE_BO_SHIFT
DECL|PMU_REG_2P5_SET_ENABLE_BO|macro|PMU_REG_2P5_SET_ENABLE_BO
DECL|PMU_REG_2P5_SET_ENABLE_ILIMIT_MASK|macro|PMU_REG_2P5_SET_ENABLE_ILIMIT_MASK
DECL|PMU_REG_2P5_SET_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_2P5_SET_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_2P5_SET_ENABLE_ILIMIT|macro|PMU_REG_2P5_SET_ENABLE_ILIMIT
DECL|PMU_REG_2P5_SET_ENABLE_LINREG_MASK|macro|PMU_REG_2P5_SET_ENABLE_LINREG_MASK
DECL|PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT|macro|PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT
DECL|PMU_REG_2P5_SET_ENABLE_LINREG|macro|PMU_REG_2P5_SET_ENABLE_LINREG
DECL|PMU_REG_2P5_SET_ENABLE_PULLDOWN_MASK|macro|PMU_REG_2P5_SET_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_2P5_SET_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_2P5_SET_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_2P5_SET_ENABLE_PULLDOWN|macro|PMU_REG_2P5_SET_ENABLE_PULLDOWN
DECL|PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_2P5_SET_ENABLE_WEAK_LINREG|macro|PMU_REG_2P5_SET_ENABLE_WEAK_LINREG
DECL|PMU_REG_2P5_SET_OK_VDD2P5_MASK|macro|PMU_REG_2P5_SET_OK_VDD2P5_MASK
DECL|PMU_REG_2P5_SET_OK_VDD2P5_SHIFT|macro|PMU_REG_2P5_SET_OK_VDD2P5_SHIFT
DECL|PMU_REG_2P5_SET_OK_VDD2P5|macro|PMU_REG_2P5_SET_OK_VDD2P5
DECL|PMU_REG_2P5_SET_OUTPUT_TRG_MASK|macro|PMU_REG_2P5_SET_OUTPUT_TRG_MASK
DECL|PMU_REG_2P5_SET_OUTPUT_TRG_SHIFT|macro|PMU_REG_2P5_SET_OUTPUT_TRG_SHIFT
DECL|PMU_REG_2P5_SET_OUTPUT_TRG|macro|PMU_REG_2P5_SET_OUTPUT_TRG
DECL|PMU_REG_2P5_TOG_BO_OFFSET_MASK|macro|PMU_REG_2P5_TOG_BO_OFFSET_MASK
DECL|PMU_REG_2P5_TOG_BO_OFFSET_SHIFT|macro|PMU_REG_2P5_TOG_BO_OFFSET_SHIFT
DECL|PMU_REG_2P5_TOG_BO_OFFSET|macro|PMU_REG_2P5_TOG_BO_OFFSET
DECL|PMU_REG_2P5_TOG_BO_VDD2P5_MASK|macro|PMU_REG_2P5_TOG_BO_VDD2P5_MASK
DECL|PMU_REG_2P5_TOG_BO_VDD2P5_SHIFT|macro|PMU_REG_2P5_TOG_BO_VDD2P5_SHIFT
DECL|PMU_REG_2P5_TOG_BO_VDD2P5|macro|PMU_REG_2P5_TOG_BO_VDD2P5
DECL|PMU_REG_2P5_TOG_ENABLE_BO_MASK|macro|PMU_REG_2P5_TOG_ENABLE_BO_MASK
DECL|PMU_REG_2P5_TOG_ENABLE_BO_SHIFT|macro|PMU_REG_2P5_TOG_ENABLE_BO_SHIFT
DECL|PMU_REG_2P5_TOG_ENABLE_BO|macro|PMU_REG_2P5_TOG_ENABLE_BO
DECL|PMU_REG_2P5_TOG_ENABLE_ILIMIT_MASK|macro|PMU_REG_2P5_TOG_ENABLE_ILIMIT_MASK
DECL|PMU_REG_2P5_TOG_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_2P5_TOG_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_2P5_TOG_ENABLE_ILIMIT|macro|PMU_REG_2P5_TOG_ENABLE_ILIMIT
DECL|PMU_REG_2P5_TOG_ENABLE_LINREG_MASK|macro|PMU_REG_2P5_TOG_ENABLE_LINREG_MASK
DECL|PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT|macro|PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT
DECL|PMU_REG_2P5_TOG_ENABLE_LINREG|macro|PMU_REG_2P5_TOG_ENABLE_LINREG
DECL|PMU_REG_2P5_TOG_ENABLE_PULLDOWN_MASK|macro|PMU_REG_2P5_TOG_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_2P5_TOG_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_2P5_TOG_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_2P5_TOG_ENABLE_PULLDOWN|macro|PMU_REG_2P5_TOG_ENABLE_PULLDOWN
DECL|PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG|macro|PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG
DECL|PMU_REG_2P5_TOG_OK_VDD2P5_MASK|macro|PMU_REG_2P5_TOG_OK_VDD2P5_MASK
DECL|PMU_REG_2P5_TOG_OK_VDD2P5_SHIFT|macro|PMU_REG_2P5_TOG_OK_VDD2P5_SHIFT
DECL|PMU_REG_2P5_TOG_OK_VDD2P5|macro|PMU_REG_2P5_TOG_OK_VDD2P5
DECL|PMU_REG_2P5_TOG_OUTPUT_TRG_MASK|macro|PMU_REG_2P5_TOG_OUTPUT_TRG_MASK
DECL|PMU_REG_2P5_TOG_OUTPUT_TRG_SHIFT|macro|PMU_REG_2P5_TOG_OUTPUT_TRG_SHIFT
DECL|PMU_REG_2P5_TOG_OUTPUT_TRG|macro|PMU_REG_2P5_TOG_OUTPUT_TRG
DECL|PMU_REG_3P0_BO_OFFSET_MASK|macro|PMU_REG_3P0_BO_OFFSET_MASK
DECL|PMU_REG_3P0_BO_OFFSET_SHIFT|macro|PMU_REG_3P0_BO_OFFSET_SHIFT
DECL|PMU_REG_3P0_BO_OFFSET|macro|PMU_REG_3P0_BO_OFFSET
DECL|PMU_REG_3P0_BO_VDD3P0_MASK|macro|PMU_REG_3P0_BO_VDD3P0_MASK
DECL|PMU_REG_3P0_BO_VDD3P0_SHIFT|macro|PMU_REG_3P0_BO_VDD3P0_SHIFT
DECL|PMU_REG_3P0_BO_VDD3P0|macro|PMU_REG_3P0_BO_VDD3P0
DECL|PMU_REG_3P0_CLR_BO_OFFSET_MASK|macro|PMU_REG_3P0_CLR_BO_OFFSET_MASK
DECL|PMU_REG_3P0_CLR_BO_OFFSET_SHIFT|macro|PMU_REG_3P0_CLR_BO_OFFSET_SHIFT
DECL|PMU_REG_3P0_CLR_BO_OFFSET|macro|PMU_REG_3P0_CLR_BO_OFFSET
DECL|PMU_REG_3P0_CLR_BO_VDD3P0_MASK|macro|PMU_REG_3P0_CLR_BO_VDD3P0_MASK
DECL|PMU_REG_3P0_CLR_BO_VDD3P0_SHIFT|macro|PMU_REG_3P0_CLR_BO_VDD3P0_SHIFT
DECL|PMU_REG_3P0_CLR_BO_VDD3P0|macro|PMU_REG_3P0_CLR_BO_VDD3P0
DECL|PMU_REG_3P0_CLR_ENABLE_BO_MASK|macro|PMU_REG_3P0_CLR_ENABLE_BO_MASK
DECL|PMU_REG_3P0_CLR_ENABLE_BO_SHIFT|macro|PMU_REG_3P0_CLR_ENABLE_BO_SHIFT
DECL|PMU_REG_3P0_CLR_ENABLE_BO|macro|PMU_REG_3P0_CLR_ENABLE_BO
DECL|PMU_REG_3P0_CLR_ENABLE_ILIMIT_MASK|macro|PMU_REG_3P0_CLR_ENABLE_ILIMIT_MASK
DECL|PMU_REG_3P0_CLR_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_3P0_CLR_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_3P0_CLR_ENABLE_ILIMIT|macro|PMU_REG_3P0_CLR_ENABLE_ILIMIT
DECL|PMU_REG_3P0_CLR_ENABLE_LINREG_MASK|macro|PMU_REG_3P0_CLR_ENABLE_LINREG_MASK
DECL|PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT|macro|PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT
DECL|PMU_REG_3P0_CLR_ENABLE_LINREG|macro|PMU_REG_3P0_CLR_ENABLE_LINREG
DECL|PMU_REG_3P0_CLR_OK_VDD3P0_MASK|macro|PMU_REG_3P0_CLR_OK_VDD3P0_MASK
DECL|PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT|macro|PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT
DECL|PMU_REG_3P0_CLR_OK_VDD3P0|macro|PMU_REG_3P0_CLR_OK_VDD3P0
DECL|PMU_REG_3P0_CLR_OUTPUT_TRG_MASK|macro|PMU_REG_3P0_CLR_OUTPUT_TRG_MASK
DECL|PMU_REG_3P0_CLR_OUTPUT_TRG_SHIFT|macro|PMU_REG_3P0_CLR_OUTPUT_TRG_SHIFT
DECL|PMU_REG_3P0_CLR_OUTPUT_TRG|macro|PMU_REG_3P0_CLR_OUTPUT_TRG
DECL|PMU_REG_3P0_CLR_VBUS_SEL_MASK|macro|PMU_REG_3P0_CLR_VBUS_SEL_MASK
DECL|PMU_REG_3P0_CLR_VBUS_SEL_SHIFT|macro|PMU_REG_3P0_CLR_VBUS_SEL_SHIFT
DECL|PMU_REG_3P0_CLR_VBUS_SEL|macro|PMU_REG_3P0_CLR_VBUS_SEL
DECL|PMU_REG_3P0_ENABLE_BO_MASK|macro|PMU_REG_3P0_ENABLE_BO_MASK
DECL|PMU_REG_3P0_ENABLE_BO_SHIFT|macro|PMU_REG_3P0_ENABLE_BO_SHIFT
DECL|PMU_REG_3P0_ENABLE_BO|macro|PMU_REG_3P0_ENABLE_BO
DECL|PMU_REG_3P0_ENABLE_ILIMIT_MASK|macro|PMU_REG_3P0_ENABLE_ILIMIT_MASK
DECL|PMU_REG_3P0_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_3P0_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_3P0_ENABLE_ILIMIT|macro|PMU_REG_3P0_ENABLE_ILIMIT
DECL|PMU_REG_3P0_ENABLE_LINREG_MASK|macro|PMU_REG_3P0_ENABLE_LINREG_MASK
DECL|PMU_REG_3P0_ENABLE_LINREG_SHIFT|macro|PMU_REG_3P0_ENABLE_LINREG_SHIFT
DECL|PMU_REG_3P0_ENABLE_LINREG|macro|PMU_REG_3P0_ENABLE_LINREG
DECL|PMU_REG_3P0_OK_VDD3P0_MASK|macro|PMU_REG_3P0_OK_VDD3P0_MASK
DECL|PMU_REG_3P0_OK_VDD3P0_SHIFT|macro|PMU_REG_3P0_OK_VDD3P0_SHIFT
DECL|PMU_REG_3P0_OK_VDD3P0|macro|PMU_REG_3P0_OK_VDD3P0
DECL|PMU_REG_3P0_OUTPUT_TRG_MASK|macro|PMU_REG_3P0_OUTPUT_TRG_MASK
DECL|PMU_REG_3P0_OUTPUT_TRG_SHIFT|macro|PMU_REG_3P0_OUTPUT_TRG_SHIFT
DECL|PMU_REG_3P0_OUTPUT_TRG|macro|PMU_REG_3P0_OUTPUT_TRG
DECL|PMU_REG_3P0_SET_BO_OFFSET_MASK|macro|PMU_REG_3P0_SET_BO_OFFSET_MASK
DECL|PMU_REG_3P0_SET_BO_OFFSET_SHIFT|macro|PMU_REG_3P0_SET_BO_OFFSET_SHIFT
DECL|PMU_REG_3P0_SET_BO_OFFSET|macro|PMU_REG_3P0_SET_BO_OFFSET
DECL|PMU_REG_3P0_SET_BO_VDD3P0_MASK|macro|PMU_REG_3P0_SET_BO_VDD3P0_MASK
DECL|PMU_REG_3P0_SET_BO_VDD3P0_SHIFT|macro|PMU_REG_3P0_SET_BO_VDD3P0_SHIFT
DECL|PMU_REG_3P0_SET_BO_VDD3P0|macro|PMU_REG_3P0_SET_BO_VDD3P0
DECL|PMU_REG_3P0_SET_ENABLE_BO_MASK|macro|PMU_REG_3P0_SET_ENABLE_BO_MASK
DECL|PMU_REG_3P0_SET_ENABLE_BO_SHIFT|macro|PMU_REG_3P0_SET_ENABLE_BO_SHIFT
DECL|PMU_REG_3P0_SET_ENABLE_BO|macro|PMU_REG_3P0_SET_ENABLE_BO
DECL|PMU_REG_3P0_SET_ENABLE_ILIMIT_MASK|macro|PMU_REG_3P0_SET_ENABLE_ILIMIT_MASK
DECL|PMU_REG_3P0_SET_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_3P0_SET_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_3P0_SET_ENABLE_ILIMIT|macro|PMU_REG_3P0_SET_ENABLE_ILIMIT
DECL|PMU_REG_3P0_SET_ENABLE_LINREG_MASK|macro|PMU_REG_3P0_SET_ENABLE_LINREG_MASK
DECL|PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT|macro|PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT
DECL|PMU_REG_3P0_SET_ENABLE_LINREG|macro|PMU_REG_3P0_SET_ENABLE_LINREG
DECL|PMU_REG_3P0_SET_OK_VDD3P0_MASK|macro|PMU_REG_3P0_SET_OK_VDD3P0_MASK
DECL|PMU_REG_3P0_SET_OK_VDD3P0_SHIFT|macro|PMU_REG_3P0_SET_OK_VDD3P0_SHIFT
DECL|PMU_REG_3P0_SET_OK_VDD3P0|macro|PMU_REG_3P0_SET_OK_VDD3P0
DECL|PMU_REG_3P0_SET_OUTPUT_TRG_MASK|macro|PMU_REG_3P0_SET_OUTPUT_TRG_MASK
DECL|PMU_REG_3P0_SET_OUTPUT_TRG_SHIFT|macro|PMU_REG_3P0_SET_OUTPUT_TRG_SHIFT
DECL|PMU_REG_3P0_SET_OUTPUT_TRG|macro|PMU_REG_3P0_SET_OUTPUT_TRG
DECL|PMU_REG_3P0_SET_VBUS_SEL_MASK|macro|PMU_REG_3P0_SET_VBUS_SEL_MASK
DECL|PMU_REG_3P0_SET_VBUS_SEL_SHIFT|macro|PMU_REG_3P0_SET_VBUS_SEL_SHIFT
DECL|PMU_REG_3P0_SET_VBUS_SEL|macro|PMU_REG_3P0_SET_VBUS_SEL
DECL|PMU_REG_3P0_TOG_BO_OFFSET_MASK|macro|PMU_REG_3P0_TOG_BO_OFFSET_MASK
DECL|PMU_REG_3P0_TOG_BO_OFFSET_SHIFT|macro|PMU_REG_3P0_TOG_BO_OFFSET_SHIFT
DECL|PMU_REG_3P0_TOG_BO_OFFSET|macro|PMU_REG_3P0_TOG_BO_OFFSET
DECL|PMU_REG_3P0_TOG_BO_VDD3P0_MASK|macro|PMU_REG_3P0_TOG_BO_VDD3P0_MASK
DECL|PMU_REG_3P0_TOG_BO_VDD3P0_SHIFT|macro|PMU_REG_3P0_TOG_BO_VDD3P0_SHIFT
DECL|PMU_REG_3P0_TOG_BO_VDD3P0|macro|PMU_REG_3P0_TOG_BO_VDD3P0
DECL|PMU_REG_3P0_TOG_ENABLE_BO_MASK|macro|PMU_REG_3P0_TOG_ENABLE_BO_MASK
DECL|PMU_REG_3P0_TOG_ENABLE_BO_SHIFT|macro|PMU_REG_3P0_TOG_ENABLE_BO_SHIFT
DECL|PMU_REG_3P0_TOG_ENABLE_BO|macro|PMU_REG_3P0_TOG_ENABLE_BO
DECL|PMU_REG_3P0_TOG_ENABLE_ILIMIT_MASK|macro|PMU_REG_3P0_TOG_ENABLE_ILIMIT_MASK
DECL|PMU_REG_3P0_TOG_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_3P0_TOG_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_3P0_TOG_ENABLE_ILIMIT|macro|PMU_REG_3P0_TOG_ENABLE_ILIMIT
DECL|PMU_REG_3P0_TOG_ENABLE_LINREG_MASK|macro|PMU_REG_3P0_TOG_ENABLE_LINREG_MASK
DECL|PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT|macro|PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT
DECL|PMU_REG_3P0_TOG_ENABLE_LINREG|macro|PMU_REG_3P0_TOG_ENABLE_LINREG
DECL|PMU_REG_3P0_TOG_OK_VDD3P0_MASK|macro|PMU_REG_3P0_TOG_OK_VDD3P0_MASK
DECL|PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT|macro|PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT
DECL|PMU_REG_3P0_TOG_OK_VDD3P0|macro|PMU_REG_3P0_TOG_OK_VDD3P0
DECL|PMU_REG_3P0_TOG_OUTPUT_TRG_MASK|macro|PMU_REG_3P0_TOG_OUTPUT_TRG_MASK
DECL|PMU_REG_3P0_TOG_OUTPUT_TRG_SHIFT|macro|PMU_REG_3P0_TOG_OUTPUT_TRG_SHIFT
DECL|PMU_REG_3P0_TOG_OUTPUT_TRG|macro|PMU_REG_3P0_TOG_OUTPUT_TRG
DECL|PMU_REG_3P0_TOG_VBUS_SEL_MASK|macro|PMU_REG_3P0_TOG_VBUS_SEL_MASK
DECL|PMU_REG_3P0_TOG_VBUS_SEL_SHIFT|macro|PMU_REG_3P0_TOG_VBUS_SEL_SHIFT
DECL|PMU_REG_3P0_TOG_VBUS_SEL|macro|PMU_REG_3P0_TOG_VBUS_SEL
DECL|PMU_REG_3P0_VBUS_SEL_MASK|macro|PMU_REG_3P0_VBUS_SEL_MASK
DECL|PMU_REG_3P0_VBUS_SEL_SHIFT|macro|PMU_REG_3P0_VBUS_SEL_SHIFT
DECL|PMU_REG_3P0_VBUS_SEL|macro|PMU_REG_3P0_VBUS_SEL
DECL|PMU_REG_CORE_CLR_FET_ODRIVE_MASK|macro|PMU_REG_CORE_CLR_FET_ODRIVE_MASK
DECL|PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT|macro|PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT
DECL|PMU_REG_CORE_CLR_FET_ODRIVE|macro|PMU_REG_CORE_CLR_FET_ODRIVE
DECL|PMU_REG_CORE_CLR_RAMP_RATE_MASK|macro|PMU_REG_CORE_CLR_RAMP_RATE_MASK
DECL|PMU_REG_CORE_CLR_RAMP_RATE_SHIFT|macro|PMU_REG_CORE_CLR_RAMP_RATE_SHIFT
DECL|PMU_REG_CORE_CLR_RAMP_RATE|macro|PMU_REG_CORE_CLR_RAMP_RATE
DECL|PMU_REG_CORE_CLR_REG0_TARG_MASK|macro|PMU_REG_CORE_CLR_REG0_TARG_MASK
DECL|PMU_REG_CORE_CLR_REG0_TARG_SHIFT|macro|PMU_REG_CORE_CLR_REG0_TARG_SHIFT
DECL|PMU_REG_CORE_CLR_REG0_TARG|macro|PMU_REG_CORE_CLR_REG0_TARG
DECL|PMU_REG_CORE_CLR_REG2_TARG_MASK|macro|PMU_REG_CORE_CLR_REG2_TARG_MASK
DECL|PMU_REG_CORE_CLR_REG2_TARG_SHIFT|macro|PMU_REG_CORE_CLR_REG2_TARG_SHIFT
DECL|PMU_REG_CORE_CLR_REG2_TARG|macro|PMU_REG_CORE_CLR_REG2_TARG
DECL|PMU_REG_CORE_FET_ODRIVE_MASK|macro|PMU_REG_CORE_FET_ODRIVE_MASK
DECL|PMU_REG_CORE_FET_ODRIVE_SHIFT|macro|PMU_REG_CORE_FET_ODRIVE_SHIFT
DECL|PMU_REG_CORE_FET_ODRIVE|macro|PMU_REG_CORE_FET_ODRIVE
DECL|PMU_REG_CORE_RAMP_RATE_MASK|macro|PMU_REG_CORE_RAMP_RATE_MASK
DECL|PMU_REG_CORE_RAMP_RATE_SHIFT|macro|PMU_REG_CORE_RAMP_RATE_SHIFT
DECL|PMU_REG_CORE_RAMP_RATE|macro|PMU_REG_CORE_RAMP_RATE
DECL|PMU_REG_CORE_REG0_TARG_MASK|macro|PMU_REG_CORE_REG0_TARG_MASK
DECL|PMU_REG_CORE_REG0_TARG_SHIFT|macro|PMU_REG_CORE_REG0_TARG_SHIFT
DECL|PMU_REG_CORE_REG0_TARG|macro|PMU_REG_CORE_REG0_TARG
DECL|PMU_REG_CORE_REG2_TARG_MASK|macro|PMU_REG_CORE_REG2_TARG_MASK
DECL|PMU_REG_CORE_REG2_TARG_SHIFT|macro|PMU_REG_CORE_REG2_TARG_SHIFT
DECL|PMU_REG_CORE_REG2_TARG|macro|PMU_REG_CORE_REG2_TARG
DECL|PMU_REG_CORE_SET_FET_ODRIVE_MASK|macro|PMU_REG_CORE_SET_FET_ODRIVE_MASK
DECL|PMU_REG_CORE_SET_FET_ODRIVE_SHIFT|macro|PMU_REG_CORE_SET_FET_ODRIVE_SHIFT
DECL|PMU_REG_CORE_SET_FET_ODRIVE|macro|PMU_REG_CORE_SET_FET_ODRIVE
DECL|PMU_REG_CORE_SET_RAMP_RATE_MASK|macro|PMU_REG_CORE_SET_RAMP_RATE_MASK
DECL|PMU_REG_CORE_SET_RAMP_RATE_SHIFT|macro|PMU_REG_CORE_SET_RAMP_RATE_SHIFT
DECL|PMU_REG_CORE_SET_RAMP_RATE|macro|PMU_REG_CORE_SET_RAMP_RATE
DECL|PMU_REG_CORE_SET_REG0_TARG_MASK|macro|PMU_REG_CORE_SET_REG0_TARG_MASK
DECL|PMU_REG_CORE_SET_REG0_TARG_SHIFT|macro|PMU_REG_CORE_SET_REG0_TARG_SHIFT
DECL|PMU_REG_CORE_SET_REG0_TARG|macro|PMU_REG_CORE_SET_REG0_TARG
DECL|PMU_REG_CORE_SET_REG2_TARG_MASK|macro|PMU_REG_CORE_SET_REG2_TARG_MASK
DECL|PMU_REG_CORE_SET_REG2_TARG_SHIFT|macro|PMU_REG_CORE_SET_REG2_TARG_SHIFT
DECL|PMU_REG_CORE_SET_REG2_TARG|macro|PMU_REG_CORE_SET_REG2_TARG
DECL|PMU_REG_CORE_TOG_FET_ODRIVE_MASK|macro|PMU_REG_CORE_TOG_FET_ODRIVE_MASK
DECL|PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT|macro|PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT
DECL|PMU_REG_CORE_TOG_FET_ODRIVE|macro|PMU_REG_CORE_TOG_FET_ODRIVE
DECL|PMU_REG_CORE_TOG_RAMP_RATE_MASK|macro|PMU_REG_CORE_TOG_RAMP_RATE_MASK
DECL|PMU_REG_CORE_TOG_RAMP_RATE_SHIFT|macro|PMU_REG_CORE_TOG_RAMP_RATE_SHIFT
DECL|PMU_REG_CORE_TOG_RAMP_RATE|macro|PMU_REG_CORE_TOG_RAMP_RATE
DECL|PMU_REG_CORE_TOG_REG0_TARG_MASK|macro|PMU_REG_CORE_TOG_REG0_TARG_MASK
DECL|PMU_REG_CORE_TOG_REG0_TARG_SHIFT|macro|PMU_REG_CORE_TOG_REG0_TARG_SHIFT
DECL|PMU_REG_CORE_TOG_REG0_TARG|macro|PMU_REG_CORE_TOG_REG0_TARG
DECL|PMU_REG_CORE_TOG_REG2_TARG_MASK|macro|PMU_REG_CORE_TOG_REG2_TARG_MASK
DECL|PMU_REG_CORE_TOG_REG2_TARG_SHIFT|macro|PMU_REG_CORE_TOG_REG2_TARG_SHIFT
DECL|PMU_REG_CORE_TOG_REG2_TARG|macro|PMU_REG_CORE_TOG_REG2_TARG
DECL|PMU_Type|typedef|} PMU_Type;
DECL|PMU|macro|PMU
DECL|PORTSC1|member|__IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */
DECL|POSDH|member|__I uint16_t POSDH; /**< Position Difference Hold Register, offset: 0x8 */
DECL|POSD|member|__IO uint16_t POSD; /**< Position Difference Counter Register, offset: 0x6 */
DECL|PRES_STATE|member|__I uint32_t PRES_STATE; /**< Present State, offset: 0x24 */
DECL|PROT_CTRL|member|__IO uint32_t PROT_CTRL; /**< Protocol Control, offset: 0x28 */
DECL|PR|member|__IO uint32_t PR; /**< GPT Prescaler Register, offset: 0x4 */
DECL|PSR|member|__I uint32_t PSR; /**< GPIO pad status register, offset: 0x8 */
DECL|PS_INPUT_BUFFER_ADDR|member|__IO uint32_t PS_INPUT_BUFFER_ADDR; /**< PS Input Buffer Address, offset: 0x10 */
DECL|PWD_CLR|member|__IO uint32_t PWD_CLR; /**< USB PHY Power-Down Register, offset: 0x8 */
DECL|PWD_SET|member|__IO uint32_t PWD_SET; /**< USB PHY Power-Down Register, offset: 0x4 */
DECL|PWD_TOG|member|__IO uint32_t PWD_TOG; /**< USB PHY Power-Down Register, offset: 0xC */
DECL|PWD|member|__IO uint32_t PWD; /**< USB PHY Power-Down Register, offset: 0x0 */
DECL|PWM1_0_IRQn|enumerator|PWM1_0_IRQn = 102, /**< PWM1 capture 0, compare 0, or reload 0 interrupt */
DECL|PWM1_1_IRQn|enumerator|PWM1_1_IRQn = 103, /**< PWM1 capture 1, compare 1, or reload 0 interrupt */
DECL|PWM1_2_IRQn|enumerator|PWM1_2_IRQn = 104, /**< PWM1 capture 2, compare 2, or reload 0 interrupt */
DECL|PWM1_3_IRQn|enumerator|PWM1_3_IRQn = 105, /**< PWM1 capture 3, compare 3, or reload 0 interrupt */
DECL|PWM1_BASE|macro|PWM1_BASE
DECL|PWM1_FAULT_IRQn|enumerator|PWM1_FAULT_IRQn = 106, /**< PWM1 fault or reload error interrupt */
DECL|PWM1|macro|PWM1
DECL|PWM2_0_IRQn|enumerator|PWM2_0_IRQn = 137, /**< PWM2 capture 0, compare 0, or reload 0 interrupt */
DECL|PWM2_1_IRQn|enumerator|PWM2_1_IRQn = 138, /**< PWM2 capture 1, compare 1, or reload 0 interrupt */
DECL|PWM2_2_IRQn|enumerator|PWM2_2_IRQn = 139, /**< PWM2 capture 2, compare 2, or reload 0 interrupt */
DECL|PWM2_3_IRQn|enumerator|PWM2_3_IRQn = 140, /**< PWM2 capture 3, compare 3, or reload 0 interrupt */
DECL|PWM2_BASE|macro|PWM2_BASE
DECL|PWM2_FAULT_IRQn|enumerator|PWM2_FAULT_IRQn = 141, /**< PWM2 fault or reload error interrupt */
DECL|PWM2|macro|PWM2
DECL|PWM3_0_IRQn|enumerator|PWM3_0_IRQn = 142, /**< PWM3 capture 0, compare 0, or reload 0 interrupt */
DECL|PWM3_1_IRQn|enumerator|PWM3_1_IRQn = 143, /**< PWM3 capture 1, compare 1, or reload 0 interrupt */
DECL|PWM3_2_IRQn|enumerator|PWM3_2_IRQn = 144, /**< PWM3 capture 2, compare 2, or reload 0 interrupt */
DECL|PWM3_3_IRQn|enumerator|PWM3_3_IRQn = 145, /**< PWM3 capture 3, compare 3, or reload 0 interrupt */
DECL|PWM3_BASE|macro|PWM3_BASE
DECL|PWM3_FAULT_IRQn|enumerator|PWM3_FAULT_IRQn = 146, /**< PWM3 fault or reload error interrupt */
DECL|PWM3|macro|PWM3
DECL|PWM4_0_IRQn|enumerator|PWM4_0_IRQn = 147, /**< PWM4 capture 0, compare 0, or reload 0 interrupt */
DECL|PWM4_1_IRQn|enumerator|PWM4_1_IRQn = 148, /**< PWM4 capture 1, compare 1, or reload 0 interrupt */
DECL|PWM4_2_IRQn|enumerator|PWM4_2_IRQn = 149, /**< PWM4 capture 2, compare 2, or reload 0 interrupt */
DECL|PWM4_3_IRQn|enumerator|PWM4_3_IRQn = 150, /**< PWM4 capture 3, compare 3, or reload 0 interrupt */
DECL|PWM4_BASE|macro|PWM4_BASE
DECL|PWM4_FAULT_IRQn|enumerator|PWM4_FAULT_IRQn = 151, /**< PWM4 fault or reload error interrupt */
DECL|PWM4|macro|PWM4
DECL|PWM_BASE_ADDRS|macro|PWM_BASE_ADDRS
DECL|PWM_BASE_PTRS|macro|PWM_BASE_PTRS
DECL|PWM_CAPTCOMPA_COUNT|macro|PWM_CAPTCOMPA_COUNT
DECL|PWM_CAPTCOMPA_EDGCMPA_MASK|macro|PWM_CAPTCOMPA_EDGCMPA_MASK
DECL|PWM_CAPTCOMPA_EDGCMPA_SHIFT|macro|PWM_CAPTCOMPA_EDGCMPA_SHIFT
DECL|PWM_CAPTCOMPA_EDGCMPA|macro|PWM_CAPTCOMPA_EDGCMPA
DECL|PWM_CAPTCOMPA_EDGCNTA_MASK|macro|PWM_CAPTCOMPA_EDGCNTA_MASK
DECL|PWM_CAPTCOMPA_EDGCNTA_SHIFT|macro|PWM_CAPTCOMPA_EDGCNTA_SHIFT
DECL|PWM_CAPTCOMPA_EDGCNTA|macro|PWM_CAPTCOMPA_EDGCNTA
DECL|PWM_CAPTCOMPB_COUNT|macro|PWM_CAPTCOMPB_COUNT
DECL|PWM_CAPTCOMPB_EDGCMPB_MASK|macro|PWM_CAPTCOMPB_EDGCMPB_MASK
DECL|PWM_CAPTCOMPB_EDGCMPB_SHIFT|macro|PWM_CAPTCOMPB_EDGCMPB_SHIFT
DECL|PWM_CAPTCOMPB_EDGCMPB|macro|PWM_CAPTCOMPB_EDGCMPB
DECL|PWM_CAPTCOMPB_EDGCNTB_MASK|macro|PWM_CAPTCOMPB_EDGCNTB_MASK
DECL|PWM_CAPTCOMPB_EDGCNTB_SHIFT|macro|PWM_CAPTCOMPB_EDGCNTB_SHIFT
DECL|PWM_CAPTCOMPB_EDGCNTB|macro|PWM_CAPTCOMPB_EDGCNTB
DECL|PWM_CAPTCOMPX_COUNT|macro|PWM_CAPTCOMPX_COUNT
DECL|PWM_CAPTCOMPX_EDGCMPX_MASK|macro|PWM_CAPTCOMPX_EDGCMPX_MASK
DECL|PWM_CAPTCOMPX_EDGCMPX_SHIFT|macro|PWM_CAPTCOMPX_EDGCMPX_SHIFT
DECL|PWM_CAPTCOMPX_EDGCMPX|macro|PWM_CAPTCOMPX_EDGCMPX
DECL|PWM_CAPTCOMPX_EDGCNTX_MASK|macro|PWM_CAPTCOMPX_EDGCNTX_MASK
DECL|PWM_CAPTCOMPX_EDGCNTX_SHIFT|macro|PWM_CAPTCOMPX_EDGCNTX_SHIFT
DECL|PWM_CAPTCOMPX_EDGCNTX|macro|PWM_CAPTCOMPX_EDGCNTX
DECL|PWM_CAPTCTRLA_ARMA_MASK|macro|PWM_CAPTCTRLA_ARMA_MASK
DECL|PWM_CAPTCTRLA_ARMA_SHIFT|macro|PWM_CAPTCTRLA_ARMA_SHIFT
DECL|PWM_CAPTCTRLA_ARMA|macro|PWM_CAPTCTRLA_ARMA
DECL|PWM_CAPTCTRLA_CA0CNT_MASK|macro|PWM_CAPTCTRLA_CA0CNT_MASK
DECL|PWM_CAPTCTRLA_CA0CNT_SHIFT|macro|PWM_CAPTCTRLA_CA0CNT_SHIFT
DECL|PWM_CAPTCTRLA_CA0CNT|macro|PWM_CAPTCTRLA_CA0CNT
DECL|PWM_CAPTCTRLA_CA1CNT_MASK|macro|PWM_CAPTCTRLA_CA1CNT_MASK
DECL|PWM_CAPTCTRLA_CA1CNT_SHIFT|macro|PWM_CAPTCTRLA_CA1CNT_SHIFT
DECL|PWM_CAPTCTRLA_CA1CNT|macro|PWM_CAPTCTRLA_CA1CNT
DECL|PWM_CAPTCTRLA_CFAWM_MASK|macro|PWM_CAPTCTRLA_CFAWM_MASK
DECL|PWM_CAPTCTRLA_CFAWM_SHIFT|macro|PWM_CAPTCTRLA_CFAWM_SHIFT
DECL|PWM_CAPTCTRLA_CFAWM|macro|PWM_CAPTCTRLA_CFAWM
DECL|PWM_CAPTCTRLA_COUNT|macro|PWM_CAPTCTRLA_COUNT
DECL|PWM_CAPTCTRLA_EDGA0_MASK|macro|PWM_CAPTCTRLA_EDGA0_MASK
DECL|PWM_CAPTCTRLA_EDGA0_SHIFT|macro|PWM_CAPTCTRLA_EDGA0_SHIFT
DECL|PWM_CAPTCTRLA_EDGA0|macro|PWM_CAPTCTRLA_EDGA0
DECL|PWM_CAPTCTRLA_EDGA1_MASK|macro|PWM_CAPTCTRLA_EDGA1_MASK
DECL|PWM_CAPTCTRLA_EDGA1_SHIFT|macro|PWM_CAPTCTRLA_EDGA1_SHIFT
DECL|PWM_CAPTCTRLA_EDGA1|macro|PWM_CAPTCTRLA_EDGA1
DECL|PWM_CAPTCTRLA_EDGCNTA_EN_MASK|macro|PWM_CAPTCTRLA_EDGCNTA_EN_MASK
DECL|PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT|macro|PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT
DECL|PWM_CAPTCTRLA_EDGCNTA_EN|macro|PWM_CAPTCTRLA_EDGCNTA_EN
DECL|PWM_CAPTCTRLA_INP_SELA_MASK|macro|PWM_CAPTCTRLA_INP_SELA_MASK
DECL|PWM_CAPTCTRLA_INP_SELA_SHIFT|macro|PWM_CAPTCTRLA_INP_SELA_SHIFT
DECL|PWM_CAPTCTRLA_INP_SELA|macro|PWM_CAPTCTRLA_INP_SELA
DECL|PWM_CAPTCTRLA_ONESHOTA_MASK|macro|PWM_CAPTCTRLA_ONESHOTA_MASK
DECL|PWM_CAPTCTRLA_ONESHOTA_SHIFT|macro|PWM_CAPTCTRLA_ONESHOTA_SHIFT
DECL|PWM_CAPTCTRLA_ONESHOTA|macro|PWM_CAPTCTRLA_ONESHOTA
DECL|PWM_CAPTCTRLB_ARMB_MASK|macro|PWM_CAPTCTRLB_ARMB_MASK
DECL|PWM_CAPTCTRLB_ARMB_SHIFT|macro|PWM_CAPTCTRLB_ARMB_SHIFT
DECL|PWM_CAPTCTRLB_ARMB|macro|PWM_CAPTCTRLB_ARMB
DECL|PWM_CAPTCTRLB_CB0CNT_MASK|macro|PWM_CAPTCTRLB_CB0CNT_MASK
DECL|PWM_CAPTCTRLB_CB0CNT_SHIFT|macro|PWM_CAPTCTRLB_CB0CNT_SHIFT
DECL|PWM_CAPTCTRLB_CB0CNT|macro|PWM_CAPTCTRLB_CB0CNT
DECL|PWM_CAPTCTRLB_CB1CNT_MASK|macro|PWM_CAPTCTRLB_CB1CNT_MASK
DECL|PWM_CAPTCTRLB_CB1CNT_SHIFT|macro|PWM_CAPTCTRLB_CB1CNT_SHIFT
DECL|PWM_CAPTCTRLB_CB1CNT|macro|PWM_CAPTCTRLB_CB1CNT
DECL|PWM_CAPTCTRLB_CFBWM_MASK|macro|PWM_CAPTCTRLB_CFBWM_MASK
DECL|PWM_CAPTCTRLB_CFBWM_SHIFT|macro|PWM_CAPTCTRLB_CFBWM_SHIFT
DECL|PWM_CAPTCTRLB_CFBWM|macro|PWM_CAPTCTRLB_CFBWM
DECL|PWM_CAPTCTRLB_COUNT|macro|PWM_CAPTCTRLB_COUNT
DECL|PWM_CAPTCTRLB_EDGB0_MASK|macro|PWM_CAPTCTRLB_EDGB0_MASK
DECL|PWM_CAPTCTRLB_EDGB0_SHIFT|macro|PWM_CAPTCTRLB_EDGB0_SHIFT
DECL|PWM_CAPTCTRLB_EDGB0|macro|PWM_CAPTCTRLB_EDGB0
DECL|PWM_CAPTCTRLB_EDGB1_MASK|macro|PWM_CAPTCTRLB_EDGB1_MASK
DECL|PWM_CAPTCTRLB_EDGB1_SHIFT|macro|PWM_CAPTCTRLB_EDGB1_SHIFT
DECL|PWM_CAPTCTRLB_EDGB1|macro|PWM_CAPTCTRLB_EDGB1
DECL|PWM_CAPTCTRLB_EDGCNTB_EN_MASK|macro|PWM_CAPTCTRLB_EDGCNTB_EN_MASK
DECL|PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT|macro|PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT
DECL|PWM_CAPTCTRLB_EDGCNTB_EN|macro|PWM_CAPTCTRLB_EDGCNTB_EN
DECL|PWM_CAPTCTRLB_INP_SELB_MASK|macro|PWM_CAPTCTRLB_INP_SELB_MASK
DECL|PWM_CAPTCTRLB_INP_SELB_SHIFT|macro|PWM_CAPTCTRLB_INP_SELB_SHIFT
DECL|PWM_CAPTCTRLB_INP_SELB|macro|PWM_CAPTCTRLB_INP_SELB
DECL|PWM_CAPTCTRLB_ONESHOTB_MASK|macro|PWM_CAPTCTRLB_ONESHOTB_MASK
DECL|PWM_CAPTCTRLB_ONESHOTB_SHIFT|macro|PWM_CAPTCTRLB_ONESHOTB_SHIFT
DECL|PWM_CAPTCTRLB_ONESHOTB|macro|PWM_CAPTCTRLB_ONESHOTB
DECL|PWM_CAPTCTRLX_ARMX_MASK|macro|PWM_CAPTCTRLX_ARMX_MASK
DECL|PWM_CAPTCTRLX_ARMX_SHIFT|macro|PWM_CAPTCTRLX_ARMX_SHIFT
DECL|PWM_CAPTCTRLX_ARMX|macro|PWM_CAPTCTRLX_ARMX
DECL|PWM_CAPTCTRLX_CFXWM_MASK|macro|PWM_CAPTCTRLX_CFXWM_MASK
DECL|PWM_CAPTCTRLX_CFXWM_SHIFT|macro|PWM_CAPTCTRLX_CFXWM_SHIFT
DECL|PWM_CAPTCTRLX_CFXWM|macro|PWM_CAPTCTRLX_CFXWM
DECL|PWM_CAPTCTRLX_COUNT|macro|PWM_CAPTCTRLX_COUNT
DECL|PWM_CAPTCTRLX_CX0CNT_MASK|macro|PWM_CAPTCTRLX_CX0CNT_MASK
DECL|PWM_CAPTCTRLX_CX0CNT_SHIFT|macro|PWM_CAPTCTRLX_CX0CNT_SHIFT
DECL|PWM_CAPTCTRLX_CX0CNT|macro|PWM_CAPTCTRLX_CX0CNT
DECL|PWM_CAPTCTRLX_CX1CNT_MASK|macro|PWM_CAPTCTRLX_CX1CNT_MASK
DECL|PWM_CAPTCTRLX_CX1CNT_SHIFT|macro|PWM_CAPTCTRLX_CX1CNT_SHIFT
DECL|PWM_CAPTCTRLX_CX1CNT|macro|PWM_CAPTCTRLX_CX1CNT
DECL|PWM_CAPTCTRLX_EDGCNTX_EN_MASK|macro|PWM_CAPTCTRLX_EDGCNTX_EN_MASK
DECL|PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT|macro|PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT
DECL|PWM_CAPTCTRLX_EDGCNTX_EN|macro|PWM_CAPTCTRLX_EDGCNTX_EN
DECL|PWM_CAPTCTRLX_EDGX0_MASK|macro|PWM_CAPTCTRLX_EDGX0_MASK
DECL|PWM_CAPTCTRLX_EDGX0_SHIFT|macro|PWM_CAPTCTRLX_EDGX0_SHIFT
DECL|PWM_CAPTCTRLX_EDGX0|macro|PWM_CAPTCTRLX_EDGX0
DECL|PWM_CAPTCTRLX_EDGX1_MASK|macro|PWM_CAPTCTRLX_EDGX1_MASK
DECL|PWM_CAPTCTRLX_EDGX1_SHIFT|macro|PWM_CAPTCTRLX_EDGX1_SHIFT
DECL|PWM_CAPTCTRLX_EDGX1|macro|PWM_CAPTCTRLX_EDGX1
DECL|PWM_CAPTCTRLX_INP_SELX_MASK|macro|PWM_CAPTCTRLX_INP_SELX_MASK
DECL|PWM_CAPTCTRLX_INP_SELX_SHIFT|macro|PWM_CAPTCTRLX_INP_SELX_SHIFT
DECL|PWM_CAPTCTRLX_INP_SELX|macro|PWM_CAPTCTRLX_INP_SELX
DECL|PWM_CAPTCTRLX_ONESHOTX_MASK|macro|PWM_CAPTCTRLX_ONESHOTX_MASK
DECL|PWM_CAPTCTRLX_ONESHOTX_SHIFT|macro|PWM_CAPTCTRLX_ONESHOTX_SHIFT
DECL|PWM_CAPTCTRLX_ONESHOTX|macro|PWM_CAPTCTRLX_ONESHOTX
DECL|PWM_CAPTURE_IRQS|macro|PWM_CAPTURE_IRQS
DECL|PWM_CMP_IRQS|macro|PWM_CMP_IRQS
DECL|PWM_CNT_CNT_MASK|macro|PWM_CNT_CNT_MASK
DECL|PWM_CNT_CNT_SHIFT|macro|PWM_CNT_CNT_SHIFT
DECL|PWM_CNT_CNT|macro|PWM_CNT_CNT
DECL|PWM_CNT_COUNT|macro|PWM_CNT_COUNT
DECL|PWM_CTRL2_CLK_SEL_MASK|macro|PWM_CTRL2_CLK_SEL_MASK
DECL|PWM_CTRL2_CLK_SEL_SHIFT|macro|PWM_CTRL2_CLK_SEL_SHIFT
DECL|PWM_CTRL2_CLK_SEL|macro|PWM_CTRL2_CLK_SEL
DECL|PWM_CTRL2_COUNT|macro|PWM_CTRL2_COUNT
DECL|PWM_CTRL2_DBGEN_MASK|macro|PWM_CTRL2_DBGEN_MASK
DECL|PWM_CTRL2_DBGEN_SHIFT|macro|PWM_CTRL2_DBGEN_SHIFT
DECL|PWM_CTRL2_DBGEN|macro|PWM_CTRL2_DBGEN
DECL|PWM_CTRL2_FORCE_MASK|macro|PWM_CTRL2_FORCE_MASK
DECL|PWM_CTRL2_FORCE_SEL_MASK|macro|PWM_CTRL2_FORCE_SEL_MASK
DECL|PWM_CTRL2_FORCE_SEL_SHIFT|macro|PWM_CTRL2_FORCE_SEL_SHIFT
DECL|PWM_CTRL2_FORCE_SEL|macro|PWM_CTRL2_FORCE_SEL
DECL|PWM_CTRL2_FORCE_SHIFT|macro|PWM_CTRL2_FORCE_SHIFT
DECL|PWM_CTRL2_FORCE|macro|PWM_CTRL2_FORCE
DECL|PWM_CTRL2_FRCEN_MASK|macro|PWM_CTRL2_FRCEN_MASK
DECL|PWM_CTRL2_FRCEN_SHIFT|macro|PWM_CTRL2_FRCEN_SHIFT
DECL|PWM_CTRL2_FRCEN|macro|PWM_CTRL2_FRCEN
DECL|PWM_CTRL2_INDEP_MASK|macro|PWM_CTRL2_INDEP_MASK
DECL|PWM_CTRL2_INDEP_SHIFT|macro|PWM_CTRL2_INDEP_SHIFT
DECL|PWM_CTRL2_INDEP|macro|PWM_CTRL2_INDEP
DECL|PWM_CTRL2_INIT_SEL_MASK|macro|PWM_CTRL2_INIT_SEL_MASK
DECL|PWM_CTRL2_INIT_SEL_SHIFT|macro|PWM_CTRL2_INIT_SEL_SHIFT
DECL|PWM_CTRL2_INIT_SEL|macro|PWM_CTRL2_INIT_SEL
DECL|PWM_CTRL2_PWM23_INIT_MASK|macro|PWM_CTRL2_PWM23_INIT_MASK
DECL|PWM_CTRL2_PWM23_INIT_SHIFT|macro|PWM_CTRL2_PWM23_INIT_SHIFT
DECL|PWM_CTRL2_PWM23_INIT|macro|PWM_CTRL2_PWM23_INIT
DECL|PWM_CTRL2_PWM45_INIT_MASK|macro|PWM_CTRL2_PWM45_INIT_MASK
DECL|PWM_CTRL2_PWM45_INIT_SHIFT|macro|PWM_CTRL2_PWM45_INIT_SHIFT
DECL|PWM_CTRL2_PWM45_INIT|macro|PWM_CTRL2_PWM45_INIT
DECL|PWM_CTRL2_PWMX_INIT_MASK|macro|PWM_CTRL2_PWMX_INIT_MASK
DECL|PWM_CTRL2_PWMX_INIT_SHIFT|macro|PWM_CTRL2_PWMX_INIT_SHIFT
DECL|PWM_CTRL2_PWMX_INIT|macro|PWM_CTRL2_PWMX_INIT
DECL|PWM_CTRL2_RELOAD_SEL_MASK|macro|PWM_CTRL2_RELOAD_SEL_MASK
DECL|PWM_CTRL2_RELOAD_SEL_SHIFT|macro|PWM_CTRL2_RELOAD_SEL_SHIFT
DECL|PWM_CTRL2_RELOAD_SEL|macro|PWM_CTRL2_RELOAD_SEL
DECL|PWM_CTRL2_WAITEN_MASK|macro|PWM_CTRL2_WAITEN_MASK
DECL|PWM_CTRL2_WAITEN_SHIFT|macro|PWM_CTRL2_WAITEN_SHIFT
DECL|PWM_CTRL2_WAITEN|macro|PWM_CTRL2_WAITEN
DECL|PWM_CTRL_COMPMODE_MASK|macro|PWM_CTRL_COMPMODE_MASK
DECL|PWM_CTRL_COMPMODE_SHIFT|macro|PWM_CTRL_COMPMODE_SHIFT
DECL|PWM_CTRL_COMPMODE|macro|PWM_CTRL_COMPMODE
DECL|PWM_CTRL_COUNT|macro|PWM_CTRL_COUNT
DECL|PWM_CTRL_DBLEN_MASK|macro|PWM_CTRL_DBLEN_MASK
DECL|PWM_CTRL_DBLEN_SHIFT|macro|PWM_CTRL_DBLEN_SHIFT
DECL|PWM_CTRL_DBLEN|macro|PWM_CTRL_DBLEN
DECL|PWM_CTRL_DBLX_MASK|macro|PWM_CTRL_DBLX_MASK
DECL|PWM_CTRL_DBLX_SHIFT|macro|PWM_CTRL_DBLX_SHIFT
DECL|PWM_CTRL_DBLX|macro|PWM_CTRL_DBLX
DECL|PWM_CTRL_DT_MASK|macro|PWM_CTRL_DT_MASK
DECL|PWM_CTRL_DT_SHIFT|macro|PWM_CTRL_DT_SHIFT
DECL|PWM_CTRL_DT|macro|PWM_CTRL_DT
DECL|PWM_CTRL_FULL_MASK|macro|PWM_CTRL_FULL_MASK
DECL|PWM_CTRL_FULL_SHIFT|macro|PWM_CTRL_FULL_SHIFT
DECL|PWM_CTRL_FULL|macro|PWM_CTRL_FULL
DECL|PWM_CTRL_HALF_MASK|macro|PWM_CTRL_HALF_MASK
DECL|PWM_CTRL_HALF_SHIFT|macro|PWM_CTRL_HALF_SHIFT
DECL|PWM_CTRL_HALF|macro|PWM_CTRL_HALF
DECL|PWM_CTRL_LDFQ_MASK|macro|PWM_CTRL_LDFQ_MASK
DECL|PWM_CTRL_LDFQ_SHIFT|macro|PWM_CTRL_LDFQ_SHIFT
DECL|PWM_CTRL_LDFQ|macro|PWM_CTRL_LDFQ
DECL|PWM_CTRL_LDMOD_MASK|macro|PWM_CTRL_LDMOD_MASK
DECL|PWM_CTRL_LDMOD_SHIFT|macro|PWM_CTRL_LDMOD_SHIFT
DECL|PWM_CTRL_LDMOD|macro|PWM_CTRL_LDMOD
DECL|PWM_CTRL_PRSC_MASK|macro|PWM_CTRL_PRSC_MASK
DECL|PWM_CTRL_PRSC_SHIFT|macro|PWM_CTRL_PRSC_SHIFT
DECL|PWM_CTRL_PRSC|macro|PWM_CTRL_PRSC
DECL|PWM_CTRL_SPLIT_MASK|macro|PWM_CTRL_SPLIT_MASK
DECL|PWM_CTRL_SPLIT_SHIFT|macro|PWM_CTRL_SPLIT_SHIFT
DECL|PWM_CTRL_SPLIT|macro|PWM_CTRL_SPLIT
DECL|PWM_CVAL0CYC_COUNT|macro|PWM_CVAL0CYC_COUNT
DECL|PWM_CVAL0CYC_CVAL0CYC_MASK|macro|PWM_CVAL0CYC_CVAL0CYC_MASK
DECL|PWM_CVAL0CYC_CVAL0CYC_SHIFT|macro|PWM_CVAL0CYC_CVAL0CYC_SHIFT
DECL|PWM_CVAL0CYC_CVAL0CYC|macro|PWM_CVAL0CYC_CVAL0CYC
DECL|PWM_CVAL0_CAPTVAL0_MASK|macro|PWM_CVAL0_CAPTVAL0_MASK
DECL|PWM_CVAL0_CAPTVAL0_SHIFT|macro|PWM_CVAL0_CAPTVAL0_SHIFT
DECL|PWM_CVAL0_CAPTVAL0|macro|PWM_CVAL0_CAPTVAL0
DECL|PWM_CVAL0_COUNT|macro|PWM_CVAL0_COUNT
DECL|PWM_CVAL1CYC_COUNT|macro|PWM_CVAL1CYC_COUNT
DECL|PWM_CVAL1CYC_CVAL1CYC_MASK|macro|PWM_CVAL1CYC_CVAL1CYC_MASK
DECL|PWM_CVAL1CYC_CVAL1CYC_SHIFT|macro|PWM_CVAL1CYC_CVAL1CYC_SHIFT
DECL|PWM_CVAL1CYC_CVAL1CYC|macro|PWM_CVAL1CYC_CVAL1CYC
DECL|PWM_CVAL1_CAPTVAL1_MASK|macro|PWM_CVAL1_CAPTVAL1_MASK
DECL|PWM_CVAL1_CAPTVAL1_SHIFT|macro|PWM_CVAL1_CAPTVAL1_SHIFT
DECL|PWM_CVAL1_CAPTVAL1|macro|PWM_CVAL1_CAPTVAL1
DECL|PWM_CVAL1_COUNT|macro|PWM_CVAL1_COUNT
DECL|PWM_CVAL2CYC_COUNT|macro|PWM_CVAL2CYC_COUNT
DECL|PWM_CVAL2CYC_CVAL2CYC_MASK|macro|PWM_CVAL2CYC_CVAL2CYC_MASK
DECL|PWM_CVAL2CYC_CVAL2CYC_SHIFT|macro|PWM_CVAL2CYC_CVAL2CYC_SHIFT
DECL|PWM_CVAL2CYC_CVAL2CYC|macro|PWM_CVAL2CYC_CVAL2CYC
DECL|PWM_CVAL2_CAPTVAL2_MASK|macro|PWM_CVAL2_CAPTVAL2_MASK
DECL|PWM_CVAL2_CAPTVAL2_SHIFT|macro|PWM_CVAL2_CAPTVAL2_SHIFT
DECL|PWM_CVAL2_CAPTVAL2|macro|PWM_CVAL2_CAPTVAL2
DECL|PWM_CVAL2_COUNT|macro|PWM_CVAL2_COUNT
DECL|PWM_CVAL3CYC_COUNT|macro|PWM_CVAL3CYC_COUNT
DECL|PWM_CVAL3CYC_CVAL3CYC_MASK|macro|PWM_CVAL3CYC_CVAL3CYC_MASK
DECL|PWM_CVAL3CYC_CVAL3CYC_SHIFT|macro|PWM_CVAL3CYC_CVAL3CYC_SHIFT
DECL|PWM_CVAL3CYC_CVAL3CYC|macro|PWM_CVAL3CYC_CVAL3CYC
DECL|PWM_CVAL3_CAPTVAL3_MASK|macro|PWM_CVAL3_CAPTVAL3_MASK
DECL|PWM_CVAL3_CAPTVAL3_SHIFT|macro|PWM_CVAL3_CAPTVAL3_SHIFT
DECL|PWM_CVAL3_CAPTVAL3|macro|PWM_CVAL3_CAPTVAL3
DECL|PWM_CVAL3_COUNT|macro|PWM_CVAL3_COUNT
DECL|PWM_CVAL4CYC_COUNT|macro|PWM_CVAL4CYC_COUNT
DECL|PWM_CVAL4CYC_CVAL4CYC_MASK|macro|PWM_CVAL4CYC_CVAL4CYC_MASK
DECL|PWM_CVAL4CYC_CVAL4CYC_SHIFT|macro|PWM_CVAL4CYC_CVAL4CYC_SHIFT
DECL|PWM_CVAL4CYC_CVAL4CYC|macro|PWM_CVAL4CYC_CVAL4CYC
DECL|PWM_CVAL4_CAPTVAL4_MASK|macro|PWM_CVAL4_CAPTVAL4_MASK
DECL|PWM_CVAL4_CAPTVAL4_SHIFT|macro|PWM_CVAL4_CAPTVAL4_SHIFT
DECL|PWM_CVAL4_CAPTVAL4|macro|PWM_CVAL4_CAPTVAL4
DECL|PWM_CVAL4_COUNT|macro|PWM_CVAL4_COUNT
DECL|PWM_CVAL5CYC_COUNT|macro|PWM_CVAL5CYC_COUNT
DECL|PWM_CVAL5CYC_CVAL5CYC_MASK|macro|PWM_CVAL5CYC_CVAL5CYC_MASK
DECL|PWM_CVAL5CYC_CVAL5CYC_SHIFT|macro|PWM_CVAL5CYC_CVAL5CYC_SHIFT
DECL|PWM_CVAL5CYC_CVAL5CYC|macro|PWM_CVAL5CYC_CVAL5CYC
DECL|PWM_CVAL5_CAPTVAL5_MASK|macro|PWM_CVAL5_CAPTVAL5_MASK
DECL|PWM_CVAL5_CAPTVAL5_SHIFT|macro|PWM_CVAL5_CAPTVAL5_SHIFT
DECL|PWM_CVAL5_CAPTVAL5|macro|PWM_CVAL5_CAPTVAL5
DECL|PWM_CVAL5_COUNT|macro|PWM_CVAL5_COUNT
DECL|PWM_DISMAP_COUNT2|macro|PWM_DISMAP_COUNT2
DECL|PWM_DISMAP_COUNT|macro|PWM_DISMAP_COUNT
DECL|PWM_DISMAP_DIS0A_MASK|macro|PWM_DISMAP_DIS0A_MASK
DECL|PWM_DISMAP_DIS0A_SHIFT|macro|PWM_DISMAP_DIS0A_SHIFT
DECL|PWM_DISMAP_DIS0A|macro|PWM_DISMAP_DIS0A
DECL|PWM_DISMAP_DIS0B_MASK|macro|PWM_DISMAP_DIS0B_MASK
DECL|PWM_DISMAP_DIS0B_SHIFT|macro|PWM_DISMAP_DIS0B_SHIFT
DECL|PWM_DISMAP_DIS0B|macro|PWM_DISMAP_DIS0B
DECL|PWM_DISMAP_DIS0X_MASK|macro|PWM_DISMAP_DIS0X_MASK
DECL|PWM_DISMAP_DIS0X_SHIFT|macro|PWM_DISMAP_DIS0X_SHIFT
DECL|PWM_DISMAP_DIS0X|macro|PWM_DISMAP_DIS0X
DECL|PWM_DISMAP_DIS1A_MASK|macro|PWM_DISMAP_DIS1A_MASK
DECL|PWM_DISMAP_DIS1A_SHIFT|macro|PWM_DISMAP_DIS1A_SHIFT
DECL|PWM_DISMAP_DIS1A|macro|PWM_DISMAP_DIS1A
DECL|PWM_DISMAP_DIS1B_MASK|macro|PWM_DISMAP_DIS1B_MASK
DECL|PWM_DISMAP_DIS1B_SHIFT|macro|PWM_DISMAP_DIS1B_SHIFT
DECL|PWM_DISMAP_DIS1B|macro|PWM_DISMAP_DIS1B
DECL|PWM_DISMAP_DIS1X_MASK|macro|PWM_DISMAP_DIS1X_MASK
DECL|PWM_DISMAP_DIS1X_SHIFT|macro|PWM_DISMAP_DIS1X_SHIFT
DECL|PWM_DISMAP_DIS1X|macro|PWM_DISMAP_DIS1X
DECL|PWM_DMAEN_CA0DE_MASK|macro|PWM_DMAEN_CA0DE_MASK
DECL|PWM_DMAEN_CA0DE_SHIFT|macro|PWM_DMAEN_CA0DE_SHIFT
DECL|PWM_DMAEN_CA0DE|macro|PWM_DMAEN_CA0DE
DECL|PWM_DMAEN_CA1DE_MASK|macro|PWM_DMAEN_CA1DE_MASK
DECL|PWM_DMAEN_CA1DE_SHIFT|macro|PWM_DMAEN_CA1DE_SHIFT
DECL|PWM_DMAEN_CA1DE|macro|PWM_DMAEN_CA1DE
DECL|PWM_DMAEN_CAPTDE_MASK|macro|PWM_DMAEN_CAPTDE_MASK
DECL|PWM_DMAEN_CAPTDE_SHIFT|macro|PWM_DMAEN_CAPTDE_SHIFT
DECL|PWM_DMAEN_CAPTDE|macro|PWM_DMAEN_CAPTDE
DECL|PWM_DMAEN_CB0DE_MASK|macro|PWM_DMAEN_CB0DE_MASK
DECL|PWM_DMAEN_CB0DE_SHIFT|macro|PWM_DMAEN_CB0DE_SHIFT
DECL|PWM_DMAEN_CB0DE|macro|PWM_DMAEN_CB0DE
DECL|PWM_DMAEN_CB1DE_MASK|macro|PWM_DMAEN_CB1DE_MASK
DECL|PWM_DMAEN_CB1DE_SHIFT|macro|PWM_DMAEN_CB1DE_SHIFT
DECL|PWM_DMAEN_CB1DE|macro|PWM_DMAEN_CB1DE
DECL|PWM_DMAEN_COUNT|macro|PWM_DMAEN_COUNT
DECL|PWM_DMAEN_CX0DE_MASK|macro|PWM_DMAEN_CX0DE_MASK
DECL|PWM_DMAEN_CX0DE_SHIFT|macro|PWM_DMAEN_CX0DE_SHIFT
DECL|PWM_DMAEN_CX0DE|macro|PWM_DMAEN_CX0DE
DECL|PWM_DMAEN_CX1DE_MASK|macro|PWM_DMAEN_CX1DE_MASK
DECL|PWM_DMAEN_CX1DE_SHIFT|macro|PWM_DMAEN_CX1DE_SHIFT
DECL|PWM_DMAEN_CX1DE|macro|PWM_DMAEN_CX1DE
DECL|PWM_DMAEN_FAND_MASK|macro|PWM_DMAEN_FAND_MASK
DECL|PWM_DMAEN_FAND_SHIFT|macro|PWM_DMAEN_FAND_SHIFT
DECL|PWM_DMAEN_FAND|macro|PWM_DMAEN_FAND
DECL|PWM_DMAEN_VALDE_MASK|macro|PWM_DMAEN_VALDE_MASK
DECL|PWM_DMAEN_VALDE_SHIFT|macro|PWM_DMAEN_VALDE_SHIFT
DECL|PWM_DMAEN_VALDE|macro|PWM_DMAEN_VALDE
DECL|PWM_DTCNT0_COUNT|macro|PWM_DTCNT0_COUNT
DECL|PWM_DTCNT0_DTCNT0_MASK|macro|PWM_DTCNT0_DTCNT0_MASK
DECL|PWM_DTCNT0_DTCNT0_SHIFT|macro|PWM_DTCNT0_DTCNT0_SHIFT
DECL|PWM_DTCNT0_DTCNT0|macro|PWM_DTCNT0_DTCNT0
DECL|PWM_DTCNT1_COUNT|macro|PWM_DTCNT1_COUNT
DECL|PWM_DTCNT1_DTCNT1_MASK|macro|PWM_DTCNT1_DTCNT1_MASK
DECL|PWM_DTCNT1_DTCNT1_SHIFT|macro|PWM_DTCNT1_DTCNT1_SHIFT
DECL|PWM_DTCNT1_DTCNT1|macro|PWM_DTCNT1_DTCNT1
DECL|PWM_DTSRCSEL_SM0SEL23_MASK|macro|PWM_DTSRCSEL_SM0SEL23_MASK
DECL|PWM_DTSRCSEL_SM0SEL23_SHIFT|macro|PWM_DTSRCSEL_SM0SEL23_SHIFT
DECL|PWM_DTSRCSEL_SM0SEL23|macro|PWM_DTSRCSEL_SM0SEL23
DECL|PWM_DTSRCSEL_SM0SEL45_MASK|macro|PWM_DTSRCSEL_SM0SEL45_MASK
DECL|PWM_DTSRCSEL_SM0SEL45_SHIFT|macro|PWM_DTSRCSEL_SM0SEL45_SHIFT
DECL|PWM_DTSRCSEL_SM0SEL45|macro|PWM_DTSRCSEL_SM0SEL45
DECL|PWM_DTSRCSEL_SM1SEL23_MASK|macro|PWM_DTSRCSEL_SM1SEL23_MASK
DECL|PWM_DTSRCSEL_SM1SEL23_SHIFT|macro|PWM_DTSRCSEL_SM1SEL23_SHIFT
DECL|PWM_DTSRCSEL_SM1SEL23|macro|PWM_DTSRCSEL_SM1SEL23
DECL|PWM_DTSRCSEL_SM1SEL45_MASK|macro|PWM_DTSRCSEL_SM1SEL45_MASK
DECL|PWM_DTSRCSEL_SM1SEL45_SHIFT|macro|PWM_DTSRCSEL_SM1SEL45_SHIFT
DECL|PWM_DTSRCSEL_SM1SEL45|macro|PWM_DTSRCSEL_SM1SEL45
DECL|PWM_DTSRCSEL_SM2SEL23_MASK|macro|PWM_DTSRCSEL_SM2SEL23_MASK
DECL|PWM_DTSRCSEL_SM2SEL23_SHIFT|macro|PWM_DTSRCSEL_SM2SEL23_SHIFT
DECL|PWM_DTSRCSEL_SM2SEL23|macro|PWM_DTSRCSEL_SM2SEL23
DECL|PWM_DTSRCSEL_SM2SEL45_MASK|macro|PWM_DTSRCSEL_SM2SEL45_MASK
DECL|PWM_DTSRCSEL_SM2SEL45_SHIFT|macro|PWM_DTSRCSEL_SM2SEL45_SHIFT
DECL|PWM_DTSRCSEL_SM2SEL45|macro|PWM_DTSRCSEL_SM2SEL45
DECL|PWM_DTSRCSEL_SM3SEL23_MASK|macro|PWM_DTSRCSEL_SM3SEL23_MASK
DECL|PWM_DTSRCSEL_SM3SEL23_SHIFT|macro|PWM_DTSRCSEL_SM3SEL23_SHIFT
DECL|PWM_DTSRCSEL_SM3SEL23|macro|PWM_DTSRCSEL_SM3SEL23
DECL|PWM_DTSRCSEL_SM3SEL45_MASK|macro|PWM_DTSRCSEL_SM3SEL45_MASK
DECL|PWM_DTSRCSEL_SM3SEL45_SHIFT|macro|PWM_DTSRCSEL_SM3SEL45_SHIFT
DECL|PWM_DTSRCSEL_SM3SEL45|macro|PWM_DTSRCSEL_SM3SEL45
DECL|PWM_FAULT_IRQS|macro|PWM_FAULT_IRQS
DECL|PWM_FCTRL2_NOCOMB_MASK|macro|PWM_FCTRL2_NOCOMB_MASK
DECL|PWM_FCTRL2_NOCOMB_SHIFT|macro|PWM_FCTRL2_NOCOMB_SHIFT
DECL|PWM_FCTRL2_NOCOMB|macro|PWM_FCTRL2_NOCOMB
DECL|PWM_FCTRL_FAUTO_MASK|macro|PWM_FCTRL_FAUTO_MASK
DECL|PWM_FCTRL_FAUTO_SHIFT|macro|PWM_FCTRL_FAUTO_SHIFT
DECL|PWM_FCTRL_FAUTO|macro|PWM_FCTRL_FAUTO
DECL|PWM_FCTRL_FIE_MASK|macro|PWM_FCTRL_FIE_MASK
DECL|PWM_FCTRL_FIE_SHIFT|macro|PWM_FCTRL_FIE_SHIFT
DECL|PWM_FCTRL_FIE|macro|PWM_FCTRL_FIE
DECL|PWM_FCTRL_FLVL_MASK|macro|PWM_FCTRL_FLVL_MASK
DECL|PWM_FCTRL_FLVL_SHIFT|macro|PWM_FCTRL_FLVL_SHIFT
DECL|PWM_FCTRL_FLVL|macro|PWM_FCTRL_FLVL
DECL|PWM_FCTRL_FSAFE_MASK|macro|PWM_FCTRL_FSAFE_MASK
DECL|PWM_FCTRL_FSAFE_SHIFT|macro|PWM_FCTRL_FSAFE_SHIFT
DECL|PWM_FCTRL_FSAFE|macro|PWM_FCTRL_FSAFE
DECL|PWM_FFILT_FILT_CNT_MASK|macro|PWM_FFILT_FILT_CNT_MASK
DECL|PWM_FFILT_FILT_CNT_SHIFT|macro|PWM_FFILT_FILT_CNT_SHIFT
DECL|PWM_FFILT_FILT_CNT|macro|PWM_FFILT_FILT_CNT
DECL|PWM_FFILT_FILT_PER_MASK|macro|PWM_FFILT_FILT_PER_MASK
DECL|PWM_FFILT_FILT_PER_SHIFT|macro|PWM_FFILT_FILT_PER_SHIFT
DECL|PWM_FFILT_FILT_PER|macro|PWM_FFILT_FILT_PER
DECL|PWM_FFILT_GSTR_MASK|macro|PWM_FFILT_GSTR_MASK
DECL|PWM_FFILT_GSTR_SHIFT|macro|PWM_FFILT_GSTR_SHIFT
DECL|PWM_FFILT_GSTR|macro|PWM_FFILT_GSTR
DECL|PWM_FRACVAL1_COUNT|macro|PWM_FRACVAL1_COUNT
DECL|PWM_FRACVAL1_FRACVAL1_MASK|macro|PWM_FRACVAL1_FRACVAL1_MASK
DECL|PWM_FRACVAL1_FRACVAL1_SHIFT|macro|PWM_FRACVAL1_FRACVAL1_SHIFT
DECL|PWM_FRACVAL1_FRACVAL1|macro|PWM_FRACVAL1_FRACVAL1
DECL|PWM_FRACVAL2_COUNT|macro|PWM_FRACVAL2_COUNT
DECL|PWM_FRACVAL2_FRACVAL2_MASK|macro|PWM_FRACVAL2_FRACVAL2_MASK
DECL|PWM_FRACVAL2_FRACVAL2_SHIFT|macro|PWM_FRACVAL2_FRACVAL2_SHIFT
DECL|PWM_FRACVAL2_FRACVAL2|macro|PWM_FRACVAL2_FRACVAL2
DECL|PWM_FRACVAL3_COUNT|macro|PWM_FRACVAL3_COUNT
DECL|PWM_FRACVAL3_FRACVAL3_MASK|macro|PWM_FRACVAL3_FRACVAL3_MASK
DECL|PWM_FRACVAL3_FRACVAL3_SHIFT|macro|PWM_FRACVAL3_FRACVAL3_SHIFT
DECL|PWM_FRACVAL3_FRACVAL3|macro|PWM_FRACVAL3_FRACVAL3
DECL|PWM_FRACVAL4_COUNT|macro|PWM_FRACVAL4_COUNT
DECL|PWM_FRACVAL4_FRACVAL4_MASK|macro|PWM_FRACVAL4_FRACVAL4_MASK
DECL|PWM_FRACVAL4_FRACVAL4_SHIFT|macro|PWM_FRACVAL4_FRACVAL4_SHIFT
DECL|PWM_FRACVAL4_FRACVAL4|macro|PWM_FRACVAL4_FRACVAL4
DECL|PWM_FRACVAL5_COUNT|macro|PWM_FRACVAL5_COUNT
DECL|PWM_FRACVAL5_FRACVAL5_MASK|macro|PWM_FRACVAL5_FRACVAL5_MASK
DECL|PWM_FRACVAL5_FRACVAL5_SHIFT|macro|PWM_FRACVAL5_FRACVAL5_SHIFT
DECL|PWM_FRACVAL5_FRACVAL5|macro|PWM_FRACVAL5_FRACVAL5
DECL|PWM_FRCTRL_COUNT|macro|PWM_FRCTRL_COUNT
DECL|PWM_FRCTRL_FRAC1_EN_MASK|macro|PWM_FRCTRL_FRAC1_EN_MASK
DECL|PWM_FRCTRL_FRAC1_EN_SHIFT|macro|PWM_FRCTRL_FRAC1_EN_SHIFT
DECL|PWM_FRCTRL_FRAC1_EN|macro|PWM_FRCTRL_FRAC1_EN
DECL|PWM_FRCTRL_FRAC23_EN_MASK|macro|PWM_FRCTRL_FRAC23_EN_MASK
DECL|PWM_FRCTRL_FRAC23_EN_SHIFT|macro|PWM_FRCTRL_FRAC23_EN_SHIFT
DECL|PWM_FRCTRL_FRAC23_EN|macro|PWM_FRCTRL_FRAC23_EN
DECL|PWM_FRCTRL_FRAC45_EN_MASK|macro|PWM_FRCTRL_FRAC45_EN_MASK
DECL|PWM_FRCTRL_FRAC45_EN_SHIFT|macro|PWM_FRCTRL_FRAC45_EN_SHIFT
DECL|PWM_FRCTRL_FRAC45_EN|macro|PWM_FRCTRL_FRAC45_EN
DECL|PWM_FRCTRL_FRAC_PU_MASK|macro|PWM_FRCTRL_FRAC_PU_MASK
DECL|PWM_FRCTRL_FRAC_PU_SHIFT|macro|PWM_FRCTRL_FRAC_PU_SHIFT
DECL|PWM_FRCTRL_FRAC_PU|macro|PWM_FRCTRL_FRAC_PU
DECL|PWM_FRCTRL_TEST_MASK|macro|PWM_FRCTRL_TEST_MASK
DECL|PWM_FRCTRL_TEST_SHIFT|macro|PWM_FRCTRL_TEST_SHIFT
DECL|PWM_FRCTRL_TEST|macro|PWM_FRCTRL_TEST
DECL|PWM_FSTS_FFLAG_MASK|macro|PWM_FSTS_FFLAG_MASK
DECL|PWM_FSTS_FFLAG_SHIFT|macro|PWM_FSTS_FFLAG_SHIFT
DECL|PWM_FSTS_FFLAG|macro|PWM_FSTS_FFLAG
DECL|PWM_FSTS_FFPIN_MASK|macro|PWM_FSTS_FFPIN_MASK
DECL|PWM_FSTS_FFPIN_SHIFT|macro|PWM_FSTS_FFPIN_SHIFT
DECL|PWM_FSTS_FFPIN|macro|PWM_FSTS_FFPIN
DECL|PWM_FSTS_FFULL_MASK|macro|PWM_FSTS_FFULL_MASK
DECL|PWM_FSTS_FFULL_SHIFT|macro|PWM_FSTS_FFULL_SHIFT
DECL|PWM_FSTS_FFULL|macro|PWM_FSTS_FFULL
DECL|PWM_FSTS_FHALF_MASK|macro|PWM_FSTS_FHALF_MASK
DECL|PWM_FSTS_FHALF_SHIFT|macro|PWM_FSTS_FHALF_SHIFT
DECL|PWM_FSTS_FHALF|macro|PWM_FSTS_FHALF
DECL|PWM_FTST_FTEST_MASK|macro|PWM_FTST_FTEST_MASK
DECL|PWM_FTST_FTEST_SHIFT|macro|PWM_FTST_FTEST_SHIFT
DECL|PWM_FTST_FTEST|macro|PWM_FTST_FTEST
DECL|PWM_INIT_COUNT|macro|PWM_INIT_COUNT
DECL|PWM_INIT_INIT_MASK|macro|PWM_INIT_INIT_MASK
DECL|PWM_INIT_INIT_SHIFT|macro|PWM_INIT_INIT_SHIFT
DECL|PWM_INIT_INIT|macro|PWM_INIT_INIT
DECL|PWM_INTEN_CA0IE_MASK|macro|PWM_INTEN_CA0IE_MASK
DECL|PWM_INTEN_CA0IE_SHIFT|macro|PWM_INTEN_CA0IE_SHIFT
DECL|PWM_INTEN_CA0IE|macro|PWM_INTEN_CA0IE
DECL|PWM_INTEN_CA1IE_MASK|macro|PWM_INTEN_CA1IE_MASK
DECL|PWM_INTEN_CA1IE_SHIFT|macro|PWM_INTEN_CA1IE_SHIFT
DECL|PWM_INTEN_CA1IE|macro|PWM_INTEN_CA1IE
DECL|PWM_INTEN_CB0IE_MASK|macro|PWM_INTEN_CB0IE_MASK
DECL|PWM_INTEN_CB0IE_SHIFT|macro|PWM_INTEN_CB0IE_SHIFT
DECL|PWM_INTEN_CB0IE|macro|PWM_INTEN_CB0IE
DECL|PWM_INTEN_CB1IE_MASK|macro|PWM_INTEN_CB1IE_MASK
DECL|PWM_INTEN_CB1IE_SHIFT|macro|PWM_INTEN_CB1IE_SHIFT
DECL|PWM_INTEN_CB1IE|macro|PWM_INTEN_CB1IE
DECL|PWM_INTEN_CMPIE_MASK|macro|PWM_INTEN_CMPIE_MASK
DECL|PWM_INTEN_CMPIE_SHIFT|macro|PWM_INTEN_CMPIE_SHIFT
DECL|PWM_INTEN_CMPIE|macro|PWM_INTEN_CMPIE
DECL|PWM_INTEN_COUNT|macro|PWM_INTEN_COUNT
DECL|PWM_INTEN_CX0IE_MASK|macro|PWM_INTEN_CX0IE_MASK
DECL|PWM_INTEN_CX0IE_SHIFT|macro|PWM_INTEN_CX0IE_SHIFT
DECL|PWM_INTEN_CX0IE|macro|PWM_INTEN_CX0IE
DECL|PWM_INTEN_CX1IE_MASK|macro|PWM_INTEN_CX1IE_MASK
DECL|PWM_INTEN_CX1IE_SHIFT|macro|PWM_INTEN_CX1IE_SHIFT
DECL|PWM_INTEN_CX1IE|macro|PWM_INTEN_CX1IE
DECL|PWM_INTEN_REIE_MASK|macro|PWM_INTEN_REIE_MASK
DECL|PWM_INTEN_REIE_SHIFT|macro|PWM_INTEN_REIE_SHIFT
DECL|PWM_INTEN_REIE|macro|PWM_INTEN_REIE
DECL|PWM_INTEN_RIE_MASK|macro|PWM_INTEN_RIE_MASK
DECL|PWM_INTEN_RIE_SHIFT|macro|PWM_INTEN_RIE_SHIFT
DECL|PWM_INTEN_RIE|macro|PWM_INTEN_RIE
DECL|PWM_MASK_MASKA_MASK|macro|PWM_MASK_MASKA_MASK
DECL|PWM_MASK_MASKA_SHIFT|macro|PWM_MASK_MASKA_SHIFT
DECL|PWM_MASK_MASKA|macro|PWM_MASK_MASKA
DECL|PWM_MASK_MASKB_MASK|macro|PWM_MASK_MASKB_MASK
DECL|PWM_MASK_MASKB_SHIFT|macro|PWM_MASK_MASKB_SHIFT
DECL|PWM_MASK_MASKB|macro|PWM_MASK_MASKB
DECL|PWM_MASK_MASKX_MASK|macro|PWM_MASK_MASKX_MASK
DECL|PWM_MASK_MASKX_SHIFT|macro|PWM_MASK_MASKX_SHIFT
DECL|PWM_MASK_MASKX|macro|PWM_MASK_MASKX
DECL|PWM_MASK_UPDATE_MASK_MASK|macro|PWM_MASK_UPDATE_MASK_MASK
DECL|PWM_MASK_UPDATE_MASK_SHIFT|macro|PWM_MASK_UPDATE_MASK_SHIFT
DECL|PWM_MASK_UPDATE_MASK|macro|PWM_MASK_UPDATE_MASK
DECL|PWM_MCTRL2_MONPLL_MASK|macro|PWM_MCTRL2_MONPLL_MASK
DECL|PWM_MCTRL2_MONPLL_SHIFT|macro|PWM_MCTRL2_MONPLL_SHIFT
DECL|PWM_MCTRL2_MONPLL|macro|PWM_MCTRL2_MONPLL
DECL|PWM_MCTRL_CLDOK_MASK|macro|PWM_MCTRL_CLDOK_MASK
DECL|PWM_MCTRL_CLDOK_SHIFT|macro|PWM_MCTRL_CLDOK_SHIFT
DECL|PWM_MCTRL_CLDOK|macro|PWM_MCTRL_CLDOK
DECL|PWM_MCTRL_IPOL_MASK|macro|PWM_MCTRL_IPOL_MASK
DECL|PWM_MCTRL_IPOL_SHIFT|macro|PWM_MCTRL_IPOL_SHIFT
DECL|PWM_MCTRL_IPOL|macro|PWM_MCTRL_IPOL
DECL|PWM_MCTRL_LDOK_MASK|macro|PWM_MCTRL_LDOK_MASK
DECL|PWM_MCTRL_LDOK_SHIFT|macro|PWM_MCTRL_LDOK_SHIFT
DECL|PWM_MCTRL_LDOK|macro|PWM_MCTRL_LDOK
DECL|PWM_MCTRL_RUN_MASK|macro|PWM_MCTRL_RUN_MASK
DECL|PWM_MCTRL_RUN_SHIFT|macro|PWM_MCTRL_RUN_SHIFT
DECL|PWM_MCTRL_RUN|macro|PWM_MCTRL_RUN
DECL|PWM_OCTRL_COUNT|macro|PWM_OCTRL_COUNT
DECL|PWM_OCTRL_POLA_MASK|macro|PWM_OCTRL_POLA_MASK
DECL|PWM_OCTRL_POLA_SHIFT|macro|PWM_OCTRL_POLA_SHIFT
DECL|PWM_OCTRL_POLA|macro|PWM_OCTRL_POLA
DECL|PWM_OCTRL_POLB_MASK|macro|PWM_OCTRL_POLB_MASK
DECL|PWM_OCTRL_POLB_SHIFT|macro|PWM_OCTRL_POLB_SHIFT
DECL|PWM_OCTRL_POLB|macro|PWM_OCTRL_POLB
DECL|PWM_OCTRL_POLX_MASK|macro|PWM_OCTRL_POLX_MASK
DECL|PWM_OCTRL_POLX_SHIFT|macro|PWM_OCTRL_POLX_SHIFT
DECL|PWM_OCTRL_POLX|macro|PWM_OCTRL_POLX
DECL|PWM_OCTRL_PWMAFS_MASK|macro|PWM_OCTRL_PWMAFS_MASK
DECL|PWM_OCTRL_PWMAFS_SHIFT|macro|PWM_OCTRL_PWMAFS_SHIFT
DECL|PWM_OCTRL_PWMAFS|macro|PWM_OCTRL_PWMAFS
DECL|PWM_OCTRL_PWMA_IN_MASK|macro|PWM_OCTRL_PWMA_IN_MASK
DECL|PWM_OCTRL_PWMA_IN_SHIFT|macro|PWM_OCTRL_PWMA_IN_SHIFT
DECL|PWM_OCTRL_PWMA_IN|macro|PWM_OCTRL_PWMA_IN
DECL|PWM_OCTRL_PWMBFS_MASK|macro|PWM_OCTRL_PWMBFS_MASK
DECL|PWM_OCTRL_PWMBFS_SHIFT|macro|PWM_OCTRL_PWMBFS_SHIFT
DECL|PWM_OCTRL_PWMBFS|macro|PWM_OCTRL_PWMBFS
DECL|PWM_OCTRL_PWMB_IN_MASK|macro|PWM_OCTRL_PWMB_IN_MASK
DECL|PWM_OCTRL_PWMB_IN_SHIFT|macro|PWM_OCTRL_PWMB_IN_SHIFT
DECL|PWM_OCTRL_PWMB_IN|macro|PWM_OCTRL_PWMB_IN
DECL|PWM_OCTRL_PWMXFS_MASK|macro|PWM_OCTRL_PWMXFS_MASK
DECL|PWM_OCTRL_PWMXFS_SHIFT|macro|PWM_OCTRL_PWMXFS_SHIFT
DECL|PWM_OCTRL_PWMXFS|macro|PWM_OCTRL_PWMXFS
DECL|PWM_OCTRL_PWMX_IN_MASK|macro|PWM_OCTRL_PWMX_IN_MASK
DECL|PWM_OCTRL_PWMX_IN_SHIFT|macro|PWM_OCTRL_PWMX_IN_SHIFT
DECL|PWM_OCTRL_PWMX_IN|macro|PWM_OCTRL_PWMX_IN
DECL|PWM_OUTEN_PWMA_EN_MASK|macro|PWM_OUTEN_PWMA_EN_MASK
DECL|PWM_OUTEN_PWMA_EN_SHIFT|macro|PWM_OUTEN_PWMA_EN_SHIFT
DECL|PWM_OUTEN_PWMA_EN|macro|PWM_OUTEN_PWMA_EN
DECL|PWM_OUTEN_PWMB_EN_MASK|macro|PWM_OUTEN_PWMB_EN_MASK
DECL|PWM_OUTEN_PWMB_EN_SHIFT|macro|PWM_OUTEN_PWMB_EN_SHIFT
DECL|PWM_OUTEN_PWMB_EN|macro|PWM_OUTEN_PWMB_EN
DECL|PWM_OUTEN_PWMX_EN_MASK|macro|PWM_OUTEN_PWMX_EN_MASK
DECL|PWM_OUTEN_PWMX_EN_SHIFT|macro|PWM_OUTEN_PWMX_EN_SHIFT
DECL|PWM_OUTEN_PWMX_EN|macro|PWM_OUTEN_PWMX_EN
DECL|PWM_RELOAD_ERROR_IRQS|macro|PWM_RELOAD_ERROR_IRQS
DECL|PWM_RELOAD_IRQS|macro|PWM_RELOAD_IRQS
DECL|PWM_STS_CFA0_MASK|macro|PWM_STS_CFA0_MASK
DECL|PWM_STS_CFA0_SHIFT|macro|PWM_STS_CFA0_SHIFT
DECL|PWM_STS_CFA0|macro|PWM_STS_CFA0
DECL|PWM_STS_CFA1_MASK|macro|PWM_STS_CFA1_MASK
DECL|PWM_STS_CFA1_SHIFT|macro|PWM_STS_CFA1_SHIFT
DECL|PWM_STS_CFA1|macro|PWM_STS_CFA1
DECL|PWM_STS_CFB0_MASK|macro|PWM_STS_CFB0_MASK
DECL|PWM_STS_CFB0_SHIFT|macro|PWM_STS_CFB0_SHIFT
DECL|PWM_STS_CFB0|macro|PWM_STS_CFB0
DECL|PWM_STS_CFB1_MASK|macro|PWM_STS_CFB1_MASK
DECL|PWM_STS_CFB1_SHIFT|macro|PWM_STS_CFB1_SHIFT
DECL|PWM_STS_CFB1|macro|PWM_STS_CFB1
DECL|PWM_STS_CFX0_MASK|macro|PWM_STS_CFX0_MASK
DECL|PWM_STS_CFX0_SHIFT|macro|PWM_STS_CFX0_SHIFT
DECL|PWM_STS_CFX0|macro|PWM_STS_CFX0
DECL|PWM_STS_CFX1_MASK|macro|PWM_STS_CFX1_MASK
DECL|PWM_STS_CFX1_SHIFT|macro|PWM_STS_CFX1_SHIFT
DECL|PWM_STS_CFX1|macro|PWM_STS_CFX1
DECL|PWM_STS_CMPF_MASK|macro|PWM_STS_CMPF_MASK
DECL|PWM_STS_CMPF_SHIFT|macro|PWM_STS_CMPF_SHIFT
DECL|PWM_STS_CMPF|macro|PWM_STS_CMPF
DECL|PWM_STS_COUNT|macro|PWM_STS_COUNT
DECL|PWM_STS_REF_MASK|macro|PWM_STS_REF_MASK
DECL|PWM_STS_REF_SHIFT|macro|PWM_STS_REF_SHIFT
DECL|PWM_STS_REF|macro|PWM_STS_REF
DECL|PWM_STS_RF_MASK|macro|PWM_STS_RF_MASK
DECL|PWM_STS_RF_SHIFT|macro|PWM_STS_RF_SHIFT
DECL|PWM_STS_RF|macro|PWM_STS_RF
DECL|PWM_STS_RUF_MASK|macro|PWM_STS_RUF_MASK
DECL|PWM_STS_RUF_SHIFT|macro|PWM_STS_RUF_SHIFT
DECL|PWM_STS_RUF|macro|PWM_STS_RUF
DECL|PWM_SWCOUT_SM0OUT23_MASK|macro|PWM_SWCOUT_SM0OUT23_MASK
DECL|PWM_SWCOUT_SM0OUT23_SHIFT|macro|PWM_SWCOUT_SM0OUT23_SHIFT
DECL|PWM_SWCOUT_SM0OUT23|macro|PWM_SWCOUT_SM0OUT23
DECL|PWM_SWCOUT_SM0OUT45_MASK|macro|PWM_SWCOUT_SM0OUT45_MASK
DECL|PWM_SWCOUT_SM0OUT45_SHIFT|macro|PWM_SWCOUT_SM0OUT45_SHIFT
DECL|PWM_SWCOUT_SM0OUT45|macro|PWM_SWCOUT_SM0OUT45
DECL|PWM_SWCOUT_SM1OUT23_MASK|macro|PWM_SWCOUT_SM1OUT23_MASK
DECL|PWM_SWCOUT_SM1OUT23_SHIFT|macro|PWM_SWCOUT_SM1OUT23_SHIFT
DECL|PWM_SWCOUT_SM1OUT23|macro|PWM_SWCOUT_SM1OUT23
DECL|PWM_SWCOUT_SM1OUT45_MASK|macro|PWM_SWCOUT_SM1OUT45_MASK
DECL|PWM_SWCOUT_SM1OUT45_SHIFT|macro|PWM_SWCOUT_SM1OUT45_SHIFT
DECL|PWM_SWCOUT_SM1OUT45|macro|PWM_SWCOUT_SM1OUT45
DECL|PWM_SWCOUT_SM2OUT23_MASK|macro|PWM_SWCOUT_SM2OUT23_MASK
DECL|PWM_SWCOUT_SM2OUT23_SHIFT|macro|PWM_SWCOUT_SM2OUT23_SHIFT
DECL|PWM_SWCOUT_SM2OUT23|macro|PWM_SWCOUT_SM2OUT23
DECL|PWM_SWCOUT_SM2OUT45_MASK|macro|PWM_SWCOUT_SM2OUT45_MASK
DECL|PWM_SWCOUT_SM2OUT45_SHIFT|macro|PWM_SWCOUT_SM2OUT45_SHIFT
DECL|PWM_SWCOUT_SM2OUT45|macro|PWM_SWCOUT_SM2OUT45
DECL|PWM_SWCOUT_SM3OUT23_MASK|macro|PWM_SWCOUT_SM3OUT23_MASK
DECL|PWM_SWCOUT_SM3OUT23_SHIFT|macro|PWM_SWCOUT_SM3OUT23_SHIFT
DECL|PWM_SWCOUT_SM3OUT23|macro|PWM_SWCOUT_SM3OUT23
DECL|PWM_SWCOUT_SM3OUT45_MASK|macro|PWM_SWCOUT_SM3OUT45_MASK
DECL|PWM_SWCOUT_SM3OUT45_SHIFT|macro|PWM_SWCOUT_SM3OUT45_SHIFT
DECL|PWM_SWCOUT_SM3OUT45|macro|PWM_SWCOUT_SM3OUT45
DECL|PWM_TCTRL_COUNT|macro|PWM_TCTRL_COUNT
DECL|PWM_TCTRL_OUT_TRIG_EN_MASK|macro|PWM_TCTRL_OUT_TRIG_EN_MASK
DECL|PWM_TCTRL_OUT_TRIG_EN_SHIFT|macro|PWM_TCTRL_OUT_TRIG_EN_SHIFT
DECL|PWM_TCTRL_OUT_TRIG_EN|macro|PWM_TCTRL_OUT_TRIG_EN
DECL|PWM_TCTRL_PWAOT0_MASK|macro|PWM_TCTRL_PWAOT0_MASK
DECL|PWM_TCTRL_PWAOT0_SHIFT|macro|PWM_TCTRL_PWAOT0_SHIFT
DECL|PWM_TCTRL_PWAOT0|macro|PWM_TCTRL_PWAOT0
DECL|PWM_TCTRL_PWBOT1_MASK|macro|PWM_TCTRL_PWBOT1_MASK
DECL|PWM_TCTRL_PWBOT1_SHIFT|macro|PWM_TCTRL_PWBOT1_SHIFT
DECL|PWM_TCTRL_PWBOT1|macro|PWM_TCTRL_PWBOT1
DECL|PWM_TCTRL_TRGFRQ_MASK|macro|PWM_TCTRL_TRGFRQ_MASK
DECL|PWM_TCTRL_TRGFRQ_SHIFT|macro|PWM_TCTRL_TRGFRQ_SHIFT
DECL|PWM_TCTRL_TRGFRQ|macro|PWM_TCTRL_TRGFRQ
DECL|PWM_Type|typedef|} PWM_Type;
DECL|PWM_VAL0_COUNT|macro|PWM_VAL0_COUNT
DECL|PWM_VAL0_VAL0_MASK|macro|PWM_VAL0_VAL0_MASK
DECL|PWM_VAL0_VAL0_SHIFT|macro|PWM_VAL0_VAL0_SHIFT
DECL|PWM_VAL0_VAL0|macro|PWM_VAL0_VAL0
DECL|PWM_VAL1_COUNT|macro|PWM_VAL1_COUNT
DECL|PWM_VAL1_VAL1_MASK|macro|PWM_VAL1_VAL1_MASK
DECL|PWM_VAL1_VAL1_SHIFT|macro|PWM_VAL1_VAL1_SHIFT
DECL|PWM_VAL1_VAL1|macro|PWM_VAL1_VAL1
DECL|PWM_VAL2_COUNT|macro|PWM_VAL2_COUNT
DECL|PWM_VAL2_VAL2_MASK|macro|PWM_VAL2_VAL2_MASK
DECL|PWM_VAL2_VAL2_SHIFT|macro|PWM_VAL2_VAL2_SHIFT
DECL|PWM_VAL2_VAL2|macro|PWM_VAL2_VAL2
DECL|PWM_VAL3_COUNT|macro|PWM_VAL3_COUNT
DECL|PWM_VAL3_VAL3_MASK|macro|PWM_VAL3_VAL3_MASK
DECL|PWM_VAL3_VAL3_SHIFT|macro|PWM_VAL3_VAL3_SHIFT
DECL|PWM_VAL3_VAL3|macro|PWM_VAL3_VAL3
DECL|PWM_VAL4_COUNT|macro|PWM_VAL4_COUNT
DECL|PWM_VAL4_VAL4_MASK|macro|PWM_VAL4_VAL4_MASK
DECL|PWM_VAL4_VAL4_SHIFT|macro|PWM_VAL4_VAL4_SHIFT
DECL|PWM_VAL4_VAL4|macro|PWM_VAL4_VAL4
DECL|PWM_VAL5_COUNT|macro|PWM_VAL5_COUNT
DECL|PWM_VAL5_VAL5_MASK|macro|PWM_VAL5_VAL5_MASK
DECL|PWM_VAL5_VAL5_SHIFT|macro|PWM_VAL5_VAL5_SHIFT
DECL|PWM_VAL5_VAL5|macro|PWM_VAL5_VAL5
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M7 Pend SV Interrupt */
DECL|RACC|member|__IO uint32_t RACC; /**< Receive Accelerator Function Configuration, offset: 0x1C4 */
DECL|RAEM|member|__IO uint32_t RAEM; /**< Receive FIFO Almost Empty Threshold, offset: 0x198 */
DECL|RAFL|member|__IO uint32_t RAFL; /**< Receive FIFO Almost Full Threshold, offset: 0x19C */
DECL|RCR1|member|__IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x8C */
DECL|RCR2|member|__IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x90 */
DECL|RCR3|member|__IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x94 */
DECL|RCR4|member|__IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x98 */
DECL|RCR5|member|__IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x9C */
DECL|RCR|member|__IO uint32_t RCR; /**< Receive Control Register, offset: 0x84 */
DECL|RCSR|member|__IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x88 */
DECL|RDAR|member|__IO uint32_t RDAR; /**< Receive Descriptor Active Register, offset: 0x10 */
DECL|RDR|member|__I uint32_t RDR; /**< Receive Data Register, offset: 0x74 */
DECL|RDR|member|__I uint32_t RDR[4]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
DECL|RDSR|member|__IO uint32_t RDSR; /**< Receive Descriptor Ring Start Register, offset: 0x180 */
DECL|READ_CTRL|member|__IO uint32_t READ_CTRL; /**< OTP Controller Write Data Register, offset: 0x30 */
DECL|READ_FUSE_DATA|member|__IO uint32_t READ_FUSE_DATA; /**< OTP Controller Read Data Register, offset: 0x40 */
DECL|REG0|member|__IO uint32_t REG0; /**< DCDC Register 0, offset: 0x0 */
DECL|REG1|member|__IO uint32_t REG1; /**< DCDC Register 1, offset: 0x4 */
DECL|REG2|member|__IO uint32_t REG2; /**< DCDC Register 2, offset: 0x8 */
DECL|REG3|member|__IO uint32_t REG3; /**< DCDC Register 3, offset: 0xC */
DECL|REGION1_BOT|member|__IO uint32_t REGION1_BOT; /**< , offset: 0x44 */
DECL|REGION1_TOP|member|__IO uint32_t REGION1_TOP; /**< , offset: 0x40 */
DECL|REG_1P1_CLR|member|__IO uint32_t REG_1P1_CLR; /**< Regulator 1P1 Register, offset: 0x118 */
DECL|REG_1P1_SET|member|__IO uint32_t REG_1P1_SET; /**< Regulator 1P1 Register, offset: 0x114 */
DECL|REG_1P1_TOG|member|__IO uint32_t REG_1P1_TOG; /**< Regulator 1P1 Register, offset: 0x11C */
DECL|REG_1P1|member|__IO uint32_t REG_1P1; /**< Regulator 1P1 Register, offset: 0x110 */
DECL|REG_2P5_CLR|member|__IO uint32_t REG_2P5_CLR; /**< Regulator 2P5 Register, offset: 0x138 */
DECL|REG_2P5_SET|member|__IO uint32_t REG_2P5_SET; /**< Regulator 2P5 Register, offset: 0x134 */
DECL|REG_2P5_TOG|member|__IO uint32_t REG_2P5_TOG; /**< Regulator 2P5 Register, offset: 0x13C */
DECL|REG_2P5|member|__IO uint32_t REG_2P5; /**< Regulator 2P5 Register, offset: 0x130 */
DECL|REG_3P0_CLR|member|__IO uint32_t REG_3P0_CLR; /**< Regulator 3P0 Register, offset: 0x128 */
DECL|REG_3P0_SET|member|__IO uint32_t REG_3P0_SET; /**< Regulator 3P0 Register, offset: 0x124 */
DECL|REG_3P0_TOG|member|__IO uint32_t REG_3P0_TOG; /**< Regulator 3P0 Register, offset: 0x12C */
DECL|REG_3P0|member|__IO uint32_t REG_3P0; /**< Regulator 3P0 Register, offset: 0x120 */
DECL|REG_CORE_CLR|member|__IO uint32_t REG_CORE_CLR; /**< Digital Regulator Core Register, offset: 0x148 */
DECL|REG_CORE_SET|member|__IO uint32_t REG_CORE_SET; /**< Digital Regulator Core Register, offset: 0x144 */
DECL|REG_CORE_TOG|member|__IO uint32_t REG_CORE_TOG; /**< Digital Regulator Core Register, offset: 0x14C */
DECL|REG_CORE|member|__IO uint32_t REG_CORE; /**< Digital Regulator Core Register, offset: 0x140 */
DECL|RESERVED_0|member|uint8_t RESERVED_0[104];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2048];
DECL|RESERVED_0|member|uint8_t RESERVED_0[20];
DECL|RESERVED_0|member|uint8_t RESERVED_0[212];
DECL|RESERVED_0|member|uint8_t RESERVED_0[220];
DECL|RESERVED_0|member|uint8_t RESERVED_0[272];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[336];
DECL|RESERVED_0|member|uint8_t RESERVED_0[384];
DECL|RESERVED_0|member|uint8_t RESERVED_0[384];
DECL|RESERVED_0|member|uint8_t RESERVED_0[416];
DECL|RESERVED_0|member|uint8_t RESERVED_0[48];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[544];
DECL|RESERVED_0|member|uint8_t RESERVED_0[60];
DECL|RESERVED_0|member|uint8_t RESERVED_0[64];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_10|member|uint8_t RESERVED_10[112];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[28];
DECL|RESERVED_10|member|uint8_t RESERVED_10[8];
DECL|RESERVED_11|member|uint8_t RESERVED_11[112];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[56];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[368];
DECL|RESERVED_12|member|uint8_t RESERVED_12[4];
DECL|RESERVED_13|member|uint8_t RESERVED_13[112];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[112];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[28];
DECL|RESERVED_14|member|uint8_t RESERVED_14[56];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[284];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[488];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[108];
DECL|RESERVED_1|member|uint8_t RESERVED_1[112];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[200];
DECL|RESERVED_1|member|uint8_t RESERVED_1[20];
DECL|RESERVED_1|member|uint8_t RESERVED_1[20];
DECL|RESERVED_1|member|uint8_t RESERVED_1[240];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[272];
DECL|RESERVED_1|member|uint8_t RESERVED_1[28];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[140];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[1];
DECL|RESERVED_2|member|uint8_t RESERVED_2[316];
DECL|RESERVED_2|member|uint8_t RESERVED_2[32];
DECL|RESERVED_2|member|uint8_t RESERVED_2[36];
DECL|RESERVED_2|member|uint8_t RESERVED_2[48];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[84];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[96];
DECL|RESERVED_30|member|uint8_t RESERVED_30[12];
DECL|RESERVED_30|member|uint8_t RESERVED_30[524];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[12];
DECL|RESERVED_36|member|uint8_t RESERVED_36[28];
DECL|RESERVED_37|member|uint8_t RESERVED_37[12];
DECL|RESERVED_38|member|uint8_t RESERVED_38[12];
DECL|RESERVED_39|member|uint8_t RESERVED_39[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[1024];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[16];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[24];
DECL|RESERVED_3|member|uint8_t RESERVED_3[2792];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[60];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_40|member|uint8_t RESERVED_40[12];
DECL|RESERVED_41|member|uint8_t RESERVED_41[12];
DECL|RESERVED_42|member|uint8_t RESERVED_42[12];
DECL|RESERVED_43|member|uint8_t RESERVED_43[12];
DECL|RESERVED_44|member|uint8_t RESERVED_44[12];
DECL|RESERVED_45|member|uint8_t RESERVED_45[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[112];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[16];
DECL|RESERVED_4|member|uint8_t RESERVED_4[28];
DECL|RESERVED_4|member|uint8_t RESERVED_4[2];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[96];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[240];
DECL|RESERVED_5|member|uint8_t RESERVED_5[24];
DECL|RESERVED_5|member|uint8_t RESERVED_5[24];
DECL|RESERVED_5|member|uint8_t RESERVED_5[28];
DECL|RESERVED_5|member|uint8_t RESERVED_5[32];
DECL|RESERVED_6|member|uint8_t RESERVED_6[108];
DECL|RESERVED_6|member|uint8_t RESERVED_6[112];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[156];
DECL|RESERVED_6|member|uint8_t RESERVED_6[184];
DECL|RESERVED_6|member|uint8_t RESERVED_6[28];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[60];
DECL|RESERVED_6|member|uint8_t RESERVED_6[8];
DECL|RESERVED_7|member|uint8_t RESERVED_7[112];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[28];
DECL|RESERVED_7|member|uint8_t RESERVED_7[3808];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_7|member|uint8_t RESERVED_7[64];
DECL|RESERVED_7|member|uint8_t RESERVED_7[764];
DECL|RESERVED_8|member|uint8_t RESERVED_8[112];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[16];
DECL|RESERVED_8|member|uint8_t RESERVED_8[20];
DECL|RESERVED_9|member|uint8_t RESERVED_9[112];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[20];
DECL|RESERVED_9|member|uint8_t RESERVED_9[28];
DECL|REVH|member|__I uint16_t REVH; /**< Revolution Hold Register, offset: 0xC */
DECL|REV|member|__IO uint16_t REV; /**< Revolution Counter Register, offset: 0xA */
DECL|RFDR|member|__I uint32_t RFDR[32]; /**< IP RX FIFO Data Register 0..IP RX FIFO Data Register 31, array offset: 0x100, array step: 0x4 */
DECL|RFR|member|__I uint32_t RFR[4]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
DECL|RMON_R_BC_PKT|member|__I uint32_t RMON_R_BC_PKT; /**< Rx Broadcast Packets Statistic Register, offset: 0x288 */
DECL|RMON_R_CRC_ALIGN|member|__I uint32_t RMON_R_CRC_ALIGN; /**< Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 */
DECL|RMON_R_FRAG|member|__I uint32_t RMON_R_FRAG; /**< Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C */
DECL|RMON_R_JAB|member|__I uint32_t RMON_R_JAB; /**< Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 */
DECL|RMON_R_MC_PKT|member|__I uint32_t RMON_R_MC_PKT; /**< Rx Multicast Packets Statistic Register, offset: 0x28C */
DECL|RMON_R_OCTETS|member|__I uint32_t RMON_R_OCTETS; /**< Rx Octets Statistic Register, offset: 0x2C4 */
DECL|RMON_R_OVERSIZE|member|__I uint32_t RMON_R_OVERSIZE; /**< Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 */
DECL|RMON_R_P1024TO2047|member|__I uint32_t RMON_R_P1024TO2047; /**< Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC */
DECL|RMON_R_P128TO255|member|__I uint32_t RMON_R_P128TO255; /**< Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 */
DECL|RMON_R_P256TO511|member|__I uint32_t RMON_R_P256TO511; /**< Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 */
DECL|RMON_R_P512TO1023|member|__I uint32_t RMON_R_P512TO1023; /**< Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 */
DECL|RMON_R_P64|member|__I uint32_t RMON_R_P64; /**< Rx 64-Byte Packets Statistic Register, offset: 0x2A8 */
DECL|RMON_R_P65TO127|member|__I uint32_t RMON_R_P65TO127; /**< Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC */
DECL|RMON_R_PACKETS|member|__I uint32_t RMON_R_PACKETS; /**< Rx Packet Count Statistic Register, offset: 0x284 */
DECL|RMON_R_P_GTE2048|member|__I uint32_t RMON_R_P_GTE2048; /**< Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 */
DECL|RMON_R_RESVD_0|member|uint32_t RMON_R_RESVD_0; /**< Reserved Statistic Register, offset: 0x2A4 */
DECL|RMON_R_UNDERSIZE|member|__I uint32_t RMON_R_UNDERSIZE; /**< Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 */
DECL|RMON_T_BC_PKT|member|__I uint32_t RMON_T_BC_PKT; /**< Tx Broadcast Packets Statistic Register, offset: 0x208 */
DECL|RMON_T_COL|member|__I uint32_t RMON_T_COL; /**< Tx Collision Count Statistic Register, offset: 0x224 */
DECL|RMON_T_CRC_ALIGN|member|__I uint32_t RMON_T_CRC_ALIGN; /**< Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 */
DECL|RMON_T_DROP|member|uint32_t RMON_T_DROP; /**< Reserved Statistic Register, offset: 0x200 */
DECL|RMON_T_FRAG|member|__I uint32_t RMON_T_FRAG; /**< Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C */
DECL|RMON_T_JAB|member|__I uint32_t RMON_T_JAB; /**< Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 */
DECL|RMON_T_MC_PKT|member|__I uint32_t RMON_T_MC_PKT; /**< Tx Multicast Packets Statistic Register, offset: 0x20C */
DECL|RMON_T_OCTETS|member|__I uint32_t RMON_T_OCTETS; /**< Tx Octets Statistic Register, offset: 0x244 */
DECL|RMON_T_OVERSIZE|member|__I uint32_t RMON_T_OVERSIZE; /**< Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 */
DECL|RMON_T_P1024TO2047|member|__I uint32_t RMON_T_P1024TO2047; /**< Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C */
DECL|RMON_T_P128TO255|member|__I uint32_t RMON_T_P128TO255; /**< Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 */
DECL|RMON_T_P256TO511|member|__I uint32_t RMON_T_P256TO511; /**< Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 */
DECL|RMON_T_P512TO1023|member|__I uint32_t RMON_T_P512TO1023; /**< Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 */
DECL|RMON_T_P64|member|__I uint32_t RMON_T_P64; /**< Tx 64-Byte Packets Statistic Register, offset: 0x228 */
DECL|RMON_T_P65TO127|member|__I uint32_t RMON_T_P65TO127; /**< Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C */
DECL|RMON_T_PACKETS|member|__I uint32_t RMON_T_PACKETS; /**< Tx Packet Count Statistic Register, offset: 0x204 */
DECL|RMON_T_P_GTE2048|member|__I uint32_t RMON_T_P_GTE2048; /**< Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 */
DECL|RMON_T_UNDERSIZE|member|__I uint32_t RMON_T_UNDERSIZE; /**< Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 */
DECL|RMR|member|__IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
DECL|ROMC_BASE_ADDRS|macro|ROMC_BASE_ADDRS
DECL|ROMC_BASE_PTRS|macro|ROMC_BASE_PTRS
DECL|ROMC_BASE|macro|ROMC_BASE
DECL|ROMC_ROMPATCHA_ADDRX_MASK|macro|ROMC_ROMPATCHA_ADDRX_MASK
DECL|ROMC_ROMPATCHA_ADDRX_SHIFT|macro|ROMC_ROMPATCHA_ADDRX_SHIFT
DECL|ROMC_ROMPATCHA_ADDRX|macro|ROMC_ROMPATCHA_ADDRX
DECL|ROMC_ROMPATCHA_COUNT|macro|ROMC_ROMPATCHA_COUNT
DECL|ROMC_ROMPATCHA_THUMBX_MASK|macro|ROMC_ROMPATCHA_THUMBX_MASK
DECL|ROMC_ROMPATCHA_THUMBX_SHIFT|macro|ROMC_ROMPATCHA_THUMBX_SHIFT
DECL|ROMC_ROMPATCHA_THUMBX|macro|ROMC_ROMPATCHA_THUMBX
DECL|ROMC_ROMPATCHCNTL_DATAFIX_MASK|macro|ROMC_ROMPATCHCNTL_DATAFIX_MASK
DECL|ROMC_ROMPATCHCNTL_DATAFIX_SHIFT|macro|ROMC_ROMPATCHCNTL_DATAFIX_SHIFT
DECL|ROMC_ROMPATCHCNTL_DATAFIX|macro|ROMC_ROMPATCHCNTL_DATAFIX
DECL|ROMC_ROMPATCHCNTL_DIS_MASK|macro|ROMC_ROMPATCHCNTL_DIS_MASK
DECL|ROMC_ROMPATCHCNTL_DIS_SHIFT|macro|ROMC_ROMPATCHCNTL_DIS_SHIFT
DECL|ROMC_ROMPATCHCNTL_DIS|macro|ROMC_ROMPATCHCNTL_DIS
DECL|ROMC_ROMPATCHD_COUNT|macro|ROMC_ROMPATCHD_COUNT
DECL|ROMC_ROMPATCHD_DATAX_MASK|macro|ROMC_ROMPATCHD_DATAX_MASK
DECL|ROMC_ROMPATCHD_DATAX_SHIFT|macro|ROMC_ROMPATCHD_DATAX_SHIFT
DECL|ROMC_ROMPATCHD_DATAX|macro|ROMC_ROMPATCHD_DATAX
DECL|ROMC_ROMPATCHENL_ENABLE_MASK|macro|ROMC_ROMPATCHENL_ENABLE_MASK
DECL|ROMC_ROMPATCHENL_ENABLE_SHIFT|macro|ROMC_ROMPATCHENL_ENABLE_SHIFT
DECL|ROMC_ROMPATCHENL_ENABLE|macro|ROMC_ROMPATCHENL_ENABLE
DECL|ROMC_ROMPATCHSR_SOURCE_MASK|macro|ROMC_ROMPATCHSR_SOURCE_MASK
DECL|ROMC_ROMPATCHSR_SOURCE_SHIFT|macro|ROMC_ROMPATCHSR_SOURCE_SHIFT
DECL|ROMC_ROMPATCHSR_SOURCE|macro|ROMC_ROMPATCHSR_SOURCE
DECL|ROMC_ROMPATCHSR_SW_MASK|macro|ROMC_ROMPATCHSR_SW_MASK
DECL|ROMC_ROMPATCHSR_SW_SHIFT|macro|ROMC_ROMPATCHSR_SW_SHIFT
DECL|ROMC_ROMPATCHSR_SW|macro|ROMC_ROMPATCHSR_SW
DECL|ROMC_Type|typedef|} ROMC_Type;
DECL|ROMC|macro|ROMC
DECL|ROMPATCHA|member|__IO uint32_t ROMPATCHA[16]; /**< ROMC Address Registers, array offset: 0x100, array step: 0x4 */
DECL|ROMPATCHCNTL|member|__IO uint32_t ROMPATCHCNTL; /**< ROMC Control Register, offset: 0xF4 */
DECL|ROMPATCHD|member|__IO uint32_t ROMPATCHD[8]; /**< ROMC Data Registers, array offset: 0xD4, array step: 0x4 */
DECL|ROMPATCHENH|member|uint32_t ROMPATCHENH; /**< ROMC Enable Register High, offset: 0xF8 */
DECL|ROMPATCHENL|member|__IO uint32_t ROMPATCHENL; /**< ROMC Enable Register Low, offset: 0xFC */
DECL|ROMPATCHSR|member|__IO uint32_t ROMPATCHSR; /**< ROMC Status Register, offset: 0x208 */
DECL|RSEM|member|__IO uint32_t RSEM; /**< Receive FIFO Section Empty Threshold, offset: 0x194 */
DECL|RSFL|member|__IO uint32_t RSFL; /**< Receive FIFO Section Full Threshold, offset: 0x190 */
DECL|RSR|member|__I uint32_t RSR; /**< Receive Status Register, offset: 0x70 */
DECL|RTWDOG_BASE_ADDRS|macro|RTWDOG_BASE_ADDRS
DECL|RTWDOG_BASE_PTRS|macro|RTWDOG_BASE_PTRS
DECL|RTWDOG_BASE|macro|RTWDOG_BASE
DECL|RTWDOG_CNT_CNTHIGH_MASK|macro|RTWDOG_CNT_CNTHIGH_MASK
DECL|RTWDOG_CNT_CNTHIGH_SHIFT|macro|RTWDOG_CNT_CNTHIGH_SHIFT
DECL|RTWDOG_CNT_CNTHIGH|macro|RTWDOG_CNT_CNTHIGH
DECL|RTWDOG_CNT_CNTLOW_MASK|macro|RTWDOG_CNT_CNTLOW_MASK
DECL|RTWDOG_CNT_CNTLOW_SHIFT|macro|RTWDOG_CNT_CNTLOW_SHIFT
DECL|RTWDOG_CNT_CNTLOW|macro|RTWDOG_CNT_CNTLOW
DECL|RTWDOG_CS_CLK_MASK|macro|RTWDOG_CS_CLK_MASK
DECL|RTWDOG_CS_CLK_SHIFT|macro|RTWDOG_CS_CLK_SHIFT
DECL|RTWDOG_CS_CLK|macro|RTWDOG_CS_CLK
DECL|RTWDOG_CS_CMD32EN_MASK|macro|RTWDOG_CS_CMD32EN_MASK
DECL|RTWDOG_CS_CMD32EN_SHIFT|macro|RTWDOG_CS_CMD32EN_SHIFT
DECL|RTWDOG_CS_CMD32EN|macro|RTWDOG_CS_CMD32EN
DECL|RTWDOG_CS_DBG_MASK|macro|RTWDOG_CS_DBG_MASK
DECL|RTWDOG_CS_DBG_SHIFT|macro|RTWDOG_CS_DBG_SHIFT
DECL|RTWDOG_CS_DBG|macro|RTWDOG_CS_DBG
DECL|RTWDOG_CS_EN_MASK|macro|RTWDOG_CS_EN_MASK
DECL|RTWDOG_CS_EN_SHIFT|macro|RTWDOG_CS_EN_SHIFT
DECL|RTWDOG_CS_EN|macro|RTWDOG_CS_EN
DECL|RTWDOG_CS_FLG_MASK|macro|RTWDOG_CS_FLG_MASK
DECL|RTWDOG_CS_FLG_SHIFT|macro|RTWDOG_CS_FLG_SHIFT
DECL|RTWDOG_CS_FLG|macro|RTWDOG_CS_FLG
DECL|RTWDOG_CS_INT_MASK|macro|RTWDOG_CS_INT_MASK
DECL|RTWDOG_CS_INT_SHIFT|macro|RTWDOG_CS_INT_SHIFT
DECL|RTWDOG_CS_INT|macro|RTWDOG_CS_INT
DECL|RTWDOG_CS_PRES_MASK|macro|RTWDOG_CS_PRES_MASK
DECL|RTWDOG_CS_PRES_SHIFT|macro|RTWDOG_CS_PRES_SHIFT
DECL|RTWDOG_CS_PRES|macro|RTWDOG_CS_PRES
DECL|RTWDOG_CS_RCS_MASK|macro|RTWDOG_CS_RCS_MASK
DECL|RTWDOG_CS_RCS_SHIFT|macro|RTWDOG_CS_RCS_SHIFT
DECL|RTWDOG_CS_RCS|macro|RTWDOG_CS_RCS
DECL|RTWDOG_CS_STOP_MASK|macro|RTWDOG_CS_STOP_MASK
DECL|RTWDOG_CS_STOP_SHIFT|macro|RTWDOG_CS_STOP_SHIFT
DECL|RTWDOG_CS_STOP|macro|RTWDOG_CS_STOP
DECL|RTWDOG_CS_TST_MASK|macro|RTWDOG_CS_TST_MASK
DECL|RTWDOG_CS_TST_SHIFT|macro|RTWDOG_CS_TST_SHIFT
DECL|RTWDOG_CS_TST|macro|RTWDOG_CS_TST
DECL|RTWDOG_CS_ULK_MASK|macro|RTWDOG_CS_ULK_MASK
DECL|RTWDOG_CS_ULK_SHIFT|macro|RTWDOG_CS_ULK_SHIFT
DECL|RTWDOG_CS_ULK|macro|RTWDOG_CS_ULK
DECL|RTWDOG_CS_UPDATE_MASK|macro|RTWDOG_CS_UPDATE_MASK
DECL|RTWDOG_CS_UPDATE_SHIFT|macro|RTWDOG_CS_UPDATE_SHIFT
DECL|RTWDOG_CS_UPDATE|macro|RTWDOG_CS_UPDATE
DECL|RTWDOG_CS_WAIT_MASK|macro|RTWDOG_CS_WAIT_MASK
DECL|RTWDOG_CS_WAIT_SHIFT|macro|RTWDOG_CS_WAIT_SHIFT
DECL|RTWDOG_CS_WAIT|macro|RTWDOG_CS_WAIT
DECL|RTWDOG_CS_WIN_MASK|macro|RTWDOG_CS_WIN_MASK
DECL|RTWDOG_CS_WIN_SHIFT|macro|RTWDOG_CS_WIN_SHIFT
DECL|RTWDOG_CS_WIN|macro|RTWDOG_CS_WIN
DECL|RTWDOG_IRQS|macro|RTWDOG_IRQS
DECL|RTWDOG_IRQn|enumerator|RTWDOG_IRQn = 93, /**< RTWDOG interrupt */
DECL|RTWDOG_REFRESH_KEY|macro|RTWDOG_REFRESH_KEY
DECL|RTWDOG_TOVAL_TOVALHIGH_MASK|macro|RTWDOG_TOVAL_TOVALHIGH_MASK
DECL|RTWDOG_TOVAL_TOVALHIGH_SHIFT|macro|RTWDOG_TOVAL_TOVALHIGH_SHIFT
DECL|RTWDOG_TOVAL_TOVALHIGH|macro|RTWDOG_TOVAL_TOVALHIGH
DECL|RTWDOG_TOVAL_TOVALLOW_MASK|macro|RTWDOG_TOVAL_TOVALLOW_MASK
DECL|RTWDOG_TOVAL_TOVALLOW_SHIFT|macro|RTWDOG_TOVAL_TOVALLOW_SHIFT
DECL|RTWDOG_TOVAL_TOVALLOW|macro|RTWDOG_TOVAL_TOVALLOW
DECL|RTWDOG_Type|typedef|} RTWDOG_Type;
DECL|RTWDOG_UPDATE_KEY|macro|RTWDOG_UPDATE_KEY
DECL|RTWDOG_WIN_WINHIGH_MASK|macro|RTWDOG_WIN_WINHIGH_MASK
DECL|RTWDOG_WIN_WINHIGH_SHIFT|macro|RTWDOG_WIN_WINHIGH_SHIFT
DECL|RTWDOG_WIN_WINHIGH|macro|RTWDOG_WIN_WINHIGH
DECL|RTWDOG_WIN_WINLOW_MASK|macro|RTWDOG_WIN_WINLOW_MASK
DECL|RTWDOG_WIN_WINLOW_SHIFT|macro|RTWDOG_WIN_WINLOW_SHIFT
DECL|RTWDOG_WIN_WINLOW|macro|RTWDOG_WIN_WINLOW
DECL|RTWDOG|macro|RTWDOG
DECL|RX14MASK|member|__IO uint32_t RX14MASK; /**< Rx Buffer 14 Mask Register, offset: 0x14 */
DECL|RX15MASK|member|__IO uint32_t RX15MASK; /**< Rx Buffer 15 Mask Register, offset: 0x18 */
DECL|RXFGMASK|member|__IO uint32_t RXFGMASK; /**< Rx FIFO Global Mask Register, offset: 0x48 */
DECL|RXFIR|member|__I uint32_t RXFIR; /**< Rx FIFO Information Register, offset: 0x4C */
DECL|RXIC|member|__IO uint32_t RXIC; /**< Receive Interrupt Coalescing Register, offset: 0x100 */
DECL|RXIMR|member|__IO uint32_t RXIMR[64]; /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
DECL|RXMGMASK|member|__IO uint32_t RXMGMASK; /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
DECL|RX_CLR|member|__IO uint32_t RX_CLR; /**< USB PHY Receiver Control Register, offset: 0x28 */
DECL|RX_SET|member|__IO uint32_t RX_SET; /**< USB PHY Receiver Control Register, offset: 0x24 */
DECL|RX_TOG|member|__IO uint32_t RX_TOG; /**< USB PHY Receiver Control Register, offset: 0x2C */
DECL|RX|member|__IO uint32_t RX; /**< USB PHY Receiver Control Register, offset: 0x20 */
DECL|Reserved115_IRQn|enumerator|Reserved115_IRQn = 99, /**< Reserved interrupt */
DECL|Reserved123_IRQn|enumerator|Reserved123_IRQn = 107, /**< Reserved interrupt */
DECL|Reserved143_IRQn|enumerator|Reserved143_IRQn = 127, /**< Reserved interrupt */
DECL|Reserved144_IRQn|enumerator|Reserved144_IRQn = 128, /**< Reserved interrupt */
DECL|Reserved168_IRQn|enumerator|Reserved168_IRQn = 152, /**< Reserved interrupt */
DECL|Reserved169_IRQn|enumerator|Reserved169_IRQn = 153, /**< Reserved interrupt */
DECL|Reserved170_IRQn|enumerator|Reserved170_IRQn = 154, /**< Reserved interrupt */
DECL|Reserved171_IRQn|enumerator|Reserved171_IRQn = 155, /**< Reserved interrupt */
DECL|Reserved172_IRQn|enumerator|Reserved172_IRQn = 156, /**< Reserved interrupt */
DECL|Reserved173_IRQn|enumerator|Reserved173_IRQn = 157, /**< Reserved interrupt */
DECL|Reserved58_IRQn|enumerator|Reserved58_IRQn = 42, /**< Reserved interrupt */
DECL|Reserved59_IRQn|enumerator|Reserved59_IRQn = 43, /**< Reserved interrupt */
DECL|Reserved60_IRQn|enumerator|Reserved60_IRQn = 44, /**< Reserved interrupt */
DECL|Reserved68_IRQn|enumerator|Reserved68_IRQn = 52, /**< Reserved interrupt */
DECL|Reserved86_IRQn|enumerator|Reserved86_IRQn = 70, /**< Reserved interrupt */
DECL|Reserved87_IRQn|enumerator|Reserved87_IRQn = 71, /**< Reserved interrupt */
DECL|R|member|__I uint32_t R[8]; /**< Data result register for HW triggers, array offset: 0x24, array step: 0x4 */
DECL|SADDR|member|__IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
DECL|SAI1_BASE|macro|SAI1_BASE
DECL|SAI1_IRQn|enumerator|SAI1_IRQn = 56, /**< SAI1 interrupt */
DECL|SAI1|macro|SAI1
DECL|SAI2_BASE|macro|SAI2_BASE
DECL|SAI2_IRQn|enumerator|SAI2_IRQn = 57, /**< SAI1 interrupt */
DECL|SAI2|macro|SAI2
DECL|SAI3_BASE|macro|SAI3_BASE
DECL|SAI3_RX_IRQn|enumerator|SAI3_RX_IRQn = 58, /**< SAI3 interrupt */
DECL|SAI3_TX_IRQn|enumerator|SAI3_TX_IRQn = 59, /**< SAI3 interrupt */
DECL|SAI3|macro|SAI3
DECL|SAMR|member|__IO uint32_t SAMR; /**< Slave Address Match Register, offset: 0x140 */
DECL|SASR|member|__I uint32_t SASR; /**< Slave Address Status Register, offset: 0x150 */
DECL|SA|member|__IO uint32_t SA; /**< Secure access register, offset: 0x218 */
DECL|SBLIM|member|__IO uint32_t SBLIM; /**< Sparse Bit Limit Register, offset: 0x14 */
DECL|SBMR1|member|__I uint32_t SBMR1; /**< SRC Boot Mode Register 1, offset: 0x4 */
DECL|SBMR2|member|__I uint32_t SBMR2; /**< SRC Boot Mode Register 2, offset: 0x1C */
DECL|SBUSCFG|member|__IO uint32_t SBUSCFG; /**< System Bus Config, offset: 0x90 */
DECL|SCFGR1|member|__IO uint32_t SCFGR1; /**< Slave Configuration Register 1, offset: 0x124 */
DECL|SCFGR2|member|__IO uint32_t SCFGR2; /**< Slave Configuration Register 2, offset: 0x128 */
DECL|SCMC|member|__I uint32_t SCMC; /**< Statistical Check Monobit Count Register, offset: 0x20 */
DECL|SCMISC|member|__IO uint32_t SCMISC; /**< Statistical Check Miscellaneous Register, offset: 0x4 */
DECL|SCML|member|__IO uint32_t SCML; /**< Statistical Check Monobit Limit Register, offset: 0x20 */
DECL|SCR1C|member|__I uint32_t SCR1C; /**< Statistical Check Run Length 1 Count Register, offset: 0x24 */
DECL|SCR1L|member|__IO uint32_t SCR1L; /**< Statistical Check Run Length 1 Limit Register, offset: 0x24 */
DECL|SCR2C|member|__I uint32_t SCR2C; /**< Statistical Check Run Length 2 Count Register, offset: 0x28 */
DECL|SCR2L|member|__IO uint32_t SCR2L; /**< Statistical Check Run Length 2 Limit Register, offset: 0x28 */
DECL|SCR3C|member|__I uint32_t SCR3C; /**< Statistical Check Run Length 3 Count Register, offset: 0x2C */
DECL|SCR3L|member|__IO uint32_t SCR3L; /**< Statistical Check Run Length 3 Limit Register, offset: 0x2C */
DECL|SCR4C|member|__I uint32_t SCR4C; /**< Statistical Check Run Length 4 Count Register, offset: 0x30 */
DECL|SCR4L|member|__IO uint32_t SCR4L; /**< Statistical Check Run Length 4 Limit Register, offset: 0x30 */
DECL|SCR5C|member|__I uint32_t SCR5C; /**< Statistical Check Run Length 5 Count Register, offset: 0x34 */
DECL|SCR5L|member|__IO uint32_t SCR5L; /**< Statistical Check Run Length 5 Limit Register, offset: 0x34 */
DECL|SCR6PC|member|__I uint32_t SCR6PC; /**< Statistical Check Run Length 6+ Count Register, offset: 0x38 */
DECL|SCR6PL|member|__IO uint32_t SCR6PL; /**< Statistical Check Run Length 6+ Limit Register, offset: 0x38 */
DECL|SCR|member|__IO uint32_t SCR; /**< SPDIF Configuration Register, offset: 0x0 */
DECL|SCR|member|__IO uint32_t SCR; /**< SRC Control Register, offset: 0x0 */
DECL|SCR|member|__IO uint32_t SCR; /**< Slave Control Register, offset: 0x110 */
DECL|SCR|member|__IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
DECL|SCS_CLR|member|__IO uint32_t SCS_CLR; /**< Software Controllable Signals Register, offset: 0x68 */
DECL|SCS_SET|member|__IO uint32_t SCS_SET; /**< Software Controllable Signals Register, offset: 0x64 */
DECL|SCS_TOG|member|__IO uint32_t SCS_TOG; /**< Software Controllable Signals Register, offset: 0x6C */
DECL|SCS|member|__IO uint32_t SCS; /**< Software Controllable Signals Register, offset: 0x60 */
DECL|SCTRL|member|__IO uint16_t SCTRL; /**< Timer Channel Status and Control Register, array offset: 0xE, array step: 0x20 */
DECL|SDCTL|member|__IO uint32_t SDCTL; /**< Seed Control Register, offset: 0x10 */
DECL|SDER|member|__IO uint32_t SDER; /**< Slave DMA Enable Register, offset: 0x11C */
DECL|SDRAMCR0|member|__IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */
DECL|SDRAMCR1|member|__IO uint32_t SDRAMCR1; /**< SDRAM control register 1, offset: 0x44 */
DECL|SDRAMCR2|member|__IO uint32_t SDRAMCR2; /**< SDRAM control register 2, offset: 0x48 */
DECL|SDRAMCR3|member|__IO uint32_t SDRAMCR3; /**< SDRAM control register 3, offset: 0x4C */
DECL|SEC_CFG|member|__IO uint32_t SEC_CFG; /**< Security Configuration Register, offset: 0xA0 */
DECL|SEEI|member|__O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
DECL|SEL0|member|__IO uint16_t SEL0; /**< Crossbar A Select Register 0, offset: 0x0 */
DECL|SEL0|member|__IO uint16_t SEL0; /**< Crossbar B Select Register 0, offset: 0x0 */
DECL|SEL10|member|__IO uint16_t SEL10; /**< Crossbar A Select Register 10, offset: 0x14 */
DECL|SEL11|member|__IO uint16_t SEL11; /**< Crossbar A Select Register 11, offset: 0x16 */
DECL|SEL12|member|__IO uint16_t SEL12; /**< Crossbar A Select Register 12, offset: 0x18 */
DECL|SEL13|member|__IO uint16_t SEL13; /**< Crossbar A Select Register 13, offset: 0x1A */
DECL|SEL14|member|__IO uint16_t SEL14; /**< Crossbar A Select Register 14, offset: 0x1C */
DECL|SEL15|member|__IO uint16_t SEL15; /**< Crossbar A Select Register 15, offset: 0x1E */
DECL|SEL16|member|__IO uint16_t SEL16; /**< Crossbar A Select Register 16, offset: 0x20 */
DECL|SEL17|member|__IO uint16_t SEL17; /**< Crossbar A Select Register 17, offset: 0x22 */
DECL|SEL18|member|__IO uint16_t SEL18; /**< Crossbar A Select Register 18, offset: 0x24 */
DECL|SEL19|member|__IO uint16_t SEL19; /**< Crossbar A Select Register 19, offset: 0x26 */
DECL|SEL1|member|__IO uint16_t SEL1; /**< Crossbar A Select Register 1, offset: 0x2 */
DECL|SEL1|member|__IO uint16_t SEL1; /**< Crossbar B Select Register 1, offset: 0x2 */
DECL|SEL20|member|__IO uint16_t SEL20; /**< Crossbar A Select Register 20, offset: 0x28 */
DECL|SEL21|member|__IO uint16_t SEL21; /**< Crossbar A Select Register 21, offset: 0x2A */
DECL|SEL22|member|__IO uint16_t SEL22; /**< Crossbar A Select Register 22, offset: 0x2C */
DECL|SEL23|member|__IO uint16_t SEL23; /**< Crossbar A Select Register 23, offset: 0x2E */
DECL|SEL24|member|__IO uint16_t SEL24; /**< Crossbar A Select Register 24, offset: 0x30 */
DECL|SEL25|member|__IO uint16_t SEL25; /**< Crossbar A Select Register 25, offset: 0x32 */
DECL|SEL26|member|__IO uint16_t SEL26; /**< Crossbar A Select Register 26, offset: 0x34 */
DECL|SEL27|member|__IO uint16_t SEL27; /**< Crossbar A Select Register 27, offset: 0x36 */
DECL|SEL28|member|__IO uint16_t SEL28; /**< Crossbar A Select Register 28, offset: 0x38 */
DECL|SEL29|member|__IO uint16_t SEL29; /**< Crossbar A Select Register 29, offset: 0x3A */
DECL|SEL2|member|__IO uint16_t SEL2; /**< Crossbar A Select Register 2, offset: 0x4 */
DECL|SEL2|member|__IO uint16_t SEL2; /**< Crossbar B Select Register 2, offset: 0x4 */
DECL|SEL30|member|__IO uint16_t SEL30; /**< Crossbar A Select Register 30, offset: 0x3C */
DECL|SEL31|member|__IO uint16_t SEL31; /**< Crossbar A Select Register 31, offset: 0x3E */
DECL|SEL32|member|__IO uint16_t SEL32; /**< Crossbar A Select Register 32, offset: 0x40 */
DECL|SEL33|member|__IO uint16_t SEL33; /**< Crossbar A Select Register 33, offset: 0x42 */
DECL|SEL34|member|__IO uint16_t SEL34; /**< Crossbar A Select Register 34, offset: 0x44 */
DECL|SEL35|member|__IO uint16_t SEL35; /**< Crossbar A Select Register 35, offset: 0x46 */
DECL|SEL36|member|__IO uint16_t SEL36; /**< Crossbar A Select Register 36, offset: 0x48 */
DECL|SEL37|member|__IO uint16_t SEL37; /**< Crossbar A Select Register 37, offset: 0x4A */
DECL|SEL38|member|__IO uint16_t SEL38; /**< Crossbar A Select Register 38, offset: 0x4C */
DECL|SEL39|member|__IO uint16_t SEL39; /**< Crossbar A Select Register 39, offset: 0x4E */
DECL|SEL3|member|__IO uint16_t SEL3; /**< Crossbar A Select Register 3, offset: 0x6 */
DECL|SEL3|member|__IO uint16_t SEL3; /**< Crossbar B Select Register 3, offset: 0x6 */
DECL|SEL40|member|__IO uint16_t SEL40; /**< Crossbar A Select Register 40, offset: 0x50 */
DECL|SEL41|member|__IO uint16_t SEL41; /**< Crossbar A Select Register 41, offset: 0x52 */
DECL|SEL42|member|__IO uint16_t SEL42; /**< Crossbar A Select Register 42, offset: 0x54 */
DECL|SEL43|member|__IO uint16_t SEL43; /**< Crossbar A Select Register 43, offset: 0x56 */
DECL|SEL44|member|__IO uint16_t SEL44; /**< Crossbar A Select Register 44, offset: 0x58 */
DECL|SEL45|member|__IO uint16_t SEL45; /**< Crossbar A Select Register 45, offset: 0x5A */
DECL|SEL46|member|__IO uint16_t SEL46; /**< Crossbar A Select Register 46, offset: 0x5C */
DECL|SEL47|member|__IO uint16_t SEL47; /**< Crossbar A Select Register 47, offset: 0x5E */
DECL|SEL48|member|__IO uint16_t SEL48; /**< Crossbar A Select Register 48, offset: 0x60 */
DECL|SEL49|member|__IO uint16_t SEL49; /**< Crossbar A Select Register 49, offset: 0x62 */
DECL|SEL4|member|__IO uint16_t SEL4; /**< Crossbar A Select Register 4, offset: 0x8 */
DECL|SEL4|member|__IO uint16_t SEL4; /**< Crossbar B Select Register 4, offset: 0x8 */
DECL|SEL50|member|__IO uint16_t SEL50; /**< Crossbar A Select Register 50, offset: 0x64 */
DECL|SEL51|member|__IO uint16_t SEL51; /**< Crossbar A Select Register 51, offset: 0x66 */
DECL|SEL52|member|__IO uint16_t SEL52; /**< Crossbar A Select Register 52, offset: 0x68 */
DECL|SEL53|member|__IO uint16_t SEL53; /**< Crossbar A Select Register 53, offset: 0x6A */
DECL|SEL54|member|__IO uint16_t SEL54; /**< Crossbar A Select Register 54, offset: 0x6C */
DECL|SEL55|member|__IO uint16_t SEL55; /**< Crossbar A Select Register 55, offset: 0x6E */
DECL|SEL56|member|__IO uint16_t SEL56; /**< Crossbar A Select Register 56, offset: 0x70 */
DECL|SEL57|member|__IO uint16_t SEL57; /**< Crossbar A Select Register 57, offset: 0x72 */
DECL|SEL58|member|__IO uint16_t SEL58; /**< Crossbar A Select Register 58, offset: 0x74 */
DECL|SEL59|member|__IO uint16_t SEL59; /**< Crossbar A Select Register 59, offset: 0x76 */
DECL|SEL5|member|__IO uint16_t SEL5; /**< Crossbar A Select Register 5, offset: 0xA */
DECL|SEL5|member|__IO uint16_t SEL5; /**< Crossbar B Select Register 5, offset: 0xA */
DECL|SEL60|member|__IO uint16_t SEL60; /**< Crossbar A Select Register 60, offset: 0x78 */
DECL|SEL61|member|__IO uint16_t SEL61; /**< Crossbar A Select Register 61, offset: 0x7A */
DECL|SEL62|member|__IO uint16_t SEL62; /**< Crossbar A Select Register 62, offset: 0x7C */
DECL|SEL63|member|__IO uint16_t SEL63; /**< Crossbar A Select Register 63, offset: 0x7E */
DECL|SEL64|member|__IO uint16_t SEL64; /**< Crossbar A Select Register 64, offset: 0x80 */
DECL|SEL65|member|__IO uint16_t SEL65; /**< Crossbar A Select Register 65, offset: 0x82 */
DECL|SEL6|member|__IO uint16_t SEL6; /**< Crossbar A Select Register 6, offset: 0xC */
DECL|SEL6|member|__IO uint16_t SEL6; /**< Crossbar B Select Register 6, offset: 0xC */
DECL|SEL7|member|__IO uint16_t SEL7; /**< Crossbar A Select Register 7, offset: 0xE */
DECL|SEL7|member|__IO uint16_t SEL7; /**< Crossbar B Select Register 7, offset: 0xE */
DECL|SEL8|member|__IO uint16_t SEL8; /**< Crossbar A Select Register 8, offset: 0x10 */
DECL|SEL9|member|__IO uint16_t SEL9; /**< Crossbar A Select Register 9, offset: 0x12 */
DECL|SELECT_INPUT|member|__IO uint32_t SELECT_INPUT[154]; /**< ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register..XBAR1_IN23_SELECT_INPUT DAISY Register, array offset: 0x3F4, array step: 0x4 */
DECL|SEMC_BASE_ADDRS|macro|SEMC_BASE_ADDRS
DECL|SEMC_BASE_PTRS|macro|SEMC_BASE_PTRS
DECL|SEMC_BASE|macro|SEMC_BASE
DECL|SEMC_BMCR0_WAGE_MASK|macro|SEMC_BMCR0_WAGE_MASK
DECL|SEMC_BMCR0_WAGE_SHIFT|macro|SEMC_BMCR0_WAGE_SHIFT
DECL|SEMC_BMCR0_WAGE|macro|SEMC_BMCR0_WAGE
DECL|SEMC_BMCR0_WQOS_MASK|macro|SEMC_BMCR0_WQOS_MASK
DECL|SEMC_BMCR0_WQOS_SHIFT|macro|SEMC_BMCR0_WQOS_SHIFT
DECL|SEMC_BMCR0_WQOS|macro|SEMC_BMCR0_WQOS
DECL|SEMC_BMCR0_WRWS_MASK|macro|SEMC_BMCR0_WRWS_MASK
DECL|SEMC_BMCR0_WRWS_SHIFT|macro|SEMC_BMCR0_WRWS_SHIFT
DECL|SEMC_BMCR0_WRWS|macro|SEMC_BMCR0_WRWS
DECL|SEMC_BMCR0_WSH_MASK|macro|SEMC_BMCR0_WSH_MASK
DECL|SEMC_BMCR0_WSH_SHIFT|macro|SEMC_BMCR0_WSH_SHIFT
DECL|SEMC_BMCR0_WSH|macro|SEMC_BMCR0_WSH
DECL|SEMC_BMCR1_WAGE_MASK|macro|SEMC_BMCR1_WAGE_MASK
DECL|SEMC_BMCR1_WAGE_SHIFT|macro|SEMC_BMCR1_WAGE_SHIFT
DECL|SEMC_BMCR1_WAGE|macro|SEMC_BMCR1_WAGE
DECL|SEMC_BMCR1_WBR_MASK|macro|SEMC_BMCR1_WBR_MASK
DECL|SEMC_BMCR1_WBR_SHIFT|macro|SEMC_BMCR1_WBR_SHIFT
DECL|SEMC_BMCR1_WBR|macro|SEMC_BMCR1_WBR
DECL|SEMC_BMCR1_WPH_MASK|macro|SEMC_BMCR1_WPH_MASK
DECL|SEMC_BMCR1_WPH_SHIFT|macro|SEMC_BMCR1_WPH_SHIFT
DECL|SEMC_BMCR1_WPH|macro|SEMC_BMCR1_WPH
DECL|SEMC_BMCR1_WQOS_MASK|macro|SEMC_BMCR1_WQOS_MASK
DECL|SEMC_BMCR1_WQOS_SHIFT|macro|SEMC_BMCR1_WQOS_SHIFT
DECL|SEMC_BMCR1_WQOS|macro|SEMC_BMCR1_WQOS
DECL|SEMC_BMCR1_WRWS_MASK|macro|SEMC_BMCR1_WRWS_MASK
DECL|SEMC_BMCR1_WRWS_SHIFT|macro|SEMC_BMCR1_WRWS_SHIFT
DECL|SEMC_BMCR1_WRWS|macro|SEMC_BMCR1_WRWS
DECL|SEMC_BR_BA_MASK|macro|SEMC_BR_BA_MASK
DECL|SEMC_BR_BA_SHIFT|macro|SEMC_BR_BA_SHIFT
DECL|SEMC_BR_BA|macro|SEMC_BR_BA
DECL|SEMC_BR_COUNT|macro|SEMC_BR_COUNT
DECL|SEMC_BR_MS_MASK|macro|SEMC_BR_MS_MASK
DECL|SEMC_BR_MS_SHIFT|macro|SEMC_BR_MS_SHIFT
DECL|SEMC_BR_MS|macro|SEMC_BR_MS
DECL|SEMC_BR_VLD_MASK|macro|SEMC_BR_VLD_MASK
DECL|SEMC_BR_VLD_SHIFT|macro|SEMC_BR_VLD_SHIFT
DECL|SEMC_BR_VLD|macro|SEMC_BR_VLD
DECL|SEMC_DBICR0_BL_MASK|macro|SEMC_DBICR0_BL_MASK
DECL|SEMC_DBICR0_BL_SHIFT|macro|SEMC_DBICR0_BL_SHIFT
DECL|SEMC_DBICR0_BL|macro|SEMC_DBICR0_BL
DECL|SEMC_DBICR0_COL_MASK|macro|SEMC_DBICR0_COL_MASK
DECL|SEMC_DBICR0_COL_SHIFT|macro|SEMC_DBICR0_COL_SHIFT
DECL|SEMC_DBICR0_COL|macro|SEMC_DBICR0_COL
DECL|SEMC_DBICR0_PS_MASK|macro|SEMC_DBICR0_PS_MASK
DECL|SEMC_DBICR0_PS_SHIFT|macro|SEMC_DBICR0_PS_SHIFT
DECL|SEMC_DBICR0_PS|macro|SEMC_DBICR0_PS
DECL|SEMC_DBICR1_CEH_MASK|macro|SEMC_DBICR1_CEH_MASK
DECL|SEMC_DBICR1_CEH_SHIFT|macro|SEMC_DBICR1_CEH_SHIFT
DECL|SEMC_DBICR1_CEH|macro|SEMC_DBICR1_CEH
DECL|SEMC_DBICR1_CEITV_MASK|macro|SEMC_DBICR1_CEITV_MASK
DECL|SEMC_DBICR1_CEITV_SHIFT|macro|SEMC_DBICR1_CEITV_SHIFT
DECL|SEMC_DBICR1_CEITV|macro|SEMC_DBICR1_CEITV
DECL|SEMC_DBICR1_CES_MASK|macro|SEMC_DBICR1_CES_MASK
DECL|SEMC_DBICR1_CES_SHIFT|macro|SEMC_DBICR1_CES_SHIFT
DECL|SEMC_DBICR1_CES|macro|SEMC_DBICR1_CES
DECL|SEMC_DBICR1_REH_MASK|macro|SEMC_DBICR1_REH_MASK
DECL|SEMC_DBICR1_REH_SHIFT|macro|SEMC_DBICR1_REH_SHIFT
DECL|SEMC_DBICR1_REH|macro|SEMC_DBICR1_REH
DECL|SEMC_DBICR1_REL_MASK|macro|SEMC_DBICR1_REL_MASK
DECL|SEMC_DBICR1_REL_SHIFT|macro|SEMC_DBICR1_REL_SHIFT
DECL|SEMC_DBICR1_REL|macro|SEMC_DBICR1_REL
DECL|SEMC_DBICR1_WEH_MASK|macro|SEMC_DBICR1_WEH_MASK
DECL|SEMC_DBICR1_WEH_SHIFT|macro|SEMC_DBICR1_WEH_SHIFT
DECL|SEMC_DBICR1_WEH|macro|SEMC_DBICR1_WEH
DECL|SEMC_DBICR1_WEL_MASK|macro|SEMC_DBICR1_WEL_MASK
DECL|SEMC_DBICR1_WEL_SHIFT|macro|SEMC_DBICR1_WEL_SHIFT
DECL|SEMC_DBICR1_WEL|macro|SEMC_DBICR1_WEL
DECL|SEMC_INTEN_AXIBUSERREN_MASK|macro|SEMC_INTEN_AXIBUSERREN_MASK
DECL|SEMC_INTEN_AXIBUSERREN_SHIFT|macro|SEMC_INTEN_AXIBUSERREN_SHIFT
DECL|SEMC_INTEN_AXIBUSERREN|macro|SEMC_INTEN_AXIBUSERREN
DECL|SEMC_INTEN_AXICMDERREN_MASK|macro|SEMC_INTEN_AXICMDERREN_MASK
DECL|SEMC_INTEN_AXICMDERREN_SHIFT|macro|SEMC_INTEN_AXICMDERREN_SHIFT
DECL|SEMC_INTEN_AXICMDERREN|macro|SEMC_INTEN_AXICMDERREN
DECL|SEMC_INTEN_IPCMDDONEEN_MASK|macro|SEMC_INTEN_IPCMDDONEEN_MASK
DECL|SEMC_INTEN_IPCMDDONEEN_SHIFT|macro|SEMC_INTEN_IPCMDDONEEN_SHIFT
DECL|SEMC_INTEN_IPCMDDONEEN|macro|SEMC_INTEN_IPCMDDONEEN
DECL|SEMC_INTEN_IPCMDERREN_MASK|macro|SEMC_INTEN_IPCMDERREN_MASK
DECL|SEMC_INTEN_IPCMDERREN_SHIFT|macro|SEMC_INTEN_IPCMDERREN_SHIFT
DECL|SEMC_INTEN_IPCMDERREN|macro|SEMC_INTEN_IPCMDERREN
DECL|SEMC_INTEN_NDNOPENDEN_MASK|macro|SEMC_INTEN_NDNOPENDEN_MASK
DECL|SEMC_INTEN_NDNOPENDEN_SHIFT|macro|SEMC_INTEN_NDNOPENDEN_SHIFT
DECL|SEMC_INTEN_NDNOPENDEN|macro|SEMC_INTEN_NDNOPENDEN
DECL|SEMC_INTEN_NDPAGEENDEN_MASK|macro|SEMC_INTEN_NDPAGEENDEN_MASK
DECL|SEMC_INTEN_NDPAGEENDEN_SHIFT|macro|SEMC_INTEN_NDPAGEENDEN_SHIFT
DECL|SEMC_INTEN_NDPAGEENDEN|macro|SEMC_INTEN_NDPAGEENDEN
DECL|SEMC_INTR_AXIBUSERR_MASK|macro|SEMC_INTR_AXIBUSERR_MASK
DECL|SEMC_INTR_AXIBUSERR_SHIFT|macro|SEMC_INTR_AXIBUSERR_SHIFT
DECL|SEMC_INTR_AXIBUSERR|macro|SEMC_INTR_AXIBUSERR
DECL|SEMC_INTR_AXICMDERR_MASK|macro|SEMC_INTR_AXICMDERR_MASK
DECL|SEMC_INTR_AXICMDERR_SHIFT|macro|SEMC_INTR_AXICMDERR_SHIFT
DECL|SEMC_INTR_AXICMDERR|macro|SEMC_INTR_AXICMDERR
DECL|SEMC_INTR_IPCMDDONE_MASK|macro|SEMC_INTR_IPCMDDONE_MASK
DECL|SEMC_INTR_IPCMDDONE_SHIFT|macro|SEMC_INTR_IPCMDDONE_SHIFT
DECL|SEMC_INTR_IPCMDDONE|macro|SEMC_INTR_IPCMDDONE
DECL|SEMC_INTR_IPCMDERR_MASK|macro|SEMC_INTR_IPCMDERR_MASK
DECL|SEMC_INTR_IPCMDERR_SHIFT|macro|SEMC_INTR_IPCMDERR_SHIFT
DECL|SEMC_INTR_IPCMDERR|macro|SEMC_INTR_IPCMDERR
DECL|SEMC_INTR_NDNOPEND_MASK|macro|SEMC_INTR_NDNOPEND_MASK
DECL|SEMC_INTR_NDNOPEND_SHIFT|macro|SEMC_INTR_NDNOPEND_SHIFT
DECL|SEMC_INTR_NDNOPEND|macro|SEMC_INTR_NDNOPEND
DECL|SEMC_INTR_NDPAGEEND_MASK|macro|SEMC_INTR_NDPAGEEND_MASK
DECL|SEMC_INTR_NDPAGEEND_SHIFT|macro|SEMC_INTR_NDPAGEEND_SHIFT
DECL|SEMC_INTR_NDPAGEEND|macro|SEMC_INTR_NDPAGEEND
DECL|SEMC_IOCR_MUX_A8_MASK|macro|SEMC_IOCR_MUX_A8_MASK
DECL|SEMC_IOCR_MUX_A8_SHIFT|macro|SEMC_IOCR_MUX_A8_SHIFT
DECL|SEMC_IOCR_MUX_A8|macro|SEMC_IOCR_MUX_A8
DECL|SEMC_IOCR_MUX_CSX0_MASK|macro|SEMC_IOCR_MUX_CSX0_MASK
DECL|SEMC_IOCR_MUX_CSX0_SHIFT|macro|SEMC_IOCR_MUX_CSX0_SHIFT
DECL|SEMC_IOCR_MUX_CSX0|macro|SEMC_IOCR_MUX_CSX0
DECL|SEMC_IOCR_MUX_CSX1_MASK|macro|SEMC_IOCR_MUX_CSX1_MASK
DECL|SEMC_IOCR_MUX_CSX1_SHIFT|macro|SEMC_IOCR_MUX_CSX1_SHIFT
DECL|SEMC_IOCR_MUX_CSX1|macro|SEMC_IOCR_MUX_CSX1
DECL|SEMC_IOCR_MUX_CSX2_MASK|macro|SEMC_IOCR_MUX_CSX2_MASK
DECL|SEMC_IOCR_MUX_CSX2_SHIFT|macro|SEMC_IOCR_MUX_CSX2_SHIFT
DECL|SEMC_IOCR_MUX_CSX2|macro|SEMC_IOCR_MUX_CSX2
DECL|SEMC_IOCR_MUX_CSX3_MASK|macro|SEMC_IOCR_MUX_CSX3_MASK
DECL|SEMC_IOCR_MUX_CSX3_SHIFT|macro|SEMC_IOCR_MUX_CSX3_SHIFT
DECL|SEMC_IOCR_MUX_CSX3|macro|SEMC_IOCR_MUX_CSX3
DECL|SEMC_IOCR_MUX_RDY_MASK|macro|SEMC_IOCR_MUX_RDY_MASK
DECL|SEMC_IOCR_MUX_RDY_SHIFT|macro|SEMC_IOCR_MUX_RDY_SHIFT
DECL|SEMC_IOCR_MUX_RDY|macro|SEMC_IOCR_MUX_RDY
DECL|SEMC_IPCMD_CMD_MASK|macro|SEMC_IPCMD_CMD_MASK
DECL|SEMC_IPCMD_CMD_SHIFT|macro|SEMC_IPCMD_CMD_SHIFT
DECL|SEMC_IPCMD_CMD|macro|SEMC_IPCMD_CMD
DECL|SEMC_IPCMD_KEY_MASK|macro|SEMC_IPCMD_KEY_MASK
DECL|SEMC_IPCMD_KEY_SHIFT|macro|SEMC_IPCMD_KEY_SHIFT
DECL|SEMC_IPCMD_KEY|macro|SEMC_IPCMD_KEY
DECL|SEMC_IPCR0_SA_MASK|macro|SEMC_IPCR0_SA_MASK
DECL|SEMC_IPCR0_SA_SHIFT|macro|SEMC_IPCR0_SA_SHIFT
DECL|SEMC_IPCR0_SA|macro|SEMC_IPCR0_SA
DECL|SEMC_IPCR1_DATSZ_MASK|macro|SEMC_IPCR1_DATSZ_MASK
DECL|SEMC_IPCR1_DATSZ_SHIFT|macro|SEMC_IPCR1_DATSZ_SHIFT
DECL|SEMC_IPCR1_DATSZ|macro|SEMC_IPCR1_DATSZ
DECL|SEMC_IPCR2_BM0_MASK|macro|SEMC_IPCR2_BM0_MASK
DECL|SEMC_IPCR2_BM0_SHIFT|macro|SEMC_IPCR2_BM0_SHIFT
DECL|SEMC_IPCR2_BM0|macro|SEMC_IPCR2_BM0
DECL|SEMC_IPCR2_BM1_MASK|macro|SEMC_IPCR2_BM1_MASK
DECL|SEMC_IPCR2_BM1_SHIFT|macro|SEMC_IPCR2_BM1_SHIFT
DECL|SEMC_IPCR2_BM1|macro|SEMC_IPCR2_BM1
DECL|SEMC_IPCR2_BM2_MASK|macro|SEMC_IPCR2_BM2_MASK
DECL|SEMC_IPCR2_BM2_SHIFT|macro|SEMC_IPCR2_BM2_SHIFT
DECL|SEMC_IPCR2_BM2|macro|SEMC_IPCR2_BM2
DECL|SEMC_IPCR2_BM3_MASK|macro|SEMC_IPCR2_BM3_MASK
DECL|SEMC_IPCR2_BM3_SHIFT|macro|SEMC_IPCR2_BM3_SHIFT
DECL|SEMC_IPCR2_BM3|macro|SEMC_IPCR2_BM3
DECL|SEMC_IPRXDAT_DAT_MASK|macro|SEMC_IPRXDAT_DAT_MASK
DECL|SEMC_IPRXDAT_DAT_SHIFT|macro|SEMC_IPRXDAT_DAT_SHIFT
DECL|SEMC_IPRXDAT_DAT|macro|SEMC_IPRXDAT_DAT
DECL|SEMC_IPTXDAT_DAT_MASK|macro|SEMC_IPTXDAT_DAT_MASK
DECL|SEMC_IPTXDAT_DAT_SHIFT|macro|SEMC_IPTXDAT_DAT_SHIFT
DECL|SEMC_IPTXDAT_DAT|macro|SEMC_IPTXDAT_DAT
DECL|SEMC_IRQS|macro|SEMC_IRQS
DECL|SEMC_IRQn|enumerator|SEMC_IRQn = 109, /**< Reserved interrupt */
DECL|SEMC_MCR_BTO_MASK|macro|SEMC_MCR_BTO_MASK
DECL|SEMC_MCR_BTO_SHIFT|macro|SEMC_MCR_BTO_SHIFT
DECL|SEMC_MCR_BTO|macro|SEMC_MCR_BTO
DECL|SEMC_MCR_CTO_MASK|macro|SEMC_MCR_CTO_MASK
DECL|SEMC_MCR_CTO_SHIFT|macro|SEMC_MCR_CTO_SHIFT
DECL|SEMC_MCR_CTO|macro|SEMC_MCR_CTO
DECL|SEMC_MCR_DQSMD_MASK|macro|SEMC_MCR_DQSMD_MASK
DECL|SEMC_MCR_DQSMD_SHIFT|macro|SEMC_MCR_DQSMD_SHIFT
DECL|SEMC_MCR_DQSMD|macro|SEMC_MCR_DQSMD
DECL|SEMC_MCR_MDIS_MASK|macro|SEMC_MCR_MDIS_MASK
DECL|SEMC_MCR_MDIS_SHIFT|macro|SEMC_MCR_MDIS_SHIFT
DECL|SEMC_MCR_MDIS|macro|SEMC_MCR_MDIS
DECL|SEMC_MCR_SWRST_MASK|macro|SEMC_MCR_SWRST_MASK
DECL|SEMC_MCR_SWRST_SHIFT|macro|SEMC_MCR_SWRST_SHIFT
DECL|SEMC_MCR_SWRST|macro|SEMC_MCR_SWRST
DECL|SEMC_MCR_WPOL0_MASK|macro|SEMC_MCR_WPOL0_MASK
DECL|SEMC_MCR_WPOL0_SHIFT|macro|SEMC_MCR_WPOL0_SHIFT
DECL|SEMC_MCR_WPOL0|macro|SEMC_MCR_WPOL0
DECL|SEMC_MCR_WPOL1_MASK|macro|SEMC_MCR_WPOL1_MASK
DECL|SEMC_MCR_WPOL1_SHIFT|macro|SEMC_MCR_WPOL1_SHIFT
DECL|SEMC_MCR_WPOL1|macro|SEMC_MCR_WPOL1
DECL|SEMC_NANDCR0_BL_MASK|macro|SEMC_NANDCR0_BL_MASK
DECL|SEMC_NANDCR0_BL_SHIFT|macro|SEMC_NANDCR0_BL_SHIFT
DECL|SEMC_NANDCR0_BL|macro|SEMC_NANDCR0_BL
DECL|SEMC_NANDCR0_COL_MASK|macro|SEMC_NANDCR0_COL_MASK
DECL|SEMC_NANDCR0_COL_SHIFT|macro|SEMC_NANDCR0_COL_SHIFT
DECL|SEMC_NANDCR0_COL|macro|SEMC_NANDCR0_COL
DECL|SEMC_NANDCR0_EDO_MASK|macro|SEMC_NANDCR0_EDO_MASK
DECL|SEMC_NANDCR0_EDO_SHIFT|macro|SEMC_NANDCR0_EDO_SHIFT
DECL|SEMC_NANDCR0_EDO|macro|SEMC_NANDCR0_EDO
DECL|SEMC_NANDCR0_PS_MASK|macro|SEMC_NANDCR0_PS_MASK
DECL|SEMC_NANDCR0_PS_SHIFT|macro|SEMC_NANDCR0_PS_SHIFT
DECL|SEMC_NANDCR0_PS|macro|SEMC_NANDCR0_PS
DECL|SEMC_NANDCR1_CEH_MASK|macro|SEMC_NANDCR1_CEH_MASK
DECL|SEMC_NANDCR1_CEH_SHIFT|macro|SEMC_NANDCR1_CEH_SHIFT
DECL|SEMC_NANDCR1_CEH|macro|SEMC_NANDCR1_CEH
DECL|SEMC_NANDCR1_CEITV_MASK|macro|SEMC_NANDCR1_CEITV_MASK
DECL|SEMC_NANDCR1_CEITV_SHIFT|macro|SEMC_NANDCR1_CEITV_SHIFT
DECL|SEMC_NANDCR1_CEITV|macro|SEMC_NANDCR1_CEITV
DECL|SEMC_NANDCR1_CES_MASK|macro|SEMC_NANDCR1_CES_MASK
DECL|SEMC_NANDCR1_CES_SHIFT|macro|SEMC_NANDCR1_CES_SHIFT
DECL|SEMC_NANDCR1_CES|macro|SEMC_NANDCR1_CES
DECL|SEMC_NANDCR1_REH_MASK|macro|SEMC_NANDCR1_REH_MASK
DECL|SEMC_NANDCR1_REH_SHIFT|macro|SEMC_NANDCR1_REH_SHIFT
DECL|SEMC_NANDCR1_REH|macro|SEMC_NANDCR1_REH
DECL|SEMC_NANDCR1_REL_MASK|macro|SEMC_NANDCR1_REL_MASK
DECL|SEMC_NANDCR1_REL_SHIFT|macro|SEMC_NANDCR1_REL_SHIFT
DECL|SEMC_NANDCR1_REL|macro|SEMC_NANDCR1_REL
DECL|SEMC_NANDCR1_TA_MASK|macro|SEMC_NANDCR1_TA_MASK
DECL|SEMC_NANDCR1_TA_SHIFT|macro|SEMC_NANDCR1_TA_SHIFT
DECL|SEMC_NANDCR1_TA|macro|SEMC_NANDCR1_TA
DECL|SEMC_NANDCR1_WEH_MASK|macro|SEMC_NANDCR1_WEH_MASK
DECL|SEMC_NANDCR1_WEH_SHIFT|macro|SEMC_NANDCR1_WEH_SHIFT
DECL|SEMC_NANDCR1_WEH|macro|SEMC_NANDCR1_WEH
DECL|SEMC_NANDCR1_WEL_MASK|macro|SEMC_NANDCR1_WEL_MASK
DECL|SEMC_NANDCR1_WEL_SHIFT|macro|SEMC_NANDCR1_WEL_SHIFT
DECL|SEMC_NANDCR1_WEL|macro|SEMC_NANDCR1_WEL
DECL|SEMC_NANDCR2_TADL_MASK|macro|SEMC_NANDCR2_TADL_MASK
DECL|SEMC_NANDCR2_TADL_SHIFT|macro|SEMC_NANDCR2_TADL_SHIFT
DECL|SEMC_NANDCR2_TADL|macro|SEMC_NANDCR2_TADL
DECL|SEMC_NANDCR2_TRHW_MASK|macro|SEMC_NANDCR2_TRHW_MASK
DECL|SEMC_NANDCR2_TRHW_SHIFT|macro|SEMC_NANDCR2_TRHW_SHIFT
DECL|SEMC_NANDCR2_TRHW|macro|SEMC_NANDCR2_TRHW
DECL|SEMC_NANDCR2_TRR_MASK|macro|SEMC_NANDCR2_TRR_MASK
DECL|SEMC_NANDCR2_TRR_SHIFT|macro|SEMC_NANDCR2_TRR_SHIFT
DECL|SEMC_NANDCR2_TRR|macro|SEMC_NANDCR2_TRR
DECL|SEMC_NANDCR2_TWB_MASK|macro|SEMC_NANDCR2_TWB_MASK
DECL|SEMC_NANDCR2_TWB_SHIFT|macro|SEMC_NANDCR2_TWB_SHIFT
DECL|SEMC_NANDCR2_TWB|macro|SEMC_NANDCR2_TWB
DECL|SEMC_NANDCR2_TWHR_MASK|macro|SEMC_NANDCR2_TWHR_MASK
DECL|SEMC_NANDCR2_TWHR_SHIFT|macro|SEMC_NANDCR2_TWHR_SHIFT
DECL|SEMC_NANDCR2_TWHR|macro|SEMC_NANDCR2_TWHR
DECL|SEMC_NANDCR3_NDOPT1_MASK|macro|SEMC_NANDCR3_NDOPT1_MASK
DECL|SEMC_NANDCR3_NDOPT1_SHIFT|macro|SEMC_NANDCR3_NDOPT1_SHIFT
DECL|SEMC_NANDCR3_NDOPT1|macro|SEMC_NANDCR3_NDOPT1
DECL|SEMC_NANDCR3_NDOPT2_MASK|macro|SEMC_NANDCR3_NDOPT2_MASK
DECL|SEMC_NANDCR3_NDOPT2_SHIFT|macro|SEMC_NANDCR3_NDOPT2_SHIFT
DECL|SEMC_NANDCR3_NDOPT2|macro|SEMC_NANDCR3_NDOPT2
DECL|SEMC_NANDCR3_NDOPT3_MASK|macro|SEMC_NANDCR3_NDOPT3_MASK
DECL|SEMC_NANDCR3_NDOPT3_SHIFT|macro|SEMC_NANDCR3_NDOPT3_SHIFT
DECL|SEMC_NANDCR3_NDOPT3|macro|SEMC_NANDCR3_NDOPT3
DECL|SEMC_NORCR0_ADVP_MASK|macro|SEMC_NORCR0_ADVP_MASK
DECL|SEMC_NORCR0_ADVP_SHIFT|macro|SEMC_NORCR0_ADVP_SHIFT
DECL|SEMC_NORCR0_ADVP|macro|SEMC_NORCR0_ADVP
DECL|SEMC_NORCR0_AM_MASK|macro|SEMC_NORCR0_AM_MASK
DECL|SEMC_NORCR0_AM_SHIFT|macro|SEMC_NORCR0_AM_SHIFT
DECL|SEMC_NORCR0_AM|macro|SEMC_NORCR0_AM
DECL|SEMC_NORCR0_BL_MASK|macro|SEMC_NORCR0_BL_MASK
DECL|SEMC_NORCR0_BL_SHIFT|macro|SEMC_NORCR0_BL_SHIFT
DECL|SEMC_NORCR0_BL|macro|SEMC_NORCR0_BL
DECL|SEMC_NORCR0_COL_MASK|macro|SEMC_NORCR0_COL_MASK
DECL|SEMC_NORCR0_COL_SHIFT|macro|SEMC_NORCR0_COL_SHIFT
DECL|SEMC_NORCR0_COL|macro|SEMC_NORCR0_COL
DECL|SEMC_NORCR0_PS_MASK|macro|SEMC_NORCR0_PS_MASK
DECL|SEMC_NORCR0_PS_SHIFT|macro|SEMC_NORCR0_PS_SHIFT
DECL|SEMC_NORCR0_PS|macro|SEMC_NORCR0_PS
DECL|SEMC_NORCR1_AH_MASK|macro|SEMC_NORCR1_AH_MASK
DECL|SEMC_NORCR1_AH_SHIFT|macro|SEMC_NORCR1_AH_SHIFT
DECL|SEMC_NORCR1_AH|macro|SEMC_NORCR1_AH
DECL|SEMC_NORCR1_AS_MASK|macro|SEMC_NORCR1_AS_MASK
DECL|SEMC_NORCR1_AS_SHIFT|macro|SEMC_NORCR1_AS_SHIFT
DECL|SEMC_NORCR1_AS|macro|SEMC_NORCR1_AS
DECL|SEMC_NORCR1_CEH_MASK|macro|SEMC_NORCR1_CEH_MASK
DECL|SEMC_NORCR1_CEH_SHIFT|macro|SEMC_NORCR1_CEH_SHIFT
DECL|SEMC_NORCR1_CEH|macro|SEMC_NORCR1_CEH
DECL|SEMC_NORCR1_CES_MASK|macro|SEMC_NORCR1_CES_MASK
DECL|SEMC_NORCR1_CES_SHIFT|macro|SEMC_NORCR1_CES_SHIFT
DECL|SEMC_NORCR1_CES|macro|SEMC_NORCR1_CES
DECL|SEMC_NORCR1_REH_MASK|macro|SEMC_NORCR1_REH_MASK
DECL|SEMC_NORCR1_REH_SHIFT|macro|SEMC_NORCR1_REH_SHIFT
DECL|SEMC_NORCR1_REH|macro|SEMC_NORCR1_REH
DECL|SEMC_NORCR1_REL_MASK|macro|SEMC_NORCR1_REL_MASK
DECL|SEMC_NORCR1_REL_SHIFT|macro|SEMC_NORCR1_REL_SHIFT
DECL|SEMC_NORCR1_REL|macro|SEMC_NORCR1_REL
DECL|SEMC_NORCR1_WEH_MASK|macro|SEMC_NORCR1_WEH_MASK
DECL|SEMC_NORCR1_WEH_SHIFT|macro|SEMC_NORCR1_WEH_SHIFT
DECL|SEMC_NORCR1_WEH|macro|SEMC_NORCR1_WEH
DECL|SEMC_NORCR1_WEL_MASK|macro|SEMC_NORCR1_WEL_MASK
DECL|SEMC_NORCR1_WEL_SHIFT|macro|SEMC_NORCR1_WEL_SHIFT
DECL|SEMC_NORCR1_WEL|macro|SEMC_NORCR1_WEL
DECL|SEMC_NORCR2_AWDH_MASK|macro|SEMC_NORCR2_AWDH_MASK
DECL|SEMC_NORCR2_AWDH_SHIFT|macro|SEMC_NORCR2_AWDH_SHIFT
DECL|SEMC_NORCR2_AWDH|macro|SEMC_NORCR2_AWDH
DECL|SEMC_NORCR2_CEITV_MASK|macro|SEMC_NORCR2_CEITV_MASK
DECL|SEMC_NORCR2_CEITV_SHIFT|macro|SEMC_NORCR2_CEITV_SHIFT
DECL|SEMC_NORCR2_CEITV|macro|SEMC_NORCR2_CEITV
DECL|SEMC_NORCR2_LC_MASK|macro|SEMC_NORCR2_LC_MASK
DECL|SEMC_NORCR2_LC_SHIFT|macro|SEMC_NORCR2_LC_SHIFT
DECL|SEMC_NORCR2_LC|macro|SEMC_NORCR2_LC
DECL|SEMC_NORCR2_RD_MASK|macro|SEMC_NORCR2_RD_MASK
DECL|SEMC_NORCR2_RD_SHIFT|macro|SEMC_NORCR2_RD_SHIFT
DECL|SEMC_NORCR2_RD|macro|SEMC_NORCR2_RD
DECL|SEMC_NORCR2_TA_MASK|macro|SEMC_NORCR2_TA_MASK
DECL|SEMC_NORCR2_TA_SHIFT|macro|SEMC_NORCR2_TA_SHIFT
DECL|SEMC_NORCR2_TA|macro|SEMC_NORCR2_TA
DECL|SEMC_NORCR2_WDH_MASK|macro|SEMC_NORCR2_WDH_MASK
DECL|SEMC_NORCR2_WDH_SHIFT|macro|SEMC_NORCR2_WDH_SHIFT
DECL|SEMC_NORCR2_WDH|macro|SEMC_NORCR2_WDH
DECL|SEMC_NORCR2_WDS_MASK|macro|SEMC_NORCR2_WDS_MASK
DECL|SEMC_NORCR2_WDS_SHIFT|macro|SEMC_NORCR2_WDS_SHIFT
DECL|SEMC_NORCR2_WDS|macro|SEMC_NORCR2_WDS
DECL|SEMC_SDRAMCR0_BL_MASK|macro|SEMC_SDRAMCR0_BL_MASK
DECL|SEMC_SDRAMCR0_BL_SHIFT|macro|SEMC_SDRAMCR0_BL_SHIFT
DECL|SEMC_SDRAMCR0_BL|macro|SEMC_SDRAMCR0_BL
DECL|SEMC_SDRAMCR0_CL_MASK|macro|SEMC_SDRAMCR0_CL_MASK
DECL|SEMC_SDRAMCR0_CL_SHIFT|macro|SEMC_SDRAMCR0_CL_SHIFT
DECL|SEMC_SDRAMCR0_CL|macro|SEMC_SDRAMCR0_CL
DECL|SEMC_SDRAMCR0_COL_MASK|macro|SEMC_SDRAMCR0_COL_MASK
DECL|SEMC_SDRAMCR0_COL_SHIFT|macro|SEMC_SDRAMCR0_COL_SHIFT
DECL|SEMC_SDRAMCR0_COL|macro|SEMC_SDRAMCR0_COL
DECL|SEMC_SDRAMCR0_PS_MASK|macro|SEMC_SDRAMCR0_PS_MASK
DECL|SEMC_SDRAMCR0_PS_SHIFT|macro|SEMC_SDRAMCR0_PS_SHIFT
DECL|SEMC_SDRAMCR0_PS|macro|SEMC_SDRAMCR0_PS
DECL|SEMC_SDRAMCR1_ACT2PRE_MASK|macro|SEMC_SDRAMCR1_ACT2PRE_MASK
DECL|SEMC_SDRAMCR1_ACT2PRE_SHIFT|macro|SEMC_SDRAMCR1_ACT2PRE_SHIFT
DECL|SEMC_SDRAMCR1_ACT2PRE|macro|SEMC_SDRAMCR1_ACT2PRE
DECL|SEMC_SDRAMCR1_ACT2RW_MASK|macro|SEMC_SDRAMCR1_ACT2RW_MASK
DECL|SEMC_SDRAMCR1_ACT2RW_SHIFT|macro|SEMC_SDRAMCR1_ACT2RW_SHIFT
DECL|SEMC_SDRAMCR1_ACT2RW|macro|SEMC_SDRAMCR1_ACT2RW
DECL|SEMC_SDRAMCR1_CKEOFF_MASK|macro|SEMC_SDRAMCR1_CKEOFF_MASK
DECL|SEMC_SDRAMCR1_CKEOFF_SHIFT|macro|SEMC_SDRAMCR1_CKEOFF_SHIFT
DECL|SEMC_SDRAMCR1_CKEOFF|macro|SEMC_SDRAMCR1_CKEOFF
DECL|SEMC_SDRAMCR1_PRE2ACT_MASK|macro|SEMC_SDRAMCR1_PRE2ACT_MASK
DECL|SEMC_SDRAMCR1_PRE2ACT_SHIFT|macro|SEMC_SDRAMCR1_PRE2ACT_SHIFT
DECL|SEMC_SDRAMCR1_PRE2ACT|macro|SEMC_SDRAMCR1_PRE2ACT
DECL|SEMC_SDRAMCR1_RFRC_MASK|macro|SEMC_SDRAMCR1_RFRC_MASK
DECL|SEMC_SDRAMCR1_RFRC_SHIFT|macro|SEMC_SDRAMCR1_RFRC_SHIFT
DECL|SEMC_SDRAMCR1_RFRC|macro|SEMC_SDRAMCR1_RFRC
DECL|SEMC_SDRAMCR1_WRC_MASK|macro|SEMC_SDRAMCR1_WRC_MASK
DECL|SEMC_SDRAMCR1_WRC_SHIFT|macro|SEMC_SDRAMCR1_WRC_SHIFT
DECL|SEMC_SDRAMCR1_WRC|macro|SEMC_SDRAMCR1_WRC
DECL|SEMC_SDRAMCR2_ACT2ACT_MASK|macro|SEMC_SDRAMCR2_ACT2ACT_MASK
DECL|SEMC_SDRAMCR2_ACT2ACT_SHIFT|macro|SEMC_SDRAMCR2_ACT2ACT_SHIFT
DECL|SEMC_SDRAMCR2_ACT2ACT|macro|SEMC_SDRAMCR2_ACT2ACT
DECL|SEMC_SDRAMCR2_ITO_MASK|macro|SEMC_SDRAMCR2_ITO_MASK
DECL|SEMC_SDRAMCR2_ITO_SHIFT|macro|SEMC_SDRAMCR2_ITO_SHIFT
DECL|SEMC_SDRAMCR2_ITO|macro|SEMC_SDRAMCR2_ITO
DECL|SEMC_SDRAMCR2_REF2REF_MASK|macro|SEMC_SDRAMCR2_REF2REF_MASK
DECL|SEMC_SDRAMCR2_REF2REF_SHIFT|macro|SEMC_SDRAMCR2_REF2REF_SHIFT
DECL|SEMC_SDRAMCR2_REF2REF|macro|SEMC_SDRAMCR2_REF2REF
DECL|SEMC_SDRAMCR2_SRRC_MASK|macro|SEMC_SDRAMCR2_SRRC_MASK
DECL|SEMC_SDRAMCR2_SRRC_SHIFT|macro|SEMC_SDRAMCR2_SRRC_SHIFT
DECL|SEMC_SDRAMCR2_SRRC|macro|SEMC_SDRAMCR2_SRRC
DECL|SEMC_SDRAMCR3_PRESCALE_MASK|macro|SEMC_SDRAMCR3_PRESCALE_MASK
DECL|SEMC_SDRAMCR3_PRESCALE_SHIFT|macro|SEMC_SDRAMCR3_PRESCALE_SHIFT
DECL|SEMC_SDRAMCR3_PRESCALE|macro|SEMC_SDRAMCR3_PRESCALE
DECL|SEMC_SDRAMCR3_REBL_MASK|macro|SEMC_SDRAMCR3_REBL_MASK
DECL|SEMC_SDRAMCR3_REBL_SHIFT|macro|SEMC_SDRAMCR3_REBL_SHIFT
DECL|SEMC_SDRAMCR3_REBL|macro|SEMC_SDRAMCR3_REBL
DECL|SEMC_SDRAMCR3_REN_MASK|macro|SEMC_SDRAMCR3_REN_MASK
DECL|SEMC_SDRAMCR3_REN_SHIFT|macro|SEMC_SDRAMCR3_REN_SHIFT
DECL|SEMC_SDRAMCR3_REN|macro|SEMC_SDRAMCR3_REN
DECL|SEMC_SDRAMCR3_RT_MASK|macro|SEMC_SDRAMCR3_RT_MASK
DECL|SEMC_SDRAMCR3_RT_SHIFT|macro|SEMC_SDRAMCR3_RT_SHIFT
DECL|SEMC_SDRAMCR3_RT|macro|SEMC_SDRAMCR3_RT
DECL|SEMC_SDRAMCR3_UT_MASK|macro|SEMC_SDRAMCR3_UT_MASK
DECL|SEMC_SDRAMCR3_UT_SHIFT|macro|SEMC_SDRAMCR3_UT_SHIFT
DECL|SEMC_SDRAMCR3_UT|macro|SEMC_SDRAMCR3_UT
DECL|SEMC_SRAMCR0_ADVP_MASK|macro|SEMC_SRAMCR0_ADVP_MASK
DECL|SEMC_SRAMCR0_ADVP_SHIFT|macro|SEMC_SRAMCR0_ADVP_SHIFT
DECL|SEMC_SRAMCR0_ADVP|macro|SEMC_SRAMCR0_ADVP
DECL|SEMC_SRAMCR0_AM_MASK|macro|SEMC_SRAMCR0_AM_MASK
DECL|SEMC_SRAMCR0_AM_SHIFT|macro|SEMC_SRAMCR0_AM_SHIFT
DECL|SEMC_SRAMCR0_AM|macro|SEMC_SRAMCR0_AM
DECL|SEMC_SRAMCR0_BL_MASK|macro|SEMC_SRAMCR0_BL_MASK
DECL|SEMC_SRAMCR0_BL_SHIFT|macro|SEMC_SRAMCR0_BL_SHIFT
DECL|SEMC_SRAMCR0_BL|macro|SEMC_SRAMCR0_BL
DECL|SEMC_SRAMCR0_COL_MASK|macro|SEMC_SRAMCR0_COL_MASK
DECL|SEMC_SRAMCR0_COL_SHIFT|macro|SEMC_SRAMCR0_COL_SHIFT
DECL|SEMC_SRAMCR0_COL|macro|SEMC_SRAMCR0_COL
DECL|SEMC_SRAMCR0_PS_MASK|macro|SEMC_SRAMCR0_PS_MASK
DECL|SEMC_SRAMCR0_PS_SHIFT|macro|SEMC_SRAMCR0_PS_SHIFT
DECL|SEMC_SRAMCR0_PS|macro|SEMC_SRAMCR0_PS
DECL|SEMC_SRAMCR1_AH_MASK|macro|SEMC_SRAMCR1_AH_MASK
DECL|SEMC_SRAMCR1_AH_SHIFT|macro|SEMC_SRAMCR1_AH_SHIFT
DECL|SEMC_SRAMCR1_AH|macro|SEMC_SRAMCR1_AH
DECL|SEMC_SRAMCR1_AS_MASK|macro|SEMC_SRAMCR1_AS_MASK
DECL|SEMC_SRAMCR1_AS_SHIFT|macro|SEMC_SRAMCR1_AS_SHIFT
DECL|SEMC_SRAMCR1_AS|macro|SEMC_SRAMCR1_AS
DECL|SEMC_SRAMCR1_CEH_MASK|macro|SEMC_SRAMCR1_CEH_MASK
DECL|SEMC_SRAMCR1_CEH_SHIFT|macro|SEMC_SRAMCR1_CEH_SHIFT
DECL|SEMC_SRAMCR1_CEH|macro|SEMC_SRAMCR1_CEH
DECL|SEMC_SRAMCR1_CES_MASK|macro|SEMC_SRAMCR1_CES_MASK
DECL|SEMC_SRAMCR1_CES_SHIFT|macro|SEMC_SRAMCR1_CES_SHIFT
DECL|SEMC_SRAMCR1_CES|macro|SEMC_SRAMCR1_CES
DECL|SEMC_SRAMCR1_REH_MASK|macro|SEMC_SRAMCR1_REH_MASK
DECL|SEMC_SRAMCR1_REH_SHIFT|macro|SEMC_SRAMCR1_REH_SHIFT
DECL|SEMC_SRAMCR1_REH|macro|SEMC_SRAMCR1_REH
DECL|SEMC_SRAMCR1_REL_MASK|macro|SEMC_SRAMCR1_REL_MASK
DECL|SEMC_SRAMCR1_REL_SHIFT|macro|SEMC_SRAMCR1_REL_SHIFT
DECL|SEMC_SRAMCR1_REL|macro|SEMC_SRAMCR1_REL
DECL|SEMC_SRAMCR1_WEH_MASK|macro|SEMC_SRAMCR1_WEH_MASK
DECL|SEMC_SRAMCR1_WEH_SHIFT|macro|SEMC_SRAMCR1_WEH_SHIFT
DECL|SEMC_SRAMCR1_WEH|macro|SEMC_SRAMCR1_WEH
DECL|SEMC_SRAMCR1_WEL_MASK|macro|SEMC_SRAMCR1_WEL_MASK
DECL|SEMC_SRAMCR1_WEL_SHIFT|macro|SEMC_SRAMCR1_WEL_SHIFT
DECL|SEMC_SRAMCR1_WEL|macro|SEMC_SRAMCR1_WEL
DECL|SEMC_SRAMCR2_AWDH_MASK|macro|SEMC_SRAMCR2_AWDH_MASK
DECL|SEMC_SRAMCR2_AWDH_SHIFT|macro|SEMC_SRAMCR2_AWDH_SHIFT
DECL|SEMC_SRAMCR2_AWDH|macro|SEMC_SRAMCR2_AWDH
DECL|SEMC_SRAMCR2_CEITV_MASK|macro|SEMC_SRAMCR2_CEITV_MASK
DECL|SEMC_SRAMCR2_CEITV_SHIFT|macro|SEMC_SRAMCR2_CEITV_SHIFT
DECL|SEMC_SRAMCR2_CEITV|macro|SEMC_SRAMCR2_CEITV
DECL|SEMC_SRAMCR2_LC_MASK|macro|SEMC_SRAMCR2_LC_MASK
DECL|SEMC_SRAMCR2_LC_SHIFT|macro|SEMC_SRAMCR2_LC_SHIFT
DECL|SEMC_SRAMCR2_LC|macro|SEMC_SRAMCR2_LC
DECL|SEMC_SRAMCR2_RD_MASK|macro|SEMC_SRAMCR2_RD_MASK
DECL|SEMC_SRAMCR2_RD_SHIFT|macro|SEMC_SRAMCR2_RD_SHIFT
DECL|SEMC_SRAMCR2_RD|macro|SEMC_SRAMCR2_RD
DECL|SEMC_SRAMCR2_TA_MASK|macro|SEMC_SRAMCR2_TA_MASK
DECL|SEMC_SRAMCR2_TA_SHIFT|macro|SEMC_SRAMCR2_TA_SHIFT
DECL|SEMC_SRAMCR2_TA|macro|SEMC_SRAMCR2_TA
DECL|SEMC_SRAMCR2_WDH_MASK|macro|SEMC_SRAMCR2_WDH_MASK
DECL|SEMC_SRAMCR2_WDH_SHIFT|macro|SEMC_SRAMCR2_WDH_SHIFT
DECL|SEMC_SRAMCR2_WDH|macro|SEMC_SRAMCR2_WDH
DECL|SEMC_SRAMCR2_WDS_MASK|macro|SEMC_SRAMCR2_WDS_MASK
DECL|SEMC_SRAMCR2_WDS_SHIFT|macro|SEMC_SRAMCR2_WDS_SHIFT
DECL|SEMC_SRAMCR2_WDS|macro|SEMC_SRAMCR2_WDS
DECL|SEMC_STS0_IDLE_MASK|macro|SEMC_STS0_IDLE_MASK
DECL|SEMC_STS0_IDLE_SHIFT|macro|SEMC_STS0_IDLE_SHIFT
DECL|SEMC_STS0_IDLE|macro|SEMC_STS0_IDLE
DECL|SEMC_STS0_NARDY_MASK|macro|SEMC_STS0_NARDY_MASK
DECL|SEMC_STS0_NARDY_SHIFT|macro|SEMC_STS0_NARDY_SHIFT
DECL|SEMC_STS0_NARDY|macro|SEMC_STS0_NARDY
DECL|SEMC_STS12_NDADDR_MASK|macro|SEMC_STS12_NDADDR_MASK
DECL|SEMC_STS12_NDADDR_SHIFT|macro|SEMC_STS12_NDADDR_SHIFT
DECL|SEMC_STS12_NDADDR|macro|SEMC_STS12_NDADDR
DECL|SEMC_STS2_NDWRPEND_MASK|macro|SEMC_STS2_NDWRPEND_MASK
DECL|SEMC_STS2_NDWRPEND_SHIFT|macro|SEMC_STS2_NDWRPEND_SHIFT
DECL|SEMC_STS2_NDWRPEND|macro|SEMC_STS2_NDWRPEND
DECL|SEMC_Type|typedef|} SEMC_Type;
DECL|SEMC|macro|SEMC
DECL|SERQ|member|__O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
DECL|SERV|member|__O uint8_t SERV; /**< Service Register, offset: 0x1 */
DECL|SHIFTBUFBBS|member|__IO uint32_t SHIFTBUFBBS[4]; /**< Shifter Buffer N Bit Byte Swapped Register, array offset: 0x380, array step: 0x4 */
DECL|SHIFTBUFBIS|member|__IO uint32_t SHIFTBUFBIS[4]; /**< Shifter Buffer N Bit Swapped Register, array offset: 0x280, array step: 0x4 */
DECL|SHIFTBUFBYS|member|__IO uint32_t SHIFTBUFBYS[4]; /**< Shifter Buffer N Byte Swapped Register, array offset: 0x300, array step: 0x4 */
DECL|SHIFTBUFHWS|member|__IO uint32_t SHIFTBUFHWS[4]; /**< Shifter Buffer N Half Word Swapped Register, array offset: 0x700, array step: 0x4 */
DECL|SHIFTBUFNBS|member|__IO uint32_t SHIFTBUFNBS[4]; /**< Shifter Buffer N Nibble Byte Swapped Register, array offset: 0x680, array step: 0x4 */
DECL|SHIFTBUFNIS|member|__IO uint32_t SHIFTBUFNIS[4]; /**< Shifter Buffer N Nibble Swapped Register, array offset: 0x780, array step: 0x4 */
DECL|SHIFTBUF|member|__IO uint32_t SHIFTBUF[4]; /**< Shifter Buffer N Register, array offset: 0x200, array step: 0x4 */
DECL|SHIFTCFG|member|__IO uint32_t SHIFTCFG[4]; /**< Shifter Configuration N Register, array offset: 0x100, array step: 0x4 */
DECL|SHIFTCTL|member|__IO uint32_t SHIFTCTL[4]; /**< Shifter Control N Register, array offset: 0x80, array step: 0x4 */
DECL|SHIFTEIEN|member|__IO uint32_t SHIFTEIEN; /**< Shifter Error Interrupt Enable, offset: 0x24 */
DECL|SHIFTERR|member|__IO uint32_t SHIFTERR; /**< Shifter Error Register, offset: 0x14 */
DECL|SHIFTSDEN|member|__IO uint32_t SHIFTSDEN; /**< Shifter Status DMA Enable, offset: 0x30 */
DECL|SHIFTSIEN|member|__IO uint32_t SHIFTSIEN; /**< Shifter Status Interrupt Enable, offset: 0x20 */
DECL|SHIFTSTATE|member|__IO uint32_t SHIFTSTATE; /**< Shifter State Register, offset: 0x40 */
DECL|SHIFTSTAT|member|__IO uint32_t SHIFTSTAT; /**< Shifter Status Register, offset: 0x10 */
DECL|SIC|member|__O uint32_t SIC; /**< InterruptClear Register, offset: 0x10 */
DECL|SIER|member|__IO uint32_t SIER; /**< Slave Interrupt Enable Register, offset: 0x118 */
DECL|SIE|member|__IO uint32_t SIE; /**< InterruptEn Register, offset: 0xC */
DECL|SIS|member|__I uint32_t SIS; /**< InterruptStat Register, offset: 0x10 */
DECL|SJC_ARM_DEBUG_IRQn|enumerator|SJC_ARM_DEBUG_IRQn = 158, /**< SJC ARM debug interrupt */
DECL|SJC_IRQn|enumerator|SJC_IRQn = 54, /**< SJC interrupt */
DECL|SJC_RESP0|member|__IO uint32_t SJC_RESP0; /**< Value of OTP Bank4 Word0 (Secure JTAG Response Field), offset: 0x600 */
DECL|SJC_RESP1|member|__IO uint32_t SJC_RESP1; /**< Value of OTP Bank4 Word1 (Secure JTAG Response Field), offset: 0x610 */
DECL|SLAST|member|__IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
DECL|SM|member|} SM[4];
DECL|SNVS_BASE_ADDRS|macro|SNVS_BASE_ADDRS
DECL|SNVS_BASE_PTRS|macro|SNVS_BASE_PTRS
DECL|SNVS_BASE|macro|SNVS_BASE
DECL|SNVS_CONSOLIDATED_IRQS|macro|SNVS_CONSOLIDATED_IRQS
DECL|SNVS_HPCOMR_HAC_CLEAR_MASK|macro|SNVS_HPCOMR_HAC_CLEAR_MASK
DECL|SNVS_HPCOMR_HAC_CLEAR_SHIFT|macro|SNVS_HPCOMR_HAC_CLEAR_SHIFT
DECL|SNVS_HPCOMR_HAC_CLEAR|macro|SNVS_HPCOMR_HAC_CLEAR
DECL|SNVS_HPCOMR_HAC_EN_MASK|macro|SNVS_HPCOMR_HAC_EN_MASK
DECL|SNVS_HPCOMR_HAC_EN_SHIFT|macro|SNVS_HPCOMR_HAC_EN_SHIFT
DECL|SNVS_HPCOMR_HAC_EN|macro|SNVS_HPCOMR_HAC_EN
DECL|SNVS_HPCOMR_HAC_LOAD_MASK|macro|SNVS_HPCOMR_HAC_LOAD_MASK
DECL|SNVS_HPCOMR_HAC_LOAD_SHIFT|macro|SNVS_HPCOMR_HAC_LOAD_SHIFT
DECL|SNVS_HPCOMR_HAC_LOAD|macro|SNVS_HPCOMR_HAC_LOAD
DECL|SNVS_HPCOMR_HAC_STOP_MASK|macro|SNVS_HPCOMR_HAC_STOP_MASK
DECL|SNVS_HPCOMR_HAC_STOP_SHIFT|macro|SNVS_HPCOMR_HAC_STOP_SHIFT
DECL|SNVS_HPCOMR_HAC_STOP|macro|SNVS_HPCOMR_HAC_STOP
DECL|SNVS_HPCOMR_LP_SWR_DIS_MASK|macro|SNVS_HPCOMR_LP_SWR_DIS_MASK
DECL|SNVS_HPCOMR_LP_SWR_DIS_SHIFT|macro|SNVS_HPCOMR_LP_SWR_DIS_SHIFT
DECL|SNVS_HPCOMR_LP_SWR_DIS|macro|SNVS_HPCOMR_LP_SWR_DIS
DECL|SNVS_HPCOMR_LP_SWR_MASK|macro|SNVS_HPCOMR_LP_SWR_MASK
DECL|SNVS_HPCOMR_LP_SWR_SHIFT|macro|SNVS_HPCOMR_LP_SWR_SHIFT
DECL|SNVS_HPCOMR_LP_SWR|macro|SNVS_HPCOMR_LP_SWR
DECL|SNVS_HPCOMR_MKS_EN_MASK|macro|SNVS_HPCOMR_MKS_EN_MASK
DECL|SNVS_HPCOMR_MKS_EN_SHIFT|macro|SNVS_HPCOMR_MKS_EN_SHIFT
DECL|SNVS_HPCOMR_MKS_EN|macro|SNVS_HPCOMR_MKS_EN
DECL|SNVS_HPCOMR_NPSWA_EN_MASK|macro|SNVS_HPCOMR_NPSWA_EN_MASK
DECL|SNVS_HPCOMR_NPSWA_EN_SHIFT|macro|SNVS_HPCOMR_NPSWA_EN_SHIFT
DECL|SNVS_HPCOMR_NPSWA_EN|macro|SNVS_HPCOMR_NPSWA_EN
DECL|SNVS_HPCOMR_PROG_ZMK_MASK|macro|SNVS_HPCOMR_PROG_ZMK_MASK
DECL|SNVS_HPCOMR_PROG_ZMK_SHIFT|macro|SNVS_HPCOMR_PROG_ZMK_SHIFT
DECL|SNVS_HPCOMR_PROG_ZMK|macro|SNVS_HPCOMR_PROG_ZMK
DECL|SNVS_HPCOMR_SSM_SFNS_DIS_MASK|macro|SNVS_HPCOMR_SSM_SFNS_DIS_MASK
DECL|SNVS_HPCOMR_SSM_SFNS_DIS_SHIFT|macro|SNVS_HPCOMR_SSM_SFNS_DIS_SHIFT
DECL|SNVS_HPCOMR_SSM_SFNS_DIS|macro|SNVS_HPCOMR_SSM_SFNS_DIS
DECL|SNVS_HPCOMR_SSM_ST_DIS_MASK|macro|SNVS_HPCOMR_SSM_ST_DIS_MASK
DECL|SNVS_HPCOMR_SSM_ST_DIS_SHIFT|macro|SNVS_HPCOMR_SSM_ST_DIS_SHIFT
DECL|SNVS_HPCOMR_SSM_ST_DIS|macro|SNVS_HPCOMR_SSM_ST_DIS
DECL|SNVS_HPCOMR_SSM_ST_MASK|macro|SNVS_HPCOMR_SSM_ST_MASK
DECL|SNVS_HPCOMR_SSM_ST_SHIFT|macro|SNVS_HPCOMR_SSM_ST_SHIFT
DECL|SNVS_HPCOMR_SSM_ST|macro|SNVS_HPCOMR_SSM_ST
DECL|SNVS_HPCOMR_SW_FSV_MASK|macro|SNVS_HPCOMR_SW_FSV_MASK
DECL|SNVS_HPCOMR_SW_FSV_SHIFT|macro|SNVS_HPCOMR_SW_FSV_SHIFT
DECL|SNVS_HPCOMR_SW_FSV|macro|SNVS_HPCOMR_SW_FSV
DECL|SNVS_HPCOMR_SW_LPSV_MASK|macro|SNVS_HPCOMR_SW_LPSV_MASK
DECL|SNVS_HPCOMR_SW_LPSV_SHIFT|macro|SNVS_HPCOMR_SW_LPSV_SHIFT
DECL|SNVS_HPCOMR_SW_LPSV|macro|SNVS_HPCOMR_SW_LPSV
DECL|SNVS_HPCOMR_SW_SV_MASK|macro|SNVS_HPCOMR_SW_SV_MASK
DECL|SNVS_HPCOMR_SW_SV_SHIFT|macro|SNVS_HPCOMR_SW_SV_SHIFT
DECL|SNVS_HPCOMR_SW_SV|macro|SNVS_HPCOMR_SW_SV
DECL|SNVS_HPCR_BTN_CONFIG_MASK|macro|SNVS_HPCR_BTN_CONFIG_MASK
DECL|SNVS_HPCR_BTN_CONFIG_SHIFT|macro|SNVS_HPCR_BTN_CONFIG_SHIFT
DECL|SNVS_HPCR_BTN_CONFIG|macro|SNVS_HPCR_BTN_CONFIG
DECL|SNVS_HPCR_BTN_MASK_MASK|macro|SNVS_HPCR_BTN_MASK_MASK
DECL|SNVS_HPCR_BTN_MASK_SHIFT|macro|SNVS_HPCR_BTN_MASK_SHIFT
DECL|SNVS_HPCR_BTN_MASK|macro|SNVS_HPCR_BTN_MASK
DECL|SNVS_HPCR_HPCALB_EN_MASK|macro|SNVS_HPCR_HPCALB_EN_MASK
DECL|SNVS_HPCR_HPCALB_EN_SHIFT|macro|SNVS_HPCR_HPCALB_EN_SHIFT
DECL|SNVS_HPCR_HPCALB_EN|macro|SNVS_HPCR_HPCALB_EN
DECL|SNVS_HPCR_HPCALB_VAL_MASK|macro|SNVS_HPCR_HPCALB_VAL_MASK
DECL|SNVS_HPCR_HPCALB_VAL_SHIFT|macro|SNVS_HPCR_HPCALB_VAL_SHIFT
DECL|SNVS_HPCR_HPCALB_VAL|macro|SNVS_HPCR_HPCALB_VAL
DECL|SNVS_HPCR_HPTA_EN_MASK|macro|SNVS_HPCR_HPTA_EN_MASK
DECL|SNVS_HPCR_HPTA_EN_SHIFT|macro|SNVS_HPCR_HPTA_EN_SHIFT
DECL|SNVS_HPCR_HPTA_EN|macro|SNVS_HPCR_HPTA_EN
DECL|SNVS_HPCR_HP_TS_MASK|macro|SNVS_HPCR_HP_TS_MASK
DECL|SNVS_HPCR_HP_TS_SHIFT|macro|SNVS_HPCR_HP_TS_SHIFT
DECL|SNVS_HPCR_HP_TS|macro|SNVS_HPCR_HP_TS
DECL|SNVS_HPCR_PI_EN_MASK|macro|SNVS_HPCR_PI_EN_MASK
DECL|SNVS_HPCR_PI_EN_SHIFT|macro|SNVS_HPCR_PI_EN_SHIFT
DECL|SNVS_HPCR_PI_EN|macro|SNVS_HPCR_PI_EN
DECL|SNVS_HPCR_PI_FREQ_MASK|macro|SNVS_HPCR_PI_FREQ_MASK
DECL|SNVS_HPCR_PI_FREQ_SHIFT|macro|SNVS_HPCR_PI_FREQ_SHIFT
DECL|SNVS_HPCR_PI_FREQ|macro|SNVS_HPCR_PI_FREQ
DECL|SNVS_HPCR_RTC_EN_MASK|macro|SNVS_HPCR_RTC_EN_MASK
DECL|SNVS_HPCR_RTC_EN_SHIFT|macro|SNVS_HPCR_RTC_EN_SHIFT
DECL|SNVS_HPCR_RTC_EN|macro|SNVS_HPCR_RTC_EN
DECL|SNVS_HPHACIVR_HAC_COUNTER_IV_MASK|macro|SNVS_HPHACIVR_HAC_COUNTER_IV_MASK
DECL|SNVS_HPHACIVR_HAC_COUNTER_IV_SHIFT|macro|SNVS_HPHACIVR_HAC_COUNTER_IV_SHIFT
DECL|SNVS_HPHACIVR_HAC_COUNTER_IV|macro|SNVS_HPHACIVR_HAC_COUNTER_IV
DECL|SNVS_HPHACR_HAC_COUNTER_MASK|macro|SNVS_HPHACR_HAC_COUNTER_MASK
DECL|SNVS_HPHACR_HAC_COUNTER_SHIFT|macro|SNVS_HPHACR_HAC_COUNTER_SHIFT
DECL|SNVS_HPHACR_HAC_COUNTER|macro|SNVS_HPHACR_HAC_COUNTER
DECL|SNVS_HPLR_GPR_SL_MASK|macro|SNVS_HPLR_GPR_SL_MASK
DECL|SNVS_HPLR_GPR_SL_SHIFT|macro|SNVS_HPLR_GPR_SL_SHIFT
DECL|SNVS_HPLR_GPR_SL|macro|SNVS_HPLR_GPR_SL
DECL|SNVS_HPLR_HAC_L_MASK|macro|SNVS_HPLR_HAC_L_MASK
DECL|SNVS_HPLR_HAC_L_SHIFT|macro|SNVS_HPLR_HAC_L_SHIFT
DECL|SNVS_HPLR_HAC_L|macro|SNVS_HPLR_HAC_L
DECL|SNVS_HPLR_HPSICR_L_MASK|macro|SNVS_HPLR_HPSICR_L_MASK
DECL|SNVS_HPLR_HPSICR_L_SHIFT|macro|SNVS_HPLR_HPSICR_L_SHIFT
DECL|SNVS_HPLR_HPSICR_L|macro|SNVS_HPLR_HPSICR_L
DECL|SNVS_HPLR_HPSVCR_L_MASK|macro|SNVS_HPLR_HPSVCR_L_MASK
DECL|SNVS_HPLR_HPSVCR_L_SHIFT|macro|SNVS_HPLR_HPSVCR_L_SHIFT
DECL|SNVS_HPLR_HPSVCR_L|macro|SNVS_HPLR_HPSVCR_L
DECL|SNVS_HPLR_LPCALB_SL_MASK|macro|SNVS_HPLR_LPCALB_SL_MASK
DECL|SNVS_HPLR_LPCALB_SL_SHIFT|macro|SNVS_HPLR_LPCALB_SL_SHIFT
DECL|SNVS_HPLR_LPCALB_SL|macro|SNVS_HPLR_LPCALB_SL
DECL|SNVS_HPLR_LPSVCR_SL_MASK|macro|SNVS_HPLR_LPSVCR_SL_MASK
DECL|SNVS_HPLR_LPSVCR_SL_SHIFT|macro|SNVS_HPLR_LPSVCR_SL_SHIFT
DECL|SNVS_HPLR_LPSVCR_SL|macro|SNVS_HPLR_LPSVCR_SL
DECL|SNVS_HPLR_LPTDCR_SL_MASK|macro|SNVS_HPLR_LPTDCR_SL_MASK
DECL|SNVS_HPLR_LPTDCR_SL_SHIFT|macro|SNVS_HPLR_LPTDCR_SL_SHIFT
DECL|SNVS_HPLR_LPTDCR_SL|macro|SNVS_HPLR_LPTDCR_SL
DECL|SNVS_HPLR_MC_SL_MASK|macro|SNVS_HPLR_MC_SL_MASK
DECL|SNVS_HPLR_MC_SL_SHIFT|macro|SNVS_HPLR_MC_SL_SHIFT
DECL|SNVS_HPLR_MC_SL|macro|SNVS_HPLR_MC_SL
DECL|SNVS_HPLR_MKS_SL_MASK|macro|SNVS_HPLR_MKS_SL_MASK
DECL|SNVS_HPLR_MKS_SL_SHIFT|macro|SNVS_HPLR_MKS_SL_SHIFT
DECL|SNVS_HPLR_MKS_SL|macro|SNVS_HPLR_MKS_SL
DECL|SNVS_HPLR_SRTC_SL_MASK|macro|SNVS_HPLR_SRTC_SL_MASK
DECL|SNVS_HPLR_SRTC_SL_SHIFT|macro|SNVS_HPLR_SRTC_SL_SHIFT
DECL|SNVS_HPLR_SRTC_SL|macro|SNVS_HPLR_SRTC_SL
DECL|SNVS_HPLR_ZMK_RSL_MASK|macro|SNVS_HPLR_ZMK_RSL_MASK
DECL|SNVS_HPLR_ZMK_RSL_SHIFT|macro|SNVS_HPLR_ZMK_RSL_SHIFT
DECL|SNVS_HPLR_ZMK_RSL|macro|SNVS_HPLR_ZMK_RSL
DECL|SNVS_HPLR_ZMK_WSL_MASK|macro|SNVS_HPLR_ZMK_WSL_MASK
DECL|SNVS_HPLR_ZMK_WSL_SHIFT|macro|SNVS_HPLR_ZMK_WSL_SHIFT
DECL|SNVS_HPLR_ZMK_WSL|macro|SNVS_HPLR_ZMK_WSL
DECL|SNVS_HPRTCLR_RTC_MASK|macro|SNVS_HPRTCLR_RTC_MASK
DECL|SNVS_HPRTCLR_RTC_SHIFT|macro|SNVS_HPRTCLR_RTC_SHIFT
DECL|SNVS_HPRTCLR_RTC|macro|SNVS_HPRTCLR_RTC
DECL|SNVS_HPRTCMR_RTC_MASK|macro|SNVS_HPRTCMR_RTC_MASK
DECL|SNVS_HPRTCMR_RTC_SHIFT|macro|SNVS_HPRTCMR_RTC_SHIFT
DECL|SNVS_HPRTCMR_RTC|macro|SNVS_HPRTCMR_RTC
DECL|SNVS_HPSICR_LPSVI_EN_MASK|macro|SNVS_HPSICR_LPSVI_EN_MASK
DECL|SNVS_HPSICR_LPSVI_EN_SHIFT|macro|SNVS_HPSICR_LPSVI_EN_SHIFT
DECL|SNVS_HPSICR_LPSVI_EN|macro|SNVS_HPSICR_LPSVI_EN
DECL|SNVS_HPSICR_SV0_EN_MASK|macro|SNVS_HPSICR_SV0_EN_MASK
DECL|SNVS_HPSICR_SV0_EN_SHIFT|macro|SNVS_HPSICR_SV0_EN_SHIFT
DECL|SNVS_HPSICR_SV0_EN|macro|SNVS_HPSICR_SV0_EN
DECL|SNVS_HPSICR_SV1_EN_MASK|macro|SNVS_HPSICR_SV1_EN_MASK
DECL|SNVS_HPSICR_SV1_EN_SHIFT|macro|SNVS_HPSICR_SV1_EN_SHIFT
DECL|SNVS_HPSICR_SV1_EN|macro|SNVS_HPSICR_SV1_EN
DECL|SNVS_HPSICR_SV2_EN_MASK|macro|SNVS_HPSICR_SV2_EN_MASK
DECL|SNVS_HPSICR_SV2_EN_SHIFT|macro|SNVS_HPSICR_SV2_EN_SHIFT
DECL|SNVS_HPSICR_SV2_EN|macro|SNVS_HPSICR_SV2_EN
DECL|SNVS_HPSICR_SV3_EN_MASK|macro|SNVS_HPSICR_SV3_EN_MASK
DECL|SNVS_HPSICR_SV3_EN_SHIFT|macro|SNVS_HPSICR_SV3_EN_SHIFT
DECL|SNVS_HPSICR_SV3_EN|macro|SNVS_HPSICR_SV3_EN
DECL|SNVS_HPSICR_SV4_EN_MASK|macro|SNVS_HPSICR_SV4_EN_MASK
DECL|SNVS_HPSICR_SV4_EN_SHIFT|macro|SNVS_HPSICR_SV4_EN_SHIFT
DECL|SNVS_HPSICR_SV4_EN|macro|SNVS_HPSICR_SV4_EN
DECL|SNVS_HPSICR_SV5_EN_MASK|macro|SNVS_HPSICR_SV5_EN_MASK
DECL|SNVS_HPSICR_SV5_EN_SHIFT|macro|SNVS_HPSICR_SV5_EN_SHIFT
DECL|SNVS_HPSICR_SV5_EN|macro|SNVS_HPSICR_SV5_EN
DECL|SNVS_HPSR_BI_MASK|macro|SNVS_HPSR_BI_MASK
DECL|SNVS_HPSR_BI_SHIFT|macro|SNVS_HPSR_BI_SHIFT
DECL|SNVS_HPSR_BI|macro|SNVS_HPSR_BI
DECL|SNVS_HPSR_BTN_MASK|macro|SNVS_HPSR_BTN_MASK
DECL|SNVS_HPSR_BTN_SHIFT|macro|SNVS_HPSR_BTN_SHIFT
DECL|SNVS_HPSR_BTN|macro|SNVS_HPSR_BTN
DECL|SNVS_HPSR_HPTA_MASK|macro|SNVS_HPSR_HPTA_MASK
DECL|SNVS_HPSR_HPTA_SHIFT|macro|SNVS_HPSR_HPTA_SHIFT
DECL|SNVS_HPSR_HPTA|macro|SNVS_HPSR_HPTA
DECL|SNVS_HPSR_LPDIS_MASK|macro|SNVS_HPSR_LPDIS_MASK
DECL|SNVS_HPSR_LPDIS_SHIFT|macro|SNVS_HPSR_LPDIS_SHIFT
DECL|SNVS_HPSR_LPDIS|macro|SNVS_HPSR_LPDIS
DECL|SNVS_HPSR_OTPMK_SYNDROME_MASK|macro|SNVS_HPSR_OTPMK_SYNDROME_MASK
DECL|SNVS_HPSR_OTPMK_SYNDROME_SHIFT|macro|SNVS_HPSR_OTPMK_SYNDROME_SHIFT
DECL|SNVS_HPSR_OTPMK_SYNDROME|macro|SNVS_HPSR_OTPMK_SYNDROME
DECL|SNVS_HPSR_OTPMK_ZERO_MASK|macro|SNVS_HPSR_OTPMK_ZERO_MASK
DECL|SNVS_HPSR_OTPMK_ZERO_SHIFT|macro|SNVS_HPSR_OTPMK_ZERO_SHIFT
DECL|SNVS_HPSR_OTPMK_ZERO|macro|SNVS_HPSR_OTPMK_ZERO
DECL|SNVS_HPSR_PI_MASK|macro|SNVS_HPSR_PI_MASK
DECL|SNVS_HPSR_PI_SHIFT|macro|SNVS_HPSR_PI_SHIFT
DECL|SNVS_HPSR_PI|macro|SNVS_HPSR_PI
DECL|SNVS_HPSR_SSM_STATE_MASK|macro|SNVS_HPSR_SSM_STATE_MASK
DECL|SNVS_HPSR_SSM_STATE_SHIFT|macro|SNVS_HPSR_SSM_STATE_SHIFT
DECL|SNVS_HPSR_SSM_STATE|macro|SNVS_HPSR_SSM_STATE
DECL|SNVS_HPSR_SYS_SECURE_BOOT_MASK|macro|SNVS_HPSR_SYS_SECURE_BOOT_MASK
DECL|SNVS_HPSR_SYS_SECURE_BOOT_SHIFT|macro|SNVS_HPSR_SYS_SECURE_BOOT_SHIFT
DECL|SNVS_HPSR_SYS_SECURE_BOOT|macro|SNVS_HPSR_SYS_SECURE_BOOT
DECL|SNVS_HPSR_SYS_SECURITY_CFG_MASK|macro|SNVS_HPSR_SYS_SECURITY_CFG_MASK
DECL|SNVS_HPSR_SYS_SECURITY_CFG_SHIFT|macro|SNVS_HPSR_SYS_SECURITY_CFG_SHIFT
DECL|SNVS_HPSR_SYS_SECURITY_CFG|macro|SNVS_HPSR_SYS_SECURITY_CFG
DECL|SNVS_HPSR_ZMK_ZERO_MASK|macro|SNVS_HPSR_ZMK_ZERO_MASK
DECL|SNVS_HPSR_ZMK_ZERO_SHIFT|macro|SNVS_HPSR_ZMK_ZERO_SHIFT
DECL|SNVS_HPSR_ZMK_ZERO|macro|SNVS_HPSR_ZMK_ZERO
DECL|SNVS_HPSVCR_LPSV_CFG_MASK|macro|SNVS_HPSVCR_LPSV_CFG_MASK
DECL|SNVS_HPSVCR_LPSV_CFG_SHIFT|macro|SNVS_HPSVCR_LPSV_CFG_SHIFT
DECL|SNVS_HPSVCR_LPSV_CFG|macro|SNVS_HPSVCR_LPSV_CFG
DECL|SNVS_HPSVCR_SV0_CFG_MASK|macro|SNVS_HPSVCR_SV0_CFG_MASK
DECL|SNVS_HPSVCR_SV0_CFG_SHIFT|macro|SNVS_HPSVCR_SV0_CFG_SHIFT
DECL|SNVS_HPSVCR_SV0_CFG|macro|SNVS_HPSVCR_SV0_CFG
DECL|SNVS_HPSVCR_SV1_CFG_MASK|macro|SNVS_HPSVCR_SV1_CFG_MASK
DECL|SNVS_HPSVCR_SV1_CFG_SHIFT|macro|SNVS_HPSVCR_SV1_CFG_SHIFT
DECL|SNVS_HPSVCR_SV1_CFG|macro|SNVS_HPSVCR_SV1_CFG
DECL|SNVS_HPSVCR_SV2_CFG_MASK|macro|SNVS_HPSVCR_SV2_CFG_MASK
DECL|SNVS_HPSVCR_SV2_CFG_SHIFT|macro|SNVS_HPSVCR_SV2_CFG_SHIFT
DECL|SNVS_HPSVCR_SV2_CFG|macro|SNVS_HPSVCR_SV2_CFG
DECL|SNVS_HPSVCR_SV3_CFG_MASK|macro|SNVS_HPSVCR_SV3_CFG_MASK
DECL|SNVS_HPSVCR_SV3_CFG_SHIFT|macro|SNVS_HPSVCR_SV3_CFG_SHIFT
DECL|SNVS_HPSVCR_SV3_CFG|macro|SNVS_HPSVCR_SV3_CFG
DECL|SNVS_HPSVCR_SV4_CFG_MASK|macro|SNVS_HPSVCR_SV4_CFG_MASK
DECL|SNVS_HPSVCR_SV4_CFG_SHIFT|macro|SNVS_HPSVCR_SV4_CFG_SHIFT
DECL|SNVS_HPSVCR_SV4_CFG|macro|SNVS_HPSVCR_SV4_CFG
DECL|SNVS_HPSVCR_SV5_CFG_MASK|macro|SNVS_HPSVCR_SV5_CFG_MASK
DECL|SNVS_HPSVCR_SV5_CFG_SHIFT|macro|SNVS_HPSVCR_SV5_CFG_SHIFT
DECL|SNVS_HPSVCR_SV5_CFG|macro|SNVS_HPSVCR_SV5_CFG
DECL|SNVS_HPSVSR_LP_SEC_VIO_MASK|macro|SNVS_HPSVSR_LP_SEC_VIO_MASK
DECL|SNVS_HPSVSR_LP_SEC_VIO_SHIFT|macro|SNVS_HPSVSR_LP_SEC_VIO_SHIFT
DECL|SNVS_HPSVSR_LP_SEC_VIO|macro|SNVS_HPSVSR_LP_SEC_VIO
DECL|SNVS_HPSVSR_SV0_MASK|macro|SNVS_HPSVSR_SV0_MASK
DECL|SNVS_HPSVSR_SV0_SHIFT|macro|SNVS_HPSVSR_SV0_SHIFT
DECL|SNVS_HPSVSR_SV0|macro|SNVS_HPSVSR_SV0
DECL|SNVS_HPSVSR_SV1_MASK|macro|SNVS_HPSVSR_SV1_MASK
DECL|SNVS_HPSVSR_SV1_SHIFT|macro|SNVS_HPSVSR_SV1_SHIFT
DECL|SNVS_HPSVSR_SV1|macro|SNVS_HPSVSR_SV1
DECL|SNVS_HPSVSR_SV2_MASK|macro|SNVS_HPSVSR_SV2_MASK
DECL|SNVS_HPSVSR_SV2_SHIFT|macro|SNVS_HPSVSR_SV2_SHIFT
DECL|SNVS_HPSVSR_SV2|macro|SNVS_HPSVSR_SV2
DECL|SNVS_HPSVSR_SV3_MASK|macro|SNVS_HPSVSR_SV3_MASK
DECL|SNVS_HPSVSR_SV3_SHIFT|macro|SNVS_HPSVSR_SV3_SHIFT
DECL|SNVS_HPSVSR_SV3|macro|SNVS_HPSVSR_SV3
DECL|SNVS_HPSVSR_SV4_MASK|macro|SNVS_HPSVSR_SV4_MASK
DECL|SNVS_HPSVSR_SV4_SHIFT|macro|SNVS_HPSVSR_SV4_SHIFT
DECL|SNVS_HPSVSR_SV4|macro|SNVS_HPSVSR_SV4
DECL|SNVS_HPSVSR_SV5_MASK|macro|SNVS_HPSVSR_SV5_MASK
DECL|SNVS_HPSVSR_SV5_SHIFT|macro|SNVS_HPSVSR_SV5_SHIFT
DECL|SNVS_HPSVSR_SV5|macro|SNVS_HPSVSR_SV5
DECL|SNVS_HPSVSR_SW_FSV_MASK|macro|SNVS_HPSVSR_SW_FSV_MASK
DECL|SNVS_HPSVSR_SW_FSV_SHIFT|macro|SNVS_HPSVSR_SW_FSV_SHIFT
DECL|SNVS_HPSVSR_SW_FSV|macro|SNVS_HPSVSR_SW_FSV
DECL|SNVS_HPSVSR_SW_LPSV_MASK|macro|SNVS_HPSVSR_SW_LPSV_MASK
DECL|SNVS_HPSVSR_SW_LPSV_SHIFT|macro|SNVS_HPSVSR_SW_LPSV_SHIFT
DECL|SNVS_HPSVSR_SW_LPSV|macro|SNVS_HPSVSR_SW_LPSV
DECL|SNVS_HPSVSR_SW_SV_MASK|macro|SNVS_HPSVSR_SW_SV_MASK
DECL|SNVS_HPSVSR_SW_SV_SHIFT|macro|SNVS_HPSVSR_SW_SV_SHIFT
DECL|SNVS_HPSVSR_SW_SV|macro|SNVS_HPSVSR_SW_SV
DECL|SNVS_HPSVSR_ZMK_ECC_FAIL_MASK|macro|SNVS_HPSVSR_ZMK_ECC_FAIL_MASK
DECL|SNVS_HPSVSR_ZMK_ECC_FAIL_SHIFT|macro|SNVS_HPSVSR_ZMK_ECC_FAIL_SHIFT
DECL|SNVS_HPSVSR_ZMK_ECC_FAIL|macro|SNVS_HPSVSR_ZMK_ECC_FAIL
DECL|SNVS_HPSVSR_ZMK_SYNDROME_MASK|macro|SNVS_HPSVSR_ZMK_SYNDROME_MASK
DECL|SNVS_HPSVSR_ZMK_SYNDROME_SHIFT|macro|SNVS_HPSVSR_ZMK_SYNDROME_SHIFT
DECL|SNVS_HPSVSR_ZMK_SYNDROME|macro|SNVS_HPSVSR_ZMK_SYNDROME
DECL|SNVS_HPTALR_HPTA_LS_MASK|macro|SNVS_HPTALR_HPTA_LS_MASK
DECL|SNVS_HPTALR_HPTA_LS_SHIFT|macro|SNVS_HPTALR_HPTA_LS_SHIFT
DECL|SNVS_HPTALR_HPTA_LS|macro|SNVS_HPTALR_HPTA_LS
DECL|SNVS_HPTAMR_HPTA_MS_MASK|macro|SNVS_HPTAMR_HPTA_MS_MASK
DECL|SNVS_HPTAMR_HPTA_MS_SHIFT|macro|SNVS_HPTAMR_HPTA_MS_SHIFT
DECL|SNVS_HPTAMR_HPTA_MS|macro|SNVS_HPTAMR_HPTA_MS
DECL|SNVS_HPVIDR1_IP_ID_MASK|macro|SNVS_HPVIDR1_IP_ID_MASK
DECL|SNVS_HPVIDR1_IP_ID_SHIFT|macro|SNVS_HPVIDR1_IP_ID_SHIFT
DECL|SNVS_HPVIDR1_IP_ID|macro|SNVS_HPVIDR1_IP_ID
DECL|SNVS_HPVIDR1_MAJOR_REV_MASK|macro|SNVS_HPVIDR1_MAJOR_REV_MASK
DECL|SNVS_HPVIDR1_MAJOR_REV_SHIFT|macro|SNVS_HPVIDR1_MAJOR_REV_SHIFT
DECL|SNVS_HPVIDR1_MAJOR_REV|macro|SNVS_HPVIDR1_MAJOR_REV
DECL|SNVS_HPVIDR1_MINOR_REV_MASK|macro|SNVS_HPVIDR1_MINOR_REV_MASK
DECL|SNVS_HPVIDR1_MINOR_REV_SHIFT|macro|SNVS_HPVIDR1_MINOR_REV_SHIFT
DECL|SNVS_HPVIDR1_MINOR_REV|macro|SNVS_HPVIDR1_MINOR_REV
DECL|SNVS_HPVIDR2_CONFIG_OPT_MASK|macro|SNVS_HPVIDR2_CONFIG_OPT_MASK
DECL|SNVS_HPVIDR2_CONFIG_OPT_SHIFT|macro|SNVS_HPVIDR2_CONFIG_OPT_SHIFT
DECL|SNVS_HPVIDR2_CONFIG_OPT|macro|SNVS_HPVIDR2_CONFIG_OPT
DECL|SNVS_HPVIDR2_ECO_REV_MASK|macro|SNVS_HPVIDR2_ECO_REV_MASK
DECL|SNVS_HPVIDR2_ECO_REV_SHIFT|macro|SNVS_HPVIDR2_ECO_REV_SHIFT
DECL|SNVS_HPVIDR2_ECO_REV|macro|SNVS_HPVIDR2_ECO_REV
DECL|SNVS_HPVIDR2_INTG_OPT_MASK|macro|SNVS_HPVIDR2_INTG_OPT_MASK
DECL|SNVS_HPVIDR2_INTG_OPT_SHIFT|macro|SNVS_HPVIDR2_INTG_OPT_SHIFT
DECL|SNVS_HPVIDR2_INTG_OPT|macro|SNVS_HPVIDR2_INTG_OPT
DECL|SNVS_HPVIDR2_IP_ERA_MASK|macro|SNVS_HPVIDR2_IP_ERA_MASK
DECL|SNVS_HPVIDR2_IP_ERA_SHIFT|macro|SNVS_HPVIDR2_IP_ERA_SHIFT
DECL|SNVS_HPVIDR2_IP_ERA|macro|SNVS_HPVIDR2_IP_ERA
DECL|SNVS_HP_WRAPPER_IRQn|enumerator|SNVS_HP_WRAPPER_IRQn = 46, /**< SRTC Consolidated Interrupt. Non TZ */
DECL|SNVS_HP_WRAPPER_TZ_IRQn|enumerator|SNVS_HP_WRAPPER_TZ_IRQn = 47, /**< SRTC Security Interrupt. TZ */
DECL|SNVS_IRQS|macro|SNVS_IRQS
DECL|SNVS_LPCR_BTN_PRESS_TIME_MASK|macro|SNVS_LPCR_BTN_PRESS_TIME_MASK
DECL|SNVS_LPCR_BTN_PRESS_TIME_SHIFT|macro|SNVS_LPCR_BTN_PRESS_TIME_SHIFT
DECL|SNVS_LPCR_BTN_PRESS_TIME|macro|SNVS_LPCR_BTN_PRESS_TIME
DECL|SNVS_LPCR_DEBOUNCE_MASK|macro|SNVS_LPCR_DEBOUNCE_MASK
DECL|SNVS_LPCR_DEBOUNCE_SHIFT|macro|SNVS_LPCR_DEBOUNCE_SHIFT
DECL|SNVS_LPCR_DEBOUNCE|macro|SNVS_LPCR_DEBOUNCE
DECL|SNVS_LPCR_DP_EN_MASK|macro|SNVS_LPCR_DP_EN_MASK
DECL|SNVS_LPCR_DP_EN_SHIFT|macro|SNVS_LPCR_DP_EN_SHIFT
DECL|SNVS_LPCR_DP_EN|macro|SNVS_LPCR_DP_EN
DECL|SNVS_LPCR_GPR_Z_DIS_MASK|macro|SNVS_LPCR_GPR_Z_DIS_MASK
DECL|SNVS_LPCR_GPR_Z_DIS_SHIFT|macro|SNVS_LPCR_GPR_Z_DIS_SHIFT
DECL|SNVS_LPCR_GPR_Z_DIS|macro|SNVS_LPCR_GPR_Z_DIS
DECL|SNVS_LPCR_LPCALB_EN_MASK|macro|SNVS_LPCR_LPCALB_EN_MASK
DECL|SNVS_LPCR_LPCALB_EN_SHIFT|macro|SNVS_LPCR_LPCALB_EN_SHIFT
DECL|SNVS_LPCR_LPCALB_EN|macro|SNVS_LPCR_LPCALB_EN
DECL|SNVS_LPCR_LPCALB_VAL_MASK|macro|SNVS_LPCR_LPCALB_VAL_MASK
DECL|SNVS_LPCR_LPCALB_VAL_SHIFT|macro|SNVS_LPCR_LPCALB_VAL_SHIFT
DECL|SNVS_LPCR_LPCALB_VAL|macro|SNVS_LPCR_LPCALB_VAL
DECL|SNVS_LPCR_LPTA_EN_MASK|macro|SNVS_LPCR_LPTA_EN_MASK
DECL|SNVS_LPCR_LPTA_EN_SHIFT|macro|SNVS_LPCR_LPTA_EN_SHIFT
DECL|SNVS_LPCR_LPTA_EN|macro|SNVS_LPCR_LPTA_EN
DECL|SNVS_LPCR_LPWUI_EN_MASK|macro|SNVS_LPCR_LPWUI_EN_MASK
DECL|SNVS_LPCR_LPWUI_EN_SHIFT|macro|SNVS_LPCR_LPWUI_EN_SHIFT
DECL|SNVS_LPCR_LPWUI_EN|macro|SNVS_LPCR_LPWUI_EN
DECL|SNVS_LPCR_MC_ENV_MASK|macro|SNVS_LPCR_MC_ENV_MASK
DECL|SNVS_LPCR_MC_ENV_SHIFT|macro|SNVS_LPCR_MC_ENV_SHIFT
DECL|SNVS_LPCR_MC_ENV|macro|SNVS_LPCR_MC_ENV
DECL|SNVS_LPCR_ON_TIME_MASK|macro|SNVS_LPCR_ON_TIME_MASK
DECL|SNVS_LPCR_ON_TIME_SHIFT|macro|SNVS_LPCR_ON_TIME_SHIFT
DECL|SNVS_LPCR_ON_TIME|macro|SNVS_LPCR_ON_TIME
DECL|SNVS_LPCR_PK_EN_MASK|macro|SNVS_LPCR_PK_EN_MASK
DECL|SNVS_LPCR_PK_EN_SHIFT|macro|SNVS_LPCR_PK_EN_SHIFT
DECL|SNVS_LPCR_PK_EN|macro|SNVS_LPCR_PK_EN
DECL|SNVS_LPCR_PK_OVERRIDE_MASK|macro|SNVS_LPCR_PK_OVERRIDE_MASK
DECL|SNVS_LPCR_PK_OVERRIDE_SHIFT|macro|SNVS_LPCR_PK_OVERRIDE_SHIFT
DECL|SNVS_LPCR_PK_OVERRIDE|macro|SNVS_LPCR_PK_OVERRIDE
DECL|SNVS_LPCR_PWR_GLITCH_EN_MASK|macro|SNVS_LPCR_PWR_GLITCH_EN_MASK
DECL|SNVS_LPCR_PWR_GLITCH_EN_SHIFT|macro|SNVS_LPCR_PWR_GLITCH_EN_SHIFT
DECL|SNVS_LPCR_PWR_GLITCH_EN|macro|SNVS_LPCR_PWR_GLITCH_EN
DECL|SNVS_LPCR_SRTC_ENV_MASK|macro|SNVS_LPCR_SRTC_ENV_MASK
DECL|SNVS_LPCR_SRTC_ENV_SHIFT|macro|SNVS_LPCR_SRTC_ENV_SHIFT
DECL|SNVS_LPCR_SRTC_ENV|macro|SNVS_LPCR_SRTC_ENV
DECL|SNVS_LPCR_SRTC_INV_EN_MASK|macro|SNVS_LPCR_SRTC_INV_EN_MASK
DECL|SNVS_LPCR_SRTC_INV_EN_SHIFT|macro|SNVS_LPCR_SRTC_INV_EN_SHIFT
DECL|SNVS_LPCR_SRTC_INV_EN|macro|SNVS_LPCR_SRTC_INV_EN
DECL|SNVS_LPCR_TOP_MASK|macro|SNVS_LPCR_TOP_MASK
DECL|SNVS_LPCR_TOP_SHIFT|macro|SNVS_LPCR_TOP_SHIFT
DECL|SNVS_LPCR_TOP|macro|SNVS_LPCR_TOP
DECL|SNVS_LPGPR0_LEGACY_ALIAS_GPR_MASK|macro|SNVS_LPGPR0_LEGACY_ALIAS_GPR_MASK
DECL|SNVS_LPGPR0_LEGACY_ALIAS_GPR_SHIFT|macro|SNVS_LPGPR0_LEGACY_ALIAS_GPR_SHIFT
DECL|SNVS_LPGPR0_LEGACY_ALIAS_GPR|macro|SNVS_LPGPR0_LEGACY_ALIAS_GPR
DECL|SNVS_LPGPR_ALIAS_COUNT|macro|SNVS_LPGPR_ALIAS_COUNT
DECL|SNVS_LPGPR_ALIAS_GPR_MASK|macro|SNVS_LPGPR_ALIAS_GPR_MASK
DECL|SNVS_LPGPR_ALIAS_GPR_SHIFT|macro|SNVS_LPGPR_ALIAS_GPR_SHIFT
DECL|SNVS_LPGPR_ALIAS_GPR|macro|SNVS_LPGPR_ALIAS_GPR
DECL|SNVS_LPGPR_COUNT|macro|SNVS_LPGPR_COUNT
DECL|SNVS_LPGPR_GPR_MASK|macro|SNVS_LPGPR_GPR_MASK
DECL|SNVS_LPGPR_GPR_SHIFT|macro|SNVS_LPGPR_GPR_SHIFT
DECL|SNVS_LPGPR_GPR|macro|SNVS_LPGPR_GPR
DECL|SNVS_LPLR_GPR_HL_MASK|macro|SNVS_LPLR_GPR_HL_MASK
DECL|SNVS_LPLR_GPR_HL_SHIFT|macro|SNVS_LPLR_GPR_HL_SHIFT
DECL|SNVS_LPLR_GPR_HL|macro|SNVS_LPLR_GPR_HL
DECL|SNVS_LPLR_LPCALB_HL_MASK|macro|SNVS_LPLR_LPCALB_HL_MASK
DECL|SNVS_LPLR_LPCALB_HL_SHIFT|macro|SNVS_LPLR_LPCALB_HL_SHIFT
DECL|SNVS_LPLR_LPCALB_HL|macro|SNVS_LPLR_LPCALB_HL
DECL|SNVS_LPLR_LPSVCR_HL_MASK|macro|SNVS_LPLR_LPSVCR_HL_MASK
DECL|SNVS_LPLR_LPSVCR_HL_SHIFT|macro|SNVS_LPLR_LPSVCR_HL_SHIFT
DECL|SNVS_LPLR_LPSVCR_HL|macro|SNVS_LPLR_LPSVCR_HL
DECL|SNVS_LPLR_LPTDCR_HL_MASK|macro|SNVS_LPLR_LPTDCR_HL_MASK
DECL|SNVS_LPLR_LPTDCR_HL_SHIFT|macro|SNVS_LPLR_LPTDCR_HL_SHIFT
DECL|SNVS_LPLR_LPTDCR_HL|macro|SNVS_LPLR_LPTDCR_HL
DECL|SNVS_LPLR_MC_HL_MASK|macro|SNVS_LPLR_MC_HL_MASK
DECL|SNVS_LPLR_MC_HL_SHIFT|macro|SNVS_LPLR_MC_HL_SHIFT
DECL|SNVS_LPLR_MC_HL|macro|SNVS_LPLR_MC_HL
DECL|SNVS_LPLR_MKS_HL_MASK|macro|SNVS_LPLR_MKS_HL_MASK
DECL|SNVS_LPLR_MKS_HL_SHIFT|macro|SNVS_LPLR_MKS_HL_SHIFT
DECL|SNVS_LPLR_MKS_HL|macro|SNVS_LPLR_MKS_HL
DECL|SNVS_LPLR_SRTC_HL_MASK|macro|SNVS_LPLR_SRTC_HL_MASK
DECL|SNVS_LPLR_SRTC_HL_SHIFT|macro|SNVS_LPLR_SRTC_HL_SHIFT
DECL|SNVS_LPLR_SRTC_HL|macro|SNVS_LPLR_SRTC_HL
DECL|SNVS_LPLR_ZMK_RHL_MASK|macro|SNVS_LPLR_ZMK_RHL_MASK
DECL|SNVS_LPLR_ZMK_RHL_SHIFT|macro|SNVS_LPLR_ZMK_RHL_SHIFT
DECL|SNVS_LPLR_ZMK_RHL|macro|SNVS_LPLR_ZMK_RHL
DECL|SNVS_LPLR_ZMK_WHL_MASK|macro|SNVS_LPLR_ZMK_WHL_MASK
DECL|SNVS_LPLR_ZMK_WHL_SHIFT|macro|SNVS_LPLR_ZMK_WHL_SHIFT
DECL|SNVS_LPLR_ZMK_WHL|macro|SNVS_LPLR_ZMK_WHL
DECL|SNVS_LPMKCR_MASTER_KEY_SEL_MASK|macro|SNVS_LPMKCR_MASTER_KEY_SEL_MASK
DECL|SNVS_LPMKCR_MASTER_KEY_SEL_SHIFT|macro|SNVS_LPMKCR_MASTER_KEY_SEL_SHIFT
DECL|SNVS_LPMKCR_MASTER_KEY_SEL|macro|SNVS_LPMKCR_MASTER_KEY_SEL
DECL|SNVS_LPMKCR_ZMK_ECC_EN_MASK|macro|SNVS_LPMKCR_ZMK_ECC_EN_MASK
DECL|SNVS_LPMKCR_ZMK_ECC_EN_SHIFT|macro|SNVS_LPMKCR_ZMK_ECC_EN_SHIFT
DECL|SNVS_LPMKCR_ZMK_ECC_EN|macro|SNVS_LPMKCR_ZMK_ECC_EN
DECL|SNVS_LPMKCR_ZMK_ECC_VALUE_MASK|macro|SNVS_LPMKCR_ZMK_ECC_VALUE_MASK
DECL|SNVS_LPMKCR_ZMK_ECC_VALUE_SHIFT|macro|SNVS_LPMKCR_ZMK_ECC_VALUE_SHIFT
DECL|SNVS_LPMKCR_ZMK_ECC_VALUE|macro|SNVS_LPMKCR_ZMK_ECC_VALUE
DECL|SNVS_LPMKCR_ZMK_HWP_MASK|macro|SNVS_LPMKCR_ZMK_HWP_MASK
DECL|SNVS_LPMKCR_ZMK_HWP_SHIFT|macro|SNVS_LPMKCR_ZMK_HWP_SHIFT
DECL|SNVS_LPMKCR_ZMK_HWP|macro|SNVS_LPMKCR_ZMK_HWP
DECL|SNVS_LPMKCR_ZMK_VAL_MASK|macro|SNVS_LPMKCR_ZMK_VAL_MASK
DECL|SNVS_LPMKCR_ZMK_VAL_SHIFT|macro|SNVS_LPMKCR_ZMK_VAL_SHIFT
DECL|SNVS_LPMKCR_ZMK_VAL|macro|SNVS_LPMKCR_ZMK_VAL
DECL|SNVS_LPPGDR_PGD_MASK|macro|SNVS_LPPGDR_PGD_MASK
DECL|SNVS_LPPGDR_PGD_SHIFT|macro|SNVS_LPPGDR_PGD_SHIFT
DECL|SNVS_LPPGDR_PGD|macro|SNVS_LPPGDR_PGD
DECL|SNVS_LPSMCLR_MON_COUNTER_MASK|macro|SNVS_LPSMCLR_MON_COUNTER_MASK
DECL|SNVS_LPSMCLR_MON_COUNTER_SHIFT|macro|SNVS_LPSMCLR_MON_COUNTER_SHIFT
DECL|SNVS_LPSMCLR_MON_COUNTER|macro|SNVS_LPSMCLR_MON_COUNTER
DECL|SNVS_LPSMCMR_MC_ERA_BITS_MASK|macro|SNVS_LPSMCMR_MC_ERA_BITS_MASK
DECL|SNVS_LPSMCMR_MC_ERA_BITS_SHIFT|macro|SNVS_LPSMCMR_MC_ERA_BITS_SHIFT
DECL|SNVS_LPSMCMR_MC_ERA_BITS|macro|SNVS_LPSMCMR_MC_ERA_BITS
DECL|SNVS_LPSMCMR_MON_COUNTER_MASK|macro|SNVS_LPSMCMR_MON_COUNTER_MASK
DECL|SNVS_LPSMCMR_MON_COUNTER_SHIFT|macro|SNVS_LPSMCMR_MON_COUNTER_SHIFT
DECL|SNVS_LPSMCMR_MON_COUNTER|macro|SNVS_LPSMCMR_MON_COUNTER
DECL|SNVS_LPSRTCLR_SRTC_MASK|macro|SNVS_LPSRTCLR_SRTC_MASK
DECL|SNVS_LPSRTCLR_SRTC_SHIFT|macro|SNVS_LPSRTCLR_SRTC_SHIFT
DECL|SNVS_LPSRTCLR_SRTC|macro|SNVS_LPSRTCLR_SRTC
DECL|SNVS_LPSRTCMR_SRTC_MASK|macro|SNVS_LPSRTCMR_SRTC_MASK
DECL|SNVS_LPSRTCMR_SRTC_SHIFT|macro|SNVS_LPSRTCMR_SRTC_SHIFT
DECL|SNVS_LPSRTCMR_SRTC|macro|SNVS_LPSRTCMR_SRTC
DECL|SNVS_LPSR_EO_MASK|macro|SNVS_LPSR_EO_MASK
DECL|SNVS_LPSR_EO_SHIFT|macro|SNVS_LPSR_EO_SHIFT
DECL|SNVS_LPSR_EO|macro|SNVS_LPSR_EO
DECL|SNVS_LPSR_ESVD_MASK|macro|SNVS_LPSR_ESVD_MASK
DECL|SNVS_LPSR_ESVD_SHIFT|macro|SNVS_LPSR_ESVD_SHIFT
DECL|SNVS_LPSR_ESVD|macro|SNVS_LPSR_ESVD
DECL|SNVS_LPSR_ET1D_MASK|macro|SNVS_LPSR_ET1D_MASK
DECL|SNVS_LPSR_ET1D_SHIFT|macro|SNVS_LPSR_ET1D_SHIFT
DECL|SNVS_LPSR_ET1D|macro|SNVS_LPSR_ET1D
DECL|SNVS_LPSR_LPNS_MASK|macro|SNVS_LPSR_LPNS_MASK
DECL|SNVS_LPSR_LPNS_SHIFT|macro|SNVS_LPSR_LPNS_SHIFT
DECL|SNVS_LPSR_LPNS|macro|SNVS_LPSR_LPNS
DECL|SNVS_LPSR_LPS_MASK|macro|SNVS_LPSR_LPS_MASK
DECL|SNVS_LPSR_LPS_SHIFT|macro|SNVS_LPSR_LPS_SHIFT
DECL|SNVS_LPSR_LPS|macro|SNVS_LPSR_LPS
DECL|SNVS_LPSR_LPTA_MASK|macro|SNVS_LPSR_LPTA_MASK
DECL|SNVS_LPSR_LPTA_SHIFT|macro|SNVS_LPSR_LPTA_SHIFT
DECL|SNVS_LPSR_LPTA|macro|SNVS_LPSR_LPTA
DECL|SNVS_LPSR_MCR_MASK|macro|SNVS_LPSR_MCR_MASK
DECL|SNVS_LPSR_MCR_SHIFT|macro|SNVS_LPSR_MCR_SHIFT
DECL|SNVS_LPSR_MCR|macro|SNVS_LPSR_MCR
DECL|SNVS_LPSR_PGD_MASK|macro|SNVS_LPSR_PGD_MASK
DECL|SNVS_LPSR_PGD_SHIFT|macro|SNVS_LPSR_PGD_SHIFT
DECL|SNVS_LPSR_PGD|macro|SNVS_LPSR_PGD
DECL|SNVS_LPSR_SED_MASK|macro|SNVS_LPSR_SED_MASK
DECL|SNVS_LPSR_SED_SHIFT|macro|SNVS_LPSR_SED_SHIFT
DECL|SNVS_LPSR_SED|macro|SNVS_LPSR_SED
DECL|SNVS_LPSR_SPO_MASK|macro|SNVS_LPSR_SPO_MASK
DECL|SNVS_LPSR_SPO_SHIFT|macro|SNVS_LPSR_SPO_SHIFT
DECL|SNVS_LPSR_SPO|macro|SNVS_LPSR_SPO
DECL|SNVS_LPSR_SRTCR_MASK|macro|SNVS_LPSR_SRTCR_MASK
DECL|SNVS_LPSR_SRTCR_SHIFT|macro|SNVS_LPSR_SRTCR_SHIFT
DECL|SNVS_LPSR_SRTCR|macro|SNVS_LPSR_SRTCR
DECL|SNVS_LPSVCR_SV0_EN_MASK|macro|SNVS_LPSVCR_SV0_EN_MASK
DECL|SNVS_LPSVCR_SV0_EN_SHIFT|macro|SNVS_LPSVCR_SV0_EN_SHIFT
DECL|SNVS_LPSVCR_SV0_EN|macro|SNVS_LPSVCR_SV0_EN
DECL|SNVS_LPSVCR_SV1_EN_MASK|macro|SNVS_LPSVCR_SV1_EN_MASK
DECL|SNVS_LPSVCR_SV1_EN_SHIFT|macro|SNVS_LPSVCR_SV1_EN_SHIFT
DECL|SNVS_LPSVCR_SV1_EN|macro|SNVS_LPSVCR_SV1_EN
DECL|SNVS_LPSVCR_SV2_EN_MASK|macro|SNVS_LPSVCR_SV2_EN_MASK
DECL|SNVS_LPSVCR_SV2_EN_SHIFT|macro|SNVS_LPSVCR_SV2_EN_SHIFT
DECL|SNVS_LPSVCR_SV2_EN|macro|SNVS_LPSVCR_SV2_EN
DECL|SNVS_LPSVCR_SV3_EN_MASK|macro|SNVS_LPSVCR_SV3_EN_MASK
DECL|SNVS_LPSVCR_SV3_EN_SHIFT|macro|SNVS_LPSVCR_SV3_EN_SHIFT
DECL|SNVS_LPSVCR_SV3_EN|macro|SNVS_LPSVCR_SV3_EN
DECL|SNVS_LPSVCR_SV4_EN_MASK|macro|SNVS_LPSVCR_SV4_EN_MASK
DECL|SNVS_LPSVCR_SV4_EN_SHIFT|macro|SNVS_LPSVCR_SV4_EN_SHIFT
DECL|SNVS_LPSVCR_SV4_EN|macro|SNVS_LPSVCR_SV4_EN
DECL|SNVS_LPSVCR_SV5_EN_MASK|macro|SNVS_LPSVCR_SV5_EN_MASK
DECL|SNVS_LPSVCR_SV5_EN_SHIFT|macro|SNVS_LPSVCR_SV5_EN_SHIFT
DECL|SNVS_LPSVCR_SV5_EN|macro|SNVS_LPSVCR_SV5_EN
DECL|SNVS_LPTAR_LPTA_MASK|macro|SNVS_LPTAR_LPTA_MASK
DECL|SNVS_LPTAR_LPTA_SHIFT|macro|SNVS_LPTAR_LPTA_SHIFT
DECL|SNVS_LPTAR_LPTA|macro|SNVS_LPTAR_LPTA
DECL|SNVS_LPTDCR_ET1P_MASK|macro|SNVS_LPTDCR_ET1P_MASK
DECL|SNVS_LPTDCR_ET1P_SHIFT|macro|SNVS_LPTDCR_ET1P_SHIFT
DECL|SNVS_LPTDCR_ET1P|macro|SNVS_LPTDCR_ET1P
DECL|SNVS_LPTDCR_ET1_EN_MASK|macro|SNVS_LPTDCR_ET1_EN_MASK
DECL|SNVS_LPTDCR_ET1_EN_SHIFT|macro|SNVS_LPTDCR_ET1_EN_SHIFT
DECL|SNVS_LPTDCR_ET1_EN|macro|SNVS_LPTDCR_ET1_EN
DECL|SNVS_LPTDCR_MCR_EN_MASK|macro|SNVS_LPTDCR_MCR_EN_MASK
DECL|SNVS_LPTDCR_MCR_EN_SHIFT|macro|SNVS_LPTDCR_MCR_EN_SHIFT
DECL|SNVS_LPTDCR_MCR_EN|macro|SNVS_LPTDCR_MCR_EN
DECL|SNVS_LPTDCR_OSCB_MASK|macro|SNVS_LPTDCR_OSCB_MASK
DECL|SNVS_LPTDCR_OSCB_SHIFT|macro|SNVS_LPTDCR_OSCB_SHIFT
DECL|SNVS_LPTDCR_OSCB|macro|SNVS_LPTDCR_OSCB
DECL|SNVS_LPTDCR_PFD_OBSERV_MASK|macro|SNVS_LPTDCR_PFD_OBSERV_MASK
DECL|SNVS_LPTDCR_PFD_OBSERV_SHIFT|macro|SNVS_LPTDCR_PFD_OBSERV_SHIFT
DECL|SNVS_LPTDCR_PFD_OBSERV|macro|SNVS_LPTDCR_PFD_OBSERV
DECL|SNVS_LPTDCR_POR_OBSERV_MASK|macro|SNVS_LPTDCR_POR_OBSERV_MASK
DECL|SNVS_LPTDCR_POR_OBSERV_SHIFT|macro|SNVS_LPTDCR_POR_OBSERV_SHIFT
DECL|SNVS_LPTDCR_POR_OBSERV|macro|SNVS_LPTDCR_POR_OBSERV
DECL|SNVS_LPTDCR_SRTCR_EN_MASK|macro|SNVS_LPTDCR_SRTCR_EN_MASK
DECL|SNVS_LPTDCR_SRTCR_EN_SHIFT|macro|SNVS_LPTDCR_SRTCR_EN_SHIFT
DECL|SNVS_LPTDCR_SRTCR_EN|macro|SNVS_LPTDCR_SRTCR_EN
DECL|SNVS_LPZMKR_COUNT|macro|SNVS_LPZMKR_COUNT
DECL|SNVS_LPZMKR_ZMK_MASK|macro|SNVS_LPZMKR_ZMK_MASK
DECL|SNVS_LPZMKR_ZMK_SHIFT|macro|SNVS_LPZMKR_ZMK_SHIFT
DECL|SNVS_LPZMKR_ZMK|macro|SNVS_LPZMKR_ZMK
DECL|SNVS_LP_WRAPPER_IRQn|enumerator|SNVS_LP_WRAPPER_IRQn = 48, /**< ON-OFF button press shorter than 5 secs (pulse event) */
DECL|SNVS_SECURITY_IRQS|macro|SNVS_SECURITY_IRQS
DECL|SNVS_Type|typedef|} SNVS_Type;
DECL|SNVS|macro|SNVS
DECL|SOFF|member|__IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
DECL|SPDIF_BASE_ADDRS|macro|SPDIF_BASE_ADDRS
DECL|SPDIF_BASE_PTRS|macro|SPDIF_BASE_PTRS
DECL|SPDIF_BASE|macro|SPDIF_BASE
DECL|SPDIF_IRQS|macro|SPDIF_IRQS
DECL|SPDIF_IRQn|enumerator|SPDIF_IRQn = 60, /**< SPDIF interrupt */
DECL|SPDIF_SCR_DMA_RX_EN_MASK|macro|SPDIF_SCR_DMA_RX_EN_MASK
DECL|SPDIF_SCR_DMA_RX_EN_SHIFT|macro|SPDIF_SCR_DMA_RX_EN_SHIFT
DECL|SPDIF_SCR_DMA_RX_EN|macro|SPDIF_SCR_DMA_RX_EN
DECL|SPDIF_SCR_DMA_TX_EN_MASK|macro|SPDIF_SCR_DMA_TX_EN_MASK
DECL|SPDIF_SCR_DMA_TX_EN_SHIFT|macro|SPDIF_SCR_DMA_TX_EN_SHIFT
DECL|SPDIF_SCR_DMA_TX_EN|macro|SPDIF_SCR_DMA_TX_EN
DECL|SPDIF_SCR_LOW_POWER_MASK|macro|SPDIF_SCR_LOW_POWER_MASK
DECL|SPDIF_SCR_LOW_POWER_SHIFT|macro|SPDIF_SCR_LOW_POWER_SHIFT
DECL|SPDIF_SCR_LOW_POWER|macro|SPDIF_SCR_LOW_POWER
DECL|SPDIF_SCR_RXAUTOSYNC_MASK|macro|SPDIF_SCR_RXAUTOSYNC_MASK
DECL|SPDIF_SCR_RXAUTOSYNC_SHIFT|macro|SPDIF_SCR_RXAUTOSYNC_SHIFT
DECL|SPDIF_SCR_RXAUTOSYNC|macro|SPDIF_SCR_RXAUTOSYNC
DECL|SPDIF_SCR_RXFIFOFULL_SEL_MASK|macro|SPDIF_SCR_RXFIFOFULL_SEL_MASK
DECL|SPDIF_SCR_RXFIFOFULL_SEL_SHIFT|macro|SPDIF_SCR_RXFIFOFULL_SEL_SHIFT
DECL|SPDIF_SCR_RXFIFOFULL_SEL|macro|SPDIF_SCR_RXFIFOFULL_SEL
DECL|SPDIF_SCR_RXFIFO_CTRL_MASK|macro|SPDIF_SCR_RXFIFO_CTRL_MASK
DECL|SPDIF_SCR_RXFIFO_CTRL_SHIFT|macro|SPDIF_SCR_RXFIFO_CTRL_SHIFT
DECL|SPDIF_SCR_RXFIFO_CTRL|macro|SPDIF_SCR_RXFIFO_CTRL
DECL|SPDIF_SCR_RXFIFO_OFF_ON_MASK|macro|SPDIF_SCR_RXFIFO_OFF_ON_MASK
DECL|SPDIF_SCR_RXFIFO_OFF_ON_SHIFT|macro|SPDIF_SCR_RXFIFO_OFF_ON_SHIFT
DECL|SPDIF_SCR_RXFIFO_OFF_ON|macro|SPDIF_SCR_RXFIFO_OFF_ON
DECL|SPDIF_SCR_RXFIFO_RST_MASK|macro|SPDIF_SCR_RXFIFO_RST_MASK
DECL|SPDIF_SCR_RXFIFO_RST_SHIFT|macro|SPDIF_SCR_RXFIFO_RST_SHIFT
DECL|SPDIF_SCR_RXFIFO_RST|macro|SPDIF_SCR_RXFIFO_RST
DECL|SPDIF_SCR_SOFT_RESET_MASK|macro|SPDIF_SCR_SOFT_RESET_MASK
DECL|SPDIF_SCR_SOFT_RESET_SHIFT|macro|SPDIF_SCR_SOFT_RESET_SHIFT
DECL|SPDIF_SCR_SOFT_RESET|macro|SPDIF_SCR_SOFT_RESET
DECL|SPDIF_SCR_TXAUTOSYNC_MASK|macro|SPDIF_SCR_TXAUTOSYNC_MASK
DECL|SPDIF_SCR_TXAUTOSYNC_SHIFT|macro|SPDIF_SCR_TXAUTOSYNC_SHIFT
DECL|SPDIF_SCR_TXAUTOSYNC|macro|SPDIF_SCR_TXAUTOSYNC
DECL|SPDIF_SCR_TXFIFOEMPTY_SEL_MASK|macro|SPDIF_SCR_TXFIFOEMPTY_SEL_MASK
DECL|SPDIF_SCR_TXFIFOEMPTY_SEL_SHIFT|macro|SPDIF_SCR_TXFIFOEMPTY_SEL_SHIFT
DECL|SPDIF_SCR_TXFIFOEMPTY_SEL|macro|SPDIF_SCR_TXFIFOEMPTY_SEL
DECL|SPDIF_SCR_TXFIFO_CTRL_MASK|macro|SPDIF_SCR_TXFIFO_CTRL_MASK
DECL|SPDIF_SCR_TXFIFO_CTRL_SHIFT|macro|SPDIF_SCR_TXFIFO_CTRL_SHIFT
DECL|SPDIF_SCR_TXFIFO_CTRL|macro|SPDIF_SCR_TXFIFO_CTRL
DECL|SPDIF_SCR_TXSEL_MASK|macro|SPDIF_SCR_TXSEL_MASK
DECL|SPDIF_SCR_TXSEL_SHIFT|macro|SPDIF_SCR_TXSEL_SHIFT
DECL|SPDIF_SCR_TXSEL|macro|SPDIF_SCR_TXSEL
DECL|SPDIF_SCR_USRC_SEL_MASK|macro|SPDIF_SCR_USRC_SEL_MASK
DECL|SPDIF_SCR_USRC_SEL_SHIFT|macro|SPDIF_SCR_USRC_SEL_SHIFT
DECL|SPDIF_SCR_USRC_SEL|macro|SPDIF_SCR_USRC_SEL
DECL|SPDIF_SCR_VALCTRL_MASK|macro|SPDIF_SCR_VALCTRL_MASK
DECL|SPDIF_SCR_VALCTRL_SHIFT|macro|SPDIF_SCR_VALCTRL_SHIFT
DECL|SPDIF_SCR_VALCTRL|macro|SPDIF_SCR_VALCTRL
DECL|SPDIF_SIC_BITERR_MASK|macro|SPDIF_SIC_BITERR_MASK
DECL|SPDIF_SIC_BITERR_SHIFT|macro|SPDIF_SIC_BITERR_SHIFT
DECL|SPDIF_SIC_BITERR|macro|SPDIF_SIC_BITERR
DECL|SPDIF_SIC_CNEW_MASK|macro|SPDIF_SIC_CNEW_MASK
DECL|SPDIF_SIC_CNEW_SHIFT|macro|SPDIF_SIC_CNEW_SHIFT
DECL|SPDIF_SIC_CNEW|macro|SPDIF_SIC_CNEW
DECL|SPDIF_SIC_LOCKLOSS_MASK|macro|SPDIF_SIC_LOCKLOSS_MASK
DECL|SPDIF_SIC_LOCKLOSS_SHIFT|macro|SPDIF_SIC_LOCKLOSS_SHIFT
DECL|SPDIF_SIC_LOCKLOSS|macro|SPDIF_SIC_LOCKLOSS
DECL|SPDIF_SIC_LOCK_MASK|macro|SPDIF_SIC_LOCK_MASK
DECL|SPDIF_SIC_LOCK_SHIFT|macro|SPDIF_SIC_LOCK_SHIFT
DECL|SPDIF_SIC_LOCK|macro|SPDIF_SIC_LOCK
DECL|SPDIF_SIC_QRXOV_MASK|macro|SPDIF_SIC_QRXOV_MASK
DECL|SPDIF_SIC_QRXOV_SHIFT|macro|SPDIF_SIC_QRXOV_SHIFT
DECL|SPDIF_SIC_QRXOV|macro|SPDIF_SIC_QRXOV
DECL|SPDIF_SIC_RXFIFORESYN_MASK|macro|SPDIF_SIC_RXFIFORESYN_MASK
DECL|SPDIF_SIC_RXFIFORESYN_SHIFT|macro|SPDIF_SIC_RXFIFORESYN_SHIFT
DECL|SPDIF_SIC_RXFIFORESYN|macro|SPDIF_SIC_RXFIFORESYN
DECL|SPDIF_SIC_RXFIFOUNOV_MASK|macro|SPDIF_SIC_RXFIFOUNOV_MASK
DECL|SPDIF_SIC_RXFIFOUNOV_SHIFT|macro|SPDIF_SIC_RXFIFOUNOV_SHIFT
DECL|SPDIF_SIC_RXFIFOUNOV|macro|SPDIF_SIC_RXFIFOUNOV
DECL|SPDIF_SIC_SYMERR_MASK|macro|SPDIF_SIC_SYMERR_MASK
DECL|SPDIF_SIC_SYMERR_SHIFT|macro|SPDIF_SIC_SYMERR_SHIFT
DECL|SPDIF_SIC_SYMERR|macro|SPDIF_SIC_SYMERR
DECL|SPDIF_SIC_TXRESYN_MASK|macro|SPDIF_SIC_TXRESYN_MASK
DECL|SPDIF_SIC_TXRESYN_SHIFT|macro|SPDIF_SIC_TXRESYN_SHIFT
DECL|SPDIF_SIC_TXRESYN|macro|SPDIF_SIC_TXRESYN
DECL|SPDIF_SIC_TXUNOV_MASK|macro|SPDIF_SIC_TXUNOV_MASK
DECL|SPDIF_SIC_TXUNOV_SHIFT|macro|SPDIF_SIC_TXUNOV_SHIFT
DECL|SPDIF_SIC_TXUNOV|macro|SPDIF_SIC_TXUNOV
DECL|SPDIF_SIC_UQERR_MASK|macro|SPDIF_SIC_UQERR_MASK
DECL|SPDIF_SIC_UQERR_SHIFT|macro|SPDIF_SIC_UQERR_SHIFT
DECL|SPDIF_SIC_UQERR|macro|SPDIF_SIC_UQERR
DECL|SPDIF_SIC_UQSYNC_MASK|macro|SPDIF_SIC_UQSYNC_MASK
DECL|SPDIF_SIC_UQSYNC_SHIFT|macro|SPDIF_SIC_UQSYNC_SHIFT
DECL|SPDIF_SIC_UQSYNC|macro|SPDIF_SIC_UQSYNC
DECL|SPDIF_SIC_URXOV_MASK|macro|SPDIF_SIC_URXOV_MASK
DECL|SPDIF_SIC_URXOV_SHIFT|macro|SPDIF_SIC_URXOV_SHIFT
DECL|SPDIF_SIC_URXOV|macro|SPDIF_SIC_URXOV
DECL|SPDIF_SIC_VALNOGOOD_MASK|macro|SPDIF_SIC_VALNOGOOD_MASK
DECL|SPDIF_SIC_VALNOGOOD_SHIFT|macro|SPDIF_SIC_VALNOGOOD_SHIFT
DECL|SPDIF_SIC_VALNOGOOD|macro|SPDIF_SIC_VALNOGOOD
DECL|SPDIF_SIE_BITERR_MASK|macro|SPDIF_SIE_BITERR_MASK
DECL|SPDIF_SIE_BITERR_SHIFT|macro|SPDIF_SIE_BITERR_SHIFT
DECL|SPDIF_SIE_BITERR|macro|SPDIF_SIE_BITERR
DECL|SPDIF_SIE_CNEW_MASK|macro|SPDIF_SIE_CNEW_MASK
DECL|SPDIF_SIE_CNEW_SHIFT|macro|SPDIF_SIE_CNEW_SHIFT
DECL|SPDIF_SIE_CNEW|macro|SPDIF_SIE_CNEW
DECL|SPDIF_SIE_LOCKLOSS_MASK|macro|SPDIF_SIE_LOCKLOSS_MASK
DECL|SPDIF_SIE_LOCKLOSS_SHIFT|macro|SPDIF_SIE_LOCKLOSS_SHIFT
DECL|SPDIF_SIE_LOCKLOSS|macro|SPDIF_SIE_LOCKLOSS
DECL|SPDIF_SIE_LOCK_MASK|macro|SPDIF_SIE_LOCK_MASK
DECL|SPDIF_SIE_LOCK_SHIFT|macro|SPDIF_SIE_LOCK_SHIFT
DECL|SPDIF_SIE_LOCK|macro|SPDIF_SIE_LOCK
DECL|SPDIF_SIE_QRXFUL_MASK|macro|SPDIF_SIE_QRXFUL_MASK
DECL|SPDIF_SIE_QRXFUL_SHIFT|macro|SPDIF_SIE_QRXFUL_SHIFT
DECL|SPDIF_SIE_QRXFUL|macro|SPDIF_SIE_QRXFUL
DECL|SPDIF_SIE_QRXOV_MASK|macro|SPDIF_SIE_QRXOV_MASK
DECL|SPDIF_SIE_QRXOV_SHIFT|macro|SPDIF_SIE_QRXOV_SHIFT
DECL|SPDIF_SIE_QRXOV|macro|SPDIF_SIE_QRXOV
DECL|SPDIF_SIE_RXFIFOFUL_MASK|macro|SPDIF_SIE_RXFIFOFUL_MASK
DECL|SPDIF_SIE_RXFIFOFUL_SHIFT|macro|SPDIF_SIE_RXFIFOFUL_SHIFT
DECL|SPDIF_SIE_RXFIFOFUL|macro|SPDIF_SIE_RXFIFOFUL
DECL|SPDIF_SIE_RXFIFORESYN_MASK|macro|SPDIF_SIE_RXFIFORESYN_MASK
DECL|SPDIF_SIE_RXFIFORESYN_SHIFT|macro|SPDIF_SIE_RXFIFORESYN_SHIFT
DECL|SPDIF_SIE_RXFIFORESYN|macro|SPDIF_SIE_RXFIFORESYN
DECL|SPDIF_SIE_RXFIFOUNOV_MASK|macro|SPDIF_SIE_RXFIFOUNOV_MASK
DECL|SPDIF_SIE_RXFIFOUNOV_SHIFT|macro|SPDIF_SIE_RXFIFOUNOV_SHIFT
DECL|SPDIF_SIE_RXFIFOUNOV|macro|SPDIF_SIE_RXFIFOUNOV
DECL|SPDIF_SIE_SYMERR_MASK|macro|SPDIF_SIE_SYMERR_MASK
DECL|SPDIF_SIE_SYMERR_SHIFT|macro|SPDIF_SIE_SYMERR_SHIFT
DECL|SPDIF_SIE_SYMERR|macro|SPDIF_SIE_SYMERR
DECL|SPDIF_SIE_TXEM_MASK|macro|SPDIF_SIE_TXEM_MASK
DECL|SPDIF_SIE_TXEM_SHIFT|macro|SPDIF_SIE_TXEM_SHIFT
DECL|SPDIF_SIE_TXEM|macro|SPDIF_SIE_TXEM
DECL|SPDIF_SIE_TXRESYN_MASK|macro|SPDIF_SIE_TXRESYN_MASK
DECL|SPDIF_SIE_TXRESYN_SHIFT|macro|SPDIF_SIE_TXRESYN_SHIFT
DECL|SPDIF_SIE_TXRESYN|macro|SPDIF_SIE_TXRESYN
DECL|SPDIF_SIE_TXUNOV_MASK|macro|SPDIF_SIE_TXUNOV_MASK
DECL|SPDIF_SIE_TXUNOV_SHIFT|macro|SPDIF_SIE_TXUNOV_SHIFT
DECL|SPDIF_SIE_TXUNOV|macro|SPDIF_SIE_TXUNOV
DECL|SPDIF_SIE_UQERR_MASK|macro|SPDIF_SIE_UQERR_MASK
DECL|SPDIF_SIE_UQERR_SHIFT|macro|SPDIF_SIE_UQERR_SHIFT
DECL|SPDIF_SIE_UQERR|macro|SPDIF_SIE_UQERR
DECL|SPDIF_SIE_UQSYNC_MASK|macro|SPDIF_SIE_UQSYNC_MASK
DECL|SPDIF_SIE_UQSYNC_SHIFT|macro|SPDIF_SIE_UQSYNC_SHIFT
DECL|SPDIF_SIE_UQSYNC|macro|SPDIF_SIE_UQSYNC
DECL|SPDIF_SIE_URXFUL_MASK|macro|SPDIF_SIE_URXFUL_MASK
DECL|SPDIF_SIE_URXFUL_SHIFT|macro|SPDIF_SIE_URXFUL_SHIFT
DECL|SPDIF_SIE_URXFUL|macro|SPDIF_SIE_URXFUL
DECL|SPDIF_SIE_URXOV_MASK|macro|SPDIF_SIE_URXOV_MASK
DECL|SPDIF_SIE_URXOV_SHIFT|macro|SPDIF_SIE_URXOV_SHIFT
DECL|SPDIF_SIE_URXOV|macro|SPDIF_SIE_URXOV
DECL|SPDIF_SIE_VALNOGOOD_MASK|macro|SPDIF_SIE_VALNOGOOD_MASK
DECL|SPDIF_SIE_VALNOGOOD_SHIFT|macro|SPDIF_SIE_VALNOGOOD_SHIFT
DECL|SPDIF_SIE_VALNOGOOD|macro|SPDIF_SIE_VALNOGOOD
DECL|SPDIF_SIS_BITERR_MASK|macro|SPDIF_SIS_BITERR_MASK
DECL|SPDIF_SIS_BITERR_SHIFT|macro|SPDIF_SIS_BITERR_SHIFT
DECL|SPDIF_SIS_BITERR|macro|SPDIF_SIS_BITERR
DECL|SPDIF_SIS_CNEW_MASK|macro|SPDIF_SIS_CNEW_MASK
DECL|SPDIF_SIS_CNEW_SHIFT|macro|SPDIF_SIS_CNEW_SHIFT
DECL|SPDIF_SIS_CNEW|macro|SPDIF_SIS_CNEW
DECL|SPDIF_SIS_LOCKLOSS_MASK|macro|SPDIF_SIS_LOCKLOSS_MASK
DECL|SPDIF_SIS_LOCKLOSS_SHIFT|macro|SPDIF_SIS_LOCKLOSS_SHIFT
DECL|SPDIF_SIS_LOCKLOSS|macro|SPDIF_SIS_LOCKLOSS
DECL|SPDIF_SIS_LOCK_MASK|macro|SPDIF_SIS_LOCK_MASK
DECL|SPDIF_SIS_LOCK_SHIFT|macro|SPDIF_SIS_LOCK_SHIFT
DECL|SPDIF_SIS_LOCK|macro|SPDIF_SIS_LOCK
DECL|SPDIF_SIS_QRXFUL_MASK|macro|SPDIF_SIS_QRXFUL_MASK
DECL|SPDIF_SIS_QRXFUL_SHIFT|macro|SPDIF_SIS_QRXFUL_SHIFT
DECL|SPDIF_SIS_QRXFUL|macro|SPDIF_SIS_QRXFUL
DECL|SPDIF_SIS_QRXOV_MASK|macro|SPDIF_SIS_QRXOV_MASK
DECL|SPDIF_SIS_QRXOV_SHIFT|macro|SPDIF_SIS_QRXOV_SHIFT
DECL|SPDIF_SIS_QRXOV|macro|SPDIF_SIS_QRXOV
DECL|SPDIF_SIS_RXFIFOFUL_MASK|macro|SPDIF_SIS_RXFIFOFUL_MASK
DECL|SPDIF_SIS_RXFIFOFUL_SHIFT|macro|SPDIF_SIS_RXFIFOFUL_SHIFT
DECL|SPDIF_SIS_RXFIFOFUL|macro|SPDIF_SIS_RXFIFOFUL
DECL|SPDIF_SIS_RXFIFORESYN_MASK|macro|SPDIF_SIS_RXFIFORESYN_MASK
DECL|SPDIF_SIS_RXFIFORESYN_SHIFT|macro|SPDIF_SIS_RXFIFORESYN_SHIFT
DECL|SPDIF_SIS_RXFIFORESYN|macro|SPDIF_SIS_RXFIFORESYN
DECL|SPDIF_SIS_RXFIFOUNOV_MASK|macro|SPDIF_SIS_RXFIFOUNOV_MASK
DECL|SPDIF_SIS_RXFIFOUNOV_SHIFT|macro|SPDIF_SIS_RXFIFOUNOV_SHIFT
DECL|SPDIF_SIS_RXFIFOUNOV|macro|SPDIF_SIS_RXFIFOUNOV
DECL|SPDIF_SIS_SYMERR_MASK|macro|SPDIF_SIS_SYMERR_MASK
DECL|SPDIF_SIS_SYMERR_SHIFT|macro|SPDIF_SIS_SYMERR_SHIFT
DECL|SPDIF_SIS_SYMERR|macro|SPDIF_SIS_SYMERR
DECL|SPDIF_SIS_TXEM_MASK|macro|SPDIF_SIS_TXEM_MASK
DECL|SPDIF_SIS_TXEM_SHIFT|macro|SPDIF_SIS_TXEM_SHIFT
DECL|SPDIF_SIS_TXEM|macro|SPDIF_SIS_TXEM
DECL|SPDIF_SIS_TXRESYN_MASK|macro|SPDIF_SIS_TXRESYN_MASK
DECL|SPDIF_SIS_TXRESYN_SHIFT|macro|SPDIF_SIS_TXRESYN_SHIFT
DECL|SPDIF_SIS_TXRESYN|macro|SPDIF_SIS_TXRESYN
DECL|SPDIF_SIS_TXUNOV_MASK|macro|SPDIF_SIS_TXUNOV_MASK
DECL|SPDIF_SIS_TXUNOV_SHIFT|macro|SPDIF_SIS_TXUNOV_SHIFT
DECL|SPDIF_SIS_TXUNOV|macro|SPDIF_SIS_TXUNOV
DECL|SPDIF_SIS_UQERR_MASK|macro|SPDIF_SIS_UQERR_MASK
DECL|SPDIF_SIS_UQERR_SHIFT|macro|SPDIF_SIS_UQERR_SHIFT
DECL|SPDIF_SIS_UQERR|macro|SPDIF_SIS_UQERR
DECL|SPDIF_SIS_UQSYNC_MASK|macro|SPDIF_SIS_UQSYNC_MASK
DECL|SPDIF_SIS_UQSYNC_SHIFT|macro|SPDIF_SIS_UQSYNC_SHIFT
DECL|SPDIF_SIS_UQSYNC|macro|SPDIF_SIS_UQSYNC
DECL|SPDIF_SIS_URXFUL_MASK|macro|SPDIF_SIS_URXFUL_MASK
DECL|SPDIF_SIS_URXFUL_SHIFT|macro|SPDIF_SIS_URXFUL_SHIFT
DECL|SPDIF_SIS_URXFUL|macro|SPDIF_SIS_URXFUL
DECL|SPDIF_SIS_URXOV_MASK|macro|SPDIF_SIS_URXOV_MASK
DECL|SPDIF_SIS_URXOV_SHIFT|macro|SPDIF_SIS_URXOV_SHIFT
DECL|SPDIF_SIS_URXOV|macro|SPDIF_SIS_URXOV
DECL|SPDIF_SIS_VALNOGOOD_MASK|macro|SPDIF_SIS_VALNOGOOD_MASK
DECL|SPDIF_SIS_VALNOGOOD_SHIFT|macro|SPDIF_SIS_VALNOGOOD_SHIFT
DECL|SPDIF_SIS_VALNOGOOD|macro|SPDIF_SIS_VALNOGOOD
DECL|SPDIF_SRCD_USYNCMODE_MASK|macro|SPDIF_SRCD_USYNCMODE_MASK
DECL|SPDIF_SRCD_USYNCMODE_SHIFT|macro|SPDIF_SRCD_USYNCMODE_SHIFT
DECL|SPDIF_SRCD_USYNCMODE|macro|SPDIF_SRCD_USYNCMODE
DECL|SPDIF_SRCSH_RXCCHANNEL_H_MASK|macro|SPDIF_SRCSH_RXCCHANNEL_H_MASK
DECL|SPDIF_SRCSH_RXCCHANNEL_H_SHIFT|macro|SPDIF_SRCSH_RXCCHANNEL_H_SHIFT
DECL|SPDIF_SRCSH_RXCCHANNEL_H|macro|SPDIF_SRCSH_RXCCHANNEL_H
DECL|SPDIF_SRCSL_RXCCHANNEL_L_MASK|macro|SPDIF_SRCSL_RXCCHANNEL_L_MASK
DECL|SPDIF_SRCSL_RXCCHANNEL_L_SHIFT|macro|SPDIF_SRCSL_RXCCHANNEL_L_SHIFT
DECL|SPDIF_SRCSL_RXCCHANNEL_L|macro|SPDIF_SRCSL_RXCCHANNEL_L
DECL|SPDIF_SRFM_FREQMEAS_MASK|macro|SPDIF_SRFM_FREQMEAS_MASK
DECL|SPDIF_SRFM_FREQMEAS_SHIFT|macro|SPDIF_SRFM_FREQMEAS_SHIFT
DECL|SPDIF_SRFM_FREQMEAS|macro|SPDIF_SRFM_FREQMEAS
DECL|SPDIF_SRL_RXDATALEFT_MASK|macro|SPDIF_SRL_RXDATALEFT_MASK
DECL|SPDIF_SRL_RXDATALEFT_SHIFT|macro|SPDIF_SRL_RXDATALEFT_SHIFT
DECL|SPDIF_SRL_RXDATALEFT|macro|SPDIF_SRL_RXDATALEFT
DECL|SPDIF_SRPC_CLKSRC_SEL_MASK|macro|SPDIF_SRPC_CLKSRC_SEL_MASK
DECL|SPDIF_SRPC_CLKSRC_SEL_SHIFT|macro|SPDIF_SRPC_CLKSRC_SEL_SHIFT
DECL|SPDIF_SRPC_CLKSRC_SEL|macro|SPDIF_SRPC_CLKSRC_SEL
DECL|SPDIF_SRPC_GAINSEL_MASK|macro|SPDIF_SRPC_GAINSEL_MASK
DECL|SPDIF_SRPC_GAINSEL_SHIFT|macro|SPDIF_SRPC_GAINSEL_SHIFT
DECL|SPDIF_SRPC_GAINSEL|macro|SPDIF_SRPC_GAINSEL
DECL|SPDIF_SRPC_LOCK_MASK|macro|SPDIF_SRPC_LOCK_MASK
DECL|SPDIF_SRPC_LOCK_SHIFT|macro|SPDIF_SRPC_LOCK_SHIFT
DECL|SPDIF_SRPC_LOCK|macro|SPDIF_SRPC_LOCK
DECL|SPDIF_SRQ_RXQCHANNEL_MASK|macro|SPDIF_SRQ_RXQCHANNEL_MASK
DECL|SPDIF_SRQ_RXQCHANNEL_SHIFT|macro|SPDIF_SRQ_RXQCHANNEL_SHIFT
DECL|SPDIF_SRQ_RXQCHANNEL|macro|SPDIF_SRQ_RXQCHANNEL
DECL|SPDIF_SRR_RXDATARIGHT_MASK|macro|SPDIF_SRR_RXDATARIGHT_MASK
DECL|SPDIF_SRR_RXDATARIGHT_SHIFT|macro|SPDIF_SRR_RXDATARIGHT_SHIFT
DECL|SPDIF_SRR_RXDATARIGHT|macro|SPDIF_SRR_RXDATARIGHT
DECL|SPDIF_SRU_RXUCHANNEL_MASK|macro|SPDIF_SRU_RXUCHANNEL_MASK
DECL|SPDIF_SRU_RXUCHANNEL_SHIFT|macro|SPDIF_SRU_RXUCHANNEL_SHIFT
DECL|SPDIF_SRU_RXUCHANNEL|macro|SPDIF_SRU_RXUCHANNEL
DECL|SPDIF_STCSCH_TXCCHANNELCONS_H_MASK|macro|SPDIF_STCSCH_TXCCHANNELCONS_H_MASK
DECL|SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT|macro|SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT
DECL|SPDIF_STCSCH_TXCCHANNELCONS_H|macro|SPDIF_STCSCH_TXCCHANNELCONS_H
DECL|SPDIF_STCSCL_TXCCHANNELCONS_L_MASK|macro|SPDIF_STCSCL_TXCCHANNELCONS_L_MASK
DECL|SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT|macro|SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT
DECL|SPDIF_STCSCL_TXCCHANNELCONS_L|macro|SPDIF_STCSCL_TXCCHANNELCONS_L
DECL|SPDIF_STC_SYSCLK_DF_MASK|macro|SPDIF_STC_SYSCLK_DF_MASK
DECL|SPDIF_STC_SYSCLK_DF_SHIFT|macro|SPDIF_STC_SYSCLK_DF_SHIFT
DECL|SPDIF_STC_SYSCLK_DF|macro|SPDIF_STC_SYSCLK_DF
DECL|SPDIF_STC_TXCLK_DF_MASK|macro|SPDIF_STC_TXCLK_DF_MASK
DECL|SPDIF_STC_TXCLK_DF_SHIFT|macro|SPDIF_STC_TXCLK_DF_SHIFT
DECL|SPDIF_STC_TXCLK_DF|macro|SPDIF_STC_TXCLK_DF
DECL|SPDIF_STC_TXCLK_SOURCE_MASK|macro|SPDIF_STC_TXCLK_SOURCE_MASK
DECL|SPDIF_STC_TXCLK_SOURCE_SHIFT|macro|SPDIF_STC_TXCLK_SOURCE_SHIFT
DECL|SPDIF_STC_TXCLK_SOURCE|macro|SPDIF_STC_TXCLK_SOURCE
DECL|SPDIF_STC_TX_ALL_CLK_EN_MASK|macro|SPDIF_STC_TX_ALL_CLK_EN_MASK
DECL|SPDIF_STC_TX_ALL_CLK_EN_SHIFT|macro|SPDIF_STC_TX_ALL_CLK_EN_SHIFT
DECL|SPDIF_STC_TX_ALL_CLK_EN|macro|SPDIF_STC_TX_ALL_CLK_EN
DECL|SPDIF_STL_TXDATALEFT_MASK|macro|SPDIF_STL_TXDATALEFT_MASK
DECL|SPDIF_STL_TXDATALEFT_SHIFT|macro|SPDIF_STL_TXDATALEFT_SHIFT
DECL|SPDIF_STL_TXDATALEFT|macro|SPDIF_STL_TXDATALEFT
DECL|SPDIF_STR_TXDATARIGHT_MASK|macro|SPDIF_STR_TXDATARIGHT_MASK
DECL|SPDIF_STR_TXDATARIGHT_SHIFT|macro|SPDIF_STR_TXDATARIGHT_SHIFT
DECL|SPDIF_STR_TXDATARIGHT|macro|SPDIF_STR_TXDATARIGHT
DECL|SPDIF_Type|typedef|} SPDIF_Type;
DECL|SPDIF|macro|SPDIF
DECL|SRAMCR0|member|__IO uint32_t SRAMCR0; /**< SRAM control register 0, offset: 0x70 */
DECL|SRAMCR1|member|__IO uint32_t SRAMCR1; /**< SRAM control register 1, offset: 0x74 */
DECL|SRAMCR2|member|__IO uint32_t SRAMCR2; /**< SRAM control register 2, offset: 0x78 */
DECL|SRAMCR3|member|uint32_t SRAMCR3; /**< SRAM control register 3, offset: 0x7C */
DECL|SRCD|member|__IO uint32_t SRCD; /**< CDText Control Register, offset: 0x4 */
DECL|SRCSH|member|__I uint32_t SRCSH; /**< SPDIFRxCChannel_h Register, offset: 0x1C */
DECL|SRCSL|member|__I uint32_t SRCSL; /**< SPDIFRxCChannel_l Register, offset: 0x20 */
DECL|SRC_BASE_ADDRS|macro|SRC_BASE_ADDRS
DECL|SRC_BASE_PTRS|macro|SRC_BASE_PTRS
DECL|SRC_BASE|macro|SRC_BASE
DECL|SRC_GPR_COUNT|macro|SRC_GPR_COUNT
DECL|SRC_GPR_PERSISTENT_ARG0_MASK|macro|SRC_GPR_PERSISTENT_ARG0_MASK
DECL|SRC_GPR_PERSISTENT_ARG0_SHIFT|macro|SRC_GPR_PERSISTENT_ARG0_SHIFT
DECL|SRC_GPR_PERSISTENT_ARG0|macro|SRC_GPR_PERSISTENT_ARG0
DECL|SRC_GPR_PERSISTENT_ENTRY0_MASK|macro|SRC_GPR_PERSISTENT_ENTRY0_MASK
DECL|SRC_GPR_PERSISTENT_ENTRY0_SHIFT|macro|SRC_GPR_PERSISTENT_ENTRY0_SHIFT
DECL|SRC_GPR_PERSISTENT_ENTRY0|macro|SRC_GPR_PERSISTENT_ENTRY0
DECL|SRC_IRQS|macro|SRC_IRQS
DECL|SRC_IRQn|enumerator|SRC_IRQn = 98, /**< SRC interrupt */
DECL|SRC_SBMR1_BOOT_CFG1_MASK|macro|SRC_SBMR1_BOOT_CFG1_MASK
DECL|SRC_SBMR1_BOOT_CFG1_SHIFT|macro|SRC_SBMR1_BOOT_CFG1_SHIFT
DECL|SRC_SBMR1_BOOT_CFG1|macro|SRC_SBMR1_BOOT_CFG1
DECL|SRC_SBMR1_BOOT_CFG2_MASK|macro|SRC_SBMR1_BOOT_CFG2_MASK
DECL|SRC_SBMR1_BOOT_CFG2_SHIFT|macro|SRC_SBMR1_BOOT_CFG2_SHIFT
DECL|SRC_SBMR1_BOOT_CFG2|macro|SRC_SBMR1_BOOT_CFG2
DECL|SRC_SBMR1_BOOT_CFG3_MASK|macro|SRC_SBMR1_BOOT_CFG3_MASK
DECL|SRC_SBMR1_BOOT_CFG3_SHIFT|macro|SRC_SBMR1_BOOT_CFG3_SHIFT
DECL|SRC_SBMR1_BOOT_CFG3|macro|SRC_SBMR1_BOOT_CFG3
DECL|SRC_SBMR1_BOOT_CFG4_MASK|macro|SRC_SBMR1_BOOT_CFG4_MASK
DECL|SRC_SBMR1_BOOT_CFG4_SHIFT|macro|SRC_SBMR1_BOOT_CFG4_SHIFT
DECL|SRC_SBMR1_BOOT_CFG4|macro|SRC_SBMR1_BOOT_CFG4
DECL|SRC_SBMR2_BMOD_MASK|macro|SRC_SBMR2_BMOD_MASK
DECL|SRC_SBMR2_BMOD_SHIFT|macro|SRC_SBMR2_BMOD_SHIFT
DECL|SRC_SBMR2_BMOD|macro|SRC_SBMR2_BMOD
DECL|SRC_SBMR2_BT_FUSE_SEL_MASK|macro|SRC_SBMR2_BT_FUSE_SEL_MASK
DECL|SRC_SBMR2_BT_FUSE_SEL_SHIFT|macro|SRC_SBMR2_BT_FUSE_SEL_SHIFT
DECL|SRC_SBMR2_BT_FUSE_SEL|macro|SRC_SBMR2_BT_FUSE_SEL
DECL|SRC_SBMR2_DIR_BT_DIS_MASK|macro|SRC_SBMR2_DIR_BT_DIS_MASK
DECL|SRC_SBMR2_DIR_BT_DIS_SHIFT|macro|SRC_SBMR2_DIR_BT_DIS_SHIFT
DECL|SRC_SBMR2_DIR_BT_DIS|macro|SRC_SBMR2_DIR_BT_DIS
DECL|SRC_SBMR2_SEC_CONFIG_MASK|macro|SRC_SBMR2_SEC_CONFIG_MASK
DECL|SRC_SBMR2_SEC_CONFIG_SHIFT|macro|SRC_SBMR2_SEC_CONFIG_SHIFT
DECL|SRC_SBMR2_SEC_CONFIG|macro|SRC_SBMR2_SEC_CONFIG
DECL|SRC_SCR_CORE0_DBG_RST_MASK|macro|SRC_SCR_CORE0_DBG_RST_MASK
DECL|SRC_SCR_CORE0_DBG_RST_SHIFT|macro|SRC_SCR_CORE0_DBG_RST_SHIFT
DECL|SRC_SCR_CORE0_DBG_RST|macro|SRC_SCR_CORE0_DBG_RST
DECL|SRC_SCR_CORE0_RST_MASK|macro|SRC_SCR_CORE0_RST_MASK
DECL|SRC_SCR_CORE0_RST_SHIFT|macro|SRC_SCR_CORE0_RST_SHIFT
DECL|SRC_SCR_CORE0_RST|macro|SRC_SCR_CORE0_RST
DECL|SRC_SCR_DBG_RST_MSK_PG_MASK|macro|SRC_SCR_DBG_RST_MSK_PG_MASK
DECL|SRC_SCR_DBG_RST_MSK_PG_SHIFT|macro|SRC_SCR_DBG_RST_MSK_PG_SHIFT
DECL|SRC_SCR_DBG_RST_MSK_PG|macro|SRC_SCR_DBG_RST_MSK_PG
DECL|SRC_SCR_LOCKUP_RST_MASK|macro|SRC_SCR_LOCKUP_RST_MASK
DECL|SRC_SCR_LOCKUP_RST_SHIFT|macro|SRC_SCR_LOCKUP_RST_SHIFT
DECL|SRC_SCR_LOCKUP_RST|macro|SRC_SCR_LOCKUP_RST
DECL|SRC_SCR_MASK_WDOG3_RST_MASK|macro|SRC_SCR_MASK_WDOG3_RST_MASK
DECL|SRC_SCR_MASK_WDOG3_RST_SHIFT|macro|SRC_SCR_MASK_WDOG3_RST_SHIFT
DECL|SRC_SCR_MASK_WDOG3_RST|macro|SRC_SCR_MASK_WDOG3_RST
DECL|SRC_SCR_MASK_WDOG_RST_MASK|macro|SRC_SCR_MASK_WDOG_RST_MASK
DECL|SRC_SCR_MASK_WDOG_RST_SHIFT|macro|SRC_SCR_MASK_WDOG_RST_SHIFT
DECL|SRC_SCR_MASK_WDOG_RST|macro|SRC_SCR_MASK_WDOG_RST
DECL|SRC_SCR_MWDR_MASK|macro|SRC_SCR_MWDR_MASK
DECL|SRC_SCR_MWDR_SHIFT|macro|SRC_SCR_MWDR_SHIFT
DECL|SRC_SCR_MWDR|macro|SRC_SCR_MWDR
DECL|SRC_SRSR_CSU_RESET_B_MASK|macro|SRC_SRSR_CSU_RESET_B_MASK
DECL|SRC_SRSR_CSU_RESET_B_SHIFT|macro|SRC_SRSR_CSU_RESET_B_SHIFT
DECL|SRC_SRSR_CSU_RESET_B|macro|SRC_SRSR_CSU_RESET_B
DECL|SRC_SRSR_IPP_RESET_B_MASK|macro|SRC_SRSR_IPP_RESET_B_MASK
DECL|SRC_SRSR_IPP_RESET_B_SHIFT|macro|SRC_SRSR_IPP_RESET_B_SHIFT
DECL|SRC_SRSR_IPP_RESET_B|macro|SRC_SRSR_IPP_RESET_B
DECL|SRC_SRSR_IPP_USER_RESET_B_MASK|macro|SRC_SRSR_IPP_USER_RESET_B_MASK
DECL|SRC_SRSR_IPP_USER_RESET_B_SHIFT|macro|SRC_SRSR_IPP_USER_RESET_B_SHIFT
DECL|SRC_SRSR_IPP_USER_RESET_B|macro|SRC_SRSR_IPP_USER_RESET_B
DECL|SRC_SRSR_JTAG_MASK|macro|SRC_SRSR_JTAG_MASK
DECL|SRC_SRSR_JTAG_RST_B_MASK|macro|SRC_SRSR_JTAG_RST_B_MASK
DECL|SRC_SRSR_JTAG_RST_B_SHIFT|macro|SRC_SRSR_JTAG_RST_B_SHIFT
DECL|SRC_SRSR_JTAG_RST_B|macro|SRC_SRSR_JTAG_RST_B
DECL|SRC_SRSR_JTAG_SHIFT|macro|SRC_SRSR_JTAG_SHIFT
DECL|SRC_SRSR_JTAG_SW_RST_MASK|macro|SRC_SRSR_JTAG_SW_RST_MASK
DECL|SRC_SRSR_JTAG_SW_RST_SHIFT|macro|SRC_SRSR_JTAG_SW_RST_SHIFT
DECL|SRC_SRSR_JTAG_SW_RST|macro|SRC_SRSR_JTAG_SW_RST
DECL|SRC_SRSR_JTAG|macro|SRC_SRSR_JTAG
DECL|SRC_SRSR_LOCKUP_SYSRESETREQ_MASK|macro|SRC_SRSR_LOCKUP_SYSRESETREQ_MASK
DECL|SRC_SRSR_LOCKUP_SYSRESETREQ_SHIFT|macro|SRC_SRSR_LOCKUP_SYSRESETREQ_SHIFT
DECL|SRC_SRSR_LOCKUP_SYSRESETREQ|macro|SRC_SRSR_LOCKUP_SYSRESETREQ
DECL|SRC_SRSR_SJC_MASK|macro|SRC_SRSR_SJC_MASK
DECL|SRC_SRSR_SJC_SHIFT|macro|SRC_SRSR_SJC_SHIFT
DECL|SRC_SRSR_SJC|macro|SRC_SRSR_SJC
DECL|SRC_SRSR_TEMPSENSE_RST_B_MASK|macro|SRC_SRSR_TEMPSENSE_RST_B_MASK
DECL|SRC_SRSR_TEMPSENSE_RST_B_SHIFT|macro|SRC_SRSR_TEMPSENSE_RST_B_SHIFT
DECL|SRC_SRSR_TEMPSENSE_RST_B|macro|SRC_SRSR_TEMPSENSE_RST_B
DECL|SRC_SRSR_TSR_MASK|macro|SRC_SRSR_TSR_MASK
DECL|SRC_SRSR_TSR_SHIFT|macro|SRC_SRSR_TSR_SHIFT
DECL|SRC_SRSR_TSR|macro|SRC_SRSR_TSR
DECL|SRC_SRSR_W1C_BITS_MASK|macro|SRC_SRSR_W1C_BITS_MASK
DECL|SRC_SRSR_WDOG3_RST_B_MASK|macro|SRC_SRSR_WDOG3_RST_B_MASK
DECL|SRC_SRSR_WDOG3_RST_B_SHIFT|macro|SRC_SRSR_WDOG3_RST_B_SHIFT
DECL|SRC_SRSR_WDOG3_RST_B|macro|SRC_SRSR_WDOG3_RST_B
DECL|SRC_SRSR_WDOG_MASK|macro|SRC_SRSR_WDOG_MASK
DECL|SRC_SRSR_WDOG_RST_B_MASK|macro|SRC_SRSR_WDOG_RST_B_MASK
DECL|SRC_SRSR_WDOG_RST_B_SHIFT|macro|SRC_SRSR_WDOG_RST_B_SHIFT
DECL|SRC_SRSR_WDOG_RST_B|macro|SRC_SRSR_WDOG_RST_B
DECL|SRC_SRSR_WDOG_SHIFT|macro|SRC_SRSR_WDOG_SHIFT
DECL|SRC_SRSR_WDOG|macro|SRC_SRSR_WDOG
DECL|SRC_Type|typedef|} SRC_Type;
DECL|SRC|macro|SRC
DECL|SRDR|member|__I uint32_t SRDR; /**< Slave Receive Data Register, offset: 0x170 */
DECL|SRFM|member|__I uint32_t SRFM; /**< FreqMeas Register, offset: 0x44 */
DECL|SRK0|member|__IO uint32_t SRK0; /**< Shadow Register for OTP Bank3 Word0 (SRK Hash), offset: 0x580 */
DECL|SRK1|member|__IO uint32_t SRK1; /**< Shadow Register for OTP Bank3 Word1 (SRK Hash), offset: 0x590 */
DECL|SRK2|member|__IO uint32_t SRK2; /**< Shadow Register for OTP Bank3 Word2 (SRK Hash), offset: 0x5A0 */
DECL|SRK3|member|__IO uint32_t SRK3; /**< Shadow Register for OTP Bank3 Word3 (SRK Hash), offset: 0x5B0 */
DECL|SRK4|member|__IO uint32_t SRK4; /**< Shadow Register for OTP Bank3 Word4 (SRK Hash), offset: 0x5C0 */
DECL|SRK5|member|__IO uint32_t SRK5; /**< Shadow Register for OTP Bank3 Word5 (SRK Hash), offset: 0x5D0 */
DECL|SRK6|member|__IO uint32_t SRK6; /**< Shadow Register for OTP Bank3 Word6 (SRK Hash), offset: 0x5E0 */
DECL|SRK7|member|__IO uint32_t SRK7; /**< Shadow Register for OTP Bank3 Word7 (SRK Hash), offset: 0x5F0 */
DECL|SRK_REVOKE|member|__IO uint32_t SRK_REVOKE; /**< Value of OTP Bank5 Word7 (SRK Revoke), offset: 0x6F0 */
DECL|SRL|member|__I uint32_t SRL; /**< SPDIFRxLeft Register, offset: 0x14 */
DECL|SRPC|member|__IO uint32_t SRPC; /**< PhaseConfig Register, offset: 0x8 */
DECL|SRQ|member|__I uint32_t SRQ; /**< QchannelRx Register, offset: 0x28 */
DECL|SRR|member|__I uint32_t SRR; /**< SPDIFRxRight Register, offset: 0x18 */
DECL|SRSR|member|__IO uint32_t SRSR; /**< SRC Reset Status Register, offset: 0x8 */
DECL|SRU|member|__I uint32_t SRU; /**< UchannelRx Register, offset: 0x24 */
DECL|SR|member|__IO uint32_t SR; /**< GPT Status Register, offset: 0x8 */
DECL|SR|member|__IO uint32_t SR; /**< Status Register, offset: 0x14 */
DECL|SSRT|member|__O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
DECL|SSR|member|__IO uint32_t SSR; /**< Slave Status Register, offset: 0x114 */
DECL|STAR|member|__IO uint32_t STAR; /**< Slave Transmit ACK Register, offset: 0x154 */
DECL|STATUS|member|__I uint32_t STATUS; /**< Status Register, offset: 0x3C */
DECL|STATUS|member|__IO uint32_t STATUS; /**< , offset: 0x1C */
DECL|STATUS|member|__IO uint32_t STATUS; /**< USB PHY Status Register, offset: 0x40 */
DECL|STAT|member|__IO uint32_t STAT; /**< DCP status register, offset: 0x10 */
DECL|STAT|member|__IO uint32_t STAT; /**< LPUART Status Register, offset: 0x14 */
DECL|STCSCH|member|__IO uint32_t STCSCH; /**< SPDIFTxCChannelCons_h Register, offset: 0x34 */
DECL|STCSCL|member|__IO uint32_t STCSCL; /**< SPDIFTxCChannelCons_l Register, offset: 0x38 */
DECL|STC|member|__IO uint32_t STC; /**< SPDIFTxClk Register, offset: 0x50 */
DECL|STDR|member|__O uint32_t STDR; /**< Slave Transmit Data Register, offset: 0x160 */
DECL|STL|member|__O uint32_t STL; /**< SPDIFTxLeft Register, offset: 0x2C */
DECL|STR|member|__O uint32_t STR; /**< SPDIFTxRight Register, offset: 0x30 */
DECL|STS0|member|__I uint32_t STS0; /**< Status Register 0, offset: 0xE0 */
DECL|STS0|member|__I uint32_t STS0; /**< Status register 0, offset: 0xC0 */
DECL|STS10|member|uint32_t STS10; /**< Status register 10, offset: 0xE8 */
DECL|STS11|member|uint32_t STS11; /**< Status register 11, offset: 0xEC */
DECL|STS12|member|__I uint32_t STS12; /**< Status register 12, offset: 0xF0 */
DECL|STS13|member|uint32_t STS13; /**< Status register 13, offset: 0xF4 */
DECL|STS14|member|uint32_t STS14; /**< Status register 14, offset: 0xF8 */
DECL|STS15|member|uint32_t STS15; /**< Status register 15, offset: 0xFC */
DECL|STS1|member|__I uint32_t STS1; /**< Status Register 1, offset: 0xE4 */
DECL|STS1|member|uint32_t STS1; /**< Status register 1, offset: 0xC4 */
DECL|STS2|member|__I uint32_t STS2; /**< Status Register 2, offset: 0xE8 */
DECL|STS2|member|__I uint32_t STS2; /**< Status register 2, offset: 0xC8 */
DECL|STS3|member|uint32_t STS3; /**< Status register 3, offset: 0xCC */
DECL|STS4|member|uint32_t STS4; /**< Status register 4, offset: 0xD0 */
DECL|STS5|member|uint32_t STS5; /**< Status register 5, offset: 0xD4 */
DECL|STS6|member|uint32_t STS6; /**< Status register 6, offset: 0xD8 */
DECL|STS7|member|uint32_t STS7; /**< Status register 7, offset: 0xDC */
DECL|STS8|member|uint32_t STS8; /**< Status register 8, offset: 0xE0 */
DECL|STS9|member|uint32_t STS9; /**< Status register 9, offset: 0xE4 */
DECL|STS|member|__IO uint16_t STS; /**< Status Register, array offset: 0x24, array step: 0x60 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M7 SV Call Interrupt */
DECL|SWCOUT|member|__IO uint16_t SWCOUT; /**< Software Controlled Output Register, offset: 0x184 */
DECL|SW_GP1|member|__IO uint32_t SW_GP1; /**< Value of OTP Bank5 Word0 (SW GP1), offset: 0x680 */
DECL|SW_GP20|member|__IO uint32_t SW_GP20; /**< Value of OTP Bank5 Word1 (SW GP2), offset: 0x690 */
DECL|SW_GP21|member|__IO uint32_t SW_GP21; /**< Value of OTP Bank5 Word2 (SW GP2), offset: 0x6A0 */
DECL|SW_GP22|member|__IO uint32_t SW_GP22; /**< Value of OTP Bank5 Word3 (SW GP2), offset: 0x6B0 */
DECL|SW_GP23|member|__IO uint32_t SW_GP23; /**< Value of OTP Bank5 Word4 (SW GP2), offset: 0x6C0 */
DECL|SW_MUX_CTL_PAD_PMIC_ON_REQ|member|__IO uint32_t SW_MUX_CTL_PAD_PMIC_ON_REQ; /**< SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register, offset: 0x4 */
DECL|SW_MUX_CTL_PAD_PMIC_STBY_REQ|member|__IO uint32_t SW_MUX_CTL_PAD_PMIC_STBY_REQ; /**< SW_MUX_CTL_PAD_PMIC_STBY_REQ SW MUX Control Register, offset: 0x8 */
DECL|SW_MUX_CTL_PAD_WAKEUP|member|__IO uint32_t SW_MUX_CTL_PAD_WAKEUP; /**< SW_MUX_CTL_PAD_WAKEUP SW MUX Control Register, offset: 0x0 */
DECL|SW_MUX_CTL_PAD|member|__IO uint32_t SW_MUX_CTL_PAD[124]; /**< SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register..SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register, array offset: 0x14, array step: 0x4 */
DECL|SW_PAD_CTL_PAD_ONOFF|member|__IO uint32_t SW_PAD_CTL_PAD_ONOFF; /**< SW_PAD_CTL_PAD_ONOFF SW PAD Control Register, offset: 0x14 */
DECL|SW_PAD_CTL_PAD_PMIC_ON_REQ|member|__IO uint32_t SW_PAD_CTL_PAD_PMIC_ON_REQ; /**< SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register, offset: 0x1C */
DECL|SW_PAD_CTL_PAD_PMIC_STBY_REQ|member|__IO uint32_t SW_PAD_CTL_PAD_PMIC_STBY_REQ; /**< SW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register, offset: 0x20 */
DECL|SW_PAD_CTL_PAD_POR_B|member|__IO uint32_t SW_PAD_CTL_PAD_POR_B; /**< SW_PAD_CTL_PAD_POR_B SW PAD Control Register, offset: 0x10 */
DECL|SW_PAD_CTL_PAD_TEST_MODE|member|__IO uint32_t SW_PAD_CTL_PAD_TEST_MODE; /**< SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register, offset: 0xC */
DECL|SW_PAD_CTL_PAD_WAKEUP|member|__IO uint32_t SW_PAD_CTL_PAD_WAKEUP; /**< SW_PAD_CTL_PAD_WAKEUP SW PAD Control Register, offset: 0x18 */
DECL|SW_PAD_CTL_PAD|member|__IO uint32_t SW_PAD_CTL_PAD[124]; /**< SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register..SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register, array offset: 0x204, array step: 0x4 */
DECL|SW_STICKY|member|__IO uint32_t SW_STICKY; /**< Sticky bit Register, offset: 0x50 */
DECL|SYS_CTRL|member|__IO uint32_t SYS_CTRL; /**< System Control, offset: 0x2C */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M7 System Tick Interrupt */
DECL|TACC|member|__IO uint32_t TACC; /**< Transmit Accelerator Function Configuration, offset: 0x1C0 */
DECL|TAEM|member|__IO uint32_t TAEM; /**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */
DECL|TAFL|member|__IO uint32_t TAFL; /**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 */
DECL|TCCR|member|__IO uint32_t TCCR; /**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */
DECL|TCD|member|} TCD[32];
DECL|TCM_CTRL|member|__IO uint32_t TCM_CTRL; /**< TCM CRTL Register, offset: 0x0 */
DECL|TCR1|member|__IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0xC */
DECL|TCR2|member|__IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x10 */
DECL|TCR3|member|__IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0x14 */
DECL|TCR4|member|__IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x18 */
DECL|TCR5|member|__IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x1C */
DECL|TCR|member|__IO uint32_t TCR; /**< Transmit Command Register, offset: 0x60 */
DECL|TCR|member|__IO uint32_t TCR; /**< Transmit Control Register, offset: 0xC4 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x8 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< Timer Control Status Register, array offset: 0x608, array step: 0x8 */
DECL|TCTRL|member|__IO uint16_t TCTRL; /**< Output Trigger Control Register, array offset: 0x2A, array step: 0x60 */
DECL|TCTRL|member|__IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
DECL|TDAR|member|__IO uint32_t TDAR; /**< Transmit Descriptor Active Register, offset: 0x14 */
DECL|TDR|member|__O uint32_t TDR; /**< Transmit Data Register, offset: 0x64 */
DECL|TDR|member|__O uint32_t TDR[4]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
DECL|TDSR|member|__IO uint32_t TDSR; /**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 */
DECL|TEMPMON_BASE_ADDRS|macro|TEMPMON_BASE_ADDRS
DECL|TEMPMON_BASE_PTRS|macro|TEMPMON_BASE_PTRS
DECL|TEMPMON_BASE|macro|TEMPMON_BASE
DECL|TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_FINISHED|macro|TEMPMON_TEMPSENSE0_CLR_FINISHED
DECL|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP|macro|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP
DECL|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN|macro|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN
DECL|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT
DECL|TEMPMON_TEMPSENSE0_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_FINISHED|macro|TEMPMON_TEMPSENSE0_FINISHED
DECL|TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_MEASURE_TEMP|macro|TEMPMON_TEMPSENSE0_MEASURE_TEMP
DECL|TEMPMON_TEMPSENSE0_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_POWER_DOWN|macro|TEMPMON_TEMPSENSE0_POWER_DOWN
DECL|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_SET_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_SET_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_FINISHED|macro|TEMPMON_TEMPSENSE0_SET_FINISHED
DECL|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP|macro|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP
DECL|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_POWER_DOWN|macro|TEMPMON_TEMPSENSE0_SET_POWER_DOWN
DECL|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_SET_TEMP_CNT
DECL|TEMPMON_TEMPSENSE0_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_TEMP_CNT
DECL|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_FINISHED|macro|TEMPMON_TEMPSENSE0_TOG_FINISHED
DECL|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP|macro|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP
DECL|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN|macro|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN
DECL|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT
DECL|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE
DECL|TEMPMON_Type|typedef|} TEMPMON_Type;
DECL|TEMPMON|macro|TEMPMON
DECL|TEMPSENSE0_CLR|member|__IO uint32_t TEMPSENSE0_CLR; /**< Tempsensor Control Register 0, offset: 0x188 */
DECL|TEMPSENSE0_SET|member|__IO uint32_t TEMPSENSE0_SET; /**< Tempsensor Control Register 0, offset: 0x184 */
DECL|TEMPSENSE0_TOG|member|__IO uint32_t TEMPSENSE0_TOG; /**< Tempsensor Control Register 0, offset: 0x18C */
DECL|TEMPSENSE0|member|__IO uint32_t TEMPSENSE0; /**< Tempsensor Control Register 0, offset: 0x180 */
DECL|TEMPSENSE1_CLR|member|__IO uint32_t TEMPSENSE1_CLR; /**< Tempsensor Control Register 1, offset: 0x198 */
DECL|TEMPSENSE1_SET|member|__IO uint32_t TEMPSENSE1_SET; /**< Tempsensor Control Register 1, offset: 0x194 */
DECL|TEMPSENSE1_TOG|member|__IO uint32_t TEMPSENSE1_TOG; /**< Tempsensor Control Register 1, offset: 0x19C */
DECL|TEMPSENSE1|member|__IO uint32_t TEMPSENSE1; /**< Tempsensor Control Register 1, offset: 0x190 */
DECL|TEMPSENSE2_CLR|member|__IO uint32_t TEMPSENSE2_CLR; /**< Tempsensor Control Register 2, offset: 0x298 */
DECL|TEMPSENSE2_SET|member|__IO uint32_t TEMPSENSE2_SET; /**< Tempsensor Control Register 2, offset: 0x294 */
DECL|TEMPSENSE2_TOG|member|__IO uint32_t TEMPSENSE2_TOG; /**< Tempsensor Control Register 2, offset: 0x29C */
DECL|TEMPSENSE2|member|__IO uint32_t TEMPSENSE2; /**< Tempsensor Control Register 2, offset: 0x290 */
DECL|TFDR|member|__O uint32_t TFDR[32]; /**< IP TX FIFO Data Register 0..IP TX FIFO Data Register 31, array offset: 0x180, array step: 0x4 */
DECL|TFLG|member|__IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
DECL|TFR|member|__I uint32_t TFR[4]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
DECL|TFWR|member|__IO uint32_t TFWR; /**< Transmit FIFO Watermark Register, offset: 0x144 */
DECL|TGSR|member|__IO uint32_t TGSR; /**< Timer Global Status Register, offset: 0x604 */
DECL|TIMCFG|member|__IO uint32_t TIMCFG[4]; /**< Timer Configuration N Register, array offset: 0x480, array step: 0x4 */
DECL|TIMCMP|member|__IO uint32_t TIMCMP[4]; /**< Timer Compare N Register, array offset: 0x500, array step: 0x4 */
DECL|TIMCTL|member|__IO uint32_t TIMCTL[4]; /**< Timer Control N Register, array offset: 0x400, array step: 0x4 */
DECL|TIMER|member|__IO uint32_t TIMER; /**< Free Running Timer Register, offset: 0x8 */
DECL|TIMIEN|member|__IO uint32_t TIMIEN; /**< Timer Interrupt Enable Register, offset: 0x28 */
DECL|TIMING2|member|__IO uint32_t TIMING2; /**< OTP Controller Timing Register 2, offset: 0x100 */
DECL|TIMING|member|__IO uint32_t TIMING; /**< OTP Controller Timing Register, offset: 0x10 */
DECL|TIMSTAT|member|__IO uint32_t TIMSTAT; /**< Timer Status Register, offset: 0x18 */
DECL|TIPG|member|__IO uint32_t TIPG; /**< Transmit Inter-Packet Gap, offset: 0x1AC */
DECL|TMR1_BASE|macro|TMR1_BASE
DECL|TMR1_IRQn|enumerator|TMR1_IRQn = 133, /**< TMR1 interrupt */
DECL|TMR1|macro|TMR1
DECL|TMR2_BASE|macro|TMR2_BASE
DECL|TMR2_IRQn|enumerator|TMR2_IRQn = 134, /**< TMR2 interrupt */
DECL|TMR2|macro|TMR2
DECL|TMR3_BASE|macro|TMR3_BASE
DECL|TMR3_IRQn|enumerator|TMR3_IRQn = 135, /**< TMR3 interrupt */
DECL|TMR3|macro|TMR3
DECL|TMR4_BASE|macro|TMR4_BASE
DECL|TMR4_IRQn|enumerator|TMR4_IRQn = 136, /**< TMR4 interrupt */
DECL|TMR4|macro|TMR4
DECL|TMR_BASE_ADDRS|macro|TMR_BASE_ADDRS
DECL|TMR_BASE_PTRS|macro|TMR_BASE_PTRS
DECL|TMR_CAPT_CAPTURE_MASK|macro|TMR_CAPT_CAPTURE_MASK
DECL|TMR_CAPT_CAPTURE_SHIFT|macro|TMR_CAPT_CAPTURE_SHIFT
DECL|TMR_CAPT_CAPTURE|macro|TMR_CAPT_CAPTURE
DECL|TMR_CAPT_COUNT|macro|TMR_CAPT_COUNT
DECL|TMR_CMPLD1_COMPARATOR_LOAD_1_MASK|macro|TMR_CMPLD1_COMPARATOR_LOAD_1_MASK
DECL|TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT|macro|TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT
DECL|TMR_CMPLD1_COMPARATOR_LOAD_1|macro|TMR_CMPLD1_COMPARATOR_LOAD_1
DECL|TMR_CMPLD1_COUNT|macro|TMR_CMPLD1_COUNT
DECL|TMR_CMPLD2_COMPARATOR_LOAD_2_MASK|macro|TMR_CMPLD2_COMPARATOR_LOAD_2_MASK
DECL|TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT|macro|TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT
DECL|TMR_CMPLD2_COMPARATOR_LOAD_2|macro|TMR_CMPLD2_COMPARATOR_LOAD_2
DECL|TMR_CMPLD2_COUNT|macro|TMR_CMPLD2_COUNT
DECL|TMR_CNTR_COUNTER_MASK|macro|TMR_CNTR_COUNTER_MASK
DECL|TMR_CNTR_COUNTER_SHIFT|macro|TMR_CNTR_COUNTER_SHIFT
DECL|TMR_CNTR_COUNTER|macro|TMR_CNTR_COUNTER
DECL|TMR_CNTR_COUNT|macro|TMR_CNTR_COUNT
DECL|TMR_COMP1_COMPARISON_1_MASK|macro|TMR_COMP1_COMPARISON_1_MASK
DECL|TMR_COMP1_COMPARISON_1_SHIFT|macro|TMR_COMP1_COMPARISON_1_SHIFT
DECL|TMR_COMP1_COMPARISON_1|macro|TMR_COMP1_COMPARISON_1
DECL|TMR_COMP1_COUNT|macro|TMR_COMP1_COUNT
DECL|TMR_COMP2_COMPARISON_2_MASK|macro|TMR_COMP2_COMPARISON_2_MASK
DECL|TMR_COMP2_COMPARISON_2_SHIFT|macro|TMR_COMP2_COMPARISON_2_SHIFT
DECL|TMR_COMP2_COMPARISON_2|macro|TMR_COMP2_COMPARISON_2
DECL|TMR_COMP2_COUNT|macro|TMR_COMP2_COUNT
DECL|TMR_CSCTRL_ALT_LOAD_MASK|macro|TMR_CSCTRL_ALT_LOAD_MASK
DECL|TMR_CSCTRL_ALT_LOAD_SHIFT|macro|TMR_CSCTRL_ALT_LOAD_SHIFT
DECL|TMR_CSCTRL_ALT_LOAD|macro|TMR_CSCTRL_ALT_LOAD
DECL|TMR_CSCTRL_CL1_MASK|macro|TMR_CSCTRL_CL1_MASK
DECL|TMR_CSCTRL_CL1_SHIFT|macro|TMR_CSCTRL_CL1_SHIFT
DECL|TMR_CSCTRL_CL1|macro|TMR_CSCTRL_CL1
DECL|TMR_CSCTRL_CL2_MASK|macro|TMR_CSCTRL_CL2_MASK
DECL|TMR_CSCTRL_CL2_SHIFT|macro|TMR_CSCTRL_CL2_SHIFT
DECL|TMR_CSCTRL_CL2|macro|TMR_CSCTRL_CL2
DECL|TMR_CSCTRL_COUNT|macro|TMR_CSCTRL_COUNT
DECL|TMR_CSCTRL_DBG_EN_MASK|macro|TMR_CSCTRL_DBG_EN_MASK
DECL|TMR_CSCTRL_DBG_EN_SHIFT|macro|TMR_CSCTRL_DBG_EN_SHIFT
DECL|TMR_CSCTRL_DBG_EN|macro|TMR_CSCTRL_DBG_EN
DECL|TMR_CSCTRL_FAULT_MASK|macro|TMR_CSCTRL_FAULT_MASK
DECL|TMR_CSCTRL_FAULT_SHIFT|macro|TMR_CSCTRL_FAULT_SHIFT
DECL|TMR_CSCTRL_FAULT|macro|TMR_CSCTRL_FAULT
DECL|TMR_CSCTRL_ROC_MASK|macro|TMR_CSCTRL_ROC_MASK
DECL|TMR_CSCTRL_ROC_SHIFT|macro|TMR_CSCTRL_ROC_SHIFT
DECL|TMR_CSCTRL_ROC|macro|TMR_CSCTRL_ROC
DECL|TMR_CSCTRL_TCF1EN_MASK|macro|TMR_CSCTRL_TCF1EN_MASK
DECL|TMR_CSCTRL_TCF1EN_SHIFT|macro|TMR_CSCTRL_TCF1EN_SHIFT
DECL|TMR_CSCTRL_TCF1EN|macro|TMR_CSCTRL_TCF1EN
DECL|TMR_CSCTRL_TCF1_MASK|macro|TMR_CSCTRL_TCF1_MASK
DECL|TMR_CSCTRL_TCF1_SHIFT|macro|TMR_CSCTRL_TCF1_SHIFT
DECL|TMR_CSCTRL_TCF1|macro|TMR_CSCTRL_TCF1
DECL|TMR_CSCTRL_TCF2EN_MASK|macro|TMR_CSCTRL_TCF2EN_MASK
DECL|TMR_CSCTRL_TCF2EN_SHIFT|macro|TMR_CSCTRL_TCF2EN_SHIFT
DECL|TMR_CSCTRL_TCF2EN|macro|TMR_CSCTRL_TCF2EN
DECL|TMR_CSCTRL_TCF2_MASK|macro|TMR_CSCTRL_TCF2_MASK
DECL|TMR_CSCTRL_TCF2_SHIFT|macro|TMR_CSCTRL_TCF2_SHIFT
DECL|TMR_CSCTRL_TCF2|macro|TMR_CSCTRL_TCF2
DECL|TMR_CSCTRL_TCI_MASK|macro|TMR_CSCTRL_TCI_MASK
DECL|TMR_CSCTRL_TCI_SHIFT|macro|TMR_CSCTRL_TCI_SHIFT
DECL|TMR_CSCTRL_TCI|macro|TMR_CSCTRL_TCI
DECL|TMR_CSCTRL_UP_MASK|macro|TMR_CSCTRL_UP_MASK
DECL|TMR_CSCTRL_UP_SHIFT|macro|TMR_CSCTRL_UP_SHIFT
DECL|TMR_CSCTRL_UP|macro|TMR_CSCTRL_UP
DECL|TMR_CTRL_CM_MASK|macro|TMR_CTRL_CM_MASK
DECL|TMR_CTRL_CM_SHIFT|macro|TMR_CTRL_CM_SHIFT
DECL|TMR_CTRL_CM|macro|TMR_CTRL_CM
DECL|TMR_CTRL_COINIT_MASK|macro|TMR_CTRL_COINIT_MASK
DECL|TMR_CTRL_COINIT_SHIFT|macro|TMR_CTRL_COINIT_SHIFT
DECL|TMR_CTRL_COINIT|macro|TMR_CTRL_COINIT
DECL|TMR_CTRL_COUNT|macro|TMR_CTRL_COUNT
DECL|TMR_CTRL_DIR_MASK|macro|TMR_CTRL_DIR_MASK
DECL|TMR_CTRL_DIR_SHIFT|macro|TMR_CTRL_DIR_SHIFT
DECL|TMR_CTRL_DIR|macro|TMR_CTRL_DIR
DECL|TMR_CTRL_LENGTH_MASK|macro|TMR_CTRL_LENGTH_MASK
DECL|TMR_CTRL_LENGTH_SHIFT|macro|TMR_CTRL_LENGTH_SHIFT
DECL|TMR_CTRL_LENGTH|macro|TMR_CTRL_LENGTH
DECL|TMR_CTRL_ONCE_MASK|macro|TMR_CTRL_ONCE_MASK
DECL|TMR_CTRL_ONCE_SHIFT|macro|TMR_CTRL_ONCE_SHIFT
DECL|TMR_CTRL_ONCE|macro|TMR_CTRL_ONCE
DECL|TMR_CTRL_OUTMODE_MASK|macro|TMR_CTRL_OUTMODE_MASK
DECL|TMR_CTRL_OUTMODE_SHIFT|macro|TMR_CTRL_OUTMODE_SHIFT
DECL|TMR_CTRL_OUTMODE|macro|TMR_CTRL_OUTMODE
DECL|TMR_CTRL_PCS_MASK|macro|TMR_CTRL_PCS_MASK
DECL|TMR_CTRL_PCS_SHIFT|macro|TMR_CTRL_PCS_SHIFT
DECL|TMR_CTRL_PCS|macro|TMR_CTRL_PCS
DECL|TMR_CTRL_SCS_MASK|macro|TMR_CTRL_SCS_MASK
DECL|TMR_CTRL_SCS_SHIFT|macro|TMR_CTRL_SCS_SHIFT
DECL|TMR_CTRL_SCS|macro|TMR_CTRL_SCS
DECL|TMR_DMA_CMPLD1DE_MASK|macro|TMR_DMA_CMPLD1DE_MASK
DECL|TMR_DMA_CMPLD1DE_SHIFT|macro|TMR_DMA_CMPLD1DE_SHIFT
DECL|TMR_DMA_CMPLD1DE|macro|TMR_DMA_CMPLD1DE
DECL|TMR_DMA_CMPLD2DE_MASK|macro|TMR_DMA_CMPLD2DE_MASK
DECL|TMR_DMA_CMPLD2DE_SHIFT|macro|TMR_DMA_CMPLD2DE_SHIFT
DECL|TMR_DMA_CMPLD2DE|macro|TMR_DMA_CMPLD2DE
DECL|TMR_DMA_COUNT|macro|TMR_DMA_COUNT
DECL|TMR_DMA_IEFDE_MASK|macro|TMR_DMA_IEFDE_MASK
DECL|TMR_DMA_IEFDE_SHIFT|macro|TMR_DMA_IEFDE_SHIFT
DECL|TMR_DMA_IEFDE|macro|TMR_DMA_IEFDE
DECL|TMR_ENBL_COUNT|macro|TMR_ENBL_COUNT
DECL|TMR_ENBL_ENBL_MASK|macro|TMR_ENBL_ENBL_MASK
DECL|TMR_ENBL_ENBL_SHIFT|macro|TMR_ENBL_ENBL_SHIFT
DECL|TMR_ENBL_ENBL|macro|TMR_ENBL_ENBL
DECL|TMR_FILT_COUNT|macro|TMR_FILT_COUNT
DECL|TMR_FILT_FILT_CNT_MASK|macro|TMR_FILT_FILT_CNT_MASK
DECL|TMR_FILT_FILT_CNT_SHIFT|macro|TMR_FILT_FILT_CNT_SHIFT
DECL|TMR_FILT_FILT_CNT|macro|TMR_FILT_FILT_CNT
DECL|TMR_FILT_FILT_PER_MASK|macro|TMR_FILT_FILT_PER_MASK
DECL|TMR_FILT_FILT_PER_SHIFT|macro|TMR_FILT_FILT_PER_SHIFT
DECL|TMR_FILT_FILT_PER|macro|TMR_FILT_FILT_PER
DECL|TMR_HOLD_COUNT|macro|TMR_HOLD_COUNT
DECL|TMR_HOLD_HOLD_MASK|macro|TMR_HOLD_HOLD_MASK
DECL|TMR_HOLD_HOLD_SHIFT|macro|TMR_HOLD_HOLD_SHIFT
DECL|TMR_HOLD_HOLD|macro|TMR_HOLD_HOLD
DECL|TMR_IRQS|macro|TMR_IRQS
DECL|TMR_LOAD_COUNT|macro|TMR_LOAD_COUNT
DECL|TMR_LOAD_LOAD_MASK|macro|TMR_LOAD_LOAD_MASK
DECL|TMR_LOAD_LOAD_SHIFT|macro|TMR_LOAD_LOAD_SHIFT
DECL|TMR_LOAD_LOAD|macro|TMR_LOAD_LOAD
DECL|TMR_SCTRL_CAPTURE_MODE_MASK|macro|TMR_SCTRL_CAPTURE_MODE_MASK
DECL|TMR_SCTRL_CAPTURE_MODE_SHIFT|macro|TMR_SCTRL_CAPTURE_MODE_SHIFT
DECL|TMR_SCTRL_CAPTURE_MODE|macro|TMR_SCTRL_CAPTURE_MODE
DECL|TMR_SCTRL_COUNT|macro|TMR_SCTRL_COUNT
DECL|TMR_SCTRL_EEOF_MASK|macro|TMR_SCTRL_EEOF_MASK
DECL|TMR_SCTRL_EEOF_SHIFT|macro|TMR_SCTRL_EEOF_SHIFT
DECL|TMR_SCTRL_EEOF|macro|TMR_SCTRL_EEOF
DECL|TMR_SCTRL_FORCE_MASK|macro|TMR_SCTRL_FORCE_MASK
DECL|TMR_SCTRL_FORCE_SHIFT|macro|TMR_SCTRL_FORCE_SHIFT
DECL|TMR_SCTRL_FORCE|macro|TMR_SCTRL_FORCE
DECL|TMR_SCTRL_IEFIE_MASK|macro|TMR_SCTRL_IEFIE_MASK
DECL|TMR_SCTRL_IEFIE_SHIFT|macro|TMR_SCTRL_IEFIE_SHIFT
DECL|TMR_SCTRL_IEFIE|macro|TMR_SCTRL_IEFIE
DECL|TMR_SCTRL_IEF_MASK|macro|TMR_SCTRL_IEF_MASK
DECL|TMR_SCTRL_IEF_SHIFT|macro|TMR_SCTRL_IEF_SHIFT
DECL|TMR_SCTRL_IEF|macro|TMR_SCTRL_IEF
DECL|TMR_SCTRL_INPUT_MASK|macro|TMR_SCTRL_INPUT_MASK
DECL|TMR_SCTRL_INPUT_SHIFT|macro|TMR_SCTRL_INPUT_SHIFT
DECL|TMR_SCTRL_INPUT|macro|TMR_SCTRL_INPUT
DECL|TMR_SCTRL_IPS_MASK|macro|TMR_SCTRL_IPS_MASK
DECL|TMR_SCTRL_IPS_SHIFT|macro|TMR_SCTRL_IPS_SHIFT
DECL|TMR_SCTRL_IPS|macro|TMR_SCTRL_IPS
DECL|TMR_SCTRL_MSTR_MASK|macro|TMR_SCTRL_MSTR_MASK
DECL|TMR_SCTRL_MSTR_SHIFT|macro|TMR_SCTRL_MSTR_SHIFT
DECL|TMR_SCTRL_MSTR|macro|TMR_SCTRL_MSTR
DECL|TMR_SCTRL_OEN_MASK|macro|TMR_SCTRL_OEN_MASK
DECL|TMR_SCTRL_OEN_SHIFT|macro|TMR_SCTRL_OEN_SHIFT
DECL|TMR_SCTRL_OEN|macro|TMR_SCTRL_OEN
DECL|TMR_SCTRL_OPS_MASK|macro|TMR_SCTRL_OPS_MASK
DECL|TMR_SCTRL_OPS_SHIFT|macro|TMR_SCTRL_OPS_SHIFT
DECL|TMR_SCTRL_OPS|macro|TMR_SCTRL_OPS
DECL|TMR_SCTRL_TCFIE_MASK|macro|TMR_SCTRL_TCFIE_MASK
DECL|TMR_SCTRL_TCFIE_SHIFT|macro|TMR_SCTRL_TCFIE_SHIFT
DECL|TMR_SCTRL_TCFIE|macro|TMR_SCTRL_TCFIE
DECL|TMR_SCTRL_TCF_MASK|macro|TMR_SCTRL_TCF_MASK
DECL|TMR_SCTRL_TCF_SHIFT|macro|TMR_SCTRL_TCF_SHIFT
DECL|TMR_SCTRL_TCF|macro|TMR_SCTRL_TCF
DECL|TMR_SCTRL_TOFIE_MASK|macro|TMR_SCTRL_TOFIE_MASK
DECL|TMR_SCTRL_TOFIE_SHIFT|macro|TMR_SCTRL_TOFIE_SHIFT
DECL|TMR_SCTRL_TOFIE|macro|TMR_SCTRL_TOFIE
DECL|TMR_SCTRL_TOF_MASK|macro|TMR_SCTRL_TOF_MASK
DECL|TMR_SCTRL_TOF_SHIFT|macro|TMR_SCTRL_TOF_SHIFT
DECL|TMR_SCTRL_TOF|macro|TMR_SCTRL_TOF
DECL|TMR_SCTRL_VAL_MASK|macro|TMR_SCTRL_VAL_MASK
DECL|TMR_SCTRL_VAL_SHIFT|macro|TMR_SCTRL_VAL_SHIFT
DECL|TMR_SCTRL_VAL|macro|TMR_SCTRL_VAL
DECL|TMR_Type|typedef|} TMR_Type;
DECL|TMR|member|__IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
DECL|TOTSAM|member|__I uint32_t TOTSAM; /**< Total Samples Register, offset: 0x14 */
DECL|TOVAL|member|__IO uint32_t TOVAL; /**< Watchdog Timeout Value Register, offset: 0x8 */
DECL|TRIGn_CHAIN_1_0|member|__IO uint32_t TRIGn_CHAIN_1_0; /**< ETC_TRIG Chain 0/1 Register, array offset: 0x18, array step: 0x28 */
DECL|TRIGn_CHAIN_3_2|member|__IO uint32_t TRIGn_CHAIN_3_2; /**< ETC_TRIG Chain 2/3 Register, array offset: 0x1C, array step: 0x28 */
DECL|TRIGn_CHAIN_5_4|member|__IO uint32_t TRIGn_CHAIN_5_4; /**< ETC_TRIG Chain 4/5 Register, array offset: 0x20, array step: 0x28 */
DECL|TRIGn_CHAIN_7_6|member|__IO uint32_t TRIGn_CHAIN_7_6; /**< ETC_TRIG Chain 6/7 Register, array offset: 0x24, array step: 0x28 */
DECL|TRIGn_COUNTER|member|__IO uint32_t TRIGn_COUNTER; /**<
DECL|TRIGn_CTRL|member|__IO uint32_t TRIGn_CTRL; /**<
DECL|TRIGn_RESULT_1_0|member|__I uint32_t TRIGn_RESULT_1_0; /**< ETC_TRIG Result Data 1/0 Register, array offset: 0x28, array step: 0x28 */
DECL|TRIGn_RESULT_3_2|member|__I uint32_t TRIGn_RESULT_3_2; /**< ETC_TRIG Result Data 3/2 Register, array offset: 0x2C, array step: 0x28 */
DECL|TRIGn_RESULT_5_4|member|__I uint32_t TRIGn_RESULT_5_4; /**< ETC_TRIG Result Data 5/4 Register, array offset: 0x30, array step: 0x28 */
DECL|TRIGn_RESULT_7_6|member|__I uint32_t TRIGn_RESULT_7_6; /**< ETC_TRIG Result Data 7/6 Register, array offset: 0x34, array step: 0x28 */
DECL|TRIG|member|} TRIG[8];
DECL|TRNG_BASE_ADDRS|macro|TRNG_BASE_ADDRS
DECL|TRNG_BASE_PTRS|macro|TRNG_BASE_PTRS
DECL|TRNG_BASE|macro|TRNG_BASE
DECL|TRNG_ENT_COUNT|macro|TRNG_ENT_COUNT
DECL|TRNG_ENT_ENT_MASK|macro|TRNG_ENT_ENT_MASK
DECL|TRNG_ENT_ENT_SHIFT|macro|TRNG_ENT_ENT_SHIFT
DECL|TRNG_ENT_ENT|macro|TRNG_ENT_ENT
DECL|TRNG_FRQCNT_FRQ_CT_MASK|macro|TRNG_FRQCNT_FRQ_CT_MASK
DECL|TRNG_FRQCNT_FRQ_CT_SHIFT|macro|TRNG_FRQCNT_FRQ_CT_SHIFT
DECL|TRNG_FRQCNT_FRQ_CT|macro|TRNG_FRQCNT_FRQ_CT
DECL|TRNG_FRQMAX_FRQ_MAX_MASK|macro|TRNG_FRQMAX_FRQ_MAX_MASK
DECL|TRNG_FRQMAX_FRQ_MAX_SHIFT|macro|TRNG_FRQMAX_FRQ_MAX_SHIFT
DECL|TRNG_FRQMAX_FRQ_MAX|macro|TRNG_FRQMAX_FRQ_MAX
DECL|TRNG_FRQMIN_FRQ_MIN_MASK|macro|TRNG_FRQMIN_FRQ_MIN_MASK
DECL|TRNG_FRQMIN_FRQ_MIN_SHIFT|macro|TRNG_FRQMIN_FRQ_MIN_SHIFT
DECL|TRNG_FRQMIN_FRQ_MIN|macro|TRNG_FRQMIN_FRQ_MIN
DECL|TRNG_INT_CTRL_ENT_VAL_MASK|macro|TRNG_INT_CTRL_ENT_VAL_MASK
DECL|TRNG_INT_CTRL_ENT_VAL_SHIFT|macro|TRNG_INT_CTRL_ENT_VAL_SHIFT
DECL|TRNG_INT_CTRL_ENT_VAL|macro|TRNG_INT_CTRL_ENT_VAL
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL_MASK|macro|TRNG_INT_CTRL_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL|macro|TRNG_INT_CTRL_FRQ_CT_FAIL
DECL|TRNG_INT_CTRL_HW_ERR_MASK|macro|TRNG_INT_CTRL_HW_ERR_MASK
DECL|TRNG_INT_CTRL_HW_ERR_SHIFT|macro|TRNG_INT_CTRL_HW_ERR_SHIFT
DECL|TRNG_INT_CTRL_HW_ERR|macro|TRNG_INT_CTRL_HW_ERR
DECL|TRNG_INT_CTRL_UNUSED_MASK|macro|TRNG_INT_CTRL_UNUSED_MASK
DECL|TRNG_INT_CTRL_UNUSED_SHIFT|macro|TRNG_INT_CTRL_UNUSED_SHIFT
DECL|TRNG_INT_CTRL_UNUSED|macro|TRNG_INT_CTRL_UNUSED
DECL|TRNG_INT_MASK_ENT_VAL_MASK|macro|TRNG_INT_MASK_ENT_VAL_MASK
DECL|TRNG_INT_MASK_ENT_VAL_SHIFT|macro|TRNG_INT_MASK_ENT_VAL_SHIFT
DECL|TRNG_INT_MASK_ENT_VAL|macro|TRNG_INT_MASK_ENT_VAL
DECL|TRNG_INT_MASK_FRQ_CT_FAIL_MASK|macro|TRNG_INT_MASK_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_MASK_FRQ_CT_FAIL|macro|TRNG_INT_MASK_FRQ_CT_FAIL
DECL|TRNG_INT_MASK_HW_ERR_MASK|macro|TRNG_INT_MASK_HW_ERR_MASK
DECL|TRNG_INT_MASK_HW_ERR_SHIFT|macro|TRNG_INT_MASK_HW_ERR_SHIFT
DECL|TRNG_INT_MASK_HW_ERR|macro|TRNG_INT_MASK_HW_ERR
DECL|TRNG_INT_STATUS_ENT_VAL_MASK|macro|TRNG_INT_STATUS_ENT_VAL_MASK
DECL|TRNG_INT_STATUS_ENT_VAL_SHIFT|macro|TRNG_INT_STATUS_ENT_VAL_SHIFT
DECL|TRNG_INT_STATUS_ENT_VAL|macro|TRNG_INT_STATUS_ENT_VAL
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL_MASK|macro|TRNG_INT_STATUS_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL|macro|TRNG_INT_STATUS_FRQ_CT_FAIL
DECL|TRNG_INT_STATUS_HW_ERR_MASK|macro|TRNG_INT_STATUS_HW_ERR_MASK
DECL|TRNG_INT_STATUS_HW_ERR_SHIFT|macro|TRNG_INT_STATUS_HW_ERR_SHIFT
DECL|TRNG_INT_STATUS_HW_ERR|macro|TRNG_INT_STATUS_HW_ERR
DECL|TRNG_IRQS|macro|TRNG_IRQS
DECL|TRNG_IRQn|enumerator|TRNG_IRQn = 53, /**< TRNG interrupt */
DECL|TRNG_MCTL_ENT_VAL_MASK|macro|TRNG_MCTL_ENT_VAL_MASK
DECL|TRNG_MCTL_ENT_VAL_SHIFT|macro|TRNG_MCTL_ENT_VAL_SHIFT
DECL|TRNG_MCTL_ENT_VAL|macro|TRNG_MCTL_ENT_VAL
DECL|TRNG_MCTL_ERR_MASK|macro|TRNG_MCTL_ERR_MASK
DECL|TRNG_MCTL_ERR_SHIFT|macro|TRNG_MCTL_ERR_SHIFT
DECL|TRNG_MCTL_ERR|macro|TRNG_MCTL_ERR
DECL|TRNG_MCTL_FCT_FAIL_MASK|macro|TRNG_MCTL_FCT_FAIL_MASK
DECL|TRNG_MCTL_FCT_FAIL_SHIFT|macro|TRNG_MCTL_FCT_FAIL_SHIFT
DECL|TRNG_MCTL_FCT_FAIL|macro|TRNG_MCTL_FCT_FAIL
DECL|TRNG_MCTL_FCT_VAL_MASK|macro|TRNG_MCTL_FCT_VAL_MASK
DECL|TRNG_MCTL_FCT_VAL_SHIFT|macro|TRNG_MCTL_FCT_VAL_SHIFT
DECL|TRNG_MCTL_FCT_VAL|macro|TRNG_MCTL_FCT_VAL
DECL|TRNG_MCTL_FOR_SCLK_MASK|macro|TRNG_MCTL_FOR_SCLK_MASK
DECL|TRNG_MCTL_FOR_SCLK_SHIFT|macro|TRNG_MCTL_FOR_SCLK_SHIFT
DECL|TRNG_MCTL_FOR_SCLK|macro|TRNG_MCTL_FOR_SCLK
DECL|TRNG_MCTL_LRUN_CONT_MASK|macro|TRNG_MCTL_LRUN_CONT_MASK
DECL|TRNG_MCTL_LRUN_CONT_SHIFT|macro|TRNG_MCTL_LRUN_CONT_SHIFT
DECL|TRNG_MCTL_LRUN_CONT|macro|TRNG_MCTL_LRUN_CONT
DECL|TRNG_MCTL_OSC_DIV_MASK|macro|TRNG_MCTL_OSC_DIV_MASK
DECL|TRNG_MCTL_OSC_DIV_SHIFT|macro|TRNG_MCTL_OSC_DIV_SHIFT
DECL|TRNG_MCTL_OSC_DIV|macro|TRNG_MCTL_OSC_DIV
DECL|TRNG_MCTL_PRGM_MASK|macro|TRNG_MCTL_PRGM_MASK
DECL|TRNG_MCTL_PRGM_SHIFT|macro|TRNG_MCTL_PRGM_SHIFT
DECL|TRNG_MCTL_PRGM|macro|TRNG_MCTL_PRGM
DECL|TRNG_MCTL_RST_DEF_MASK|macro|TRNG_MCTL_RST_DEF_MASK
DECL|TRNG_MCTL_RST_DEF_SHIFT|macro|TRNG_MCTL_RST_DEF_SHIFT
DECL|TRNG_MCTL_RST_DEF|macro|TRNG_MCTL_RST_DEF
DECL|TRNG_MCTL_SAMP_MODE_MASK|macro|TRNG_MCTL_SAMP_MODE_MASK
DECL|TRNG_MCTL_SAMP_MODE_SHIFT|macro|TRNG_MCTL_SAMP_MODE_SHIFT
DECL|TRNG_MCTL_SAMP_MODE|macro|TRNG_MCTL_SAMP_MODE
DECL|TRNG_MCTL_TSTOP_OK_MASK|macro|TRNG_MCTL_TSTOP_OK_MASK
DECL|TRNG_MCTL_TSTOP_OK_SHIFT|macro|TRNG_MCTL_TSTOP_OK_SHIFT
DECL|TRNG_MCTL_TSTOP_OK|macro|TRNG_MCTL_TSTOP_OK
DECL|TRNG_MCTL_TST_OUT_MASK|macro|TRNG_MCTL_TST_OUT_MASK
DECL|TRNG_MCTL_TST_OUT_SHIFT|macro|TRNG_MCTL_TST_OUT_SHIFT
DECL|TRNG_MCTL_TST_OUT|macro|TRNG_MCTL_TST_OUT
DECL|TRNG_MCTL_UNUSED4_MASK|macro|TRNG_MCTL_UNUSED4_MASK
DECL|TRNG_MCTL_UNUSED4_SHIFT|macro|TRNG_MCTL_UNUSED4_SHIFT
DECL|TRNG_MCTL_UNUSED4|macro|TRNG_MCTL_UNUSED4
DECL|TRNG_MCTL_UNUSED5_MASK|macro|TRNG_MCTL_UNUSED5_MASK
DECL|TRNG_MCTL_UNUSED5_SHIFT|macro|TRNG_MCTL_UNUSED5_SHIFT
DECL|TRNG_MCTL_UNUSED5|macro|TRNG_MCTL_UNUSED5
DECL|TRNG_PKRCNT10_PKR_0_CT_MASK|macro|TRNG_PKRCNT10_PKR_0_CT_MASK
DECL|TRNG_PKRCNT10_PKR_0_CT_SHIFT|macro|TRNG_PKRCNT10_PKR_0_CT_SHIFT
DECL|TRNG_PKRCNT10_PKR_0_CT|macro|TRNG_PKRCNT10_PKR_0_CT
DECL|TRNG_PKRCNT10_PKR_1_CT_MASK|macro|TRNG_PKRCNT10_PKR_1_CT_MASK
DECL|TRNG_PKRCNT10_PKR_1_CT_SHIFT|macro|TRNG_PKRCNT10_PKR_1_CT_SHIFT
DECL|TRNG_PKRCNT10_PKR_1_CT|macro|TRNG_PKRCNT10_PKR_1_CT
DECL|TRNG_PKRCNT32_PKR_2_CT_MASK|macro|TRNG_PKRCNT32_PKR_2_CT_MASK
DECL|TRNG_PKRCNT32_PKR_2_CT_SHIFT|macro|TRNG_PKRCNT32_PKR_2_CT_SHIFT
DECL|TRNG_PKRCNT32_PKR_2_CT|macro|TRNG_PKRCNT32_PKR_2_CT
DECL|TRNG_PKRCNT32_PKR_3_CT_MASK|macro|TRNG_PKRCNT32_PKR_3_CT_MASK
DECL|TRNG_PKRCNT32_PKR_3_CT_SHIFT|macro|TRNG_PKRCNT32_PKR_3_CT_SHIFT
DECL|TRNG_PKRCNT32_PKR_3_CT|macro|TRNG_PKRCNT32_PKR_3_CT
DECL|TRNG_PKRCNT54_PKR_4_CT_MASK|macro|TRNG_PKRCNT54_PKR_4_CT_MASK
DECL|TRNG_PKRCNT54_PKR_4_CT_SHIFT|macro|TRNG_PKRCNT54_PKR_4_CT_SHIFT
DECL|TRNG_PKRCNT54_PKR_4_CT|macro|TRNG_PKRCNT54_PKR_4_CT
DECL|TRNG_PKRCNT54_PKR_5_CT_MASK|macro|TRNG_PKRCNT54_PKR_5_CT_MASK
DECL|TRNG_PKRCNT54_PKR_5_CT_SHIFT|macro|TRNG_PKRCNT54_PKR_5_CT_SHIFT
DECL|TRNG_PKRCNT54_PKR_5_CT|macro|TRNG_PKRCNT54_PKR_5_CT
DECL|TRNG_PKRCNT76_PKR_6_CT_MASK|macro|TRNG_PKRCNT76_PKR_6_CT_MASK
DECL|TRNG_PKRCNT76_PKR_6_CT_SHIFT|macro|TRNG_PKRCNT76_PKR_6_CT_SHIFT
DECL|TRNG_PKRCNT76_PKR_6_CT|macro|TRNG_PKRCNT76_PKR_6_CT
DECL|TRNG_PKRCNT76_PKR_7_CT_MASK|macro|TRNG_PKRCNT76_PKR_7_CT_MASK
DECL|TRNG_PKRCNT76_PKR_7_CT_SHIFT|macro|TRNG_PKRCNT76_PKR_7_CT_SHIFT
DECL|TRNG_PKRCNT76_PKR_7_CT|macro|TRNG_PKRCNT76_PKR_7_CT
DECL|TRNG_PKRCNT98_PKR_8_CT_MASK|macro|TRNG_PKRCNT98_PKR_8_CT_MASK
DECL|TRNG_PKRCNT98_PKR_8_CT_SHIFT|macro|TRNG_PKRCNT98_PKR_8_CT_SHIFT
DECL|TRNG_PKRCNT98_PKR_8_CT|macro|TRNG_PKRCNT98_PKR_8_CT
DECL|TRNG_PKRCNT98_PKR_9_CT_MASK|macro|TRNG_PKRCNT98_PKR_9_CT_MASK
DECL|TRNG_PKRCNT98_PKR_9_CT_SHIFT|macro|TRNG_PKRCNT98_PKR_9_CT_SHIFT
DECL|TRNG_PKRCNT98_PKR_9_CT|macro|TRNG_PKRCNT98_PKR_9_CT
DECL|TRNG_PKRCNTBA_PKR_A_CT_MASK|macro|TRNG_PKRCNTBA_PKR_A_CT_MASK
DECL|TRNG_PKRCNTBA_PKR_A_CT_SHIFT|macro|TRNG_PKRCNTBA_PKR_A_CT_SHIFT
DECL|TRNG_PKRCNTBA_PKR_A_CT|macro|TRNG_PKRCNTBA_PKR_A_CT
DECL|TRNG_PKRCNTBA_PKR_B_CT_MASK|macro|TRNG_PKRCNTBA_PKR_B_CT_MASK
DECL|TRNG_PKRCNTBA_PKR_B_CT_SHIFT|macro|TRNG_PKRCNTBA_PKR_B_CT_SHIFT
DECL|TRNG_PKRCNTBA_PKR_B_CT|macro|TRNG_PKRCNTBA_PKR_B_CT
DECL|TRNG_PKRCNTDC_PKR_C_CT_MASK|macro|TRNG_PKRCNTDC_PKR_C_CT_MASK
DECL|TRNG_PKRCNTDC_PKR_C_CT_SHIFT|macro|TRNG_PKRCNTDC_PKR_C_CT_SHIFT
DECL|TRNG_PKRCNTDC_PKR_C_CT|macro|TRNG_PKRCNTDC_PKR_C_CT
DECL|TRNG_PKRCNTDC_PKR_D_CT_MASK|macro|TRNG_PKRCNTDC_PKR_D_CT_MASK
DECL|TRNG_PKRCNTDC_PKR_D_CT_SHIFT|macro|TRNG_PKRCNTDC_PKR_D_CT_SHIFT
DECL|TRNG_PKRCNTDC_PKR_D_CT|macro|TRNG_PKRCNTDC_PKR_D_CT
DECL|TRNG_PKRCNTFE_PKR_E_CT_MASK|macro|TRNG_PKRCNTFE_PKR_E_CT_MASK
DECL|TRNG_PKRCNTFE_PKR_E_CT_SHIFT|macro|TRNG_PKRCNTFE_PKR_E_CT_SHIFT
DECL|TRNG_PKRCNTFE_PKR_E_CT|macro|TRNG_PKRCNTFE_PKR_E_CT
DECL|TRNG_PKRCNTFE_PKR_F_CT_MASK|macro|TRNG_PKRCNTFE_PKR_F_CT_MASK
DECL|TRNG_PKRCNTFE_PKR_F_CT_SHIFT|macro|TRNG_PKRCNTFE_PKR_F_CT_SHIFT
DECL|TRNG_PKRCNTFE_PKR_F_CT|macro|TRNG_PKRCNTFE_PKR_F_CT
DECL|TRNG_PKRMAX_PKR_MAX_MASK|macro|TRNG_PKRMAX_PKR_MAX_MASK
DECL|TRNG_PKRMAX_PKR_MAX_SHIFT|macro|TRNG_PKRMAX_PKR_MAX_SHIFT
DECL|TRNG_PKRMAX_PKR_MAX|macro|TRNG_PKRMAX_PKR_MAX
DECL|TRNG_PKRRNG_PKR_RNG_MASK|macro|TRNG_PKRRNG_PKR_RNG_MASK
DECL|TRNG_PKRRNG_PKR_RNG_SHIFT|macro|TRNG_PKRRNG_PKR_RNG_SHIFT
DECL|TRNG_PKRRNG_PKR_RNG|macro|TRNG_PKRRNG_PKR_RNG
DECL|TRNG_PKRSQ_PKR_SQ_MASK|macro|TRNG_PKRSQ_PKR_SQ_MASK
DECL|TRNG_PKRSQ_PKR_SQ_SHIFT|macro|TRNG_PKRSQ_PKR_SQ_SHIFT
DECL|TRNG_PKRSQ_PKR_SQ|macro|TRNG_PKRSQ_PKR_SQ
DECL|TRNG_SBLIM_SB_LIM_MASK|macro|TRNG_SBLIM_SB_LIM_MASK
DECL|TRNG_SBLIM_SB_LIM_SHIFT|macro|TRNG_SBLIM_SB_LIM_SHIFT
DECL|TRNG_SBLIM_SB_LIM|macro|TRNG_SBLIM_SB_LIM
DECL|TRNG_SCMC_MONO_CT_MASK|macro|TRNG_SCMC_MONO_CT_MASK
DECL|TRNG_SCMC_MONO_CT_SHIFT|macro|TRNG_SCMC_MONO_CT_SHIFT
DECL|TRNG_SCMC_MONO_CT|macro|TRNG_SCMC_MONO_CT
DECL|TRNG_SCMISC_LRUN_MAX_MASK|macro|TRNG_SCMISC_LRUN_MAX_MASK
DECL|TRNG_SCMISC_LRUN_MAX_SHIFT|macro|TRNG_SCMISC_LRUN_MAX_SHIFT
DECL|TRNG_SCMISC_LRUN_MAX|macro|TRNG_SCMISC_LRUN_MAX
DECL|TRNG_SCMISC_RTY_CT_MASK|macro|TRNG_SCMISC_RTY_CT_MASK
DECL|TRNG_SCMISC_RTY_CT_SHIFT|macro|TRNG_SCMISC_RTY_CT_SHIFT
DECL|TRNG_SCMISC_RTY_CT|macro|TRNG_SCMISC_RTY_CT
DECL|TRNG_SCML_MONO_MAX_MASK|macro|TRNG_SCML_MONO_MAX_MASK
DECL|TRNG_SCML_MONO_MAX_SHIFT|macro|TRNG_SCML_MONO_MAX_SHIFT
DECL|TRNG_SCML_MONO_MAX|macro|TRNG_SCML_MONO_MAX
DECL|TRNG_SCML_MONO_RNG_MASK|macro|TRNG_SCML_MONO_RNG_MASK
DECL|TRNG_SCML_MONO_RNG_SHIFT|macro|TRNG_SCML_MONO_RNG_SHIFT
DECL|TRNG_SCML_MONO_RNG|macro|TRNG_SCML_MONO_RNG
DECL|TRNG_SCR1C_R1_0_CT_MASK|macro|TRNG_SCR1C_R1_0_CT_MASK
DECL|TRNG_SCR1C_R1_0_CT_SHIFT|macro|TRNG_SCR1C_R1_0_CT_SHIFT
DECL|TRNG_SCR1C_R1_0_CT|macro|TRNG_SCR1C_R1_0_CT
DECL|TRNG_SCR1C_R1_1_CT_MASK|macro|TRNG_SCR1C_R1_1_CT_MASK
DECL|TRNG_SCR1C_R1_1_CT_SHIFT|macro|TRNG_SCR1C_R1_1_CT_SHIFT
DECL|TRNG_SCR1C_R1_1_CT|macro|TRNG_SCR1C_R1_1_CT
DECL|TRNG_SCR1L_RUN1_MAX_MASK|macro|TRNG_SCR1L_RUN1_MAX_MASK
DECL|TRNG_SCR1L_RUN1_MAX_SHIFT|macro|TRNG_SCR1L_RUN1_MAX_SHIFT
DECL|TRNG_SCR1L_RUN1_MAX|macro|TRNG_SCR1L_RUN1_MAX
DECL|TRNG_SCR1L_RUN1_RNG_MASK|macro|TRNG_SCR1L_RUN1_RNG_MASK
DECL|TRNG_SCR1L_RUN1_RNG_SHIFT|macro|TRNG_SCR1L_RUN1_RNG_SHIFT
DECL|TRNG_SCR1L_RUN1_RNG|macro|TRNG_SCR1L_RUN1_RNG
DECL|TRNG_SCR2C_R2_0_CT_MASK|macro|TRNG_SCR2C_R2_0_CT_MASK
DECL|TRNG_SCR2C_R2_0_CT_SHIFT|macro|TRNG_SCR2C_R2_0_CT_SHIFT
DECL|TRNG_SCR2C_R2_0_CT|macro|TRNG_SCR2C_R2_0_CT
DECL|TRNG_SCR2C_R2_1_CT_MASK|macro|TRNG_SCR2C_R2_1_CT_MASK
DECL|TRNG_SCR2C_R2_1_CT_SHIFT|macro|TRNG_SCR2C_R2_1_CT_SHIFT
DECL|TRNG_SCR2C_R2_1_CT|macro|TRNG_SCR2C_R2_1_CT
DECL|TRNG_SCR2L_RUN2_MAX_MASK|macro|TRNG_SCR2L_RUN2_MAX_MASK
DECL|TRNG_SCR2L_RUN2_MAX_SHIFT|macro|TRNG_SCR2L_RUN2_MAX_SHIFT
DECL|TRNG_SCR2L_RUN2_MAX|macro|TRNG_SCR2L_RUN2_MAX
DECL|TRNG_SCR2L_RUN2_RNG_MASK|macro|TRNG_SCR2L_RUN2_RNG_MASK
DECL|TRNG_SCR2L_RUN2_RNG_SHIFT|macro|TRNG_SCR2L_RUN2_RNG_SHIFT
DECL|TRNG_SCR2L_RUN2_RNG|macro|TRNG_SCR2L_RUN2_RNG
DECL|TRNG_SCR3C_R3_0_CT_MASK|macro|TRNG_SCR3C_R3_0_CT_MASK
DECL|TRNG_SCR3C_R3_0_CT_SHIFT|macro|TRNG_SCR3C_R3_0_CT_SHIFT
DECL|TRNG_SCR3C_R3_0_CT|macro|TRNG_SCR3C_R3_0_CT
DECL|TRNG_SCR3C_R3_1_CT_MASK|macro|TRNG_SCR3C_R3_1_CT_MASK
DECL|TRNG_SCR3C_R3_1_CT_SHIFT|macro|TRNG_SCR3C_R3_1_CT_SHIFT
DECL|TRNG_SCR3C_R3_1_CT|macro|TRNG_SCR3C_R3_1_CT
DECL|TRNG_SCR3L_RUN3_MAX_MASK|macro|TRNG_SCR3L_RUN3_MAX_MASK
DECL|TRNG_SCR3L_RUN3_MAX_SHIFT|macro|TRNG_SCR3L_RUN3_MAX_SHIFT
DECL|TRNG_SCR3L_RUN3_MAX|macro|TRNG_SCR3L_RUN3_MAX
DECL|TRNG_SCR3L_RUN3_RNG_MASK|macro|TRNG_SCR3L_RUN3_RNG_MASK
DECL|TRNG_SCR3L_RUN3_RNG_SHIFT|macro|TRNG_SCR3L_RUN3_RNG_SHIFT
DECL|TRNG_SCR3L_RUN3_RNG|macro|TRNG_SCR3L_RUN3_RNG
DECL|TRNG_SCR4C_R4_0_CT_MASK|macro|TRNG_SCR4C_R4_0_CT_MASK
DECL|TRNG_SCR4C_R4_0_CT_SHIFT|macro|TRNG_SCR4C_R4_0_CT_SHIFT
DECL|TRNG_SCR4C_R4_0_CT|macro|TRNG_SCR4C_R4_0_CT
DECL|TRNG_SCR4C_R4_1_CT_MASK|macro|TRNG_SCR4C_R4_1_CT_MASK
DECL|TRNG_SCR4C_R4_1_CT_SHIFT|macro|TRNG_SCR4C_R4_1_CT_SHIFT
DECL|TRNG_SCR4C_R4_1_CT|macro|TRNG_SCR4C_R4_1_CT
DECL|TRNG_SCR4L_RUN4_MAX_MASK|macro|TRNG_SCR4L_RUN4_MAX_MASK
DECL|TRNG_SCR4L_RUN4_MAX_SHIFT|macro|TRNG_SCR4L_RUN4_MAX_SHIFT
DECL|TRNG_SCR4L_RUN4_MAX|macro|TRNG_SCR4L_RUN4_MAX
DECL|TRNG_SCR4L_RUN4_RNG_MASK|macro|TRNG_SCR4L_RUN4_RNG_MASK
DECL|TRNG_SCR4L_RUN4_RNG_SHIFT|macro|TRNG_SCR4L_RUN4_RNG_SHIFT
DECL|TRNG_SCR4L_RUN4_RNG|macro|TRNG_SCR4L_RUN4_RNG
DECL|TRNG_SCR5C_R5_0_CT_MASK|macro|TRNG_SCR5C_R5_0_CT_MASK
DECL|TRNG_SCR5C_R5_0_CT_SHIFT|macro|TRNG_SCR5C_R5_0_CT_SHIFT
DECL|TRNG_SCR5C_R5_0_CT|macro|TRNG_SCR5C_R5_0_CT
DECL|TRNG_SCR5C_R5_1_CT_MASK|macro|TRNG_SCR5C_R5_1_CT_MASK
DECL|TRNG_SCR5C_R5_1_CT_SHIFT|macro|TRNG_SCR5C_R5_1_CT_SHIFT
DECL|TRNG_SCR5C_R5_1_CT|macro|TRNG_SCR5C_R5_1_CT
DECL|TRNG_SCR5L_RUN5_MAX_MASK|macro|TRNG_SCR5L_RUN5_MAX_MASK
DECL|TRNG_SCR5L_RUN5_MAX_SHIFT|macro|TRNG_SCR5L_RUN5_MAX_SHIFT
DECL|TRNG_SCR5L_RUN5_MAX|macro|TRNG_SCR5L_RUN5_MAX
DECL|TRNG_SCR5L_RUN5_RNG_MASK|macro|TRNG_SCR5L_RUN5_RNG_MASK
DECL|TRNG_SCR5L_RUN5_RNG_SHIFT|macro|TRNG_SCR5L_RUN5_RNG_SHIFT
DECL|TRNG_SCR5L_RUN5_RNG|macro|TRNG_SCR5L_RUN5_RNG
DECL|TRNG_SCR6PC_R6P_0_CT_MASK|macro|TRNG_SCR6PC_R6P_0_CT_MASK
DECL|TRNG_SCR6PC_R6P_0_CT_SHIFT|macro|TRNG_SCR6PC_R6P_0_CT_SHIFT
DECL|TRNG_SCR6PC_R6P_0_CT|macro|TRNG_SCR6PC_R6P_0_CT
DECL|TRNG_SCR6PC_R6P_1_CT_MASK|macro|TRNG_SCR6PC_R6P_1_CT_MASK
DECL|TRNG_SCR6PC_R6P_1_CT_SHIFT|macro|TRNG_SCR6PC_R6P_1_CT_SHIFT
DECL|TRNG_SCR6PC_R6P_1_CT|macro|TRNG_SCR6PC_R6P_1_CT
DECL|TRNG_SCR6PL_RUN6P_MAX_MASK|macro|TRNG_SCR6PL_RUN6P_MAX_MASK
DECL|TRNG_SCR6PL_RUN6P_MAX_SHIFT|macro|TRNG_SCR6PL_RUN6P_MAX_SHIFT
DECL|TRNG_SCR6PL_RUN6P_MAX|macro|TRNG_SCR6PL_RUN6P_MAX
DECL|TRNG_SCR6PL_RUN6P_RNG_MASK|macro|TRNG_SCR6PL_RUN6P_RNG_MASK
DECL|TRNG_SCR6PL_RUN6P_RNG_SHIFT|macro|TRNG_SCR6PL_RUN6P_RNG_SHIFT
DECL|TRNG_SCR6PL_RUN6P_RNG|macro|TRNG_SCR6PL_RUN6P_RNG
DECL|TRNG_SDCTL_ENT_DLY_MASK|macro|TRNG_SDCTL_ENT_DLY_MASK
DECL|TRNG_SDCTL_ENT_DLY_SHIFT|macro|TRNG_SDCTL_ENT_DLY_SHIFT
DECL|TRNG_SDCTL_ENT_DLY|macro|TRNG_SDCTL_ENT_DLY
DECL|TRNG_SDCTL_SAMP_SIZE_MASK|macro|TRNG_SDCTL_SAMP_SIZE_MASK
DECL|TRNG_SDCTL_SAMP_SIZE_SHIFT|macro|TRNG_SDCTL_SAMP_SIZE_SHIFT
DECL|TRNG_SDCTL_SAMP_SIZE|macro|TRNG_SDCTL_SAMP_SIZE
DECL|TRNG_SEC_CFG_NO_PRGM_MASK|macro|TRNG_SEC_CFG_NO_PRGM_MASK
DECL|TRNG_SEC_CFG_NO_PRGM_SHIFT|macro|TRNG_SEC_CFG_NO_PRGM_SHIFT
DECL|TRNG_SEC_CFG_NO_PRGM|macro|TRNG_SEC_CFG_NO_PRGM
DECL|TRNG_SEC_CFG_UNUSED0_MASK|macro|TRNG_SEC_CFG_UNUSED0_MASK
DECL|TRNG_SEC_CFG_UNUSED0_SHIFT|macro|TRNG_SEC_CFG_UNUSED0_SHIFT
DECL|TRNG_SEC_CFG_UNUSED0|macro|TRNG_SEC_CFG_UNUSED0
DECL|TRNG_SEC_CFG_UNUSED2_MASK|macro|TRNG_SEC_CFG_UNUSED2_MASK
DECL|TRNG_SEC_CFG_UNUSED2_SHIFT|macro|TRNG_SEC_CFG_UNUSED2_SHIFT
DECL|TRNG_SEC_CFG_UNUSED2|macro|TRNG_SEC_CFG_UNUSED2
DECL|TRNG_STATUS_RETRY_CT_MASK|macro|TRNG_STATUS_RETRY_CT_MASK
DECL|TRNG_STATUS_RETRY_CT_SHIFT|macro|TRNG_STATUS_RETRY_CT_SHIFT
DECL|TRNG_STATUS_RETRY_CT|macro|TRNG_STATUS_RETRY_CT
DECL|TRNG_STATUS_TF1BR0_MASK|macro|TRNG_STATUS_TF1BR0_MASK
DECL|TRNG_STATUS_TF1BR0_SHIFT|macro|TRNG_STATUS_TF1BR0_SHIFT
DECL|TRNG_STATUS_TF1BR0|macro|TRNG_STATUS_TF1BR0
DECL|TRNG_STATUS_TF1BR1_MASK|macro|TRNG_STATUS_TF1BR1_MASK
DECL|TRNG_STATUS_TF1BR1_SHIFT|macro|TRNG_STATUS_TF1BR1_SHIFT
DECL|TRNG_STATUS_TF1BR1|macro|TRNG_STATUS_TF1BR1
DECL|TRNG_STATUS_TF2BR0_MASK|macro|TRNG_STATUS_TF2BR0_MASK
DECL|TRNG_STATUS_TF2BR0_SHIFT|macro|TRNG_STATUS_TF2BR0_SHIFT
DECL|TRNG_STATUS_TF2BR0|macro|TRNG_STATUS_TF2BR0
DECL|TRNG_STATUS_TF2BR1_MASK|macro|TRNG_STATUS_TF2BR1_MASK
DECL|TRNG_STATUS_TF2BR1_SHIFT|macro|TRNG_STATUS_TF2BR1_SHIFT
DECL|TRNG_STATUS_TF2BR1|macro|TRNG_STATUS_TF2BR1
DECL|TRNG_STATUS_TF3BR0_MASK|macro|TRNG_STATUS_TF3BR0_MASK
DECL|TRNG_STATUS_TF3BR0_SHIFT|macro|TRNG_STATUS_TF3BR0_SHIFT
DECL|TRNG_STATUS_TF3BR0|macro|TRNG_STATUS_TF3BR0
DECL|TRNG_STATUS_TF3BR1_MASK|macro|TRNG_STATUS_TF3BR1_MASK
DECL|TRNG_STATUS_TF3BR1_SHIFT|macro|TRNG_STATUS_TF3BR1_SHIFT
DECL|TRNG_STATUS_TF3BR1|macro|TRNG_STATUS_TF3BR1
DECL|TRNG_STATUS_TF4BR0_MASK|macro|TRNG_STATUS_TF4BR0_MASK
DECL|TRNG_STATUS_TF4BR0_SHIFT|macro|TRNG_STATUS_TF4BR0_SHIFT
DECL|TRNG_STATUS_TF4BR0|macro|TRNG_STATUS_TF4BR0
DECL|TRNG_STATUS_TF4BR1_MASK|macro|TRNG_STATUS_TF4BR1_MASK
DECL|TRNG_STATUS_TF4BR1_SHIFT|macro|TRNG_STATUS_TF4BR1_SHIFT
DECL|TRNG_STATUS_TF4BR1|macro|TRNG_STATUS_TF4BR1
DECL|TRNG_STATUS_TF5BR0_MASK|macro|TRNG_STATUS_TF5BR0_MASK
DECL|TRNG_STATUS_TF5BR0_SHIFT|macro|TRNG_STATUS_TF5BR0_SHIFT
DECL|TRNG_STATUS_TF5BR0|macro|TRNG_STATUS_TF5BR0
DECL|TRNG_STATUS_TF5BR1_MASK|macro|TRNG_STATUS_TF5BR1_MASK
DECL|TRNG_STATUS_TF5BR1_SHIFT|macro|TRNG_STATUS_TF5BR1_SHIFT
DECL|TRNG_STATUS_TF5BR1|macro|TRNG_STATUS_TF5BR1
DECL|TRNG_STATUS_TF6PBR0_MASK|macro|TRNG_STATUS_TF6PBR0_MASK
DECL|TRNG_STATUS_TF6PBR0_SHIFT|macro|TRNG_STATUS_TF6PBR0_SHIFT
DECL|TRNG_STATUS_TF6PBR0|macro|TRNG_STATUS_TF6PBR0
DECL|TRNG_STATUS_TF6PBR1_MASK|macro|TRNG_STATUS_TF6PBR1_MASK
DECL|TRNG_STATUS_TF6PBR1_SHIFT|macro|TRNG_STATUS_TF6PBR1_SHIFT
DECL|TRNG_STATUS_TF6PBR1|macro|TRNG_STATUS_TF6PBR1
DECL|TRNG_STATUS_TFLR_MASK|macro|TRNG_STATUS_TFLR_MASK
DECL|TRNG_STATUS_TFLR_SHIFT|macro|TRNG_STATUS_TFLR_SHIFT
DECL|TRNG_STATUS_TFLR|macro|TRNG_STATUS_TFLR
DECL|TRNG_STATUS_TFMB_MASK|macro|TRNG_STATUS_TFMB_MASK
DECL|TRNG_STATUS_TFMB_SHIFT|macro|TRNG_STATUS_TFMB_SHIFT
DECL|TRNG_STATUS_TFMB|macro|TRNG_STATUS_TFMB
DECL|TRNG_STATUS_TFP_MASK|macro|TRNG_STATUS_TFP_MASK
DECL|TRNG_STATUS_TFP_SHIFT|macro|TRNG_STATUS_TFP_SHIFT
DECL|TRNG_STATUS_TFP|macro|TRNG_STATUS_TFP
DECL|TRNG_STATUS_TFSB_MASK|macro|TRNG_STATUS_TFSB_MASK
DECL|TRNG_STATUS_TFSB_SHIFT|macro|TRNG_STATUS_TFSB_SHIFT
DECL|TRNG_STATUS_TFSB|macro|TRNG_STATUS_TFSB
DECL|TRNG_TOTSAM_TOT_SAM_MASK|macro|TRNG_TOTSAM_TOT_SAM_MASK
DECL|TRNG_TOTSAM_TOT_SAM_SHIFT|macro|TRNG_TOTSAM_TOT_SAM_SHIFT
DECL|TRNG_TOTSAM_TOT_SAM|macro|TRNG_TOTSAM_TOT_SAM
DECL|TRNG_Type|typedef|} TRNG_Type;
DECL|TRNG_VID1_IP_ID_MASK|macro|TRNG_VID1_IP_ID_MASK
DECL|TRNG_VID1_IP_ID_SHIFT|macro|TRNG_VID1_IP_ID_SHIFT
DECL|TRNG_VID1_IP_ID|macro|TRNG_VID1_IP_ID
DECL|TRNG_VID1_MAJ_REV_MASK|macro|TRNG_VID1_MAJ_REV_MASK
DECL|TRNG_VID1_MAJ_REV_SHIFT|macro|TRNG_VID1_MAJ_REV_SHIFT
DECL|TRNG_VID1_MAJ_REV|macro|TRNG_VID1_MAJ_REV
DECL|TRNG_VID1_MIN_REV_MASK|macro|TRNG_VID1_MIN_REV_MASK
DECL|TRNG_VID1_MIN_REV_SHIFT|macro|TRNG_VID1_MIN_REV_SHIFT
DECL|TRNG_VID1_MIN_REV|macro|TRNG_VID1_MIN_REV
DECL|TRNG_VID2_CONFIG_OPT_MASK|macro|TRNG_VID2_CONFIG_OPT_MASK
DECL|TRNG_VID2_CONFIG_OPT_SHIFT|macro|TRNG_VID2_CONFIG_OPT_SHIFT
DECL|TRNG_VID2_CONFIG_OPT|macro|TRNG_VID2_CONFIG_OPT
DECL|TRNG_VID2_ECO_REV_MASK|macro|TRNG_VID2_ECO_REV_MASK
DECL|TRNG_VID2_ECO_REV_SHIFT|macro|TRNG_VID2_ECO_REV_SHIFT
DECL|TRNG_VID2_ECO_REV|macro|TRNG_VID2_ECO_REV
DECL|TRNG_VID2_ERA_MASK|macro|TRNG_VID2_ERA_MASK
DECL|TRNG_VID2_ERA_SHIFT|macro|TRNG_VID2_ERA_SHIFT
DECL|TRNG_VID2_ERA|macro|TRNG_VID2_ERA
DECL|TRNG_VID2_INTG_OPT_MASK|macro|TRNG_VID2_INTG_OPT_MASK
DECL|TRNG_VID2_INTG_OPT_SHIFT|macro|TRNG_VID2_INTG_OPT_SHIFT
DECL|TRNG_VID2_INTG_OPT|macro|TRNG_VID2_INTG_OPT
DECL|TRNG|macro|TRNG
DECL|TSC_BASE_ADDRS|macro|TSC_BASE_ADDRS
DECL|TSC_BASE_PTRS|macro|TSC_BASE_PTRS
DECL|TSC_BASE|macro|TSC_BASE
DECL|TSC_BASIC_SETTING_4_5_WIRE_MASK|macro|TSC_BASIC_SETTING_4_5_WIRE_MASK
DECL|TSC_BASIC_SETTING_4_5_WIRE_SHIFT|macro|TSC_BASIC_SETTING_4_5_WIRE_SHIFT
DECL|TSC_BASIC_SETTING_4_5_WIRE|macro|TSC_BASIC_SETTING_4_5_WIRE
DECL|TSC_BASIC_SETTING_AUTO_MEASURE_MASK|macro|TSC_BASIC_SETTING_AUTO_MEASURE_MASK
DECL|TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT|macro|TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT
DECL|TSC_BASIC_SETTING_AUTO_MEASURE|macro|TSC_BASIC_SETTING_AUTO_MEASURE
DECL|TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK|macro|TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK
DECL|TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT|macro|TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT
DECL|TSC_BASIC_SETTING_MEASURE_DELAY_TIME|macro|TSC_BASIC_SETTING_MEASURE_DELAY_TIME
DECL|TSC_BASIC_SETTING__4_5_WIRE_MASK|macro|TSC_BASIC_SETTING__4_5_WIRE_MASK
DECL|TSC_BASIC_SETTING__4_5_WIRE_SHIFT|macro|TSC_BASIC_SETTING__4_5_WIRE_SHIFT
DECL|TSC_BASIC_SETTING__4_5_WIRE|macro|TSC_BASIC_SETTING__4_5_WIRE
DECL|TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_MASK|macro|TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_MASK
DECL|TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_SHIFT|macro|TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_SHIFT
DECL|TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE|macro|TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE
DECL|TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_MASK|macro|TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_MASK
DECL|TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_SHIFT|macro|TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_SHIFT
DECL|TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE|macro|TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE
DECL|TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_MASK|macro|TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_MASK
DECL|TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_SHIFT|macro|TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_SHIFT
DECL|TSC_DEBUG_MODE2_DETECT_FIVE_WIRE|macro|TSC_DEBUG_MODE2_DETECT_FIVE_WIRE
DECL|TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_MASK|macro|TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_MASK
DECL|TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_SHIFT|macro|TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_SHIFT
DECL|TSC_DEBUG_MODE2_DETECT_FOUR_WIRE|macro|TSC_DEBUG_MODE2_DETECT_FOUR_WIRE
DECL|TSC_DEBUG_MODE2_DE_GLITCH_MASK|macro|TSC_DEBUG_MODE2_DE_GLITCH_MASK
DECL|TSC_DEBUG_MODE2_DE_GLITCH_SHIFT|macro|TSC_DEBUG_MODE2_DE_GLITCH_SHIFT
DECL|TSC_DEBUG_MODE2_DE_GLITCH|macro|TSC_DEBUG_MODE2_DE_GLITCH
DECL|TSC_DEBUG_MODE2_INTERMEDIATE_MASK|macro|TSC_DEBUG_MODE2_INTERMEDIATE_MASK
DECL|TSC_DEBUG_MODE2_INTERMEDIATE_SHIFT|macro|TSC_DEBUG_MODE2_INTERMEDIATE_SHIFT
DECL|TSC_DEBUG_MODE2_INTERMEDIATE|macro|TSC_DEBUG_MODE2_INTERMEDIATE
DECL|TSC_DEBUG_MODE2_STATE_MACHINE_MASK|macro|TSC_DEBUG_MODE2_STATE_MACHINE_MASK
DECL|TSC_DEBUG_MODE2_STATE_MACHINE_SHIFT|macro|TSC_DEBUG_MODE2_STATE_MACHINE_SHIFT
DECL|TSC_DEBUG_MODE2_STATE_MACHINE|macro|TSC_DEBUG_MODE2_STATE_MACHINE
DECL|TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_WIPER_200K_PULL_UP|macro|TSC_DEBUG_MODE2_WIPER_200K_PULL_UP
DECL|TSC_DEBUG_MODE2_WIPER_PULL_DOWN_MASK|macro|TSC_DEBUG_MODE2_WIPER_PULL_DOWN_MASK
DECL|TSC_DEBUG_MODE2_WIPER_PULL_DOWN_SHIFT|macro|TSC_DEBUG_MODE2_WIPER_PULL_DOWN_SHIFT
DECL|TSC_DEBUG_MODE2_WIPER_PULL_DOWN|macro|TSC_DEBUG_MODE2_WIPER_PULL_DOWN
DECL|TSC_DEBUG_MODE2_WIPER_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_WIPER_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_WIPER_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_WIPER_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_WIPER_PULL_UP|macro|TSC_DEBUG_MODE2_WIPER_PULL_UP
DECL|TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_XNUR_200K_PULL_UP|macro|TSC_DEBUG_MODE2_XNUR_200K_PULL_UP
DECL|TSC_DEBUG_MODE2_XNUR_PULL_DOWN_MASK|macro|TSC_DEBUG_MODE2_XNUR_PULL_DOWN_MASK
DECL|TSC_DEBUG_MODE2_XNUR_PULL_DOWN_SHIFT|macro|TSC_DEBUG_MODE2_XNUR_PULL_DOWN_SHIFT
DECL|TSC_DEBUG_MODE2_XNUR_PULL_DOWN|macro|TSC_DEBUG_MODE2_XNUR_PULL_DOWN
DECL|TSC_DEBUG_MODE2_XNUR_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_XNUR_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_XNUR_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_XNUR_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_XNUR_PULL_UP|macro|TSC_DEBUG_MODE2_XNUR_PULL_UP
DECL|TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_XPUL_200K_PULL_UP|macro|TSC_DEBUG_MODE2_XPUL_200K_PULL_UP
DECL|TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK|macro|TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK
DECL|TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT|macro|TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT
DECL|TSC_DEBUG_MODE2_XPUL_PULL_DOWN|macro|TSC_DEBUG_MODE2_XPUL_PULL_DOWN
DECL|TSC_DEBUG_MODE2_XPUL_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_XPUL_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_XPUL_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_XPUL_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_XPUL_PULL_UP|macro|TSC_DEBUG_MODE2_XPUL_PULL_UP
DECL|TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_YNLR_200K_PULL_UP|macro|TSC_DEBUG_MODE2_YNLR_200K_PULL_UP
DECL|TSC_DEBUG_MODE2_YNLR_PULL_DOWN_MASK|macro|TSC_DEBUG_MODE2_YNLR_PULL_DOWN_MASK
DECL|TSC_DEBUG_MODE2_YNLR_PULL_DOWN_SHIFT|macro|TSC_DEBUG_MODE2_YNLR_PULL_DOWN_SHIFT
DECL|TSC_DEBUG_MODE2_YNLR_PULL_DOWN|macro|TSC_DEBUG_MODE2_YNLR_PULL_DOWN
DECL|TSC_DEBUG_MODE2_YNLR_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_YNLR_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_YNLR_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_YNLR_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_YNLR_PULL_UP|macro|TSC_DEBUG_MODE2_YNLR_PULL_UP
DECL|TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_YPLL_200K_PULL_UP|macro|TSC_DEBUG_MODE2_YPLL_200K_PULL_UP
DECL|TSC_DEBUG_MODE2_YPLL_PULL_DOWN_MASK|macro|TSC_DEBUG_MODE2_YPLL_PULL_DOWN_MASK
DECL|TSC_DEBUG_MODE2_YPLL_PULL_DOWN_SHIFT|macro|TSC_DEBUG_MODE2_YPLL_PULL_DOWN_SHIFT
DECL|TSC_DEBUG_MODE2_YPLL_PULL_DOWN|macro|TSC_DEBUG_MODE2_YPLL_PULL_DOWN
DECL|TSC_DEBUG_MODE2_YPLL_PULL_UP_MASK|macro|TSC_DEBUG_MODE2_YPLL_PULL_UP_MASK
DECL|TSC_DEBUG_MODE2_YPLL_PULL_UP_SHIFT|macro|TSC_DEBUG_MODE2_YPLL_PULL_UP_SHIFT
DECL|TSC_DEBUG_MODE2_YPLL_PULL_UP|macro|TSC_DEBUG_MODE2_YPLL_PULL_UP
DECL|TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_MASK|macro|TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_MASK
DECL|TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_SHIFT|macro|TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_SHIFT
DECL|TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE|macro|TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE
DECL|TSC_DEBUG_MODE_ADC_COCO_CLEAR_MASK|macro|TSC_DEBUG_MODE_ADC_COCO_CLEAR_MASK
DECL|TSC_DEBUG_MODE_ADC_COCO_CLEAR_SHIFT|macro|TSC_DEBUG_MODE_ADC_COCO_CLEAR_SHIFT
DECL|TSC_DEBUG_MODE_ADC_COCO_CLEAR|macro|TSC_DEBUG_MODE_ADC_COCO_CLEAR
DECL|TSC_DEBUG_MODE_ADC_COCO_MASK|macro|TSC_DEBUG_MODE_ADC_COCO_MASK
DECL|TSC_DEBUG_MODE_ADC_COCO_SHIFT|macro|TSC_DEBUG_MODE_ADC_COCO_SHIFT
DECL|TSC_DEBUG_MODE_ADC_COCO|macro|TSC_DEBUG_MODE_ADC_COCO
DECL|TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK|macro|TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK
DECL|TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT|macro|TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT
DECL|TSC_DEBUG_MODE_ADC_CONV_VALUE|macro|TSC_DEBUG_MODE_ADC_CONV_VALUE
DECL|TSC_DEBUG_MODE_DEBUG_EN_MASK|macro|TSC_DEBUG_MODE_DEBUG_EN_MASK
DECL|TSC_DEBUG_MODE_DEBUG_EN_SHIFT|macro|TSC_DEBUG_MODE_DEBUG_EN_SHIFT
DECL|TSC_DEBUG_MODE_DEBUG_EN|macro|TSC_DEBUG_MODE_DEBUG_EN
DECL|TSC_DEBUG_MODE_EXT_HWTS_MASK|macro|TSC_DEBUG_MODE_EXT_HWTS_MASK
DECL|TSC_DEBUG_MODE_EXT_HWTS_SHIFT|macro|TSC_DEBUG_MODE_EXT_HWTS_SHIFT
DECL|TSC_DEBUG_MODE_EXT_HWTS|macro|TSC_DEBUG_MODE_EXT_HWTS
DECL|TSC_DEBUG_MODE_TRIGGER_MASK|macro|TSC_DEBUG_MODE_TRIGGER_MASK
DECL|TSC_DEBUG_MODE_TRIGGER_SHIFT|macro|TSC_DEBUG_MODE_TRIGGER_SHIFT
DECL|TSC_DEBUG_MODE_TRIGGER|macro|TSC_DEBUG_MODE_TRIGGER
DECL|TSC_DIG_IRQn|enumerator|TSC_DIG_IRQn = 40, /**< TSC interrupt */
DECL|TSC_FLOW_CONTROL_DISABLE_MASK|macro|TSC_FLOW_CONTROL_DISABLE_MASK
DECL|TSC_FLOW_CONTROL_DISABLE_SHIFT|macro|TSC_FLOW_CONTROL_DISABLE_SHIFT
DECL|TSC_FLOW_CONTROL_DISABLE|macro|TSC_FLOW_CONTROL_DISABLE
DECL|TSC_FLOW_CONTROL_DROP_MEASURE_MASK|macro|TSC_FLOW_CONTROL_DROP_MEASURE_MASK
DECL|TSC_FLOW_CONTROL_DROP_MEASURE_SHIFT|macro|TSC_FLOW_CONTROL_DROP_MEASURE_SHIFT
DECL|TSC_FLOW_CONTROL_DROP_MEASURE|macro|TSC_FLOW_CONTROL_DROP_MEASURE
DECL|TSC_FLOW_CONTROL_START_MEASURE_MASK|macro|TSC_FLOW_CONTROL_START_MEASURE_MASK
DECL|TSC_FLOW_CONTROL_START_MEASURE_SHIFT|macro|TSC_FLOW_CONTROL_START_MEASURE_SHIFT
DECL|TSC_FLOW_CONTROL_START_MEASURE|macro|TSC_FLOW_CONTROL_START_MEASURE
DECL|TSC_FLOW_CONTROL_START_SENSE_MASK|macro|TSC_FLOW_CONTROL_START_SENSE_MASK
DECL|TSC_FLOW_CONTROL_START_SENSE_SHIFT|macro|TSC_FLOW_CONTROL_START_SENSE_SHIFT
DECL|TSC_FLOW_CONTROL_START_SENSE|macro|TSC_FLOW_CONTROL_START_SENSE
DECL|TSC_FLOW_CONTROL_SW_RST_MASK|macro|TSC_FLOW_CONTROL_SW_RST_MASK
DECL|TSC_FLOW_CONTROL_SW_RST_SHIFT|macro|TSC_FLOW_CONTROL_SW_RST_SHIFT
DECL|TSC_FLOW_CONTROL_SW_RST|macro|TSC_FLOW_CONTROL_SW_RST
DECL|TSC_INT_EN_DETECT_INT_EN_MASK|macro|TSC_INT_EN_DETECT_INT_EN_MASK
DECL|TSC_INT_EN_DETECT_INT_EN_SHIFT|macro|TSC_INT_EN_DETECT_INT_EN_SHIFT
DECL|TSC_INT_EN_DETECT_INT_EN|macro|TSC_INT_EN_DETECT_INT_EN
DECL|TSC_INT_EN_IDLE_SW_INT_EN_MASK|macro|TSC_INT_EN_IDLE_SW_INT_EN_MASK
DECL|TSC_INT_EN_IDLE_SW_INT_EN_SHIFT|macro|TSC_INT_EN_IDLE_SW_INT_EN_SHIFT
DECL|TSC_INT_EN_IDLE_SW_INT_EN|macro|TSC_INT_EN_IDLE_SW_INT_EN
DECL|TSC_INT_EN_MEASURE_INT_EN_MASK|macro|TSC_INT_EN_MEASURE_INT_EN_MASK
DECL|TSC_INT_EN_MEASURE_INT_EN_SHIFT|macro|TSC_INT_EN_MEASURE_INT_EN_SHIFT
DECL|TSC_INT_EN_MEASURE_INT_EN|macro|TSC_INT_EN_MEASURE_INT_EN
DECL|TSC_INT_SIG_EN_DETECT_SIG_EN_MASK|macro|TSC_INT_SIG_EN_DETECT_SIG_EN_MASK
DECL|TSC_INT_SIG_EN_DETECT_SIG_EN_SHIFT|macro|TSC_INT_SIG_EN_DETECT_SIG_EN_SHIFT
DECL|TSC_INT_SIG_EN_DETECT_SIG_EN|macro|TSC_INT_SIG_EN_DETECT_SIG_EN
DECL|TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK|macro|TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK
DECL|TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT|macro|TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT
DECL|TSC_INT_SIG_EN_IDLE_SW_SIG_EN|macro|TSC_INT_SIG_EN_IDLE_SW_SIG_EN
DECL|TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK|macro|TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK
DECL|TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT|macro|TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT
DECL|TSC_INT_SIG_EN_MEASURE_SIG_EN|macro|TSC_INT_SIG_EN_MEASURE_SIG_EN
DECL|TSC_INT_SIG_EN_VALID_SIG_EN_MASK|macro|TSC_INT_SIG_EN_VALID_SIG_EN_MASK
DECL|TSC_INT_SIG_EN_VALID_SIG_EN_SHIFT|macro|TSC_INT_SIG_EN_VALID_SIG_EN_SHIFT
DECL|TSC_INT_SIG_EN_VALID_SIG_EN|macro|TSC_INT_SIG_EN_VALID_SIG_EN
DECL|TSC_INT_STATUS_DETECT_MASK|macro|TSC_INT_STATUS_DETECT_MASK
DECL|TSC_INT_STATUS_DETECT_SHIFT|macro|TSC_INT_STATUS_DETECT_SHIFT
DECL|TSC_INT_STATUS_DETECT|macro|TSC_INT_STATUS_DETECT
DECL|TSC_INT_STATUS_IDLE_SW_MASK|macro|TSC_INT_STATUS_IDLE_SW_MASK
DECL|TSC_INT_STATUS_IDLE_SW_SHIFT|macro|TSC_INT_STATUS_IDLE_SW_SHIFT
DECL|TSC_INT_STATUS_IDLE_SW|macro|TSC_INT_STATUS_IDLE_SW
DECL|TSC_INT_STATUS_MEASURE_MASK|macro|TSC_INT_STATUS_MEASURE_MASK
DECL|TSC_INT_STATUS_MEASURE_SHIFT|macro|TSC_INT_STATUS_MEASURE_SHIFT
DECL|TSC_INT_STATUS_MEASURE|macro|TSC_INT_STATUS_MEASURE
DECL|TSC_INT_STATUS_VALID_MASK|macro|TSC_INT_STATUS_VALID_MASK
DECL|TSC_INT_STATUS_VALID_SHIFT|macro|TSC_INT_STATUS_VALID_SHIFT
DECL|TSC_INT_STATUS_VALID|macro|TSC_INT_STATUS_VALID
DECL|TSC_IRQS|macro|TSC_IRQS
DECL|TSC_MEASEURE_VALUE_X_VALUE_MASK|macro|TSC_MEASEURE_VALUE_X_VALUE_MASK
DECL|TSC_MEASEURE_VALUE_X_VALUE_SHIFT|macro|TSC_MEASEURE_VALUE_X_VALUE_SHIFT
DECL|TSC_MEASEURE_VALUE_X_VALUE|macro|TSC_MEASEURE_VALUE_X_VALUE
DECL|TSC_MEASEURE_VALUE_Y_VALUE_MASK|macro|TSC_MEASEURE_VALUE_Y_VALUE_MASK
DECL|TSC_MEASEURE_VALUE_Y_VALUE_SHIFT|macro|TSC_MEASEURE_VALUE_Y_VALUE_SHIFT
DECL|TSC_MEASEURE_VALUE_Y_VALUE|macro|TSC_MEASEURE_VALUE_Y_VALUE
DECL|TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_MASK|macro|TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_MASK
DECL|TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_SHIFT|macro|TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME_SHIFT
DECL|TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME|macro|TSC_PS_INPUT_BUFFER_ADDR_PRE_CHARGE_TIME
DECL|TSC_Type|typedef|} TSC_Type;
DECL|TSC|macro|TSC
DECL|TSEM|member|__IO uint32_t TSEM; /**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 */
DECL|TST|member|__IO uint16_t TST; /**< Test Register, offset: 0x1C */
DECL|TUNING_CTRL|member|__IO uint32_t TUNING_CTRL; /**< Tuning Control Register, offset: 0xCC */
DECL|TXFILLTUNING|member|__IO uint32_t TXFILLTUNING; /**< TX FIFO Fill Tuning, offset: 0x164 */
DECL|TXIC|member|__IO uint32_t TXIC; /**< Transmit Interrupt Coalescing Register, offset: 0xF0 */
DECL|TX_CLR|member|__IO uint32_t TX_CLR; /**< USB PHY Transmitter Control Register, offset: 0x18 */
DECL|TX_SET|member|__IO uint32_t TX_SET; /**< USB PHY Transmitter Control Register, offset: 0x14 */
DECL|TX_TOG|member|__IO uint32_t TX_TOG; /**< USB PHY Transmitter Control Register, offset: 0x1C */
DECL|TX|member|__IO uint32_t TX; /**< USB PHY Transmitter Control Register, offset: 0x10 */
DECL|UCOMP|member|__IO uint16_t UCOMP; /**< Upper Position Compare Register, offset: 0x24 */
DECL|UINIT|member|__IO uint16_t UINIT; /**< Upper Initialization Register, offset: 0x16 */
DECL|UMOD|member|__IO uint16_t UMOD; /**< Upper Modulus Register, offset: 0x20 */
DECL|UPOSH|member|__I uint16_t UPOSH; /**< Upper Position Hold Register, offset: 0x12 */
DECL|UPOS|member|__IO uint16_t UPOS; /**< Upper Position Counter Register, offset: 0xE */
DECL|USB1_BASE|macro|USB1_BASE
DECL|USB1|macro|USB1
DECL|USB2_BASE|macro|USB2_BASE
DECL|USB2|macro|USB2
DECL|USBCMD|member|__IO uint32_t USBCMD; /**< USB Command Register, offset: 0x140 */
DECL|USBHS_ASYNCLISTADDR_ASYBASE_MASK|macro|USBHS_ASYNCLISTADDR_ASYBASE_MASK
DECL|USBHS_ASYNCLISTADDR_ASYBASE_SHIFT|macro|USBHS_ASYNCLISTADDR_ASYBASE_SHIFT
DECL|USBHS_ASYNCLISTADDR_ASYBASE|macro|USBHS_ASYNCLISTADDR_ASYBASE
DECL|USBHS_BASE_ADDRS|macro|USBHS_BASE_ADDRS
DECL|USBHS_BURSTSIZE_RXPBURST_MASK|macro|USBHS_BURSTSIZE_RXPBURST_MASK
DECL|USBHS_BURSTSIZE_RXPBURST_SHIFT|macro|USBHS_BURSTSIZE_RXPBURST_SHIFT
DECL|USBHS_BURSTSIZE_RXPBURST|macro|USBHS_BURSTSIZE_RXPBURST
DECL|USBHS_BURSTSIZE_TXPBURST_MASK|macro|USBHS_BURSTSIZE_TXPBURST_MASK
DECL|USBHS_BURSTSIZE_TXPBURST_SHIFT|macro|USBHS_BURSTSIZE_TXPBURST_SHIFT
DECL|USBHS_BURSTSIZE_TXPBURST|macro|USBHS_BURSTSIZE_TXPBURST
DECL|USBHS_CONFIGFLAG_CF_MASK|macro|USBHS_CONFIGFLAG_CF_MASK
DECL|USBHS_CONFIGFLAG_CF_SHIFT|macro|USBHS_CONFIGFLAG_CF_SHIFT
DECL|USBHS_CONFIGFLAG_CF|macro|USBHS_CONFIGFLAG_CF
DECL|USBHS_DCCPARAMS_DC_MASK|macro|USBHS_DCCPARAMS_DC_MASK
DECL|USBHS_DCCPARAMS_DC_SHIFT|macro|USBHS_DCCPARAMS_DC_SHIFT
DECL|USBHS_DCCPARAMS_DC|macro|USBHS_DCCPARAMS_DC
DECL|USBHS_DCCPARAMS_DEN_MASK|macro|USBHS_DCCPARAMS_DEN_MASK
DECL|USBHS_DCCPARAMS_DEN_SHIFT|macro|USBHS_DCCPARAMS_DEN_SHIFT
DECL|USBHS_DCCPARAMS_DEN|macro|USBHS_DCCPARAMS_DEN
DECL|USBHS_DCCPARAMS_HC_MASK|macro|USBHS_DCCPARAMS_HC_MASK
DECL|USBHS_DCCPARAMS_HC_SHIFT|macro|USBHS_DCCPARAMS_HC_SHIFT
DECL|USBHS_DCCPARAMS_HC|macro|USBHS_DCCPARAMS_HC
DECL|USBHS_DCIVERSION_DCIVERSION_MASK|macro|USBHS_DCIVERSION_DCIVERSION_MASK
DECL|USBHS_DCIVERSION_DCIVERSION_SHIFT|macro|USBHS_DCIVERSION_DCIVERSION_SHIFT
DECL|USBHS_DCIVERSION_DCIVERSION|macro|USBHS_DCIVERSION_DCIVERSION
DECL|USBHS_DEVICEADDR_USBADRA_MASK|macro|USBHS_DEVICEADDR_USBADRA_MASK
DECL|USBHS_DEVICEADDR_USBADRA_SHIFT|macro|USBHS_DEVICEADDR_USBADRA_SHIFT
DECL|USBHS_DEVICEADDR_USBADRA|macro|USBHS_DEVICEADDR_USBADRA
DECL|USBHS_DEVICEADDR_USBADR_MASK|macro|USBHS_DEVICEADDR_USBADR_MASK
DECL|USBHS_DEVICEADDR_USBADR_SHIFT|macro|USBHS_DEVICEADDR_USBADR_SHIFT
DECL|USBHS_DEVICEADDR_USBADR|macro|USBHS_DEVICEADDR_USBADR
DECL|USBHS_ENDPTNAKEN_EPRNE_MASK|macro|USBHS_ENDPTNAKEN_EPRNE_MASK
DECL|USBHS_ENDPTNAKEN_EPRNE_SHIFT|macro|USBHS_ENDPTNAKEN_EPRNE_SHIFT
DECL|USBHS_ENDPTNAKEN_EPRNE|macro|USBHS_ENDPTNAKEN_EPRNE
DECL|USBHS_ENDPTNAKEN_EPTNE_MASK|macro|USBHS_ENDPTNAKEN_EPTNE_MASK
DECL|USBHS_ENDPTNAKEN_EPTNE_SHIFT|macro|USBHS_ENDPTNAKEN_EPTNE_SHIFT
DECL|USBHS_ENDPTNAKEN_EPTNE|macro|USBHS_ENDPTNAKEN_EPTNE
DECL|USBHS_ENDPTNAK_EPRN_MASK|macro|USBHS_ENDPTNAK_EPRN_MASK
DECL|USBHS_ENDPTNAK_EPRN_SHIFT|macro|USBHS_ENDPTNAK_EPRN_SHIFT
DECL|USBHS_ENDPTNAK_EPRN|macro|USBHS_ENDPTNAK_EPRN
DECL|USBHS_ENDPTNAK_EPTN_MASK|macro|USBHS_ENDPTNAK_EPTN_MASK
DECL|USBHS_ENDPTNAK_EPTN_SHIFT|macro|USBHS_ENDPTNAK_EPTN_SHIFT
DECL|USBHS_ENDPTNAK_EPTN|macro|USBHS_ENDPTNAK_EPTN
DECL|USBHS_EPCOMPLETE_ERCE_MASK|macro|USBHS_EPCOMPLETE_ERCE_MASK
DECL|USBHS_EPCOMPLETE_ERCE_SHIFT|macro|USBHS_EPCOMPLETE_ERCE_SHIFT
DECL|USBHS_EPCOMPLETE_ERCE|macro|USBHS_EPCOMPLETE_ERCE
DECL|USBHS_EPCOMPLETE_ETCE_MASK|macro|USBHS_EPCOMPLETE_ETCE_MASK
DECL|USBHS_EPCOMPLETE_ETCE_SHIFT|macro|USBHS_EPCOMPLETE_ETCE_SHIFT
DECL|USBHS_EPCOMPLETE_ETCE|macro|USBHS_EPCOMPLETE_ETCE
DECL|USBHS_EPCR0_RXE_MASK|macro|USBHS_EPCR0_RXE_MASK
DECL|USBHS_EPCR0_RXE_SHIFT|macro|USBHS_EPCR0_RXE_SHIFT
DECL|USBHS_EPCR0_RXE|macro|USBHS_EPCR0_RXE
DECL|USBHS_EPCR0_RXS_MASK|macro|USBHS_EPCR0_RXS_MASK
DECL|USBHS_EPCR0_RXS_SHIFT|macro|USBHS_EPCR0_RXS_SHIFT
DECL|USBHS_EPCR0_RXS|macro|USBHS_EPCR0_RXS
DECL|USBHS_EPCR0_RXT_MASK|macro|USBHS_EPCR0_RXT_MASK
DECL|USBHS_EPCR0_RXT_SHIFT|macro|USBHS_EPCR0_RXT_SHIFT
DECL|USBHS_EPCR0_RXT|macro|USBHS_EPCR0_RXT
DECL|USBHS_EPCR0_TXE_MASK|macro|USBHS_EPCR0_TXE_MASK
DECL|USBHS_EPCR0_TXE_SHIFT|macro|USBHS_EPCR0_TXE_SHIFT
DECL|USBHS_EPCR0_TXE|macro|USBHS_EPCR0_TXE
DECL|USBHS_EPCR0_TXS_MASK|macro|USBHS_EPCR0_TXS_MASK
DECL|USBHS_EPCR0_TXS_SHIFT|macro|USBHS_EPCR0_TXS_SHIFT
DECL|USBHS_EPCR0_TXS|macro|USBHS_EPCR0_TXS
DECL|USBHS_EPCR0_TXT_MASK|macro|USBHS_EPCR0_TXT_MASK
DECL|USBHS_EPCR0_TXT_SHIFT|macro|USBHS_EPCR0_TXT_SHIFT
DECL|USBHS_EPCR0_TXT|macro|USBHS_EPCR0_TXT
DECL|USBHS_EPCR_COUNT|macro|USBHS_EPCR_COUNT
DECL|USBHS_EPCR_RXD_MASK|macro|USBHS_EPCR_RXD_MASK
DECL|USBHS_EPCR_RXD_SHIFT|macro|USBHS_EPCR_RXD_SHIFT
DECL|USBHS_EPCR_RXD|macro|USBHS_EPCR_RXD
DECL|USBHS_EPCR_RXE_MASK|macro|USBHS_EPCR_RXE_MASK
DECL|USBHS_EPCR_RXE_SHIFT|macro|USBHS_EPCR_RXE_SHIFT
DECL|USBHS_EPCR_RXE|macro|USBHS_EPCR_RXE
DECL|USBHS_EPCR_RXI_MASK|macro|USBHS_EPCR_RXI_MASK
DECL|USBHS_EPCR_RXI_SHIFT|macro|USBHS_EPCR_RXI_SHIFT
DECL|USBHS_EPCR_RXI|macro|USBHS_EPCR_RXI
DECL|USBHS_EPCR_RXR_MASK|macro|USBHS_EPCR_RXR_MASK
DECL|USBHS_EPCR_RXR_SHIFT|macro|USBHS_EPCR_RXR_SHIFT
DECL|USBHS_EPCR_RXR|macro|USBHS_EPCR_RXR
DECL|USBHS_EPCR_RXS_MASK|macro|USBHS_EPCR_RXS_MASK
DECL|USBHS_EPCR_RXS_SHIFT|macro|USBHS_EPCR_RXS_SHIFT
DECL|USBHS_EPCR_RXS|macro|USBHS_EPCR_RXS
DECL|USBHS_EPCR_RXT_MASK|macro|USBHS_EPCR_RXT_MASK
DECL|USBHS_EPCR_RXT_SHIFT|macro|USBHS_EPCR_RXT_SHIFT
DECL|USBHS_EPCR_RXT|macro|USBHS_EPCR_RXT
DECL|USBHS_EPCR_TXD_MASK|macro|USBHS_EPCR_TXD_MASK
DECL|USBHS_EPCR_TXD_SHIFT|macro|USBHS_EPCR_TXD_SHIFT
DECL|USBHS_EPCR_TXD|macro|USBHS_EPCR_TXD
DECL|USBHS_EPCR_TXE_MASK|macro|USBHS_EPCR_TXE_MASK
DECL|USBHS_EPCR_TXE_SHIFT|macro|USBHS_EPCR_TXE_SHIFT
DECL|USBHS_EPCR_TXE|macro|USBHS_EPCR_TXE
DECL|USBHS_EPCR_TXI_MASK|macro|USBHS_EPCR_TXI_MASK
DECL|USBHS_EPCR_TXI_SHIFT|macro|USBHS_EPCR_TXI_SHIFT
DECL|USBHS_EPCR_TXI|macro|USBHS_EPCR_TXI
DECL|USBHS_EPCR_TXR_MASK|macro|USBHS_EPCR_TXR_MASK
DECL|USBHS_EPCR_TXR_SHIFT|macro|USBHS_EPCR_TXR_SHIFT
DECL|USBHS_EPCR_TXR|macro|USBHS_EPCR_TXR
DECL|USBHS_EPCR_TXS_MASK|macro|USBHS_EPCR_TXS_MASK
DECL|USBHS_EPCR_TXS_SHIFT|macro|USBHS_EPCR_TXS_SHIFT
DECL|USBHS_EPCR_TXS|macro|USBHS_EPCR_TXS
DECL|USBHS_EPCR_TXT_MASK|macro|USBHS_EPCR_TXT_MASK
DECL|USBHS_EPCR_TXT_SHIFT|macro|USBHS_EPCR_TXT_SHIFT
DECL|USBHS_EPCR_TXT|macro|USBHS_EPCR_TXT
DECL|USBHS_EPFLUSH_FERB_MASK|macro|USBHS_EPFLUSH_FERB_MASK
DECL|USBHS_EPFLUSH_FERB_SHIFT|macro|USBHS_EPFLUSH_FERB_SHIFT
DECL|USBHS_EPFLUSH_FERB|macro|USBHS_EPFLUSH_FERB
DECL|USBHS_EPFLUSH_FETB_MASK|macro|USBHS_EPFLUSH_FETB_MASK
DECL|USBHS_EPFLUSH_FETB_SHIFT|macro|USBHS_EPFLUSH_FETB_SHIFT
DECL|USBHS_EPFLUSH_FETB|macro|USBHS_EPFLUSH_FETB
DECL|USBHS_EPLISTADDR_EPBASE_MASK|macro|USBHS_EPLISTADDR_EPBASE_MASK
DECL|USBHS_EPLISTADDR_EPBASE_SHIFT|macro|USBHS_EPLISTADDR_EPBASE_SHIFT
DECL|USBHS_EPLISTADDR_EPBASE|macro|USBHS_EPLISTADDR_EPBASE
DECL|USBHS_EPPRIME_PERB_MASK|macro|USBHS_EPPRIME_PERB_MASK
DECL|USBHS_EPPRIME_PERB_SHIFT|macro|USBHS_EPPRIME_PERB_SHIFT
DECL|USBHS_EPPRIME_PERB|macro|USBHS_EPPRIME_PERB
DECL|USBHS_EPPRIME_PETB_MASK|macro|USBHS_EPPRIME_PETB_MASK
DECL|USBHS_EPPRIME_PETB_SHIFT|macro|USBHS_EPPRIME_PETB_SHIFT
DECL|USBHS_EPPRIME_PETB|macro|USBHS_EPPRIME_PETB
DECL|USBHS_EPSETUPSR_EPSETUPSTAT_MASK|macro|USBHS_EPSETUPSR_EPSETUPSTAT_MASK
DECL|USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT|macro|USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT
DECL|USBHS_EPSETUPSR_EPSETUPSTAT|macro|USBHS_EPSETUPSR_EPSETUPSTAT
DECL|USBHS_EPSR_ERBR_MASK|macro|USBHS_EPSR_ERBR_MASK
DECL|USBHS_EPSR_ERBR_SHIFT|macro|USBHS_EPSR_ERBR_SHIFT
DECL|USBHS_EPSR_ERBR|macro|USBHS_EPSR_ERBR
DECL|USBHS_EPSR_ETBR_MASK|macro|USBHS_EPSR_ETBR_MASK
DECL|USBHS_EPSR_ETBR_SHIFT|macro|USBHS_EPSR_ETBR_SHIFT
DECL|USBHS_EPSR_ETBR|macro|USBHS_EPSR_ETBR
DECL|USBHS_FRINDEX_FRINDEX_MASK|macro|USBHS_FRINDEX_FRINDEX_MASK
DECL|USBHS_FRINDEX_FRINDEX_SHIFT|macro|USBHS_FRINDEX_FRINDEX_SHIFT
DECL|USBHS_FRINDEX_FRINDEX|macro|USBHS_FRINDEX_FRINDEX
DECL|USBHS_GPTIMER0CTL_GPTCNT_MASK|macro|USBHS_GPTIMER0CTL_GPTCNT_MASK
DECL|USBHS_GPTIMER0CTL_GPTCNT_SHIFT|macro|USBHS_GPTIMER0CTL_GPTCNT_SHIFT
DECL|USBHS_GPTIMER0CTL_GPTCNT|macro|USBHS_GPTIMER0CTL_GPTCNT
DECL|USBHS_GPTIMER0CTL_MODE_MASK|macro|USBHS_GPTIMER0CTL_MODE_MASK
DECL|USBHS_GPTIMER0CTL_MODE_SHIFT|macro|USBHS_GPTIMER0CTL_MODE_SHIFT
DECL|USBHS_GPTIMER0CTL_MODE|macro|USBHS_GPTIMER0CTL_MODE
DECL|USBHS_GPTIMER0CTL_RST_MASK|macro|USBHS_GPTIMER0CTL_RST_MASK
DECL|USBHS_GPTIMER0CTL_RST_SHIFT|macro|USBHS_GPTIMER0CTL_RST_SHIFT
DECL|USBHS_GPTIMER0CTL_RST|macro|USBHS_GPTIMER0CTL_RST
DECL|USBHS_GPTIMER0CTL_RUN_MASK|macro|USBHS_GPTIMER0CTL_RUN_MASK
DECL|USBHS_GPTIMER0CTL_RUN_SHIFT|macro|USBHS_GPTIMER0CTL_RUN_SHIFT
DECL|USBHS_GPTIMER0CTL_RUN|macro|USBHS_GPTIMER0CTL_RUN
DECL|USBHS_GPTIMER0LD_GPTLD_MASK|macro|USBHS_GPTIMER0LD_GPTLD_MASK
DECL|USBHS_GPTIMER0LD_GPTLD_SHIFT|macro|USBHS_GPTIMER0LD_GPTLD_SHIFT
DECL|USBHS_GPTIMER0LD_GPTLD|macro|USBHS_GPTIMER0LD_GPTLD
DECL|USBHS_GPTIMER1CTL_GPTCNT_MASK|macro|USBHS_GPTIMER1CTL_GPTCNT_MASK
DECL|USBHS_GPTIMER1CTL_GPTCNT_SHIFT|macro|USBHS_GPTIMER1CTL_GPTCNT_SHIFT
DECL|USBHS_GPTIMER1CTL_GPTCNT|macro|USBHS_GPTIMER1CTL_GPTCNT
DECL|USBHS_GPTIMER1CTL_MODE_MASK|macro|USBHS_GPTIMER1CTL_MODE_MASK
DECL|USBHS_GPTIMER1CTL_MODE_SHIFT|macro|USBHS_GPTIMER1CTL_MODE_SHIFT
DECL|USBHS_GPTIMER1CTL_MODE|macro|USBHS_GPTIMER1CTL_MODE
DECL|USBHS_GPTIMER1CTL_RST_MASK|macro|USBHS_GPTIMER1CTL_RST_MASK
DECL|USBHS_GPTIMER1CTL_RST_SHIFT|macro|USBHS_GPTIMER1CTL_RST_SHIFT
DECL|USBHS_GPTIMER1CTL_RST|macro|USBHS_GPTIMER1CTL_RST
DECL|USBHS_GPTIMER1CTL_RUN_MASK|macro|USBHS_GPTIMER1CTL_RUN_MASK
DECL|USBHS_GPTIMER1CTL_RUN_SHIFT|macro|USBHS_GPTIMER1CTL_RUN_SHIFT
DECL|USBHS_GPTIMER1CTL_RUN|macro|USBHS_GPTIMER1CTL_RUN
DECL|USBHS_GPTIMER1LD_GPTLD_MASK|macro|USBHS_GPTIMER1LD_GPTLD_MASK
DECL|USBHS_GPTIMER1LD_GPTLD_SHIFT|macro|USBHS_GPTIMER1LD_GPTLD_SHIFT
DECL|USBHS_GPTIMER1LD_GPTLD|macro|USBHS_GPTIMER1LD_GPTLD
DECL|USBHS_HCCPARAMS_ADC_MASK|macro|USBHS_HCCPARAMS_ADC_MASK
DECL|USBHS_HCCPARAMS_ADC_SHIFT|macro|USBHS_HCCPARAMS_ADC_SHIFT
DECL|USBHS_HCCPARAMS_ADC|macro|USBHS_HCCPARAMS_ADC
DECL|USBHS_HCCPARAMS_ASP_MASK|macro|USBHS_HCCPARAMS_ASP_MASK
DECL|USBHS_HCCPARAMS_ASP_SHIFT|macro|USBHS_HCCPARAMS_ASP_SHIFT
DECL|USBHS_HCCPARAMS_ASP|macro|USBHS_HCCPARAMS_ASP
DECL|USBHS_HCCPARAMS_EECP_MASK|macro|USBHS_HCCPARAMS_EECP_MASK
DECL|USBHS_HCCPARAMS_EECP_SHIFT|macro|USBHS_HCCPARAMS_EECP_SHIFT
DECL|USBHS_HCCPARAMS_EECP|macro|USBHS_HCCPARAMS_EECP
DECL|USBHS_HCCPARAMS_IST_MASK|macro|USBHS_HCCPARAMS_IST_MASK
DECL|USBHS_HCCPARAMS_IST_SHIFT|macro|USBHS_HCCPARAMS_IST_SHIFT
DECL|USBHS_HCCPARAMS_IST|macro|USBHS_HCCPARAMS_IST
DECL|USBHS_HCCPARAMS_PFL_MASK|macro|USBHS_HCCPARAMS_PFL_MASK
DECL|USBHS_HCCPARAMS_PFL_SHIFT|macro|USBHS_HCCPARAMS_PFL_SHIFT
DECL|USBHS_HCCPARAMS_PFL|macro|USBHS_HCCPARAMS_PFL
DECL|USBHS_HCIVERSION_CAPLENGTH|macro|USBHS_HCIVERSION_CAPLENGTH
DECL|USBHS_HCIVERSION_HCIVERSION_MASK|macro|USBHS_HCIVERSION_HCIVERSION_MASK
DECL|USBHS_HCIVERSION_HCIVERSION_SHIFT|macro|USBHS_HCIVERSION_HCIVERSION_SHIFT
DECL|USBHS_HCIVERSION_HCIVERSION|macro|USBHS_HCIVERSION_HCIVERSION
DECL|USBHS_HCSPARAMS_N_CC_MASK|macro|USBHS_HCSPARAMS_N_CC_MASK
DECL|USBHS_HCSPARAMS_N_CC_SHIFT|macro|USBHS_HCSPARAMS_N_CC_SHIFT
DECL|USBHS_HCSPARAMS_N_CC|macro|USBHS_HCSPARAMS_N_CC
DECL|USBHS_HCSPARAMS_N_PCC_MASK|macro|USBHS_HCSPARAMS_N_PCC_MASK
DECL|USBHS_HCSPARAMS_N_PCC_SHIFT|macro|USBHS_HCSPARAMS_N_PCC_SHIFT
DECL|USBHS_HCSPARAMS_N_PCC|macro|USBHS_HCSPARAMS_N_PCC
DECL|USBHS_HCSPARAMS_N_PORTS_MASK|macro|USBHS_HCSPARAMS_N_PORTS_MASK
DECL|USBHS_HCSPARAMS_N_PORTS_SHIFT|macro|USBHS_HCSPARAMS_N_PORTS_SHIFT
DECL|USBHS_HCSPARAMS_N_PORTS|macro|USBHS_HCSPARAMS_N_PORTS
DECL|USBHS_HCSPARAMS_N_PTT_MASK|macro|USBHS_HCSPARAMS_N_PTT_MASK
DECL|USBHS_HCSPARAMS_N_PTT_SHIFT|macro|USBHS_HCSPARAMS_N_PTT_SHIFT
DECL|USBHS_HCSPARAMS_N_PTT|macro|USBHS_HCSPARAMS_N_PTT
DECL|USBHS_HCSPARAMS_N_TT_MASK|macro|USBHS_HCSPARAMS_N_TT_MASK
DECL|USBHS_HCSPARAMS_N_TT_SHIFT|macro|USBHS_HCSPARAMS_N_TT_SHIFT
DECL|USBHS_HCSPARAMS_N_TT|macro|USBHS_HCSPARAMS_N_TT
DECL|USBHS_HCSPARAMS_PI_MASK|macro|USBHS_HCSPARAMS_PI_MASK
DECL|USBHS_HCSPARAMS_PI_SHIFT|macro|USBHS_HCSPARAMS_PI_SHIFT
DECL|USBHS_HCSPARAMS_PI|macro|USBHS_HCSPARAMS_PI
DECL|USBHS_HCSPARAMS_PPC_MASK|macro|USBHS_HCSPARAMS_PPC_MASK
DECL|USBHS_HCSPARAMS_PPC_SHIFT|macro|USBHS_HCSPARAMS_PPC_SHIFT
DECL|USBHS_HCSPARAMS_PPC|macro|USBHS_HCSPARAMS_PPC
DECL|USBHS_HWDEVICE_DC_MASK|macro|USBHS_HWDEVICE_DC_MASK
DECL|USBHS_HWDEVICE_DC_SHIFT|macro|USBHS_HWDEVICE_DC_SHIFT
DECL|USBHS_HWDEVICE_DC|macro|USBHS_HWDEVICE_DC
DECL|USBHS_HWDEVICE_DEVEP_MASK|macro|USBHS_HWDEVICE_DEVEP_MASK
DECL|USBHS_HWDEVICE_DEVEP_SHIFT|macro|USBHS_HWDEVICE_DEVEP_SHIFT
DECL|USBHS_HWDEVICE_DEVEP|macro|USBHS_HWDEVICE_DEVEP
DECL|USBHS_HWGENERAL_PHYM_MASK|macro|USBHS_HWGENERAL_PHYM_MASK
DECL|USBHS_HWGENERAL_PHYM_SHIFT|macro|USBHS_HWGENERAL_PHYM_SHIFT
DECL|USBHS_HWGENERAL_PHYM|macro|USBHS_HWGENERAL_PHYM
DECL|USBHS_HWGENERAL_PHYW_MASK|macro|USBHS_HWGENERAL_PHYW_MASK
DECL|USBHS_HWGENERAL_PHYW_SHIFT|macro|USBHS_HWGENERAL_PHYW_SHIFT
DECL|USBHS_HWGENERAL_PHYW|macro|USBHS_HWGENERAL_PHYW
DECL|USBHS_HWGENERAL_SM_MASK|macro|USBHS_HWGENERAL_SM_MASK
DECL|USBHS_HWGENERAL_SM_SHIFT|macro|USBHS_HWGENERAL_SM_SHIFT
DECL|USBHS_HWGENERAL_SM|macro|USBHS_HWGENERAL_SM
DECL|USBHS_HWHOST_HC_MASK|macro|USBHS_HWHOST_HC_MASK
DECL|USBHS_HWHOST_HC_SHIFT|macro|USBHS_HWHOST_HC_SHIFT
DECL|USBHS_HWHOST_HC|macro|USBHS_HWHOST_HC
DECL|USBHS_HWHOST_NPORT_MASK|macro|USBHS_HWHOST_NPORT_MASK
DECL|USBHS_HWHOST_NPORT_SHIFT|macro|USBHS_HWHOST_NPORT_SHIFT
DECL|USBHS_HWHOST_NPORT|macro|USBHS_HWHOST_NPORT
DECL|USBHS_HWRXBUF_RXADD_MASK|macro|USBHS_HWRXBUF_RXADD_MASK
DECL|USBHS_HWRXBUF_RXADD_SHIFT|macro|USBHS_HWRXBUF_RXADD_SHIFT
DECL|USBHS_HWRXBUF_RXADD|macro|USBHS_HWRXBUF_RXADD
DECL|USBHS_HWRXBUF_RXBURST_MASK|macro|USBHS_HWRXBUF_RXBURST_MASK
DECL|USBHS_HWRXBUF_RXBURST_SHIFT|macro|USBHS_HWRXBUF_RXBURST_SHIFT
DECL|USBHS_HWRXBUF_RXBURST|macro|USBHS_HWRXBUF_RXBURST
DECL|USBHS_HWTXBUF_TXBURST_MASK|macro|USBHS_HWTXBUF_TXBURST_MASK
DECL|USBHS_HWTXBUF_TXBURST_SHIFT|macro|USBHS_HWTXBUF_TXBURST_SHIFT
DECL|USBHS_HWTXBUF_TXBURST|macro|USBHS_HWTXBUF_TXBURST
DECL|USBHS_HWTXBUF_TXCHANADD_MASK|macro|USBHS_HWTXBUF_TXCHANADD_MASK
DECL|USBHS_HWTXBUF_TXCHANADD_SHIFT|macro|USBHS_HWTXBUF_TXCHANADD_SHIFT
DECL|USBHS_HWTXBUF_TXCHANADD|macro|USBHS_HWTXBUF_TXCHANADD
DECL|USBHS_ID_ID_MASK|macro|USBHS_ID_ID_MASK
DECL|USBHS_ID_ID_SHIFT|macro|USBHS_ID_ID_SHIFT
DECL|USBHS_ID_ID|macro|USBHS_ID_ID
DECL|USBHS_ID_NID_MASK|macro|USBHS_ID_NID_MASK
DECL|USBHS_ID_NID_SHIFT|macro|USBHS_ID_NID_SHIFT
DECL|USBHS_ID_NID|macro|USBHS_ID_NID
DECL|USBHS_ID_REVISION_MASK|macro|USBHS_ID_REVISION_MASK
DECL|USBHS_ID_REVISION_SHIFT|macro|USBHS_ID_REVISION_SHIFT
DECL|USBHS_ID_REVISION|macro|USBHS_ID_REVISION
DECL|USBHS_IRQHandler|macro|USBHS_IRQHandler
DECL|USBHS_IRQS|macro|USBHS_IRQS
DECL|USBHS_OTGSC_ASVIE_MASK|macro|USBHS_OTGSC_ASVIE_MASK
DECL|USBHS_OTGSC_ASVIE_SHIFT|macro|USBHS_OTGSC_ASVIE_SHIFT
DECL|USBHS_OTGSC_ASVIE|macro|USBHS_OTGSC_ASVIE
DECL|USBHS_OTGSC_ASVIS_MASK|macro|USBHS_OTGSC_ASVIS_MASK
DECL|USBHS_OTGSC_ASVIS_SHIFT|macro|USBHS_OTGSC_ASVIS_SHIFT
DECL|USBHS_OTGSC_ASVIS|macro|USBHS_OTGSC_ASVIS
DECL|USBHS_OTGSC_ASV_MASK|macro|USBHS_OTGSC_ASV_MASK
DECL|USBHS_OTGSC_ASV_SHIFT|macro|USBHS_OTGSC_ASV_SHIFT
DECL|USBHS_OTGSC_ASV|macro|USBHS_OTGSC_ASV
DECL|USBHS_OTGSC_AVVIE_MASK|macro|USBHS_OTGSC_AVVIE_MASK
DECL|USBHS_OTGSC_AVVIE_SHIFT|macro|USBHS_OTGSC_AVVIE_SHIFT
DECL|USBHS_OTGSC_AVVIE|macro|USBHS_OTGSC_AVVIE
DECL|USBHS_OTGSC_AVVIS_MASK|macro|USBHS_OTGSC_AVVIS_MASK
DECL|USBHS_OTGSC_AVVIS_SHIFT|macro|USBHS_OTGSC_AVVIS_SHIFT
DECL|USBHS_OTGSC_AVVIS|macro|USBHS_OTGSC_AVVIS
DECL|USBHS_OTGSC_AVV_MASK|macro|USBHS_OTGSC_AVV_MASK
DECL|USBHS_OTGSC_AVV_SHIFT|macro|USBHS_OTGSC_AVV_SHIFT
DECL|USBHS_OTGSC_AVV|macro|USBHS_OTGSC_AVV
DECL|USBHS_OTGSC_BSEIE_MASK|macro|USBHS_OTGSC_BSEIE_MASK
DECL|USBHS_OTGSC_BSEIE_SHIFT|macro|USBHS_OTGSC_BSEIE_SHIFT
DECL|USBHS_OTGSC_BSEIE|macro|USBHS_OTGSC_BSEIE
DECL|USBHS_OTGSC_BSEIS_MASK|macro|USBHS_OTGSC_BSEIS_MASK
DECL|USBHS_OTGSC_BSEIS_SHIFT|macro|USBHS_OTGSC_BSEIS_SHIFT
DECL|USBHS_OTGSC_BSEIS|macro|USBHS_OTGSC_BSEIS
DECL|USBHS_OTGSC_BSE_MASK|macro|USBHS_OTGSC_BSE_MASK
DECL|USBHS_OTGSC_BSE_SHIFT|macro|USBHS_OTGSC_BSE_SHIFT
DECL|USBHS_OTGSC_BSE|macro|USBHS_OTGSC_BSE
DECL|USBHS_OTGSC_BSVIE_MASK|macro|USBHS_OTGSC_BSVIE_MASK
DECL|USBHS_OTGSC_BSVIE_SHIFT|macro|USBHS_OTGSC_BSVIE_SHIFT
DECL|USBHS_OTGSC_BSVIE|macro|USBHS_OTGSC_BSVIE
DECL|USBHS_OTGSC_BSVIS_MASK|macro|USBHS_OTGSC_BSVIS_MASK
DECL|USBHS_OTGSC_BSVIS_SHIFT|macro|USBHS_OTGSC_BSVIS_SHIFT
DECL|USBHS_OTGSC_BSVIS|macro|USBHS_OTGSC_BSVIS
DECL|USBHS_OTGSC_BSV_MASK|macro|USBHS_OTGSC_BSV_MASK
DECL|USBHS_OTGSC_BSV_SHIFT|macro|USBHS_OTGSC_BSV_SHIFT
DECL|USBHS_OTGSC_BSV|macro|USBHS_OTGSC_BSV
DECL|USBHS_OTGSC_DPIE_MASK|macro|USBHS_OTGSC_DPIE_MASK
DECL|USBHS_OTGSC_DPIE_SHIFT|macro|USBHS_OTGSC_DPIE_SHIFT
DECL|USBHS_OTGSC_DPIE|macro|USBHS_OTGSC_DPIE
DECL|USBHS_OTGSC_DPIS_MASK|macro|USBHS_OTGSC_DPIS_MASK
DECL|USBHS_OTGSC_DPIS_SHIFT|macro|USBHS_OTGSC_DPIS_SHIFT
DECL|USBHS_OTGSC_DPIS|macro|USBHS_OTGSC_DPIS
DECL|USBHS_OTGSC_DPS_MASK|macro|USBHS_OTGSC_DPS_MASK
DECL|USBHS_OTGSC_DPS_SHIFT|macro|USBHS_OTGSC_DPS_SHIFT
DECL|USBHS_OTGSC_DPS|macro|USBHS_OTGSC_DPS
DECL|USBHS_OTGSC_DP_MASK|macro|USBHS_OTGSC_DP_MASK
DECL|USBHS_OTGSC_DP_SHIFT|macro|USBHS_OTGSC_DP_SHIFT
DECL|USBHS_OTGSC_DP|macro|USBHS_OTGSC_DP
DECL|USBHS_OTGSC_IDIE_MASK|macro|USBHS_OTGSC_IDIE_MASK
DECL|USBHS_OTGSC_IDIE_SHIFT|macro|USBHS_OTGSC_IDIE_SHIFT
DECL|USBHS_OTGSC_IDIE|macro|USBHS_OTGSC_IDIE
DECL|USBHS_OTGSC_IDIS_MASK|macro|USBHS_OTGSC_IDIS_MASK
DECL|USBHS_OTGSC_IDIS_SHIFT|macro|USBHS_OTGSC_IDIS_SHIFT
DECL|USBHS_OTGSC_IDIS|macro|USBHS_OTGSC_IDIS
DECL|USBHS_OTGSC_IDPU_MASK|macro|USBHS_OTGSC_IDPU_MASK
DECL|USBHS_OTGSC_IDPU_SHIFT|macro|USBHS_OTGSC_IDPU_SHIFT
DECL|USBHS_OTGSC_IDPU|macro|USBHS_OTGSC_IDPU
DECL|USBHS_OTGSC_ID_MASK|macro|USBHS_OTGSC_ID_MASK
DECL|USBHS_OTGSC_ID_SHIFT|macro|USBHS_OTGSC_ID_SHIFT
DECL|USBHS_OTGSC_ID|macro|USBHS_OTGSC_ID
DECL|USBHS_OTGSC_MSE_MASK|macro|USBHS_OTGSC_MSE_MASK
DECL|USBHS_OTGSC_MSE_SHIFT|macro|USBHS_OTGSC_MSE_SHIFT
DECL|USBHS_OTGSC_MSE|macro|USBHS_OTGSC_MSE
DECL|USBHS_OTGSC_MSS_MASK|macro|USBHS_OTGSC_MSS_MASK
DECL|USBHS_OTGSC_MSS_SHIFT|macro|USBHS_OTGSC_MSS_SHIFT
DECL|USBHS_OTGSC_MSS|macro|USBHS_OTGSC_MSS
DECL|USBHS_OTGSC_MST_MASK|macro|USBHS_OTGSC_MST_MASK
DECL|USBHS_OTGSC_MST_SHIFT|macro|USBHS_OTGSC_MST_SHIFT
DECL|USBHS_OTGSC_MST|macro|USBHS_OTGSC_MST
DECL|USBHS_OTGSC_OT_MASK|macro|USBHS_OTGSC_OT_MASK
DECL|USBHS_OTGSC_OT_SHIFT|macro|USBHS_OTGSC_OT_SHIFT
DECL|USBHS_OTGSC_OT|macro|USBHS_OTGSC_OT
DECL|USBHS_OTGSC_VC_MASK|macro|USBHS_OTGSC_VC_MASK
DECL|USBHS_OTGSC_VC_SHIFT|macro|USBHS_OTGSC_VC_SHIFT
DECL|USBHS_OTGSC_VC|macro|USBHS_OTGSC_VC
DECL|USBHS_OTGSC_VD_MASK|macro|USBHS_OTGSC_VD_MASK
DECL|USBHS_OTGSC_VD_SHIFT|macro|USBHS_OTGSC_VD_SHIFT
DECL|USBHS_OTGSC_VD|macro|USBHS_OTGSC_VD
DECL|USBHS_PERIODICLISTBASE_PERBASE_MASK|macro|USBHS_PERIODICLISTBASE_PERBASE_MASK
DECL|USBHS_PERIODICLISTBASE_PERBASE_SHIFT|macro|USBHS_PERIODICLISTBASE_PERBASE_SHIFT
DECL|USBHS_PERIODICLISTBASE_PERBASE|macro|USBHS_PERIODICLISTBASE_PERBASE
DECL|USBHS_PORTSC1_CCS_MASK|macro|USBHS_PORTSC1_CCS_MASK
DECL|USBHS_PORTSC1_CCS_SHIFT|macro|USBHS_PORTSC1_CCS_SHIFT
DECL|USBHS_PORTSC1_CCS|macro|USBHS_PORTSC1_CCS
DECL|USBHS_PORTSC1_CSC_MASK|macro|USBHS_PORTSC1_CSC_MASK
DECL|USBHS_PORTSC1_CSC_SHIFT|macro|USBHS_PORTSC1_CSC_SHIFT
DECL|USBHS_PORTSC1_CSC|macro|USBHS_PORTSC1_CSC
DECL|USBHS_PORTSC1_FPR_MASK|macro|USBHS_PORTSC1_FPR_MASK
DECL|USBHS_PORTSC1_FPR_SHIFT|macro|USBHS_PORTSC1_FPR_SHIFT
DECL|USBHS_PORTSC1_FPR|macro|USBHS_PORTSC1_FPR
DECL|USBHS_PORTSC1_HSP_MASK|macro|USBHS_PORTSC1_HSP_MASK
DECL|USBHS_PORTSC1_HSP_SHIFT|macro|USBHS_PORTSC1_HSP_SHIFT
DECL|USBHS_PORTSC1_HSP|macro|USBHS_PORTSC1_HSP
DECL|USBHS_PORTSC1_LS_MASK|macro|USBHS_PORTSC1_LS_MASK
DECL|USBHS_PORTSC1_LS_SHIFT|macro|USBHS_PORTSC1_LS_SHIFT
DECL|USBHS_PORTSC1_LS|macro|USBHS_PORTSC1_LS
DECL|USBHS_PORTSC1_OCA_MASK|macro|USBHS_PORTSC1_OCA_MASK
DECL|USBHS_PORTSC1_OCA_SHIFT|macro|USBHS_PORTSC1_OCA_SHIFT
DECL|USBHS_PORTSC1_OCA|macro|USBHS_PORTSC1_OCA
DECL|USBHS_PORTSC1_OCC_MASK|macro|USBHS_PORTSC1_OCC_MASK
DECL|USBHS_PORTSC1_OCC_SHIFT|macro|USBHS_PORTSC1_OCC_SHIFT
DECL|USBHS_PORTSC1_OCC|macro|USBHS_PORTSC1_OCC
DECL|USBHS_PORTSC1_PEC_MASK|macro|USBHS_PORTSC1_PEC_MASK
DECL|USBHS_PORTSC1_PEC_SHIFT|macro|USBHS_PORTSC1_PEC_SHIFT
DECL|USBHS_PORTSC1_PEC|macro|USBHS_PORTSC1_PEC
DECL|USBHS_PORTSC1_PE_MASK|macro|USBHS_PORTSC1_PE_MASK
DECL|USBHS_PORTSC1_PE_SHIFT|macro|USBHS_PORTSC1_PE_SHIFT
DECL|USBHS_PORTSC1_PE|macro|USBHS_PORTSC1_PE
DECL|USBHS_PORTSC1_PFSC_MASK|macro|USBHS_PORTSC1_PFSC_MASK
DECL|USBHS_PORTSC1_PFSC_SHIFT|macro|USBHS_PORTSC1_PFSC_SHIFT
DECL|USBHS_PORTSC1_PFSC|macro|USBHS_PORTSC1_PFSC
DECL|USBHS_PORTSC1_PHCD_MASK|macro|USBHS_PORTSC1_PHCD_MASK
DECL|USBHS_PORTSC1_PHCD_SHIFT|macro|USBHS_PORTSC1_PHCD_SHIFT
DECL|USBHS_PORTSC1_PHCD|macro|USBHS_PORTSC1_PHCD
DECL|USBHS_PORTSC1_PIC_MASK|macro|USBHS_PORTSC1_PIC_MASK
DECL|USBHS_PORTSC1_PIC_SHIFT|macro|USBHS_PORTSC1_PIC_SHIFT
DECL|USBHS_PORTSC1_PIC|macro|USBHS_PORTSC1_PIC
DECL|USBHS_PORTSC1_PO_MASK|macro|USBHS_PORTSC1_PO_MASK
DECL|USBHS_PORTSC1_PO_SHIFT|macro|USBHS_PORTSC1_PO_SHIFT
DECL|USBHS_PORTSC1_PO|macro|USBHS_PORTSC1_PO
DECL|USBHS_PORTSC1_PP_MASK|macro|USBHS_PORTSC1_PP_MASK
DECL|USBHS_PORTSC1_PP_SHIFT|macro|USBHS_PORTSC1_PP_SHIFT
DECL|USBHS_PORTSC1_PP|macro|USBHS_PORTSC1_PP
DECL|USBHS_PORTSC1_PR_MASK|macro|USBHS_PORTSC1_PR_MASK
DECL|USBHS_PORTSC1_PR_SHIFT|macro|USBHS_PORTSC1_PR_SHIFT
DECL|USBHS_PORTSC1_PR|macro|USBHS_PORTSC1_PR
DECL|USBHS_PORTSC1_PSPD_MASK|macro|USBHS_PORTSC1_PSPD_MASK
DECL|USBHS_PORTSC1_PSPD_SHIFT|macro|USBHS_PORTSC1_PSPD_SHIFT
DECL|USBHS_PORTSC1_PSPD|macro|USBHS_PORTSC1_PSPD
DECL|USBHS_PORTSC1_PTC_MASK|macro|USBHS_PORTSC1_PTC_MASK
DECL|USBHS_PORTSC1_PTC_SHIFT|macro|USBHS_PORTSC1_PTC_SHIFT
DECL|USBHS_PORTSC1_PTC|macro|USBHS_PORTSC1_PTC
DECL|USBHS_PORTSC1_PTS2_MASK|macro|USBHS_PORTSC1_PTS2_MASK
DECL|USBHS_PORTSC1_PTS2_SHIFT|macro|USBHS_PORTSC1_PTS2_SHIFT
DECL|USBHS_PORTSC1_PTS2|macro|USBHS_PORTSC1_PTS2
DECL|USBHS_PORTSC1_PTS_MASK|macro|USBHS_PORTSC1_PTS_MASK
DECL|USBHS_PORTSC1_PTS_SHIFT|macro|USBHS_PORTSC1_PTS_SHIFT
DECL|USBHS_PORTSC1_PTS|macro|USBHS_PORTSC1_PTS
DECL|USBHS_PORTSC1_PTW_MASK|macro|USBHS_PORTSC1_PTW_MASK
DECL|USBHS_PORTSC1_PTW_SHIFT|macro|USBHS_PORTSC1_PTW_SHIFT
DECL|USBHS_PORTSC1_PTW|macro|USBHS_PORTSC1_PTW
DECL|USBHS_PORTSC1_STS_MASK|macro|USBHS_PORTSC1_STS_MASK
DECL|USBHS_PORTSC1_STS_SHIFT|macro|USBHS_PORTSC1_STS_SHIFT
DECL|USBHS_PORTSC1_STS|macro|USBHS_PORTSC1_STS
DECL|USBHS_PORTSC1_SUSP_MASK|macro|USBHS_PORTSC1_SUSP_MASK
DECL|USBHS_PORTSC1_SUSP_SHIFT|macro|USBHS_PORTSC1_SUSP_SHIFT
DECL|USBHS_PORTSC1_SUSP|macro|USBHS_PORTSC1_SUSP
DECL|USBHS_PORTSC1_WKCN_MASK|macro|USBHS_PORTSC1_WKCN_MASK
DECL|USBHS_PORTSC1_WKCN_SHIFT|macro|USBHS_PORTSC1_WKCN_SHIFT
DECL|USBHS_PORTSC1_WKCN|macro|USBHS_PORTSC1_WKCN
DECL|USBHS_PORTSC1_WKDS_MASK|macro|USBHS_PORTSC1_WKDS_MASK
DECL|USBHS_PORTSC1_WKDS_SHIFT|macro|USBHS_PORTSC1_WKDS_SHIFT
DECL|USBHS_PORTSC1_WKDS|macro|USBHS_PORTSC1_WKDS
DECL|USBHS_PORTSC1_WKOC_MASK|macro|USBHS_PORTSC1_WKOC_MASK
DECL|USBHS_PORTSC1_WKOC_SHIFT|macro|USBHS_PORTSC1_WKOC_SHIFT
DECL|USBHS_PORTSC1_WKOC|macro|USBHS_PORTSC1_WKOC
DECL|USBHS_TXFILLTUNING_TXFIFOTHRES_MASK|macro|USBHS_TXFILLTUNING_TXFIFOTHRES_MASK
DECL|USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT|macro|USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT
DECL|USBHS_TXFILLTUNING_TXFIFOTHRES|macro|USBHS_TXFILLTUNING_TXFIFOTHRES
DECL|USBHS_TXFILLTUNING_TXSCHHEALTH_MASK|macro|USBHS_TXFILLTUNING_TXSCHHEALTH_MASK
DECL|USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT|macro|USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT
DECL|USBHS_TXFILLTUNING_TXSCHHEALTH|macro|USBHS_TXFILLTUNING_TXSCHHEALTH
DECL|USBHS_TXFILLTUNING_TXSCHOH_MASK|macro|USBHS_TXFILLTUNING_TXSCHOH_MASK
DECL|USBHS_TXFILLTUNING_TXSCHOH_SHIFT|macro|USBHS_TXFILLTUNING_TXSCHOH_SHIFT
DECL|USBHS_TXFILLTUNING_TXSCHOH|macro|USBHS_TXFILLTUNING_TXSCHOH
DECL|USBHS_Type|macro|USBHS_Type
DECL|USBHS_USBCMD_ASE_MASK|macro|USBHS_USBCMD_ASE_MASK
DECL|USBHS_USBCMD_ASE_SHIFT|macro|USBHS_USBCMD_ASE_SHIFT
DECL|USBHS_USBCMD_ASE|macro|USBHS_USBCMD_ASE
DECL|USBHS_USBCMD_ASPE_MASK|macro|USBHS_USBCMD_ASPE_MASK
DECL|USBHS_USBCMD_ASPE_SHIFT|macro|USBHS_USBCMD_ASPE_SHIFT
DECL|USBHS_USBCMD_ASPE|macro|USBHS_USBCMD_ASPE
DECL|USBHS_USBCMD_ASP_MASK|macro|USBHS_USBCMD_ASP_MASK
DECL|USBHS_USBCMD_ASP_SHIFT|macro|USBHS_USBCMD_ASP_SHIFT
DECL|USBHS_USBCMD_ASP|macro|USBHS_USBCMD_ASP
DECL|USBHS_USBCMD_ATDTW_MASK|macro|USBHS_USBCMD_ATDTW_MASK
DECL|USBHS_USBCMD_ATDTW_SHIFT|macro|USBHS_USBCMD_ATDTW_SHIFT
DECL|USBHS_USBCMD_ATDTW|macro|USBHS_USBCMD_ATDTW
DECL|USBHS_USBCMD_FS2_MASK|macro|USBHS_USBCMD_FS2_MASK
DECL|USBHS_USBCMD_FS2_SHIFT|macro|USBHS_USBCMD_FS2_SHIFT
DECL|USBHS_USBCMD_FS2|macro|USBHS_USBCMD_FS2
DECL|USBHS_USBCMD_FS_MASK|macro|USBHS_USBCMD_FS_MASK
DECL|USBHS_USBCMD_FS_SHIFT|macro|USBHS_USBCMD_FS_SHIFT
DECL|USBHS_USBCMD_FS|macro|USBHS_USBCMD_FS
DECL|USBHS_USBCMD_IAA_MASK|macro|USBHS_USBCMD_IAA_MASK
DECL|USBHS_USBCMD_IAA_SHIFT|macro|USBHS_USBCMD_IAA_SHIFT
DECL|USBHS_USBCMD_IAA|macro|USBHS_USBCMD_IAA
DECL|USBHS_USBCMD_ITC_MASK|macro|USBHS_USBCMD_ITC_MASK
DECL|USBHS_USBCMD_ITC_SHIFT|macro|USBHS_USBCMD_ITC_SHIFT
DECL|USBHS_USBCMD_ITC|macro|USBHS_USBCMD_ITC
DECL|USBHS_USBCMD_PSE_MASK|macro|USBHS_USBCMD_PSE_MASK
DECL|USBHS_USBCMD_PSE_SHIFT|macro|USBHS_USBCMD_PSE_SHIFT
DECL|USBHS_USBCMD_PSE|macro|USBHS_USBCMD_PSE
DECL|USBHS_USBCMD_RST_MASK|macro|USBHS_USBCMD_RST_MASK
DECL|USBHS_USBCMD_RST_SHIFT|macro|USBHS_USBCMD_RST_SHIFT
DECL|USBHS_USBCMD_RST|macro|USBHS_USBCMD_RST
DECL|USBHS_USBCMD_RS_MASK|macro|USBHS_USBCMD_RS_MASK
DECL|USBHS_USBCMD_RS_SHIFT|macro|USBHS_USBCMD_RS_SHIFT
DECL|USBHS_USBCMD_RS|macro|USBHS_USBCMD_RS
DECL|USBHS_USBCMD_SUTW_MASK|macro|USBHS_USBCMD_SUTW_MASK
DECL|USBHS_USBCMD_SUTW_SHIFT|macro|USBHS_USBCMD_SUTW_SHIFT
DECL|USBHS_USBCMD_SUTW|macro|USBHS_USBCMD_SUTW
DECL|USBHS_USBINTR_AAE_MASK|macro|USBHS_USBINTR_AAE_MASK
DECL|USBHS_USBINTR_AAE_SHIFT|macro|USBHS_USBINTR_AAE_SHIFT
DECL|USBHS_USBINTR_AAE|macro|USBHS_USBINTR_AAE
DECL|USBHS_USBINTR_FRE_MASK|macro|USBHS_USBINTR_FRE_MASK
DECL|USBHS_USBINTR_FRE_SHIFT|macro|USBHS_USBINTR_FRE_SHIFT
DECL|USBHS_USBINTR_FRE|macro|USBHS_USBINTR_FRE
DECL|USBHS_USBINTR_NAKE_MASK|macro|USBHS_USBINTR_NAKE_MASK
DECL|USBHS_USBINTR_NAKE_SHIFT|macro|USBHS_USBINTR_NAKE_SHIFT
DECL|USBHS_USBINTR_NAKE|macro|USBHS_USBINTR_NAKE
DECL|USBHS_USBINTR_PCE_MASK|macro|USBHS_USBINTR_PCE_MASK
DECL|USBHS_USBINTR_PCE_SHIFT|macro|USBHS_USBINTR_PCE_SHIFT
DECL|USBHS_USBINTR_PCE|macro|USBHS_USBINTR_PCE
DECL|USBHS_USBINTR_SEE_MASK|macro|USBHS_USBINTR_SEE_MASK
DECL|USBHS_USBINTR_SEE_SHIFT|macro|USBHS_USBINTR_SEE_SHIFT
DECL|USBHS_USBINTR_SEE|macro|USBHS_USBINTR_SEE
DECL|USBHS_USBINTR_SLE_MASK|macro|USBHS_USBINTR_SLE_MASK
DECL|USBHS_USBINTR_SLE_SHIFT|macro|USBHS_USBINTR_SLE_SHIFT
DECL|USBHS_USBINTR_SLE|macro|USBHS_USBINTR_SLE
DECL|USBHS_USBINTR_SRE_MASK|macro|USBHS_USBINTR_SRE_MASK
DECL|USBHS_USBINTR_SRE_SHIFT|macro|USBHS_USBINTR_SRE_SHIFT
DECL|USBHS_USBINTR_SRE|macro|USBHS_USBINTR_SRE
DECL|USBHS_USBINTR_TIE0_MASK|macro|USBHS_USBINTR_TIE0_MASK
DECL|USBHS_USBINTR_TIE0_SHIFT|macro|USBHS_USBINTR_TIE0_SHIFT
DECL|USBHS_USBINTR_TIE0|macro|USBHS_USBINTR_TIE0
DECL|USBHS_USBINTR_TIE1_MASK|macro|USBHS_USBINTR_TIE1_MASK
DECL|USBHS_USBINTR_TIE1_SHIFT|macro|USBHS_USBINTR_TIE1_SHIFT
DECL|USBHS_USBINTR_TIE1|macro|USBHS_USBINTR_TIE1
DECL|USBHS_USBINTR_UAIE_MASK|macro|USBHS_USBINTR_UAIE_MASK
DECL|USBHS_USBINTR_UAIE_SHIFT|macro|USBHS_USBINTR_UAIE_SHIFT
DECL|USBHS_USBINTR_UAIE|macro|USBHS_USBINTR_UAIE
DECL|USBHS_USBINTR_UEE_MASK|macro|USBHS_USBINTR_UEE_MASK
DECL|USBHS_USBINTR_UEE_SHIFT|macro|USBHS_USBINTR_UEE_SHIFT
DECL|USBHS_USBINTR_UEE|macro|USBHS_USBINTR_UEE
DECL|USBHS_USBINTR_UE_MASK|macro|USBHS_USBINTR_UE_MASK
DECL|USBHS_USBINTR_UE_SHIFT|macro|USBHS_USBINTR_UE_SHIFT
DECL|USBHS_USBINTR_UE|macro|USBHS_USBINTR_UE
DECL|USBHS_USBINTR_ULPIE_MASK|macro|USBHS_USBINTR_ULPIE_MASK
DECL|USBHS_USBINTR_ULPIE_SHIFT|macro|USBHS_USBINTR_ULPIE_SHIFT
DECL|USBHS_USBINTR_ULPIE|macro|USBHS_USBINTR_ULPIE
DECL|USBHS_USBINTR_UPIE_MASK|macro|USBHS_USBINTR_UPIE_MASK
DECL|USBHS_USBINTR_UPIE_SHIFT|macro|USBHS_USBINTR_UPIE_SHIFT
DECL|USBHS_USBINTR_UPIE|macro|USBHS_USBINTR_UPIE
DECL|USBHS_USBINTR_URE_MASK|macro|USBHS_USBINTR_URE_MASK
DECL|USBHS_USBINTR_URE_SHIFT|macro|USBHS_USBINTR_URE_SHIFT
DECL|USBHS_USBINTR_URE|macro|USBHS_USBINTR_URE
DECL|USBHS_USBMODE_CM_MASK|macro|USBHS_USBMODE_CM_MASK
DECL|USBHS_USBMODE_CM_SHIFT|macro|USBHS_USBMODE_CM_SHIFT
DECL|USBHS_USBMODE_CM|macro|USBHS_USBMODE_CM
DECL|USBHS_USBMODE_ES_MASK|macro|USBHS_USBMODE_ES_MASK
DECL|USBHS_USBMODE_ES_SHIFT|macro|USBHS_USBMODE_ES_SHIFT
DECL|USBHS_USBMODE_ES|macro|USBHS_USBMODE_ES
DECL|USBHS_USBMODE_SDIS_MASK|macro|USBHS_USBMODE_SDIS_MASK
DECL|USBHS_USBMODE_SDIS_SHIFT|macro|USBHS_USBMODE_SDIS_SHIFT
DECL|USBHS_USBMODE_SDIS|macro|USBHS_USBMODE_SDIS
DECL|USBHS_USBMODE_SLOM_MASK|macro|USBHS_USBMODE_SLOM_MASK
DECL|USBHS_USBMODE_SLOM_SHIFT|macro|USBHS_USBMODE_SLOM_SHIFT
DECL|USBHS_USBMODE_SLOM|macro|USBHS_USBMODE_SLOM
DECL|USBHS_USBSTS_AAI_MASK|macro|USBHS_USBSTS_AAI_MASK
DECL|USBHS_USBSTS_AAI_SHIFT|macro|USBHS_USBSTS_AAI_SHIFT
DECL|USBHS_USBSTS_AAI|macro|USBHS_USBSTS_AAI
DECL|USBHS_USBSTS_AS_MASK|macro|USBHS_USBSTS_AS_MASK
DECL|USBHS_USBSTS_AS_SHIFT|macro|USBHS_USBSTS_AS_SHIFT
DECL|USBHS_USBSTS_AS|macro|USBHS_USBSTS_AS
DECL|USBHS_USBSTS_FRI_MASK|macro|USBHS_USBSTS_FRI_MASK
DECL|USBHS_USBSTS_FRI_SHIFT|macro|USBHS_USBSTS_FRI_SHIFT
DECL|USBHS_USBSTS_FRI|macro|USBHS_USBSTS_FRI
DECL|USBHS_USBSTS_HCH_MASK|macro|USBHS_USBSTS_HCH_MASK
DECL|USBHS_USBSTS_HCH_SHIFT|macro|USBHS_USBSTS_HCH_SHIFT
DECL|USBHS_USBSTS_HCH|macro|USBHS_USBSTS_HCH
DECL|USBHS_USBSTS_NAKI_MASK|macro|USBHS_USBSTS_NAKI_MASK
DECL|USBHS_USBSTS_NAKI_SHIFT|macro|USBHS_USBSTS_NAKI_SHIFT
DECL|USBHS_USBSTS_NAKI|macro|USBHS_USBSTS_NAKI
DECL|USBHS_USBSTS_PCI_MASK|macro|USBHS_USBSTS_PCI_MASK
DECL|USBHS_USBSTS_PCI_SHIFT|macro|USBHS_USBSTS_PCI_SHIFT
DECL|USBHS_USBSTS_PCI|macro|USBHS_USBSTS_PCI
DECL|USBHS_USBSTS_PS_MASK|macro|USBHS_USBSTS_PS_MASK
DECL|USBHS_USBSTS_PS_SHIFT|macro|USBHS_USBSTS_PS_SHIFT
DECL|USBHS_USBSTS_PS|macro|USBHS_USBSTS_PS
DECL|USBHS_USBSTS_RCL_MASK|macro|USBHS_USBSTS_RCL_MASK
DECL|USBHS_USBSTS_RCL_SHIFT|macro|USBHS_USBSTS_RCL_SHIFT
DECL|USBHS_USBSTS_RCL|macro|USBHS_USBSTS_RCL
DECL|USBHS_USBSTS_SEI_MASK|macro|USBHS_USBSTS_SEI_MASK
DECL|USBHS_USBSTS_SEI_SHIFT|macro|USBHS_USBSTS_SEI_SHIFT
DECL|USBHS_USBSTS_SEI|macro|USBHS_USBSTS_SEI
DECL|USBHS_USBSTS_SLI_MASK|macro|USBHS_USBSTS_SLI_MASK
DECL|USBHS_USBSTS_SLI_SHIFT|macro|USBHS_USBSTS_SLI_SHIFT
DECL|USBHS_USBSTS_SLI|macro|USBHS_USBSTS_SLI
DECL|USBHS_USBSTS_SRI_MASK|macro|USBHS_USBSTS_SRI_MASK
DECL|USBHS_USBSTS_SRI_SHIFT|macro|USBHS_USBSTS_SRI_SHIFT
DECL|USBHS_USBSTS_SRI|macro|USBHS_USBSTS_SRI
DECL|USBHS_USBSTS_TI0_MASK|macro|USBHS_USBSTS_TI0_MASK
DECL|USBHS_USBSTS_TI0_SHIFT|macro|USBHS_USBSTS_TI0_SHIFT
DECL|USBHS_USBSTS_TI0|macro|USBHS_USBSTS_TI0
DECL|USBHS_USBSTS_TI1_MASK|macro|USBHS_USBSTS_TI1_MASK
DECL|USBHS_USBSTS_TI1_SHIFT|macro|USBHS_USBSTS_TI1_SHIFT
DECL|USBHS_USBSTS_TI1|macro|USBHS_USBSTS_TI1
DECL|USBHS_USBSTS_UEI_MASK|macro|USBHS_USBSTS_UEI_MASK
DECL|USBHS_USBSTS_UEI_SHIFT|macro|USBHS_USBSTS_UEI_SHIFT
DECL|USBHS_USBSTS_UEI|macro|USBHS_USBSTS_UEI
DECL|USBHS_USBSTS_UI_MASK|macro|USBHS_USBSTS_UI_MASK
DECL|USBHS_USBSTS_UI_SHIFT|macro|USBHS_USBSTS_UI_SHIFT
DECL|USBHS_USBSTS_UI|macro|USBHS_USBSTS_UI
DECL|USBHS_USBSTS_ULPII_MASK|macro|USBHS_USBSTS_ULPII_MASK
DECL|USBHS_USBSTS_ULPII_SHIFT|macro|USBHS_USBSTS_ULPII_SHIFT
DECL|USBHS_USBSTS_ULPII|macro|USBHS_USBSTS_ULPII
DECL|USBHS_USBSTS_URI_MASK|macro|USBHS_USBSTS_URI_MASK
DECL|USBHS_USBSTS_URI_SHIFT|macro|USBHS_USBSTS_URI_SHIFT
DECL|USBHS_USBSTS_URI|macro|USBHS_USBSTS_URI
DECL|USBHS_USB_SBUSCFG_BURSTMODE_MASK|macro|USBHS_USB_SBUSCFG_BURSTMODE_MASK
DECL|USBHS_USB_SBUSCFG_BURSTMODE_SHIFT|macro|USBHS_USB_SBUSCFG_BURSTMODE_SHIFT
DECL|USBHS_USB_SBUSCFG_BURSTMODE|macro|USBHS_USB_SBUSCFG_BURSTMODE
DECL|USBINTR|member|__IO uint32_t USBINTR; /**< Interrupt Enable Register, offset: 0x148 */
DECL|USBMODE|member|__IO uint32_t USBMODE; /**< USB Device Mode, offset: 0x1A8 */
DECL|USBNC1_BASE|macro|USBNC1_BASE
DECL|USBNC1|macro|USBNC1
DECL|USBNC2_BASE|macro|USBNC2_BASE
DECL|USBNC2|macro|USBNC2
DECL|USBNC_BASE_ADDRS|macro|USBNC_BASE_ADDRS
DECL|USBNC_BASE_PTRS|macro|USBNC_BASE_PTRS
DECL|USBNC_Type|typedef|} USBNC_Type;
DECL|USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK|macro|USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK
DECL|USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT|macro|USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT
DECL|USBNC_USB_OTGn_CTRL_OVER_CUR_DIS|macro|USBNC_USB_OTGn_CTRL_OVER_CUR_DIS
DECL|USBNC_USB_OTGn_CTRL_OVER_CUR_POL_MASK|macro|USBNC_USB_OTGn_CTRL_OVER_CUR_POL_MASK
DECL|USBNC_USB_OTGn_CTRL_OVER_CUR_POL_SHIFT|macro|USBNC_USB_OTGn_CTRL_OVER_CUR_POL_SHIFT
DECL|USBNC_USB_OTGn_CTRL_OVER_CUR_POL|macro|USBNC_USB_OTGn_CTRL_OVER_CUR_POL
DECL|USBNC_USB_OTGn_CTRL_PWR_POL_MASK|macro|USBNC_USB_OTGn_CTRL_PWR_POL_MASK
DECL|USBNC_USB_OTGn_CTRL_PWR_POL_SHIFT|macro|USBNC_USB_OTGn_CTRL_PWR_POL_SHIFT
DECL|USBNC_USB_OTGn_CTRL_PWR_POL|macro|USBNC_USB_OTGn_CTRL_PWR_POL
DECL|USBNC_USB_OTGn_CTRL_WIE_MASK|macro|USBNC_USB_OTGn_CTRL_WIE_MASK
DECL|USBNC_USB_OTGn_CTRL_WIE_SHIFT|macro|USBNC_USB_OTGn_CTRL_WIE_SHIFT
DECL|USBNC_USB_OTGn_CTRL_WIE|macro|USBNC_USB_OTGn_CTRL_WIE
DECL|USBNC_USB_OTGn_CTRL_WIR_MASK|macro|USBNC_USB_OTGn_CTRL_WIR_MASK
DECL|USBNC_USB_OTGn_CTRL_WIR_SHIFT|macro|USBNC_USB_OTGn_CTRL_WIR_SHIFT
DECL|USBNC_USB_OTGn_CTRL_WIR|macro|USBNC_USB_OTGn_CTRL_WIR
DECL|USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_MASK|macro|USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_MASK
DECL|USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_SHIFT|macro|USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_SHIFT
DECL|USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN|macro|USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN
DECL|USBNC_USB_OTGn_CTRL_WKUP_ID_EN_MASK|macro|USBNC_USB_OTGn_CTRL_WKUP_ID_EN_MASK
DECL|USBNC_USB_OTGn_CTRL_WKUP_ID_EN_SHIFT|macro|USBNC_USB_OTGn_CTRL_WKUP_ID_EN_SHIFT
DECL|USBNC_USB_OTGn_CTRL_WKUP_ID_EN|macro|USBNC_USB_OTGn_CTRL_WKUP_ID_EN
DECL|USBNC_USB_OTGn_CTRL_WKUP_SW_EN_MASK|macro|USBNC_USB_OTGn_CTRL_WKUP_SW_EN_MASK
DECL|USBNC_USB_OTGn_CTRL_WKUP_SW_EN_SHIFT|macro|USBNC_USB_OTGn_CTRL_WKUP_SW_EN_SHIFT
DECL|USBNC_USB_OTGn_CTRL_WKUP_SW_EN|macro|USBNC_USB_OTGn_CTRL_WKUP_SW_EN
DECL|USBNC_USB_OTGn_CTRL_WKUP_SW_MASK|macro|USBNC_USB_OTGn_CTRL_WKUP_SW_MASK
DECL|USBNC_USB_OTGn_CTRL_WKUP_SW_SHIFT|macro|USBNC_USB_OTGn_CTRL_WKUP_SW_SHIFT
DECL|USBNC_USB_OTGn_CTRL_WKUP_SW|macro|USBNC_USB_OTGn_CTRL_WKUP_SW
DECL|USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_MASK|macro|USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_MASK
DECL|USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_SHIFT|macro|USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_SHIFT
DECL|USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN|macro|USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN
DECL|USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK|macro|USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK
DECL|USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT|macro|USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT
DECL|USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD|macro|USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD
DECL|USBPHY1_BASE|macro|USBPHY1_BASE
DECL|USBPHY1|macro|USBPHY1
DECL|USBPHY2_BASE|macro|USBPHY2_BASE
DECL|USBPHY2|macro|USBPHY2
DECL|USBPHY_BASE_ADDRS|macro|USBPHY_BASE_ADDRS
DECL|USBPHY_BASE_PTRS|macro|USBPHY_BASE_PTRS
DECL|USBPHY_CTRL_CLKGATE_MASK|macro|USBPHY_CTRL_CLKGATE_MASK
DECL|USBPHY_CTRL_CLKGATE_SHIFT|macro|USBPHY_CTRL_CLKGATE_SHIFT
DECL|USBPHY_CTRL_CLKGATE|macro|USBPHY_CTRL_CLKGATE
DECL|USBPHY_CTRL_CLR_CLKGATE_MASK|macro|USBPHY_CTRL_CLR_CLKGATE_MASK
DECL|USBPHY_CTRL_CLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_CLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_CLR_CLKGATE|macro|USBPHY_CTRL_CLR_CLKGATE
DECL|USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_CLR_DATA_ON_LRADC|macro|USBPHY_CTRL_CLR_DATA_ON_LRADC
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ|macro|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY|macro|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE|macro|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD|macro|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD
DECL|USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_MASK|macro|USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_MASK
DECL|USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_SHIFT|macro|USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_SHIFT
DECL|USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL|macro|USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL
DECL|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT|macro|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT
DECL|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP|macro|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP
DECL|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT|macro|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT
DECL|USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_CLR_ENIDCHG_WKUP|macro|USBPHY_CTRL_CLR_ENIDCHG_WKUP
DECL|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN|macro|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN
DECL|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQHOSTDISCON|macro|USBPHY_CTRL_CLR_ENIRQHOSTDISCON
DECL|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT|macro|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT
DECL|USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQWAKEUP|macro|USBPHY_CTRL_CLR_ENIRQWAKEUP
DECL|USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENOTGIDDETECT|macro|USBPHY_CTRL_CLR_ENOTGIDDETECT
DECL|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ|macro|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL2|macro|USBPHY_CTRL_CLR_ENUTMILEVEL2
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL3|macro|USBPHY_CTRL_CLR_ENUTMILEVEL3
DECL|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP|macro|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP
DECL|USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_CLR_FSDLL_RST_EN|macro|USBPHY_CTRL_CLR_FSDLL_RST_EN
DECL|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ|macro|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ
DECL|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0|macro|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0
DECL|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ|macro|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_CLR_OTG_ID_VALUE|macro|USBPHY_CTRL_CLR_OTG_ID_VALUE
DECL|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_CLR_RESUMEIRQSTICKY|macro|USBPHY_CTRL_CLR_RESUMEIRQSTICKY
DECL|USBPHY_CTRL_CLR_RESUME_IRQ_MASK|macro|USBPHY_CTRL_CLR_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_RESUME_IRQ|macro|USBPHY_CTRL_CLR_RESUME_IRQ
DECL|USBPHY_CTRL_CLR_RSVD1_MASK|macro|USBPHY_CTRL_CLR_RSVD1_MASK
DECL|USBPHY_CTRL_CLR_RSVD1_SHIFT|macro|USBPHY_CTRL_CLR_RSVD1_SHIFT
DECL|USBPHY_CTRL_CLR_RSVD1|macro|USBPHY_CTRL_CLR_RSVD1
DECL|USBPHY_CTRL_CLR_SFTRST_MASK|macro|USBPHY_CTRL_CLR_SFTRST_MASK
DECL|USBPHY_CTRL_CLR_SFTRST_SHIFT|macro|USBPHY_CTRL_CLR_SFTRST_SHIFT
DECL|USBPHY_CTRL_CLR_SFTRST|macro|USBPHY_CTRL_CLR_SFTRST
DECL|USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_CLR_UTMI_SUSPENDM|macro|USBPHY_CTRL_CLR_UTMI_SUSPENDM
DECL|USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_WAKEUP_IRQ|macro|USBPHY_CTRL_CLR_WAKEUP_IRQ
DECL|USBPHY_CTRL_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_DATA_ON_LRADC|macro|USBPHY_CTRL_DATA_ON_LRADC
DECL|USBPHY_CTRL_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_DEVPLUGIN_IRQ|macro|USBPHY_CTRL_DEVPLUGIN_IRQ
DECL|USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_DEVPLUGIN_POLARITY|macro|USBPHY_CTRL_DEVPLUGIN_POLARITY
DECL|USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_ENAUTOCLR_CLKGATE|macro|USBPHY_CTRL_ENAUTOCLR_CLKGATE
DECL|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_ENAUTOCLR_PHY_PWD|macro|USBPHY_CTRL_ENAUTOCLR_PHY_PWD
DECL|USBPHY_CTRL_ENAUTO_PWRON_PLL_MASK|macro|USBPHY_CTRL_ENAUTO_PWRON_PLL_MASK
DECL|USBPHY_CTRL_ENAUTO_PWRON_PLL_SHIFT|macro|USBPHY_CTRL_ENAUTO_PWRON_PLL_SHIFT
DECL|USBPHY_CTRL_ENAUTO_PWRON_PLL|macro|USBPHY_CTRL_ENAUTO_PWRON_PLL
DECL|USBPHY_CTRL_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_ENDEVPLUGINDETECT|macro|USBPHY_CTRL_ENDEVPLUGINDETECT
DECL|USBPHY_CTRL_ENDEVPLUGINDET_MASK|macro|USBPHY_CTRL_ENDEVPLUGINDET_MASK
DECL|USBPHY_CTRL_ENDEVPLUGINDET_SHIFT|macro|USBPHY_CTRL_ENDEVPLUGINDET_SHIFT
DECL|USBPHY_CTRL_ENDEVPLUGINDET|macro|USBPHY_CTRL_ENDEVPLUGINDET
DECL|USBPHY_CTRL_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_ENDPDMCHG_WKUP|macro|USBPHY_CTRL_ENDPDMCHG_WKUP
DECL|USBPHY_CTRL_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_ENHOSTDISCONDETECT|macro|USBPHY_CTRL_ENHOSTDISCONDETECT
DECL|USBPHY_CTRL_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_ENIDCHG_WKUP|macro|USBPHY_CTRL_ENIDCHG_WKUP
DECL|USBPHY_CTRL_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_ENIRQDEVPLUGIN|macro|USBPHY_CTRL_ENIRQDEVPLUGIN
DECL|USBPHY_CTRL_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_ENIRQHOSTDISCON|macro|USBPHY_CTRL_ENIRQHOSTDISCON
DECL|USBPHY_CTRL_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_ENIRQRESUMEDETECT|macro|USBPHY_CTRL_ENIRQRESUMEDETECT
DECL|USBPHY_CTRL_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_ENIRQWAKEUP|macro|USBPHY_CTRL_ENIRQWAKEUP
DECL|USBPHY_CTRL_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_ENOTGIDDETECT|macro|USBPHY_CTRL_ENOTGIDDETECT
DECL|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_ENOTG_ID_CHG_IRQ|macro|USBPHY_CTRL_ENOTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_ENUTMILEVEL2|macro|USBPHY_CTRL_ENUTMILEVEL2
DECL|USBPHY_CTRL_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_ENUTMILEVEL3|macro|USBPHY_CTRL_ENUTMILEVEL3
DECL|USBPHY_CTRL_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_ENVBUSCHG_WKUP|macro|USBPHY_CTRL_ENVBUSCHG_WKUP
DECL|USBPHY_CTRL_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_FSDLL_RST_EN|macro|USBPHY_CTRL_FSDLL_RST_EN
DECL|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_HOSTDISCONDETECT_IRQ|macro|USBPHY_CTRL_HOSTDISCONDETECT_IRQ
DECL|USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_HOST_FORCE_LS_SE0|macro|USBPHY_CTRL_HOST_FORCE_LS_SE0
DECL|USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_OTG_ID_CHG_IRQ|macro|USBPHY_CTRL_OTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_OTG_ID_VALUE|macro|USBPHY_CTRL_OTG_ID_VALUE
DECL|USBPHY_CTRL_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_RESUMEIRQSTICKY|macro|USBPHY_CTRL_RESUMEIRQSTICKY
DECL|USBPHY_CTRL_RESUME_IRQ_MASK|macro|USBPHY_CTRL_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_RESUME_IRQ|macro|USBPHY_CTRL_RESUME_IRQ
DECL|USBPHY_CTRL_RSVD1_MASK|macro|USBPHY_CTRL_RSVD1_MASK
DECL|USBPHY_CTRL_RSVD1_SHIFT|macro|USBPHY_CTRL_RSVD1_SHIFT
DECL|USBPHY_CTRL_RSVD1|macro|USBPHY_CTRL_RSVD1
DECL|USBPHY_CTRL_SET_CLKGATE_MASK|macro|USBPHY_CTRL_SET_CLKGATE_MASK
DECL|USBPHY_CTRL_SET_CLKGATE_SHIFT|macro|USBPHY_CTRL_SET_CLKGATE_SHIFT
DECL|USBPHY_CTRL_SET_CLKGATE|macro|USBPHY_CTRL_SET_CLKGATE
DECL|USBPHY_CTRL_SET_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_SET_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_SET_DATA_ON_LRADC|macro|USBPHY_CTRL_SET_DATA_ON_LRADC
DECL|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_DEVPLUGIN_IRQ|macro|USBPHY_CTRL_SET_DEVPLUGIN_IRQ
DECL|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY|macro|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY
DECL|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE|macro|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE
DECL|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD|macro|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD
DECL|USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_MASK|macro|USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_MASK
DECL|USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_SHIFT|macro|USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_SHIFT
DECL|USBPHY_CTRL_SET_ENAUTO_PWRON_PLL|macro|USBPHY_CTRL_SET_ENAUTO_PWRON_PLL
DECL|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENDEVPLUGINDETECT|macro|USBPHY_CTRL_SET_ENDEVPLUGINDETECT
DECL|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_SET_ENDPDMCHG_WKUP|macro|USBPHY_CTRL_SET_ENDPDMCHG_WKUP
DECL|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENHOSTDISCONDETECT|macro|USBPHY_CTRL_SET_ENHOSTDISCONDETECT
DECL|USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_SET_ENIDCHG_WKUP|macro|USBPHY_CTRL_SET_ENIDCHG_WKUP
DECL|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQDEVPLUGIN|macro|USBPHY_CTRL_SET_ENIRQDEVPLUGIN
DECL|USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQHOSTDISCON|macro|USBPHY_CTRL_SET_ENIRQHOSTDISCON
DECL|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQRESUMEDETECT|macro|USBPHY_CTRL_SET_ENIRQRESUMEDETECT
DECL|USBPHY_CTRL_SET_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_SET_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQWAKEUP|macro|USBPHY_CTRL_SET_ENIRQWAKEUP
DECL|USBPHY_CTRL_SET_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_SET_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENOTGIDDETECT|macro|USBPHY_CTRL_SET_ENOTGIDDETECT
DECL|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ|macro|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_SET_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_SET_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_SET_ENUTMILEVEL2|macro|USBPHY_CTRL_SET_ENUTMILEVEL2
DECL|USBPHY_CTRL_SET_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_SET_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_SET_ENUTMILEVEL3|macro|USBPHY_CTRL_SET_ENUTMILEVEL3
DECL|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_SET_ENVBUSCHG_WKUP|macro|USBPHY_CTRL_SET_ENVBUSCHG_WKUP
DECL|USBPHY_CTRL_SET_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_SET_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_SET_FSDLL_RST_EN|macro|USBPHY_CTRL_SET_FSDLL_RST_EN
DECL|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ|macro|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ
DECL|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0|macro|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0
DECL|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ|macro|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_SET_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_SET_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_SET_OTG_ID_VALUE|macro|USBPHY_CTRL_SET_OTG_ID_VALUE
DECL|USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_SET_RESUMEIRQSTICKY|macro|USBPHY_CTRL_SET_RESUMEIRQSTICKY
DECL|USBPHY_CTRL_SET_RESUME_IRQ_MASK|macro|USBPHY_CTRL_SET_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_SET_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_SET_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_RESUME_IRQ|macro|USBPHY_CTRL_SET_RESUME_IRQ
DECL|USBPHY_CTRL_SET_RSVD1_MASK|macro|USBPHY_CTRL_SET_RSVD1_MASK
DECL|USBPHY_CTRL_SET_RSVD1_SHIFT|macro|USBPHY_CTRL_SET_RSVD1_SHIFT
DECL|USBPHY_CTRL_SET_RSVD1|macro|USBPHY_CTRL_SET_RSVD1
DECL|USBPHY_CTRL_SET_SFTRST_MASK|macro|USBPHY_CTRL_SET_SFTRST_MASK
DECL|USBPHY_CTRL_SET_SFTRST_SHIFT|macro|USBPHY_CTRL_SET_SFTRST_SHIFT
DECL|USBPHY_CTRL_SET_SFTRST|macro|USBPHY_CTRL_SET_SFTRST
DECL|USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_SET_UTMI_SUSPENDM|macro|USBPHY_CTRL_SET_UTMI_SUSPENDM
DECL|USBPHY_CTRL_SET_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_SET_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_WAKEUP_IRQ|macro|USBPHY_CTRL_SET_WAKEUP_IRQ
DECL|USBPHY_CTRL_SFTRST_MASK|macro|USBPHY_CTRL_SFTRST_MASK
DECL|USBPHY_CTRL_SFTRST_SHIFT|macro|USBPHY_CTRL_SFTRST_SHIFT
DECL|USBPHY_CTRL_SFTRST|macro|USBPHY_CTRL_SFTRST
DECL|USBPHY_CTRL_TOG_CLKGATE_MASK|macro|USBPHY_CTRL_TOG_CLKGATE_MASK
DECL|USBPHY_CTRL_TOG_CLKGATE_SHIFT|macro|USBPHY_CTRL_TOG_CLKGATE_SHIFT
DECL|USBPHY_CTRL_TOG_CLKGATE|macro|USBPHY_CTRL_TOG_CLKGATE
DECL|USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_TOG_DATA_ON_LRADC|macro|USBPHY_CTRL_TOG_DATA_ON_LRADC
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ|macro|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY|macro|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE|macro|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD|macro|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD
DECL|USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_MASK|macro|USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_MASK
DECL|USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_SHIFT|macro|USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_SHIFT
DECL|USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL|macro|USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL
DECL|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT|macro|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT
DECL|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP|macro|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP
DECL|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT|macro|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT
DECL|USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_TOG_ENIDCHG_WKUP|macro|USBPHY_CTRL_TOG_ENIDCHG_WKUP
DECL|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN|macro|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN
DECL|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQHOSTDISCON|macro|USBPHY_CTRL_TOG_ENIRQHOSTDISCON
DECL|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT|macro|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT
DECL|USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQWAKEUP|macro|USBPHY_CTRL_TOG_ENIRQWAKEUP
DECL|USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENOTGIDDETECT|macro|USBPHY_CTRL_TOG_ENOTGIDDETECT
DECL|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ|macro|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL2|macro|USBPHY_CTRL_TOG_ENUTMILEVEL2
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL3|macro|USBPHY_CTRL_TOG_ENUTMILEVEL3
DECL|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP|macro|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP
DECL|USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_TOG_FSDLL_RST_EN|macro|USBPHY_CTRL_TOG_FSDLL_RST_EN
DECL|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ|macro|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ
DECL|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0|macro|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0
DECL|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ|macro|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ
DECL|USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_TOG_OTG_ID_VALUE|macro|USBPHY_CTRL_TOG_OTG_ID_VALUE
DECL|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_TOG_RESUMEIRQSTICKY|macro|USBPHY_CTRL_TOG_RESUMEIRQSTICKY
DECL|USBPHY_CTRL_TOG_RESUME_IRQ_MASK|macro|USBPHY_CTRL_TOG_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_RESUME_IRQ|macro|USBPHY_CTRL_TOG_RESUME_IRQ
DECL|USBPHY_CTRL_TOG_RSVD1_MASK|macro|USBPHY_CTRL_TOG_RSVD1_MASK
DECL|USBPHY_CTRL_TOG_RSVD1_SHIFT|macro|USBPHY_CTRL_TOG_RSVD1_SHIFT
DECL|USBPHY_CTRL_TOG_RSVD1|macro|USBPHY_CTRL_TOG_RSVD1
DECL|USBPHY_CTRL_TOG_SFTRST_MASK|macro|USBPHY_CTRL_TOG_SFTRST_MASK
DECL|USBPHY_CTRL_TOG_SFTRST_SHIFT|macro|USBPHY_CTRL_TOG_SFTRST_SHIFT
DECL|USBPHY_CTRL_TOG_SFTRST|macro|USBPHY_CTRL_TOG_SFTRST
DECL|USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_TOG_UTMI_SUSPENDM|macro|USBPHY_CTRL_TOG_UTMI_SUSPENDM
DECL|USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_WAKEUP_IRQ|macro|USBPHY_CTRL_TOG_WAKEUP_IRQ
DECL|USBPHY_CTRL_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_UTMI_SUSPENDM|macro|USBPHY_CTRL_UTMI_SUSPENDM
DECL|USBPHY_CTRL_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_WAKEUP_IRQ_SHIFT
DECL|USBPHY_CTRL_WAKEUP_IRQ|macro|USBPHY_CTRL_WAKEUP_IRQ
DECL|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK|macro|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK
DECL|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT|macro|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT
DECL|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT|macro|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT
DECL|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK|macro|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK
DECL|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT|macro|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT
DECL|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT|macro|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT
DECL|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK|macro|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK
DECL|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT|macro|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT
DECL|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT|macro|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT
DECL|USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_CLR_ENTAILADJVD|macro|USBPHY_DEBUG1_CLR_ENTAILADJVD
DECL|USBPHY_DEBUG1_CLR_RSVD0_MASK|macro|USBPHY_DEBUG1_CLR_RSVD0_MASK
DECL|USBPHY_DEBUG1_CLR_RSVD0_SHIFT|macro|USBPHY_DEBUG1_CLR_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_CLR_RSVD0|macro|USBPHY_DEBUG1_CLR_RSVD0
DECL|USBPHY_DEBUG1_CLR_RSVD1_MASK|macro|USBPHY_DEBUG1_CLR_RSVD1_MASK
DECL|USBPHY_DEBUG1_CLR_RSVD1_SHIFT|macro|USBPHY_DEBUG1_CLR_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_CLR_RSVD1|macro|USBPHY_DEBUG1_CLR_RSVD1
DECL|USBPHY_DEBUG1_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_ENTAILADJVD|macro|USBPHY_DEBUG1_ENTAILADJVD
DECL|USBPHY_DEBUG1_RSVD0_MASK|macro|USBPHY_DEBUG1_RSVD0_MASK
DECL|USBPHY_DEBUG1_RSVD0_SHIFT|macro|USBPHY_DEBUG1_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_RSVD0|macro|USBPHY_DEBUG1_RSVD0
DECL|USBPHY_DEBUG1_RSVD1_MASK|macro|USBPHY_DEBUG1_RSVD1_MASK
DECL|USBPHY_DEBUG1_RSVD1_SHIFT|macro|USBPHY_DEBUG1_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_RSVD1|macro|USBPHY_DEBUG1_RSVD1
DECL|USBPHY_DEBUG1_SET_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_SET_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_SET_ENTAILADJVD|macro|USBPHY_DEBUG1_SET_ENTAILADJVD
DECL|USBPHY_DEBUG1_SET_RSVD0_MASK|macro|USBPHY_DEBUG1_SET_RSVD0_MASK
DECL|USBPHY_DEBUG1_SET_RSVD0_SHIFT|macro|USBPHY_DEBUG1_SET_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_SET_RSVD0|macro|USBPHY_DEBUG1_SET_RSVD0
DECL|USBPHY_DEBUG1_SET_RSVD1_MASK|macro|USBPHY_DEBUG1_SET_RSVD1_MASK
DECL|USBPHY_DEBUG1_SET_RSVD1_SHIFT|macro|USBPHY_DEBUG1_SET_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_SET_RSVD1|macro|USBPHY_DEBUG1_SET_RSVD1
DECL|USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_TOG_ENTAILADJVD|macro|USBPHY_DEBUG1_TOG_ENTAILADJVD
DECL|USBPHY_DEBUG1_TOG_RSVD0_MASK|macro|USBPHY_DEBUG1_TOG_RSVD0_MASK
DECL|USBPHY_DEBUG1_TOG_RSVD0_SHIFT|macro|USBPHY_DEBUG1_TOG_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_TOG_RSVD0|macro|USBPHY_DEBUG1_TOG_RSVD0
DECL|USBPHY_DEBUG1_TOG_RSVD1_MASK|macro|USBPHY_DEBUG1_TOG_RSVD1_MASK
DECL|USBPHY_DEBUG1_TOG_RSVD1_SHIFT|macro|USBPHY_DEBUG1_TOG_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_TOG_RSVD1|macro|USBPHY_DEBUG1_TOG_RSVD1
DECL|USBPHY_DEBUG_CLKGATE_MASK|macro|USBPHY_DEBUG_CLKGATE_MASK
DECL|USBPHY_DEBUG_CLKGATE_SHIFT|macro|USBPHY_DEBUG_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_CLKGATE|macro|USBPHY_DEBUG_CLKGATE
DECL|USBPHY_DEBUG_CLR_CLKGATE_MASK|macro|USBPHY_DEBUG_CLR_CLKGATE_MASK
DECL|USBPHY_DEBUG_CLR_CLKGATE_SHIFT|macro|USBPHY_DEBUG_CLR_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_CLR_CLKGATE|macro|USBPHY_DEBUG_CLR_CLKGATE
DECL|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD|macro|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD
DECL|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_CLR_ENHSTPULLDOWN|macro|USBPHY_DEBUG_CLR_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_CLR_ENSQUELCHRESET|macro|USBPHY_DEBUG_CLR_ENSQUELCHRESET
DECL|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_CLR_ENTX2RXCOUNT|macro|USBPHY_DEBUG_CLR_ENTX2RXCOUNT
DECL|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG|macro|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG
DECL|USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_CLR_HSTPULLDOWN|macro|USBPHY_DEBUG_CLR_HSTPULLDOWN
DECL|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_CLR_OTGIDPIOLOCK|macro|USBPHY_DEBUG_CLR_OTGIDPIOLOCK
DECL|USBPHY_DEBUG_CLR_RSVD0_MASK|macro|USBPHY_DEBUG_CLR_RSVD0_MASK
DECL|USBPHY_DEBUG_CLR_RSVD0_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD0_SHIFT
DECL|USBPHY_DEBUG_CLR_RSVD0|macro|USBPHY_DEBUG_CLR_RSVD0
DECL|USBPHY_DEBUG_CLR_RSVD1_MASK|macro|USBPHY_DEBUG_CLR_RSVD1_MASK
DECL|USBPHY_DEBUG_CLR_RSVD1_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD1_SHIFT
DECL|USBPHY_DEBUG_CLR_RSVD1|macro|USBPHY_DEBUG_CLR_RSVD1
DECL|USBPHY_DEBUG_CLR_RSVD2_MASK|macro|USBPHY_DEBUG_CLR_RSVD2_MASK
DECL|USBPHY_DEBUG_CLR_RSVD2_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD2_SHIFT
DECL|USBPHY_DEBUG_CLR_RSVD2|macro|USBPHY_DEBUG_CLR_RSVD2
DECL|USBPHY_DEBUG_CLR_RSVD3_MASK|macro|USBPHY_DEBUG_CLR_RSVD3_MASK
DECL|USBPHY_DEBUG_CLR_RSVD3_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD3_SHIFT
DECL|USBPHY_DEBUG_CLR_RSVD3|macro|USBPHY_DEBUG_CLR_RSVD3
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_CLR_TX2RXCOUNT|macro|USBPHY_DEBUG_CLR_TX2RXCOUNT
DECL|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD|macro|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD
DECL|USBPHY_DEBUG_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_ENHSTPULLDOWN|macro|USBPHY_DEBUG_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_ENSQUELCHRESET|macro|USBPHY_DEBUG_ENSQUELCHRESET
DECL|USBPHY_DEBUG_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_ENTX2RXCOUNT|macro|USBPHY_DEBUG_ENTX2RXCOUNT
DECL|USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_HOST_RESUME_DEBUG|macro|USBPHY_DEBUG_HOST_RESUME_DEBUG
DECL|USBPHY_DEBUG_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_HSTPULLDOWN|macro|USBPHY_DEBUG_HSTPULLDOWN
DECL|USBPHY_DEBUG_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_OTGIDPIOLOCK|macro|USBPHY_DEBUG_OTGIDPIOLOCK
DECL|USBPHY_DEBUG_RSVD0_MASK|macro|USBPHY_DEBUG_RSVD0_MASK
DECL|USBPHY_DEBUG_RSVD0_SHIFT|macro|USBPHY_DEBUG_RSVD0_SHIFT
DECL|USBPHY_DEBUG_RSVD0|macro|USBPHY_DEBUG_RSVD0
DECL|USBPHY_DEBUG_RSVD1_MASK|macro|USBPHY_DEBUG_RSVD1_MASK
DECL|USBPHY_DEBUG_RSVD1_SHIFT|macro|USBPHY_DEBUG_RSVD1_SHIFT
DECL|USBPHY_DEBUG_RSVD1|macro|USBPHY_DEBUG_RSVD1
DECL|USBPHY_DEBUG_RSVD2_MASK|macro|USBPHY_DEBUG_RSVD2_MASK
DECL|USBPHY_DEBUG_RSVD2_SHIFT|macro|USBPHY_DEBUG_RSVD2_SHIFT
DECL|USBPHY_DEBUG_RSVD2|macro|USBPHY_DEBUG_RSVD2
DECL|USBPHY_DEBUG_RSVD3_MASK|macro|USBPHY_DEBUG_RSVD3_MASK
DECL|USBPHY_DEBUG_RSVD3_SHIFT|macro|USBPHY_DEBUG_RSVD3_SHIFT
DECL|USBPHY_DEBUG_RSVD3|macro|USBPHY_DEBUG_RSVD3
DECL|USBPHY_DEBUG_SET_CLKGATE_MASK|macro|USBPHY_DEBUG_SET_CLKGATE_MASK
DECL|USBPHY_DEBUG_SET_CLKGATE_SHIFT|macro|USBPHY_DEBUG_SET_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_SET_CLKGATE|macro|USBPHY_DEBUG_SET_CLKGATE
DECL|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD|macro|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD
DECL|USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_SET_ENHSTPULLDOWN|macro|USBPHY_DEBUG_SET_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_SET_ENSQUELCHRESET|macro|USBPHY_DEBUG_SET_ENSQUELCHRESET
DECL|USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_SET_ENTX2RXCOUNT|macro|USBPHY_DEBUG_SET_ENTX2RXCOUNT
DECL|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG|macro|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG
DECL|USBPHY_DEBUG_SET_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_SET_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_SET_HSTPULLDOWN|macro|USBPHY_DEBUG_SET_HSTPULLDOWN
DECL|USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_SET_OTGIDPIOLOCK|macro|USBPHY_DEBUG_SET_OTGIDPIOLOCK
DECL|USBPHY_DEBUG_SET_RSVD0_MASK|macro|USBPHY_DEBUG_SET_RSVD0_MASK
DECL|USBPHY_DEBUG_SET_RSVD0_SHIFT|macro|USBPHY_DEBUG_SET_RSVD0_SHIFT
DECL|USBPHY_DEBUG_SET_RSVD0|macro|USBPHY_DEBUG_SET_RSVD0
DECL|USBPHY_DEBUG_SET_RSVD1_MASK|macro|USBPHY_DEBUG_SET_RSVD1_MASK
DECL|USBPHY_DEBUG_SET_RSVD1_SHIFT|macro|USBPHY_DEBUG_SET_RSVD1_SHIFT
DECL|USBPHY_DEBUG_SET_RSVD1|macro|USBPHY_DEBUG_SET_RSVD1
DECL|USBPHY_DEBUG_SET_RSVD2_MASK|macro|USBPHY_DEBUG_SET_RSVD2_MASK
DECL|USBPHY_DEBUG_SET_RSVD2_SHIFT|macro|USBPHY_DEBUG_SET_RSVD2_SHIFT
DECL|USBPHY_DEBUG_SET_RSVD2|macro|USBPHY_DEBUG_SET_RSVD2
DECL|USBPHY_DEBUG_SET_RSVD3_MASK|macro|USBPHY_DEBUG_SET_RSVD3_MASK
DECL|USBPHY_DEBUG_SET_RSVD3_SHIFT|macro|USBPHY_DEBUG_SET_RSVD3_SHIFT
DECL|USBPHY_DEBUG_SET_RSVD3|macro|USBPHY_DEBUG_SET_RSVD3
DECL|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_SET_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_SET_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_SET_TX2RXCOUNT|macro|USBPHY_DEBUG_SET_TX2RXCOUNT
DECL|USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_TOG_CLKGATE_MASK|macro|USBPHY_DEBUG_TOG_CLKGATE_MASK
DECL|USBPHY_DEBUG_TOG_CLKGATE_SHIFT|macro|USBPHY_DEBUG_TOG_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_TOG_CLKGATE|macro|USBPHY_DEBUG_TOG_CLKGATE
DECL|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD|macro|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD
DECL|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_TOG_ENHSTPULLDOWN|macro|USBPHY_DEBUG_TOG_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_TOG_ENSQUELCHRESET|macro|USBPHY_DEBUG_TOG_ENSQUELCHRESET
DECL|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_TOG_ENTX2RXCOUNT|macro|USBPHY_DEBUG_TOG_ENTX2RXCOUNT
DECL|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG|macro|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG
DECL|USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_TOG_HSTPULLDOWN|macro|USBPHY_DEBUG_TOG_HSTPULLDOWN
DECL|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_TOG_OTGIDPIOLOCK|macro|USBPHY_DEBUG_TOG_OTGIDPIOLOCK
DECL|USBPHY_DEBUG_TOG_RSVD0_MASK|macro|USBPHY_DEBUG_TOG_RSVD0_MASK
DECL|USBPHY_DEBUG_TOG_RSVD0_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD0_SHIFT
DECL|USBPHY_DEBUG_TOG_RSVD0|macro|USBPHY_DEBUG_TOG_RSVD0
DECL|USBPHY_DEBUG_TOG_RSVD1_MASK|macro|USBPHY_DEBUG_TOG_RSVD1_MASK
DECL|USBPHY_DEBUG_TOG_RSVD1_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD1_SHIFT
DECL|USBPHY_DEBUG_TOG_RSVD1|macro|USBPHY_DEBUG_TOG_RSVD1
DECL|USBPHY_DEBUG_TOG_RSVD2_MASK|macro|USBPHY_DEBUG_TOG_RSVD2_MASK
DECL|USBPHY_DEBUG_TOG_RSVD2_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD2_SHIFT
DECL|USBPHY_DEBUG_TOG_RSVD2|macro|USBPHY_DEBUG_TOG_RSVD2
DECL|USBPHY_DEBUG_TOG_RSVD3_MASK|macro|USBPHY_DEBUG_TOG_RSVD3_MASK
DECL|USBPHY_DEBUG_TOG_RSVD3_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD3_SHIFT
DECL|USBPHY_DEBUG_TOG_RSVD3|macro|USBPHY_DEBUG_TOG_RSVD3
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_TOG_TX2RXCOUNT|macro|USBPHY_DEBUG_TOG_TX2RXCOUNT
DECL|USBPHY_DEBUG_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_TX2RXCOUNT|macro|USBPHY_DEBUG_TX2RXCOUNT
DECL|USBPHY_IRQS|macro|USBPHY_IRQS
DECL|USBPHY_PWD_CLR_RSVD0_MASK|macro|USBPHY_PWD_CLR_RSVD0_MASK
DECL|USBPHY_PWD_CLR_RSVD0_SHIFT|macro|USBPHY_PWD_CLR_RSVD0_SHIFT
DECL|USBPHY_PWD_CLR_RSVD0|macro|USBPHY_PWD_CLR_RSVD0
DECL|USBPHY_PWD_CLR_RSVD1_MASK|macro|USBPHY_PWD_CLR_RSVD1_MASK
DECL|USBPHY_PWD_CLR_RSVD1_SHIFT|macro|USBPHY_PWD_CLR_RSVD1_SHIFT
DECL|USBPHY_PWD_CLR_RSVD1|macro|USBPHY_PWD_CLR_RSVD1
DECL|USBPHY_PWD_CLR_RSVD2_MASK|macro|USBPHY_PWD_CLR_RSVD2_MASK
DECL|USBPHY_PWD_CLR_RSVD2_SHIFT|macro|USBPHY_PWD_CLR_RSVD2_SHIFT
DECL|USBPHY_PWD_CLR_RSVD2|macro|USBPHY_PWD_CLR_RSVD2
DECL|USBPHY_PWD_CLR_RXPWD1PT1_MASK|macro|USBPHY_PWD_CLR_RXPWD1PT1_MASK
DECL|USBPHY_PWD_CLR_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_CLR_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_CLR_RXPWD1PT1|macro|USBPHY_PWD_CLR_RXPWD1PT1
DECL|USBPHY_PWD_CLR_RXPWDDIFF_MASK|macro|USBPHY_PWD_CLR_RXPWDDIFF_MASK
DECL|USBPHY_PWD_CLR_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_CLR_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_CLR_RXPWDDIFF|macro|USBPHY_PWD_CLR_RXPWDDIFF
DECL|USBPHY_PWD_CLR_RXPWDENV_MASK|macro|USBPHY_PWD_CLR_RXPWDENV_MASK
DECL|USBPHY_PWD_CLR_RXPWDENV_SHIFT|macro|USBPHY_PWD_CLR_RXPWDENV_SHIFT
DECL|USBPHY_PWD_CLR_RXPWDENV|macro|USBPHY_PWD_CLR_RXPWDENV
DECL|USBPHY_PWD_CLR_RXPWDRX_MASK|macro|USBPHY_PWD_CLR_RXPWDRX_MASK
DECL|USBPHY_PWD_CLR_RXPWDRX_SHIFT|macro|USBPHY_PWD_CLR_RXPWDRX_SHIFT
DECL|USBPHY_PWD_CLR_RXPWDRX|macro|USBPHY_PWD_CLR_RXPWDRX
DECL|USBPHY_PWD_CLR_TXPWDFS_MASK|macro|USBPHY_PWD_CLR_TXPWDFS_MASK
DECL|USBPHY_PWD_CLR_TXPWDFS_SHIFT|macro|USBPHY_PWD_CLR_TXPWDFS_SHIFT
DECL|USBPHY_PWD_CLR_TXPWDFS|macro|USBPHY_PWD_CLR_TXPWDFS
DECL|USBPHY_PWD_CLR_TXPWDIBIAS_MASK|macro|USBPHY_PWD_CLR_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_CLR_TXPWDIBIAS|macro|USBPHY_PWD_CLR_TXPWDIBIAS
DECL|USBPHY_PWD_CLR_TXPWDV2I_MASK|macro|USBPHY_PWD_CLR_TXPWDV2I_MASK
DECL|USBPHY_PWD_CLR_TXPWDV2I_SHIFT|macro|USBPHY_PWD_CLR_TXPWDV2I_SHIFT
DECL|USBPHY_PWD_CLR_TXPWDV2I|macro|USBPHY_PWD_CLR_TXPWDV2I
DECL|USBPHY_PWD_RSVD0_MASK|macro|USBPHY_PWD_RSVD0_MASK
DECL|USBPHY_PWD_RSVD0_SHIFT|macro|USBPHY_PWD_RSVD0_SHIFT
DECL|USBPHY_PWD_RSVD0|macro|USBPHY_PWD_RSVD0
DECL|USBPHY_PWD_RSVD1_MASK|macro|USBPHY_PWD_RSVD1_MASK
DECL|USBPHY_PWD_RSVD1_SHIFT|macro|USBPHY_PWD_RSVD1_SHIFT
DECL|USBPHY_PWD_RSVD1|macro|USBPHY_PWD_RSVD1
DECL|USBPHY_PWD_RSVD2_MASK|macro|USBPHY_PWD_RSVD2_MASK
DECL|USBPHY_PWD_RSVD2_SHIFT|macro|USBPHY_PWD_RSVD2_SHIFT
DECL|USBPHY_PWD_RSVD2|macro|USBPHY_PWD_RSVD2
DECL|USBPHY_PWD_RXPWD1PT1_MASK|macro|USBPHY_PWD_RXPWD1PT1_MASK
DECL|USBPHY_PWD_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_RXPWD1PT1|macro|USBPHY_PWD_RXPWD1PT1
DECL|USBPHY_PWD_RXPWDDIFF_MASK|macro|USBPHY_PWD_RXPWDDIFF_MASK
DECL|USBPHY_PWD_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_RXPWDDIFF|macro|USBPHY_PWD_RXPWDDIFF
DECL|USBPHY_PWD_RXPWDENV_MASK|macro|USBPHY_PWD_RXPWDENV_MASK
DECL|USBPHY_PWD_RXPWDENV_SHIFT|macro|USBPHY_PWD_RXPWDENV_SHIFT
DECL|USBPHY_PWD_RXPWDENV|macro|USBPHY_PWD_RXPWDENV
DECL|USBPHY_PWD_RXPWDRX_MASK|macro|USBPHY_PWD_RXPWDRX_MASK
DECL|USBPHY_PWD_RXPWDRX_SHIFT|macro|USBPHY_PWD_RXPWDRX_SHIFT
DECL|USBPHY_PWD_RXPWDRX|macro|USBPHY_PWD_RXPWDRX
DECL|USBPHY_PWD_SET_RSVD0_MASK|macro|USBPHY_PWD_SET_RSVD0_MASK
DECL|USBPHY_PWD_SET_RSVD0_SHIFT|macro|USBPHY_PWD_SET_RSVD0_SHIFT
DECL|USBPHY_PWD_SET_RSVD0|macro|USBPHY_PWD_SET_RSVD0
DECL|USBPHY_PWD_SET_RSVD1_MASK|macro|USBPHY_PWD_SET_RSVD1_MASK
DECL|USBPHY_PWD_SET_RSVD1_SHIFT|macro|USBPHY_PWD_SET_RSVD1_SHIFT
DECL|USBPHY_PWD_SET_RSVD1|macro|USBPHY_PWD_SET_RSVD1
DECL|USBPHY_PWD_SET_RSVD2_MASK|macro|USBPHY_PWD_SET_RSVD2_MASK
DECL|USBPHY_PWD_SET_RSVD2_SHIFT|macro|USBPHY_PWD_SET_RSVD2_SHIFT
DECL|USBPHY_PWD_SET_RSVD2|macro|USBPHY_PWD_SET_RSVD2
DECL|USBPHY_PWD_SET_RXPWD1PT1_MASK|macro|USBPHY_PWD_SET_RXPWD1PT1_MASK
DECL|USBPHY_PWD_SET_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_SET_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_SET_RXPWD1PT1|macro|USBPHY_PWD_SET_RXPWD1PT1
DECL|USBPHY_PWD_SET_RXPWDDIFF_MASK|macro|USBPHY_PWD_SET_RXPWDDIFF_MASK
DECL|USBPHY_PWD_SET_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_SET_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_SET_RXPWDDIFF|macro|USBPHY_PWD_SET_RXPWDDIFF
DECL|USBPHY_PWD_SET_RXPWDENV_MASK|macro|USBPHY_PWD_SET_RXPWDENV_MASK
DECL|USBPHY_PWD_SET_RXPWDENV_SHIFT|macro|USBPHY_PWD_SET_RXPWDENV_SHIFT
DECL|USBPHY_PWD_SET_RXPWDENV|macro|USBPHY_PWD_SET_RXPWDENV
DECL|USBPHY_PWD_SET_RXPWDRX_MASK|macro|USBPHY_PWD_SET_RXPWDRX_MASK
DECL|USBPHY_PWD_SET_RXPWDRX_SHIFT|macro|USBPHY_PWD_SET_RXPWDRX_SHIFT
DECL|USBPHY_PWD_SET_RXPWDRX|macro|USBPHY_PWD_SET_RXPWDRX
DECL|USBPHY_PWD_SET_TXPWDFS_MASK|macro|USBPHY_PWD_SET_TXPWDFS_MASK
DECL|USBPHY_PWD_SET_TXPWDFS_SHIFT|macro|USBPHY_PWD_SET_TXPWDFS_SHIFT
DECL|USBPHY_PWD_SET_TXPWDFS|macro|USBPHY_PWD_SET_TXPWDFS
DECL|USBPHY_PWD_SET_TXPWDIBIAS_MASK|macro|USBPHY_PWD_SET_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_SET_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_SET_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_SET_TXPWDIBIAS|macro|USBPHY_PWD_SET_TXPWDIBIAS
DECL|USBPHY_PWD_SET_TXPWDV2I_MASK|macro|USBPHY_PWD_SET_TXPWDV2I_MASK
DECL|USBPHY_PWD_SET_TXPWDV2I_SHIFT|macro|USBPHY_PWD_SET_TXPWDV2I_SHIFT
DECL|USBPHY_PWD_SET_TXPWDV2I|macro|USBPHY_PWD_SET_TXPWDV2I
DECL|USBPHY_PWD_TOG_RSVD0_MASK|macro|USBPHY_PWD_TOG_RSVD0_MASK
DECL|USBPHY_PWD_TOG_RSVD0_SHIFT|macro|USBPHY_PWD_TOG_RSVD0_SHIFT
DECL|USBPHY_PWD_TOG_RSVD0|macro|USBPHY_PWD_TOG_RSVD0
DECL|USBPHY_PWD_TOG_RSVD1_MASK|macro|USBPHY_PWD_TOG_RSVD1_MASK
DECL|USBPHY_PWD_TOG_RSVD1_SHIFT|macro|USBPHY_PWD_TOG_RSVD1_SHIFT
DECL|USBPHY_PWD_TOG_RSVD1|macro|USBPHY_PWD_TOG_RSVD1
DECL|USBPHY_PWD_TOG_RSVD2_MASK|macro|USBPHY_PWD_TOG_RSVD2_MASK
DECL|USBPHY_PWD_TOG_RSVD2_SHIFT|macro|USBPHY_PWD_TOG_RSVD2_SHIFT
DECL|USBPHY_PWD_TOG_RSVD2|macro|USBPHY_PWD_TOG_RSVD2
DECL|USBPHY_PWD_TOG_RXPWD1PT1_MASK|macro|USBPHY_PWD_TOG_RXPWD1PT1_MASK
DECL|USBPHY_PWD_TOG_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_TOG_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_TOG_RXPWD1PT1|macro|USBPHY_PWD_TOG_RXPWD1PT1
DECL|USBPHY_PWD_TOG_RXPWDDIFF_MASK|macro|USBPHY_PWD_TOG_RXPWDDIFF_MASK
DECL|USBPHY_PWD_TOG_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_TOG_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_TOG_RXPWDDIFF|macro|USBPHY_PWD_TOG_RXPWDDIFF
DECL|USBPHY_PWD_TOG_RXPWDENV_MASK|macro|USBPHY_PWD_TOG_RXPWDENV_MASK
DECL|USBPHY_PWD_TOG_RXPWDENV_SHIFT|macro|USBPHY_PWD_TOG_RXPWDENV_SHIFT
DECL|USBPHY_PWD_TOG_RXPWDENV|macro|USBPHY_PWD_TOG_RXPWDENV
DECL|USBPHY_PWD_TOG_RXPWDRX_MASK|macro|USBPHY_PWD_TOG_RXPWDRX_MASK
DECL|USBPHY_PWD_TOG_RXPWDRX_SHIFT|macro|USBPHY_PWD_TOG_RXPWDRX_SHIFT
DECL|USBPHY_PWD_TOG_RXPWDRX|macro|USBPHY_PWD_TOG_RXPWDRX
DECL|USBPHY_PWD_TOG_TXPWDFS_MASK|macro|USBPHY_PWD_TOG_TXPWDFS_MASK
DECL|USBPHY_PWD_TOG_TXPWDFS_SHIFT|macro|USBPHY_PWD_TOG_TXPWDFS_SHIFT
DECL|USBPHY_PWD_TOG_TXPWDFS|macro|USBPHY_PWD_TOG_TXPWDFS
DECL|USBPHY_PWD_TOG_TXPWDIBIAS_MASK|macro|USBPHY_PWD_TOG_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_TOG_TXPWDIBIAS|macro|USBPHY_PWD_TOG_TXPWDIBIAS
DECL|USBPHY_PWD_TOG_TXPWDV2I_MASK|macro|USBPHY_PWD_TOG_TXPWDV2I_MASK
DECL|USBPHY_PWD_TOG_TXPWDV2I_SHIFT|macro|USBPHY_PWD_TOG_TXPWDV2I_SHIFT
DECL|USBPHY_PWD_TOG_TXPWDV2I|macro|USBPHY_PWD_TOG_TXPWDV2I
DECL|USBPHY_PWD_TXPWDFS_MASK|macro|USBPHY_PWD_TXPWDFS_MASK
DECL|USBPHY_PWD_TXPWDFS_SHIFT|macro|USBPHY_PWD_TXPWDFS_SHIFT
DECL|USBPHY_PWD_TXPWDFS|macro|USBPHY_PWD_TXPWDFS
DECL|USBPHY_PWD_TXPWDIBIAS_MASK|macro|USBPHY_PWD_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_TXPWDIBIAS|macro|USBPHY_PWD_TXPWDIBIAS
DECL|USBPHY_PWD_TXPWDV2I_MASK|macro|USBPHY_PWD_TXPWDV2I_MASK
DECL|USBPHY_PWD_TXPWDV2I_SHIFT|macro|USBPHY_PWD_TXPWDV2I_SHIFT
DECL|USBPHY_PWD_TXPWDV2I|macro|USBPHY_PWD_TXPWDV2I
DECL|USBPHY_RX_CLR_DISCONADJ_MASK|macro|USBPHY_RX_CLR_DISCONADJ_MASK
DECL|USBPHY_RX_CLR_DISCONADJ_SHIFT|macro|USBPHY_RX_CLR_DISCONADJ_SHIFT
DECL|USBPHY_RX_CLR_DISCONADJ|macro|USBPHY_RX_CLR_DISCONADJ
DECL|USBPHY_RX_CLR_ENVADJ_MASK|macro|USBPHY_RX_CLR_ENVADJ_MASK
DECL|USBPHY_RX_CLR_ENVADJ_SHIFT|macro|USBPHY_RX_CLR_ENVADJ_SHIFT
DECL|USBPHY_RX_CLR_ENVADJ|macro|USBPHY_RX_CLR_ENVADJ
DECL|USBPHY_RX_CLR_RSVD0_MASK|macro|USBPHY_RX_CLR_RSVD0_MASK
DECL|USBPHY_RX_CLR_RSVD0_SHIFT|macro|USBPHY_RX_CLR_RSVD0_SHIFT
DECL|USBPHY_RX_CLR_RSVD0|macro|USBPHY_RX_CLR_RSVD0
DECL|USBPHY_RX_CLR_RSVD1_MASK|macro|USBPHY_RX_CLR_RSVD1_MASK
DECL|USBPHY_RX_CLR_RSVD1_SHIFT|macro|USBPHY_RX_CLR_RSVD1_SHIFT
DECL|USBPHY_RX_CLR_RSVD1|macro|USBPHY_RX_CLR_RSVD1
DECL|USBPHY_RX_CLR_RSVD2_MASK|macro|USBPHY_RX_CLR_RSVD2_MASK
DECL|USBPHY_RX_CLR_RSVD2_SHIFT|macro|USBPHY_RX_CLR_RSVD2_SHIFT
DECL|USBPHY_RX_CLR_RSVD2|macro|USBPHY_RX_CLR_RSVD2
DECL|USBPHY_RX_CLR_RXDBYPASS_MASK|macro|USBPHY_RX_CLR_RXDBYPASS_MASK
DECL|USBPHY_RX_CLR_RXDBYPASS_SHIFT|macro|USBPHY_RX_CLR_RXDBYPASS_SHIFT
DECL|USBPHY_RX_CLR_RXDBYPASS|macro|USBPHY_RX_CLR_RXDBYPASS
DECL|USBPHY_RX_DISCONADJ_MASK|macro|USBPHY_RX_DISCONADJ_MASK
DECL|USBPHY_RX_DISCONADJ_SHIFT|macro|USBPHY_RX_DISCONADJ_SHIFT
DECL|USBPHY_RX_DISCONADJ|macro|USBPHY_RX_DISCONADJ
DECL|USBPHY_RX_ENVADJ_MASK|macro|USBPHY_RX_ENVADJ_MASK
DECL|USBPHY_RX_ENVADJ_SHIFT|macro|USBPHY_RX_ENVADJ_SHIFT
DECL|USBPHY_RX_ENVADJ|macro|USBPHY_RX_ENVADJ
DECL|USBPHY_RX_RSVD0_MASK|macro|USBPHY_RX_RSVD0_MASK
DECL|USBPHY_RX_RSVD0_SHIFT|macro|USBPHY_RX_RSVD0_SHIFT
DECL|USBPHY_RX_RSVD0|macro|USBPHY_RX_RSVD0
DECL|USBPHY_RX_RSVD1_MASK|macro|USBPHY_RX_RSVD1_MASK
DECL|USBPHY_RX_RSVD1_SHIFT|macro|USBPHY_RX_RSVD1_SHIFT
DECL|USBPHY_RX_RSVD1|macro|USBPHY_RX_RSVD1
DECL|USBPHY_RX_RSVD2_MASK|macro|USBPHY_RX_RSVD2_MASK
DECL|USBPHY_RX_RSVD2_SHIFT|macro|USBPHY_RX_RSVD2_SHIFT
DECL|USBPHY_RX_RSVD2|macro|USBPHY_RX_RSVD2
DECL|USBPHY_RX_RXDBYPASS_MASK|macro|USBPHY_RX_RXDBYPASS_MASK
DECL|USBPHY_RX_RXDBYPASS_SHIFT|macro|USBPHY_RX_RXDBYPASS_SHIFT
DECL|USBPHY_RX_RXDBYPASS|macro|USBPHY_RX_RXDBYPASS
DECL|USBPHY_RX_SET_DISCONADJ_MASK|macro|USBPHY_RX_SET_DISCONADJ_MASK
DECL|USBPHY_RX_SET_DISCONADJ_SHIFT|macro|USBPHY_RX_SET_DISCONADJ_SHIFT
DECL|USBPHY_RX_SET_DISCONADJ|macro|USBPHY_RX_SET_DISCONADJ
DECL|USBPHY_RX_SET_ENVADJ_MASK|macro|USBPHY_RX_SET_ENVADJ_MASK
DECL|USBPHY_RX_SET_ENVADJ_SHIFT|macro|USBPHY_RX_SET_ENVADJ_SHIFT
DECL|USBPHY_RX_SET_ENVADJ|macro|USBPHY_RX_SET_ENVADJ
DECL|USBPHY_RX_SET_RSVD0_MASK|macro|USBPHY_RX_SET_RSVD0_MASK
DECL|USBPHY_RX_SET_RSVD0_SHIFT|macro|USBPHY_RX_SET_RSVD0_SHIFT
DECL|USBPHY_RX_SET_RSVD0|macro|USBPHY_RX_SET_RSVD0
DECL|USBPHY_RX_SET_RSVD1_MASK|macro|USBPHY_RX_SET_RSVD1_MASK
DECL|USBPHY_RX_SET_RSVD1_SHIFT|macro|USBPHY_RX_SET_RSVD1_SHIFT
DECL|USBPHY_RX_SET_RSVD1|macro|USBPHY_RX_SET_RSVD1
DECL|USBPHY_RX_SET_RSVD2_MASK|macro|USBPHY_RX_SET_RSVD2_MASK
DECL|USBPHY_RX_SET_RSVD2_SHIFT|macro|USBPHY_RX_SET_RSVD2_SHIFT
DECL|USBPHY_RX_SET_RSVD2|macro|USBPHY_RX_SET_RSVD2
DECL|USBPHY_RX_SET_RXDBYPASS_MASK|macro|USBPHY_RX_SET_RXDBYPASS_MASK
DECL|USBPHY_RX_SET_RXDBYPASS_SHIFT|macro|USBPHY_RX_SET_RXDBYPASS_SHIFT
DECL|USBPHY_RX_SET_RXDBYPASS|macro|USBPHY_RX_SET_RXDBYPASS
DECL|USBPHY_RX_TOG_DISCONADJ_MASK|macro|USBPHY_RX_TOG_DISCONADJ_MASK
DECL|USBPHY_RX_TOG_DISCONADJ_SHIFT|macro|USBPHY_RX_TOG_DISCONADJ_SHIFT
DECL|USBPHY_RX_TOG_DISCONADJ|macro|USBPHY_RX_TOG_DISCONADJ
DECL|USBPHY_RX_TOG_ENVADJ_MASK|macro|USBPHY_RX_TOG_ENVADJ_MASK
DECL|USBPHY_RX_TOG_ENVADJ_SHIFT|macro|USBPHY_RX_TOG_ENVADJ_SHIFT
DECL|USBPHY_RX_TOG_ENVADJ|macro|USBPHY_RX_TOG_ENVADJ
DECL|USBPHY_RX_TOG_RSVD0_MASK|macro|USBPHY_RX_TOG_RSVD0_MASK
DECL|USBPHY_RX_TOG_RSVD0_SHIFT|macro|USBPHY_RX_TOG_RSVD0_SHIFT
DECL|USBPHY_RX_TOG_RSVD0|macro|USBPHY_RX_TOG_RSVD0
DECL|USBPHY_RX_TOG_RSVD1_MASK|macro|USBPHY_RX_TOG_RSVD1_MASK
DECL|USBPHY_RX_TOG_RSVD1_SHIFT|macro|USBPHY_RX_TOG_RSVD1_SHIFT
DECL|USBPHY_RX_TOG_RSVD1|macro|USBPHY_RX_TOG_RSVD1
DECL|USBPHY_RX_TOG_RSVD2_MASK|macro|USBPHY_RX_TOG_RSVD2_MASK
DECL|USBPHY_RX_TOG_RSVD2_SHIFT|macro|USBPHY_RX_TOG_RSVD2_SHIFT
DECL|USBPHY_RX_TOG_RSVD2|macro|USBPHY_RX_TOG_RSVD2
DECL|USBPHY_RX_TOG_RXDBYPASS_MASK|macro|USBPHY_RX_TOG_RXDBYPASS_MASK
DECL|USBPHY_RX_TOG_RXDBYPASS_SHIFT|macro|USBPHY_RX_TOG_RXDBYPASS_SHIFT
DECL|USBPHY_RX_TOG_RXDBYPASS|macro|USBPHY_RX_TOG_RXDBYPASS
DECL|USBPHY_STATUS_DEVPLUGIN_STATUS_MASK|macro|USBPHY_STATUS_DEVPLUGIN_STATUS_MASK
DECL|USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT|macro|USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT
DECL|USBPHY_STATUS_DEVPLUGIN_STATUS|macro|USBPHY_STATUS_DEVPLUGIN_STATUS
DECL|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK|macro|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK
DECL|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT|macro|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT
DECL|USBPHY_STATUS_HOSTDISCONDETECT_STATUS|macro|USBPHY_STATUS_HOSTDISCONDETECT_STATUS
DECL|USBPHY_STATUS_OTGID_STATUS_MASK|macro|USBPHY_STATUS_OTGID_STATUS_MASK
DECL|USBPHY_STATUS_OTGID_STATUS_SHIFT|macro|USBPHY_STATUS_OTGID_STATUS_SHIFT
DECL|USBPHY_STATUS_OTGID_STATUS|macro|USBPHY_STATUS_OTGID_STATUS
DECL|USBPHY_STATUS_RESUME_STATUS_MASK|macro|USBPHY_STATUS_RESUME_STATUS_MASK
DECL|USBPHY_STATUS_RESUME_STATUS_SHIFT|macro|USBPHY_STATUS_RESUME_STATUS_SHIFT
DECL|USBPHY_STATUS_RESUME_STATUS|macro|USBPHY_STATUS_RESUME_STATUS
DECL|USBPHY_STATUS_RSVD0_MASK|macro|USBPHY_STATUS_RSVD0_MASK
DECL|USBPHY_STATUS_RSVD0_SHIFT|macro|USBPHY_STATUS_RSVD0_SHIFT
DECL|USBPHY_STATUS_RSVD0|macro|USBPHY_STATUS_RSVD0
DECL|USBPHY_STATUS_RSVD1_MASK|macro|USBPHY_STATUS_RSVD1_MASK
DECL|USBPHY_STATUS_RSVD1_SHIFT|macro|USBPHY_STATUS_RSVD1_SHIFT
DECL|USBPHY_STATUS_RSVD1|macro|USBPHY_STATUS_RSVD1
DECL|USBPHY_STATUS_RSVD2_MASK|macro|USBPHY_STATUS_RSVD2_MASK
DECL|USBPHY_STATUS_RSVD2_SHIFT|macro|USBPHY_STATUS_RSVD2_SHIFT
DECL|USBPHY_STATUS_RSVD2|macro|USBPHY_STATUS_RSVD2
DECL|USBPHY_STATUS_RSVD3_MASK|macro|USBPHY_STATUS_RSVD3_MASK
DECL|USBPHY_STATUS_RSVD3_SHIFT|macro|USBPHY_STATUS_RSVD3_SHIFT
DECL|USBPHY_STATUS_RSVD3|macro|USBPHY_STATUS_RSVD3
DECL|USBPHY_STATUS_RSVD4_MASK|macro|USBPHY_STATUS_RSVD4_MASK
DECL|USBPHY_STATUS_RSVD4_SHIFT|macro|USBPHY_STATUS_RSVD4_SHIFT
DECL|USBPHY_STATUS_RSVD4|macro|USBPHY_STATUS_RSVD4
DECL|USBPHY_TX_CLR_D_CAL_MASK|macro|USBPHY_TX_CLR_D_CAL_MASK
DECL|USBPHY_TX_CLR_D_CAL_SHIFT|macro|USBPHY_TX_CLR_D_CAL_SHIFT
DECL|USBPHY_TX_CLR_D_CAL|macro|USBPHY_TX_CLR_D_CAL
DECL|USBPHY_TX_CLR_RSVD0_MASK|macro|USBPHY_TX_CLR_RSVD0_MASK
DECL|USBPHY_TX_CLR_RSVD0_SHIFT|macro|USBPHY_TX_CLR_RSVD0_SHIFT
DECL|USBPHY_TX_CLR_RSVD0|macro|USBPHY_TX_CLR_RSVD0
DECL|USBPHY_TX_CLR_RSVD1_MASK|macro|USBPHY_TX_CLR_RSVD1_MASK
DECL|USBPHY_TX_CLR_RSVD1_SHIFT|macro|USBPHY_TX_CLR_RSVD1_SHIFT
DECL|USBPHY_TX_CLR_RSVD1|macro|USBPHY_TX_CLR_RSVD1
DECL|USBPHY_TX_CLR_RSVD2_MASK|macro|USBPHY_TX_CLR_RSVD2_MASK
DECL|USBPHY_TX_CLR_RSVD2_SHIFT|macro|USBPHY_TX_CLR_RSVD2_SHIFT
DECL|USBPHY_TX_CLR_RSVD2|macro|USBPHY_TX_CLR_RSVD2
DECL|USBPHY_TX_CLR_RSVD5_MASK|macro|USBPHY_TX_CLR_RSVD5_MASK
DECL|USBPHY_TX_CLR_RSVD5_SHIFT|macro|USBPHY_TX_CLR_RSVD5_SHIFT
DECL|USBPHY_TX_CLR_RSVD5|macro|USBPHY_TX_CLR_RSVD5
DECL|USBPHY_TX_CLR_TXCAL45DN_MASK|macro|USBPHY_TX_CLR_TXCAL45DN_MASK
DECL|USBPHY_TX_CLR_TXCAL45DN_SHIFT|macro|USBPHY_TX_CLR_TXCAL45DN_SHIFT
DECL|USBPHY_TX_CLR_TXCAL45DN|macro|USBPHY_TX_CLR_TXCAL45DN
DECL|USBPHY_TX_CLR_TXCAL45DP_MASK|macro|USBPHY_TX_CLR_TXCAL45DP_MASK
DECL|USBPHY_TX_CLR_TXCAL45DP_SHIFT|macro|USBPHY_TX_CLR_TXCAL45DP_SHIFT
DECL|USBPHY_TX_CLR_TXCAL45DP|macro|USBPHY_TX_CLR_TXCAL45DP
DECL|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL
DECL|USBPHY_TX_D_CAL_MASK|macro|USBPHY_TX_D_CAL_MASK
DECL|USBPHY_TX_D_CAL_SHIFT|macro|USBPHY_TX_D_CAL_SHIFT
DECL|USBPHY_TX_D_CAL|macro|USBPHY_TX_D_CAL
DECL|USBPHY_TX_RSVD0_MASK|macro|USBPHY_TX_RSVD0_MASK
DECL|USBPHY_TX_RSVD0_SHIFT|macro|USBPHY_TX_RSVD0_SHIFT
DECL|USBPHY_TX_RSVD0|macro|USBPHY_TX_RSVD0
DECL|USBPHY_TX_RSVD1_MASK|macro|USBPHY_TX_RSVD1_MASK
DECL|USBPHY_TX_RSVD1_SHIFT|macro|USBPHY_TX_RSVD1_SHIFT
DECL|USBPHY_TX_RSVD1|macro|USBPHY_TX_RSVD1
DECL|USBPHY_TX_RSVD2_MASK|macro|USBPHY_TX_RSVD2_MASK
DECL|USBPHY_TX_RSVD2_SHIFT|macro|USBPHY_TX_RSVD2_SHIFT
DECL|USBPHY_TX_RSVD2|macro|USBPHY_TX_RSVD2
DECL|USBPHY_TX_RSVD5_MASK|macro|USBPHY_TX_RSVD5_MASK
DECL|USBPHY_TX_RSVD5_SHIFT|macro|USBPHY_TX_RSVD5_SHIFT
DECL|USBPHY_TX_RSVD5|macro|USBPHY_TX_RSVD5
DECL|USBPHY_TX_SET_D_CAL_MASK|macro|USBPHY_TX_SET_D_CAL_MASK
DECL|USBPHY_TX_SET_D_CAL_SHIFT|macro|USBPHY_TX_SET_D_CAL_SHIFT
DECL|USBPHY_TX_SET_D_CAL|macro|USBPHY_TX_SET_D_CAL
DECL|USBPHY_TX_SET_RSVD0_MASK|macro|USBPHY_TX_SET_RSVD0_MASK
DECL|USBPHY_TX_SET_RSVD0_SHIFT|macro|USBPHY_TX_SET_RSVD0_SHIFT
DECL|USBPHY_TX_SET_RSVD0|macro|USBPHY_TX_SET_RSVD0
DECL|USBPHY_TX_SET_RSVD1_MASK|macro|USBPHY_TX_SET_RSVD1_MASK
DECL|USBPHY_TX_SET_RSVD1_SHIFT|macro|USBPHY_TX_SET_RSVD1_SHIFT
DECL|USBPHY_TX_SET_RSVD1|macro|USBPHY_TX_SET_RSVD1
DECL|USBPHY_TX_SET_RSVD2_MASK|macro|USBPHY_TX_SET_RSVD2_MASK
DECL|USBPHY_TX_SET_RSVD2_SHIFT|macro|USBPHY_TX_SET_RSVD2_SHIFT
DECL|USBPHY_TX_SET_RSVD2|macro|USBPHY_TX_SET_RSVD2
DECL|USBPHY_TX_SET_RSVD5_MASK|macro|USBPHY_TX_SET_RSVD5_MASK
DECL|USBPHY_TX_SET_RSVD5_SHIFT|macro|USBPHY_TX_SET_RSVD5_SHIFT
DECL|USBPHY_TX_SET_RSVD5|macro|USBPHY_TX_SET_RSVD5
DECL|USBPHY_TX_SET_TXCAL45DN_MASK|macro|USBPHY_TX_SET_TXCAL45DN_MASK
DECL|USBPHY_TX_SET_TXCAL45DN_SHIFT|macro|USBPHY_TX_SET_TXCAL45DN_SHIFT
DECL|USBPHY_TX_SET_TXCAL45DN|macro|USBPHY_TX_SET_TXCAL45DN
DECL|USBPHY_TX_SET_TXCAL45DP_MASK|macro|USBPHY_TX_SET_TXCAL45DP_MASK
DECL|USBPHY_TX_SET_TXCAL45DP_SHIFT|macro|USBPHY_TX_SET_TXCAL45DP_SHIFT
DECL|USBPHY_TX_SET_TXCAL45DP|macro|USBPHY_TX_SET_TXCAL45DP
DECL|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_SET_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_SET_USBPHY_TX_EDGECTRL
DECL|USBPHY_TX_TOG_D_CAL_MASK|macro|USBPHY_TX_TOG_D_CAL_MASK
DECL|USBPHY_TX_TOG_D_CAL_SHIFT|macro|USBPHY_TX_TOG_D_CAL_SHIFT
DECL|USBPHY_TX_TOG_D_CAL|macro|USBPHY_TX_TOG_D_CAL
DECL|USBPHY_TX_TOG_RSVD0_MASK|macro|USBPHY_TX_TOG_RSVD0_MASK
DECL|USBPHY_TX_TOG_RSVD0_SHIFT|macro|USBPHY_TX_TOG_RSVD0_SHIFT
DECL|USBPHY_TX_TOG_RSVD0|macro|USBPHY_TX_TOG_RSVD0
DECL|USBPHY_TX_TOG_RSVD1_MASK|macro|USBPHY_TX_TOG_RSVD1_MASK
DECL|USBPHY_TX_TOG_RSVD1_SHIFT|macro|USBPHY_TX_TOG_RSVD1_SHIFT
DECL|USBPHY_TX_TOG_RSVD1|macro|USBPHY_TX_TOG_RSVD1
DECL|USBPHY_TX_TOG_RSVD2_MASK|macro|USBPHY_TX_TOG_RSVD2_MASK
DECL|USBPHY_TX_TOG_RSVD2_SHIFT|macro|USBPHY_TX_TOG_RSVD2_SHIFT
DECL|USBPHY_TX_TOG_RSVD2|macro|USBPHY_TX_TOG_RSVD2
DECL|USBPHY_TX_TOG_RSVD5_MASK|macro|USBPHY_TX_TOG_RSVD5_MASK
DECL|USBPHY_TX_TOG_RSVD5_SHIFT|macro|USBPHY_TX_TOG_RSVD5_SHIFT
DECL|USBPHY_TX_TOG_RSVD5|macro|USBPHY_TX_TOG_RSVD5
DECL|USBPHY_TX_TOG_TXCAL45DN_MASK|macro|USBPHY_TX_TOG_TXCAL45DN_MASK
DECL|USBPHY_TX_TOG_TXCAL45DN_SHIFT|macro|USBPHY_TX_TOG_TXCAL45DN_SHIFT
DECL|USBPHY_TX_TOG_TXCAL45DN|macro|USBPHY_TX_TOG_TXCAL45DN
DECL|USBPHY_TX_TOG_TXCAL45DP_MASK|macro|USBPHY_TX_TOG_TXCAL45DP_MASK
DECL|USBPHY_TX_TOG_TXCAL45DP_SHIFT|macro|USBPHY_TX_TOG_TXCAL45DP_SHIFT
DECL|USBPHY_TX_TOG_TXCAL45DP|macro|USBPHY_TX_TOG_TXCAL45DP
DECL|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL
DECL|USBPHY_TX_TXCAL45DM_MASK|macro|USBPHY_TX_TXCAL45DM_MASK
DECL|USBPHY_TX_TXCAL45DM_SHIFT|macro|USBPHY_TX_TXCAL45DM_SHIFT
DECL|USBPHY_TX_TXCAL45DM|macro|USBPHY_TX_TXCAL45DM
DECL|USBPHY_TX_TXCAL45DN_MASK|macro|USBPHY_TX_TXCAL45DN_MASK
DECL|USBPHY_TX_TXCAL45DN_SHIFT|macro|USBPHY_TX_TXCAL45DN_SHIFT
DECL|USBPHY_TX_TXCAL45DN|macro|USBPHY_TX_TXCAL45DN
DECL|USBPHY_TX_TXCAL45DP_MASK|macro|USBPHY_TX_TXCAL45DP_MASK
DECL|USBPHY_TX_TXCAL45DP_SHIFT|macro|USBPHY_TX_TXCAL45DP_SHIFT
DECL|USBPHY_TX_TXCAL45DP|macro|USBPHY_TX_TXCAL45DP
DECL|USBPHY_TX_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_USBPHY_TX_EDGECTRL
DECL|USBPHY_Type|typedef|} USBPHY_Type;
DECL|USBPHY_VERSION_MAJOR_MASK|macro|USBPHY_VERSION_MAJOR_MASK
DECL|USBPHY_VERSION_MAJOR_SHIFT|macro|USBPHY_VERSION_MAJOR_SHIFT
DECL|USBPHY_VERSION_MAJOR|macro|USBPHY_VERSION_MAJOR
DECL|USBPHY_VERSION_MINOR_MASK|macro|USBPHY_VERSION_MINOR_MASK
DECL|USBPHY_VERSION_MINOR_SHIFT|macro|USBPHY_VERSION_MINOR_SHIFT
DECL|USBPHY_VERSION_MINOR|macro|USBPHY_VERSION_MINOR
DECL|USBPHY_VERSION_STEP_MASK|macro|USBPHY_VERSION_STEP_MASK
DECL|USBPHY_VERSION_STEP_SHIFT|macro|USBPHY_VERSION_STEP_SHIFT
DECL|USBPHY_VERSION_STEP|macro|USBPHY_VERSION_STEP
DECL|USBSTS|member|__IO uint32_t USBSTS; /**< USB Status Register, offset: 0x144 */
DECL|USB_ANALOG_BASE_ADDRS|macro|USB_ANALOG_BASE_ADDRS
DECL|USB_ANALOG_BASE_PTRS|macro|USB_ANALOG_BASE_PTRS
DECL|USB_ANALOG_BASE|macro|USB_ANALOG_BASE
DECL|USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_MASK|macro|USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_CHK_CHRG_B|macro|USB_ANALOG_CHRG_DETECT_CHK_CHRG_B
DECL|USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK|macro|USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK
DECL|USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT|macro|USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_CHK_CONTACT|macro|USB_ANALOG_CHRG_DETECT_CHK_CONTACT
DECL|USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_MASK|macro|USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B|macro|USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B
DECL|USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK|macro|USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK
DECL|USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT|macro|USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT|macro|USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT
DECL|USB_ANALOG_CHRG_DETECT_CLR_COUNT|macro|USB_ANALOG_CHRG_DETECT_CLR_COUNT
DECL|USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK|macro|USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_CLR_EN_B|macro|USB_ANALOG_CHRG_DETECT_CLR_EN_B
DECL|USB_ANALOG_CHRG_DETECT_COUNT|macro|USB_ANALOG_CHRG_DETECT_COUNT
DECL|USB_ANALOG_CHRG_DETECT_EN_B_MASK|macro|USB_ANALOG_CHRG_DETECT_EN_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_EN_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_EN_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_EN_B|macro|USB_ANALOG_CHRG_DETECT_EN_B
DECL|USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_MASK|macro|USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B|macro|USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B
DECL|USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK|macro|USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK
DECL|USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT|macro|USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT|macro|USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT
DECL|USB_ANALOG_CHRG_DETECT_SET_COUNT|macro|USB_ANALOG_CHRG_DETECT_SET_COUNT
DECL|USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK|macro|USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_SET_EN_B|macro|USB_ANALOG_CHRG_DETECT_SET_EN_B
DECL|USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_MASK|macro|USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_MASK
DECL|USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT|macro|USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED|macro|USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED
DECL|USB_ANALOG_CHRG_DETECT_STAT_COUNT|macro|USB_ANALOG_CHRG_DETECT_STAT_COUNT
DECL|USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_MASK|macro|USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_MASK
DECL|USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_SHIFT|macro|USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_STAT_DM_STATE|macro|USB_ANALOG_CHRG_DETECT_STAT_DM_STATE
DECL|USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK|macro|USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK
DECL|USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT|macro|USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_STAT_DP_STATE|macro|USB_ANALOG_CHRG_DETECT_STAT_DP_STATE
DECL|USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK|macro|USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK
DECL|USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT|macro|USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT|macro|USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT
DECL|USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_MASK|macro|USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B|macro|USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B
DECL|USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK|macro|USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK
DECL|USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT|macro|USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT|macro|USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT
DECL|USB_ANALOG_CHRG_DETECT_TOG_COUNT|macro|USB_ANALOG_CHRG_DETECT_TOG_COUNT
DECL|USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK|macro|USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK
DECL|USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT|macro|USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT
DECL|USB_ANALOG_CHRG_DETECT_TOG_EN_B|macro|USB_ANALOG_CHRG_DETECT_TOG_EN_B
DECL|USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK|macro|USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK
DECL|USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT|macro|USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT
DECL|USB_ANALOG_DIGPROG_MAJOR_LOWER|macro|USB_ANALOG_DIGPROG_MAJOR_LOWER
DECL|USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK|macro|USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK
DECL|USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT|macro|USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT
DECL|USB_ANALOG_DIGPROG_MAJOR_UPPER|macro|USB_ANALOG_DIGPROG_MAJOR_UPPER
DECL|USB_ANALOG_DIGPROG_MINOR_MASK|macro|USB_ANALOG_DIGPROG_MINOR_MASK
DECL|USB_ANALOG_DIGPROG_MINOR_SHIFT|macro|USB_ANALOG_DIGPROG_MINOR_SHIFT
DECL|USB_ANALOG_DIGPROG_MINOR|macro|USB_ANALOG_DIGPROG_MINOR
DECL|USB_ANALOG_MISC_CLR_COUNT|macro|USB_ANALOG_MISC_CLR_COUNT
DECL|USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK|macro|USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_MISC_CLR_EN_CLK_UTMI|macro|USB_ANALOG_MISC_CLR_EN_CLK_UTMI
DECL|USB_ANALOG_MISC_CLR_EN_DEGLITCH_MASK|macro|USB_ANALOG_MISC_CLR_EN_DEGLITCH_MASK
DECL|USB_ANALOG_MISC_CLR_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_MISC_CLR_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_MISC_CLR_EN_DEGLITCH|macro|USB_ANALOG_MISC_CLR_EN_DEGLITCH
DECL|USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R|macro|USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R
DECL|USB_ANALOG_MISC_COUNT|macro|USB_ANALOG_MISC_COUNT
DECL|USB_ANALOG_MISC_EN_CLK_UTMI_MASK|macro|USB_ANALOG_MISC_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_MISC_EN_CLK_UTMI|macro|USB_ANALOG_MISC_EN_CLK_UTMI
DECL|USB_ANALOG_MISC_EN_DEGLITCH_MASK|macro|USB_ANALOG_MISC_EN_DEGLITCH_MASK
DECL|USB_ANALOG_MISC_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_MISC_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_MISC_EN_DEGLITCH|macro|USB_ANALOG_MISC_EN_DEGLITCH
DECL|USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_MISC_HS_USE_EXTERNAL_R|macro|USB_ANALOG_MISC_HS_USE_EXTERNAL_R
DECL|USB_ANALOG_MISC_SET_COUNT|macro|USB_ANALOG_MISC_SET_COUNT
DECL|USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK|macro|USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_MISC_SET_EN_CLK_UTMI|macro|USB_ANALOG_MISC_SET_EN_CLK_UTMI
DECL|USB_ANALOG_MISC_SET_EN_DEGLITCH_MASK|macro|USB_ANALOG_MISC_SET_EN_DEGLITCH_MASK
DECL|USB_ANALOG_MISC_SET_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_MISC_SET_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_MISC_SET_EN_DEGLITCH|macro|USB_ANALOG_MISC_SET_EN_DEGLITCH
DECL|USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R|macro|USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R
DECL|USB_ANALOG_MISC_TOG_COUNT|macro|USB_ANALOG_MISC_TOG_COUNT
DECL|USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK|macro|USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_MISC_TOG_EN_CLK_UTMI|macro|USB_ANALOG_MISC_TOG_EN_CLK_UTMI
DECL|USB_ANALOG_MISC_TOG_EN_DEGLITCH_MASK|macro|USB_ANALOG_MISC_TOG_EN_DEGLITCH_MASK
DECL|USB_ANALOG_MISC_TOG_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_MISC_TOG_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_MISC_TOG_EN_DEGLITCH|macro|USB_ANALOG_MISC_TOG_EN_DEGLITCH
DECL|USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R|macro|USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R
DECL|USB_ANALOG_Type|typedef|} USB_ANALOG_Type;
DECL|USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_CHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_CHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_CLR_COUNT|macro|USB_ANALOG_VBUS_DETECT_CLR_COUNT
DECL|USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS|macro|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS
DECL|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH|macro|USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH
DECL|USB_ANALOG_VBUS_DETECT_COUNT|macro|USB_ANALOG_VBUS_DETECT_COUNT
DECL|USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_SET_COUNT|macro|USB_ANALOG_VBUS_DETECT_SET_COUNT
DECL|USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS|macro|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS
DECL|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH|macro|USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH
DECL|USB_ANALOG_VBUS_DETECT_STAT_AVALID_MASK|macro|USB_ANALOG_VBUS_DETECT_STAT_AVALID_MASK
DECL|USB_ANALOG_VBUS_DETECT_STAT_AVALID_SHIFT|macro|USB_ANALOG_VBUS_DETECT_STAT_AVALID_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_STAT_AVALID|macro|USB_ANALOG_VBUS_DETECT_STAT_AVALID
DECL|USB_ANALOG_VBUS_DETECT_STAT_BVALID_MASK|macro|USB_ANALOG_VBUS_DETECT_STAT_BVALID_MASK
DECL|USB_ANALOG_VBUS_DETECT_STAT_BVALID_SHIFT|macro|USB_ANALOG_VBUS_DETECT_STAT_BVALID_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_STAT_BVALID|macro|USB_ANALOG_VBUS_DETECT_STAT_BVALID
DECL|USB_ANALOG_VBUS_DETECT_STAT_COUNT|macro|USB_ANALOG_VBUS_DETECT_STAT_COUNT
DECL|USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK|macro|USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK
DECL|USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT|macro|USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_STAT_SESSEND|macro|USB_ANALOG_VBUS_DETECT_STAT_SESSEND
DECL|USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK|macro|USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK
DECL|USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT|macro|USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID|macro|USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID
DECL|USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_TOG_COUNT|macro|USB_ANALOG_VBUS_DETECT_TOG_COUNT
DECL|USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS|macro|USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS
DECL|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS|macro|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS
DECL|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH|macro|USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH
DECL|USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS|macro|USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS
DECL|USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH|macro|USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH
DECL|USB_ANALOG|macro|USB_ANALOG
DECL|USB_ASYNCLISTADDR_ASYBASE_MASK|macro|USB_ASYNCLISTADDR_ASYBASE_MASK
DECL|USB_ASYNCLISTADDR_ASYBASE_SHIFT|macro|USB_ASYNCLISTADDR_ASYBASE_SHIFT
DECL|USB_ASYNCLISTADDR_ASYBASE|macro|USB_ASYNCLISTADDR_ASYBASE
DECL|USB_BASE_ADDRS|macro|USB_BASE_ADDRS
DECL|USB_BASE_PTRS|macro|USB_BASE_PTRS
DECL|USB_BURSTSIZE_RXPBURST_MASK|macro|USB_BURSTSIZE_RXPBURST_MASK
DECL|USB_BURSTSIZE_RXPBURST_SHIFT|macro|USB_BURSTSIZE_RXPBURST_SHIFT
DECL|USB_BURSTSIZE_RXPBURST|macro|USB_BURSTSIZE_RXPBURST
DECL|USB_BURSTSIZE_TXPBURST_MASK|macro|USB_BURSTSIZE_TXPBURST_MASK
DECL|USB_BURSTSIZE_TXPBURST_SHIFT|macro|USB_BURSTSIZE_TXPBURST_SHIFT
DECL|USB_BURSTSIZE_TXPBURST|macro|USB_BURSTSIZE_TXPBURST
DECL|USB_CAPLENGTH_CAPLENGTH_MASK|macro|USB_CAPLENGTH_CAPLENGTH_MASK
DECL|USB_CAPLENGTH_CAPLENGTH_SHIFT|macro|USB_CAPLENGTH_CAPLENGTH_SHIFT
DECL|USB_CAPLENGTH_CAPLENGTH|macro|USB_CAPLENGTH_CAPLENGTH
DECL|USB_CONFIGFLAG_CF_MASK|macro|USB_CONFIGFLAG_CF_MASK
DECL|USB_CONFIGFLAG_CF_SHIFT|macro|USB_CONFIGFLAG_CF_SHIFT
DECL|USB_CONFIGFLAG_CF|macro|USB_CONFIGFLAG_CF
DECL|USB_DCCPARAMS_DC_MASK|macro|USB_DCCPARAMS_DC_MASK
DECL|USB_DCCPARAMS_DC_SHIFT|macro|USB_DCCPARAMS_DC_SHIFT
DECL|USB_DCCPARAMS_DC|macro|USB_DCCPARAMS_DC
DECL|USB_DCCPARAMS_DEN_MASK|macro|USB_DCCPARAMS_DEN_MASK
DECL|USB_DCCPARAMS_DEN_SHIFT|macro|USB_DCCPARAMS_DEN_SHIFT
DECL|USB_DCCPARAMS_DEN|macro|USB_DCCPARAMS_DEN
DECL|USB_DCCPARAMS_HC_MASK|macro|USB_DCCPARAMS_HC_MASK
DECL|USB_DCCPARAMS_HC_SHIFT|macro|USB_DCCPARAMS_HC_SHIFT
DECL|USB_DCCPARAMS_HC|macro|USB_DCCPARAMS_HC
DECL|USB_DCIVERSION_DCIVERSION_MASK|macro|USB_DCIVERSION_DCIVERSION_MASK
DECL|USB_DCIVERSION_DCIVERSION_SHIFT|macro|USB_DCIVERSION_DCIVERSION_SHIFT
DECL|USB_DCIVERSION_DCIVERSION|macro|USB_DCIVERSION_DCIVERSION
DECL|USB_DEVICEADDR_USBADRA_MASK|macro|USB_DEVICEADDR_USBADRA_MASK
DECL|USB_DEVICEADDR_USBADRA_SHIFT|macro|USB_DEVICEADDR_USBADRA_SHIFT
DECL|USB_DEVICEADDR_USBADRA|macro|USB_DEVICEADDR_USBADRA
DECL|USB_DEVICEADDR_USBADR_MASK|macro|USB_DEVICEADDR_USBADR_MASK
DECL|USB_DEVICEADDR_USBADR_SHIFT|macro|USB_DEVICEADDR_USBADR_SHIFT
DECL|USB_DEVICEADDR_USBADR|macro|USB_DEVICEADDR_USBADR
DECL|USB_ENDPTCOMPLETE_ERCE_MASK|macro|USB_ENDPTCOMPLETE_ERCE_MASK
DECL|USB_ENDPTCOMPLETE_ERCE_SHIFT|macro|USB_ENDPTCOMPLETE_ERCE_SHIFT
DECL|USB_ENDPTCOMPLETE_ERCE|macro|USB_ENDPTCOMPLETE_ERCE
DECL|USB_ENDPTCOMPLETE_ETCE_MASK|macro|USB_ENDPTCOMPLETE_ETCE_MASK
DECL|USB_ENDPTCOMPLETE_ETCE_SHIFT|macro|USB_ENDPTCOMPLETE_ETCE_SHIFT
DECL|USB_ENDPTCOMPLETE_ETCE|macro|USB_ENDPTCOMPLETE_ETCE
DECL|USB_ENDPTCTRL0_RXE_MASK|macro|USB_ENDPTCTRL0_RXE_MASK
DECL|USB_ENDPTCTRL0_RXE_SHIFT|macro|USB_ENDPTCTRL0_RXE_SHIFT
DECL|USB_ENDPTCTRL0_RXE|macro|USB_ENDPTCTRL0_RXE
DECL|USB_ENDPTCTRL0_RXS_MASK|macro|USB_ENDPTCTRL0_RXS_MASK
DECL|USB_ENDPTCTRL0_RXS_SHIFT|macro|USB_ENDPTCTRL0_RXS_SHIFT
DECL|USB_ENDPTCTRL0_RXS|macro|USB_ENDPTCTRL0_RXS
DECL|USB_ENDPTCTRL0_RXT_MASK|macro|USB_ENDPTCTRL0_RXT_MASK
DECL|USB_ENDPTCTRL0_RXT_SHIFT|macro|USB_ENDPTCTRL0_RXT_SHIFT
DECL|USB_ENDPTCTRL0_RXT|macro|USB_ENDPTCTRL0_RXT
DECL|USB_ENDPTCTRL0_TXE_MASK|macro|USB_ENDPTCTRL0_TXE_MASK
DECL|USB_ENDPTCTRL0_TXE_SHIFT|macro|USB_ENDPTCTRL0_TXE_SHIFT
DECL|USB_ENDPTCTRL0_TXE|macro|USB_ENDPTCTRL0_TXE
DECL|USB_ENDPTCTRL0_TXS_MASK|macro|USB_ENDPTCTRL0_TXS_MASK
DECL|USB_ENDPTCTRL0_TXS_SHIFT|macro|USB_ENDPTCTRL0_TXS_SHIFT
DECL|USB_ENDPTCTRL0_TXS|macro|USB_ENDPTCTRL0_TXS
DECL|USB_ENDPTCTRL0_TXT_MASK|macro|USB_ENDPTCTRL0_TXT_MASK
DECL|USB_ENDPTCTRL0_TXT_SHIFT|macro|USB_ENDPTCTRL0_TXT_SHIFT
DECL|USB_ENDPTCTRL0_TXT|macro|USB_ENDPTCTRL0_TXT
DECL|USB_ENDPTCTRL_COUNT|macro|USB_ENDPTCTRL_COUNT
DECL|USB_ENDPTCTRL_RXD_MASK|macro|USB_ENDPTCTRL_RXD_MASK
DECL|USB_ENDPTCTRL_RXD_SHIFT|macro|USB_ENDPTCTRL_RXD_SHIFT
DECL|USB_ENDPTCTRL_RXD|macro|USB_ENDPTCTRL_RXD
DECL|USB_ENDPTCTRL_RXE_MASK|macro|USB_ENDPTCTRL_RXE_MASK
DECL|USB_ENDPTCTRL_RXE_SHIFT|macro|USB_ENDPTCTRL_RXE_SHIFT
DECL|USB_ENDPTCTRL_RXE|macro|USB_ENDPTCTRL_RXE
DECL|USB_ENDPTCTRL_RXI_MASK|macro|USB_ENDPTCTRL_RXI_MASK
DECL|USB_ENDPTCTRL_RXI_SHIFT|macro|USB_ENDPTCTRL_RXI_SHIFT
DECL|USB_ENDPTCTRL_RXI|macro|USB_ENDPTCTRL_RXI
DECL|USB_ENDPTCTRL_RXR_MASK|macro|USB_ENDPTCTRL_RXR_MASK
DECL|USB_ENDPTCTRL_RXR_SHIFT|macro|USB_ENDPTCTRL_RXR_SHIFT
DECL|USB_ENDPTCTRL_RXR|macro|USB_ENDPTCTRL_RXR
DECL|USB_ENDPTCTRL_RXS_MASK|macro|USB_ENDPTCTRL_RXS_MASK
DECL|USB_ENDPTCTRL_RXS_SHIFT|macro|USB_ENDPTCTRL_RXS_SHIFT
DECL|USB_ENDPTCTRL_RXS|macro|USB_ENDPTCTRL_RXS
DECL|USB_ENDPTCTRL_RXT_MASK|macro|USB_ENDPTCTRL_RXT_MASK
DECL|USB_ENDPTCTRL_RXT_SHIFT|macro|USB_ENDPTCTRL_RXT_SHIFT
DECL|USB_ENDPTCTRL_RXT|macro|USB_ENDPTCTRL_RXT
DECL|USB_ENDPTCTRL_TXD_MASK|macro|USB_ENDPTCTRL_TXD_MASK
DECL|USB_ENDPTCTRL_TXD_SHIFT|macro|USB_ENDPTCTRL_TXD_SHIFT
DECL|USB_ENDPTCTRL_TXD|macro|USB_ENDPTCTRL_TXD
DECL|USB_ENDPTCTRL_TXE_MASK|macro|USB_ENDPTCTRL_TXE_MASK
DECL|USB_ENDPTCTRL_TXE_SHIFT|macro|USB_ENDPTCTRL_TXE_SHIFT
DECL|USB_ENDPTCTRL_TXE|macro|USB_ENDPTCTRL_TXE
DECL|USB_ENDPTCTRL_TXI_MASK|macro|USB_ENDPTCTRL_TXI_MASK
DECL|USB_ENDPTCTRL_TXI_SHIFT|macro|USB_ENDPTCTRL_TXI_SHIFT
DECL|USB_ENDPTCTRL_TXI|macro|USB_ENDPTCTRL_TXI
DECL|USB_ENDPTCTRL_TXR_MASK|macro|USB_ENDPTCTRL_TXR_MASK
DECL|USB_ENDPTCTRL_TXR_SHIFT|macro|USB_ENDPTCTRL_TXR_SHIFT
DECL|USB_ENDPTCTRL_TXR|macro|USB_ENDPTCTRL_TXR
DECL|USB_ENDPTCTRL_TXS_MASK|macro|USB_ENDPTCTRL_TXS_MASK
DECL|USB_ENDPTCTRL_TXS_SHIFT|macro|USB_ENDPTCTRL_TXS_SHIFT
DECL|USB_ENDPTCTRL_TXS|macro|USB_ENDPTCTRL_TXS
DECL|USB_ENDPTCTRL_TXT_MASK|macro|USB_ENDPTCTRL_TXT_MASK
DECL|USB_ENDPTCTRL_TXT_SHIFT|macro|USB_ENDPTCTRL_TXT_SHIFT
DECL|USB_ENDPTCTRL_TXT|macro|USB_ENDPTCTRL_TXT
DECL|USB_ENDPTFLUSH_FERB_MASK|macro|USB_ENDPTFLUSH_FERB_MASK
DECL|USB_ENDPTFLUSH_FERB_SHIFT|macro|USB_ENDPTFLUSH_FERB_SHIFT
DECL|USB_ENDPTFLUSH_FERB|macro|USB_ENDPTFLUSH_FERB
DECL|USB_ENDPTFLUSH_FETB_MASK|macro|USB_ENDPTFLUSH_FETB_MASK
DECL|USB_ENDPTFLUSH_FETB_SHIFT|macro|USB_ENDPTFLUSH_FETB_SHIFT
DECL|USB_ENDPTFLUSH_FETB|macro|USB_ENDPTFLUSH_FETB
DECL|USB_ENDPTLISTADDR_EPBASE_MASK|macro|USB_ENDPTLISTADDR_EPBASE_MASK
DECL|USB_ENDPTLISTADDR_EPBASE_SHIFT|macro|USB_ENDPTLISTADDR_EPBASE_SHIFT
DECL|USB_ENDPTLISTADDR_EPBASE|macro|USB_ENDPTLISTADDR_EPBASE
DECL|USB_ENDPTNAKEN_EPRNE_MASK|macro|USB_ENDPTNAKEN_EPRNE_MASK
DECL|USB_ENDPTNAKEN_EPRNE_SHIFT|macro|USB_ENDPTNAKEN_EPRNE_SHIFT
DECL|USB_ENDPTNAKEN_EPRNE|macro|USB_ENDPTNAKEN_EPRNE
DECL|USB_ENDPTNAKEN_EPTNE_MASK|macro|USB_ENDPTNAKEN_EPTNE_MASK
DECL|USB_ENDPTNAKEN_EPTNE_SHIFT|macro|USB_ENDPTNAKEN_EPTNE_SHIFT
DECL|USB_ENDPTNAKEN_EPTNE|macro|USB_ENDPTNAKEN_EPTNE
DECL|USB_ENDPTNAK_EPRN_MASK|macro|USB_ENDPTNAK_EPRN_MASK
DECL|USB_ENDPTNAK_EPRN_SHIFT|macro|USB_ENDPTNAK_EPRN_SHIFT
DECL|USB_ENDPTNAK_EPRN|macro|USB_ENDPTNAK_EPRN
DECL|USB_ENDPTNAK_EPTN_MASK|macro|USB_ENDPTNAK_EPTN_MASK
DECL|USB_ENDPTNAK_EPTN_SHIFT|macro|USB_ENDPTNAK_EPTN_SHIFT
DECL|USB_ENDPTNAK_EPTN|macro|USB_ENDPTNAK_EPTN
DECL|USB_ENDPTPRIME_PERB_MASK|macro|USB_ENDPTPRIME_PERB_MASK
DECL|USB_ENDPTPRIME_PERB_SHIFT|macro|USB_ENDPTPRIME_PERB_SHIFT
DECL|USB_ENDPTPRIME_PERB|macro|USB_ENDPTPRIME_PERB
DECL|USB_ENDPTPRIME_PETB_MASK|macro|USB_ENDPTPRIME_PETB_MASK
DECL|USB_ENDPTPRIME_PETB_SHIFT|macro|USB_ENDPTPRIME_PETB_SHIFT
DECL|USB_ENDPTPRIME_PETB|macro|USB_ENDPTPRIME_PETB
DECL|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK|macro|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
DECL|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT|macro|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
DECL|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT|macro|USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT
DECL|USB_ENDPTSTAT_ERBR_MASK|macro|USB_ENDPTSTAT_ERBR_MASK
DECL|USB_ENDPTSTAT_ERBR_SHIFT|macro|USB_ENDPTSTAT_ERBR_SHIFT
DECL|USB_ENDPTSTAT_ERBR|macro|USB_ENDPTSTAT_ERBR
DECL|USB_ENDPTSTAT_ETBR_MASK|macro|USB_ENDPTSTAT_ETBR_MASK
DECL|USB_ENDPTSTAT_ETBR_SHIFT|macro|USB_ENDPTSTAT_ETBR_SHIFT
DECL|USB_ENDPTSTAT_ETBR|macro|USB_ENDPTSTAT_ETBR
DECL|USB_FRINDEX_FRINDEX_MASK|macro|USB_FRINDEX_FRINDEX_MASK
DECL|USB_FRINDEX_FRINDEX_SHIFT|macro|USB_FRINDEX_FRINDEX_SHIFT
DECL|USB_FRINDEX_FRINDEX|macro|USB_FRINDEX_FRINDEX
DECL|USB_GPTIMER0CTRL_GPTCNT_MASK|macro|USB_GPTIMER0CTRL_GPTCNT_MASK
DECL|USB_GPTIMER0CTRL_GPTCNT_SHIFT|macro|USB_GPTIMER0CTRL_GPTCNT_SHIFT
DECL|USB_GPTIMER0CTRL_GPTCNT|macro|USB_GPTIMER0CTRL_GPTCNT
DECL|USB_GPTIMER0CTRL_GPTMODE_MASK|macro|USB_GPTIMER0CTRL_GPTMODE_MASK
DECL|USB_GPTIMER0CTRL_GPTMODE_SHIFT|macro|USB_GPTIMER0CTRL_GPTMODE_SHIFT
DECL|USB_GPTIMER0CTRL_GPTMODE|macro|USB_GPTIMER0CTRL_GPTMODE
DECL|USB_GPTIMER0CTRL_GPTRST_MASK|macro|USB_GPTIMER0CTRL_GPTRST_MASK
DECL|USB_GPTIMER0CTRL_GPTRST_SHIFT|macro|USB_GPTIMER0CTRL_GPTRST_SHIFT
DECL|USB_GPTIMER0CTRL_GPTRST|macro|USB_GPTIMER0CTRL_GPTRST
DECL|USB_GPTIMER0CTRL_GPTRUN_MASK|macro|USB_GPTIMER0CTRL_GPTRUN_MASK
DECL|USB_GPTIMER0CTRL_GPTRUN_SHIFT|macro|USB_GPTIMER0CTRL_GPTRUN_SHIFT
DECL|USB_GPTIMER0CTRL_GPTRUN|macro|USB_GPTIMER0CTRL_GPTRUN
DECL|USB_GPTIMER0LD_GPTLD_MASK|macro|USB_GPTIMER0LD_GPTLD_MASK
DECL|USB_GPTIMER0LD_GPTLD_SHIFT|macro|USB_GPTIMER0LD_GPTLD_SHIFT
DECL|USB_GPTIMER0LD_GPTLD|macro|USB_GPTIMER0LD_GPTLD
DECL|USB_GPTIMER1CTRL_GPTCNT_MASK|macro|USB_GPTIMER1CTRL_GPTCNT_MASK
DECL|USB_GPTIMER1CTRL_GPTCNT_SHIFT|macro|USB_GPTIMER1CTRL_GPTCNT_SHIFT
DECL|USB_GPTIMER1CTRL_GPTCNT|macro|USB_GPTIMER1CTRL_GPTCNT
DECL|USB_GPTIMER1CTRL_GPTMODE_MASK|macro|USB_GPTIMER1CTRL_GPTMODE_MASK
DECL|USB_GPTIMER1CTRL_GPTMODE_SHIFT|macro|USB_GPTIMER1CTRL_GPTMODE_SHIFT
DECL|USB_GPTIMER1CTRL_GPTMODE|macro|USB_GPTIMER1CTRL_GPTMODE
DECL|USB_GPTIMER1CTRL_GPTRST_MASK|macro|USB_GPTIMER1CTRL_GPTRST_MASK
DECL|USB_GPTIMER1CTRL_GPTRST_SHIFT|macro|USB_GPTIMER1CTRL_GPTRST_SHIFT
DECL|USB_GPTIMER1CTRL_GPTRST|macro|USB_GPTIMER1CTRL_GPTRST
DECL|USB_GPTIMER1CTRL_GPTRUN_MASK|macro|USB_GPTIMER1CTRL_GPTRUN_MASK
DECL|USB_GPTIMER1CTRL_GPTRUN_SHIFT|macro|USB_GPTIMER1CTRL_GPTRUN_SHIFT
DECL|USB_GPTIMER1CTRL_GPTRUN|macro|USB_GPTIMER1CTRL_GPTRUN
DECL|USB_GPTIMER1LD_GPTLD_MASK|macro|USB_GPTIMER1LD_GPTLD_MASK
DECL|USB_GPTIMER1LD_GPTLD_SHIFT|macro|USB_GPTIMER1LD_GPTLD_SHIFT
DECL|USB_GPTIMER1LD_GPTLD|macro|USB_GPTIMER1LD_GPTLD
DECL|USB_HCCPARAMS_ADC_MASK|macro|USB_HCCPARAMS_ADC_MASK
DECL|USB_HCCPARAMS_ADC_SHIFT|macro|USB_HCCPARAMS_ADC_SHIFT
DECL|USB_HCCPARAMS_ADC|macro|USB_HCCPARAMS_ADC
DECL|USB_HCCPARAMS_ASP_MASK|macro|USB_HCCPARAMS_ASP_MASK
DECL|USB_HCCPARAMS_ASP_SHIFT|macro|USB_HCCPARAMS_ASP_SHIFT
DECL|USB_HCCPARAMS_ASP|macro|USB_HCCPARAMS_ASP
DECL|USB_HCCPARAMS_EECP_MASK|macro|USB_HCCPARAMS_EECP_MASK
DECL|USB_HCCPARAMS_EECP_SHIFT|macro|USB_HCCPARAMS_EECP_SHIFT
DECL|USB_HCCPARAMS_EECP|macro|USB_HCCPARAMS_EECP
DECL|USB_HCCPARAMS_IST_MASK|macro|USB_HCCPARAMS_IST_MASK
DECL|USB_HCCPARAMS_IST_SHIFT|macro|USB_HCCPARAMS_IST_SHIFT
DECL|USB_HCCPARAMS_IST|macro|USB_HCCPARAMS_IST
DECL|USB_HCCPARAMS_PFL_MASK|macro|USB_HCCPARAMS_PFL_MASK
DECL|USB_HCCPARAMS_PFL_SHIFT|macro|USB_HCCPARAMS_PFL_SHIFT
DECL|USB_HCCPARAMS_PFL|macro|USB_HCCPARAMS_PFL
DECL|USB_HCIVERSION_HCIVERSION_MASK|macro|USB_HCIVERSION_HCIVERSION_MASK
DECL|USB_HCIVERSION_HCIVERSION_SHIFT|macro|USB_HCIVERSION_HCIVERSION_SHIFT
DECL|USB_HCIVERSION_HCIVERSION|macro|USB_HCIVERSION_HCIVERSION
DECL|USB_HCSPARAMS_N_CC_MASK|macro|USB_HCSPARAMS_N_CC_MASK
DECL|USB_HCSPARAMS_N_CC_SHIFT|macro|USB_HCSPARAMS_N_CC_SHIFT
DECL|USB_HCSPARAMS_N_CC|macro|USB_HCSPARAMS_N_CC
DECL|USB_HCSPARAMS_N_PCC_MASK|macro|USB_HCSPARAMS_N_PCC_MASK
DECL|USB_HCSPARAMS_N_PCC_SHIFT|macro|USB_HCSPARAMS_N_PCC_SHIFT
DECL|USB_HCSPARAMS_N_PCC|macro|USB_HCSPARAMS_N_PCC
DECL|USB_HCSPARAMS_N_PORTS_MASK|macro|USB_HCSPARAMS_N_PORTS_MASK
DECL|USB_HCSPARAMS_N_PORTS_SHIFT|macro|USB_HCSPARAMS_N_PORTS_SHIFT
DECL|USB_HCSPARAMS_N_PORTS|macro|USB_HCSPARAMS_N_PORTS
DECL|USB_HCSPARAMS_N_PTT_MASK|macro|USB_HCSPARAMS_N_PTT_MASK
DECL|USB_HCSPARAMS_N_PTT_SHIFT|macro|USB_HCSPARAMS_N_PTT_SHIFT
DECL|USB_HCSPARAMS_N_PTT|macro|USB_HCSPARAMS_N_PTT
DECL|USB_HCSPARAMS_N_TT_MASK|macro|USB_HCSPARAMS_N_TT_MASK
DECL|USB_HCSPARAMS_N_TT_SHIFT|macro|USB_HCSPARAMS_N_TT_SHIFT
DECL|USB_HCSPARAMS_N_TT|macro|USB_HCSPARAMS_N_TT
DECL|USB_HCSPARAMS_PI_MASK|macro|USB_HCSPARAMS_PI_MASK
DECL|USB_HCSPARAMS_PI_SHIFT|macro|USB_HCSPARAMS_PI_SHIFT
DECL|USB_HCSPARAMS_PI|macro|USB_HCSPARAMS_PI
DECL|USB_HCSPARAMS_PPC_MASK|macro|USB_HCSPARAMS_PPC_MASK
DECL|USB_HCSPARAMS_PPC_SHIFT|macro|USB_HCSPARAMS_PPC_SHIFT
DECL|USB_HCSPARAMS_PPC|macro|USB_HCSPARAMS_PPC
DECL|USB_HWDEVICE_DC_MASK|macro|USB_HWDEVICE_DC_MASK
DECL|USB_HWDEVICE_DC_SHIFT|macro|USB_HWDEVICE_DC_SHIFT
DECL|USB_HWDEVICE_DC|macro|USB_HWDEVICE_DC
DECL|USB_HWDEVICE_DEVEP_MASK|macro|USB_HWDEVICE_DEVEP_MASK
DECL|USB_HWDEVICE_DEVEP_SHIFT|macro|USB_HWDEVICE_DEVEP_SHIFT
DECL|USB_HWDEVICE_DEVEP|macro|USB_HWDEVICE_DEVEP
DECL|USB_HWGENERAL_PHYM_MASK|macro|USB_HWGENERAL_PHYM_MASK
DECL|USB_HWGENERAL_PHYM_SHIFT|macro|USB_HWGENERAL_PHYM_SHIFT
DECL|USB_HWGENERAL_PHYM|macro|USB_HWGENERAL_PHYM
DECL|USB_HWGENERAL_PHYW_MASK|macro|USB_HWGENERAL_PHYW_MASK
DECL|USB_HWGENERAL_PHYW_SHIFT|macro|USB_HWGENERAL_PHYW_SHIFT
DECL|USB_HWGENERAL_PHYW|macro|USB_HWGENERAL_PHYW
DECL|USB_HWGENERAL_SM_MASK|macro|USB_HWGENERAL_SM_MASK
DECL|USB_HWGENERAL_SM_SHIFT|macro|USB_HWGENERAL_SM_SHIFT
DECL|USB_HWGENERAL_SM|macro|USB_HWGENERAL_SM
DECL|USB_HWHOST_HC_MASK|macro|USB_HWHOST_HC_MASK
DECL|USB_HWHOST_HC_SHIFT|macro|USB_HWHOST_HC_SHIFT
DECL|USB_HWHOST_HC|macro|USB_HWHOST_HC
DECL|USB_HWHOST_NPORT_MASK|macro|USB_HWHOST_NPORT_MASK
DECL|USB_HWHOST_NPORT_SHIFT|macro|USB_HWHOST_NPORT_SHIFT
DECL|USB_HWHOST_NPORT|macro|USB_HWHOST_NPORT
DECL|USB_HWRXBUF_RXADD_MASK|macro|USB_HWRXBUF_RXADD_MASK
DECL|USB_HWRXBUF_RXADD_SHIFT|macro|USB_HWRXBUF_RXADD_SHIFT
DECL|USB_HWRXBUF_RXADD|macro|USB_HWRXBUF_RXADD
DECL|USB_HWRXBUF_RXBURST_MASK|macro|USB_HWRXBUF_RXBURST_MASK
DECL|USB_HWRXBUF_RXBURST_SHIFT|macro|USB_HWRXBUF_RXBURST_SHIFT
DECL|USB_HWRXBUF_RXBURST|macro|USB_HWRXBUF_RXBURST
DECL|USB_HWTXBUF_TXBURST_MASK|macro|USB_HWTXBUF_TXBURST_MASK
DECL|USB_HWTXBUF_TXBURST_SHIFT|macro|USB_HWTXBUF_TXBURST_SHIFT
DECL|USB_HWTXBUF_TXBURST|macro|USB_HWTXBUF_TXBURST
DECL|USB_HWTXBUF_TXCHANADD_MASK|macro|USB_HWTXBUF_TXCHANADD_MASK
DECL|USB_HWTXBUF_TXCHANADD_SHIFT|macro|USB_HWTXBUF_TXCHANADD_SHIFT
DECL|USB_HWTXBUF_TXCHANADD|macro|USB_HWTXBUF_TXCHANADD
DECL|USB_ID_ID_MASK|macro|USB_ID_ID_MASK
DECL|USB_ID_ID_SHIFT|macro|USB_ID_ID_SHIFT
DECL|USB_ID_ID|macro|USB_ID_ID
DECL|USB_ID_NID_MASK|macro|USB_ID_NID_MASK
DECL|USB_ID_NID_SHIFT|macro|USB_ID_NID_SHIFT
DECL|USB_ID_NID|macro|USB_ID_NID
DECL|USB_ID_REVISION_MASK|macro|USB_ID_REVISION_MASK
DECL|USB_ID_REVISION_SHIFT|macro|USB_ID_REVISION_SHIFT
DECL|USB_ID_REVISION|macro|USB_ID_REVISION
DECL|USB_IRQS|macro|USB_IRQS
DECL|USB_OTG1_IRQn|enumerator|USB_OTG1_IRQn = 113, /**< USBO2 USB OTG1 */
DECL|USB_OTG2_IRQn|enumerator|USB_OTG2_IRQn = 112, /**< USBO2 USB OTG2 */
DECL|USB_OTGSC_ASVIE_MASK|macro|USB_OTGSC_ASVIE_MASK
DECL|USB_OTGSC_ASVIE_SHIFT|macro|USB_OTGSC_ASVIE_SHIFT
DECL|USB_OTGSC_ASVIE|macro|USB_OTGSC_ASVIE
DECL|USB_OTGSC_ASVIS_MASK|macro|USB_OTGSC_ASVIS_MASK
DECL|USB_OTGSC_ASVIS_SHIFT|macro|USB_OTGSC_ASVIS_SHIFT
DECL|USB_OTGSC_ASVIS|macro|USB_OTGSC_ASVIS
DECL|USB_OTGSC_ASV_MASK|macro|USB_OTGSC_ASV_MASK
DECL|USB_OTGSC_ASV_SHIFT|macro|USB_OTGSC_ASV_SHIFT
DECL|USB_OTGSC_ASV|macro|USB_OTGSC_ASV
DECL|USB_OTGSC_AVVIE_MASK|macro|USB_OTGSC_AVVIE_MASK
DECL|USB_OTGSC_AVVIE_SHIFT|macro|USB_OTGSC_AVVIE_SHIFT
DECL|USB_OTGSC_AVVIE|macro|USB_OTGSC_AVVIE
DECL|USB_OTGSC_AVVIS_MASK|macro|USB_OTGSC_AVVIS_MASK
DECL|USB_OTGSC_AVVIS_SHIFT|macro|USB_OTGSC_AVVIS_SHIFT
DECL|USB_OTGSC_AVVIS|macro|USB_OTGSC_AVVIS
DECL|USB_OTGSC_AVV_MASK|macro|USB_OTGSC_AVV_MASK
DECL|USB_OTGSC_AVV_SHIFT|macro|USB_OTGSC_AVV_SHIFT
DECL|USB_OTGSC_AVV|macro|USB_OTGSC_AVV
DECL|USB_OTGSC_BSEIE_MASK|macro|USB_OTGSC_BSEIE_MASK
DECL|USB_OTGSC_BSEIE_SHIFT|macro|USB_OTGSC_BSEIE_SHIFT
DECL|USB_OTGSC_BSEIE|macro|USB_OTGSC_BSEIE
DECL|USB_OTGSC_BSEIS_MASK|macro|USB_OTGSC_BSEIS_MASK
DECL|USB_OTGSC_BSEIS_SHIFT|macro|USB_OTGSC_BSEIS_SHIFT
DECL|USB_OTGSC_BSEIS|macro|USB_OTGSC_BSEIS
DECL|USB_OTGSC_BSE_MASK|macro|USB_OTGSC_BSE_MASK
DECL|USB_OTGSC_BSE_SHIFT|macro|USB_OTGSC_BSE_SHIFT
DECL|USB_OTGSC_BSE|macro|USB_OTGSC_BSE
DECL|USB_OTGSC_BSVIE_MASK|macro|USB_OTGSC_BSVIE_MASK
DECL|USB_OTGSC_BSVIE_SHIFT|macro|USB_OTGSC_BSVIE_SHIFT
DECL|USB_OTGSC_BSVIE|macro|USB_OTGSC_BSVIE
DECL|USB_OTGSC_BSVIS_MASK|macro|USB_OTGSC_BSVIS_MASK
DECL|USB_OTGSC_BSVIS_SHIFT|macro|USB_OTGSC_BSVIS_SHIFT
DECL|USB_OTGSC_BSVIS|macro|USB_OTGSC_BSVIS
DECL|USB_OTGSC_BSV_MASK|macro|USB_OTGSC_BSV_MASK
DECL|USB_OTGSC_BSV_SHIFT|macro|USB_OTGSC_BSV_SHIFT
DECL|USB_OTGSC_BSV|macro|USB_OTGSC_BSV
DECL|USB_OTGSC_DPIE_MASK|macro|USB_OTGSC_DPIE_MASK
DECL|USB_OTGSC_DPIE_SHIFT|macro|USB_OTGSC_DPIE_SHIFT
DECL|USB_OTGSC_DPIE|macro|USB_OTGSC_DPIE
DECL|USB_OTGSC_DPIS_MASK|macro|USB_OTGSC_DPIS_MASK
DECL|USB_OTGSC_DPIS_SHIFT|macro|USB_OTGSC_DPIS_SHIFT
DECL|USB_OTGSC_DPIS|macro|USB_OTGSC_DPIS
DECL|USB_OTGSC_DPS_MASK|macro|USB_OTGSC_DPS_MASK
DECL|USB_OTGSC_DPS_SHIFT|macro|USB_OTGSC_DPS_SHIFT
DECL|USB_OTGSC_DPS|macro|USB_OTGSC_DPS
DECL|USB_OTGSC_DP_MASK|macro|USB_OTGSC_DP_MASK
DECL|USB_OTGSC_DP_SHIFT|macro|USB_OTGSC_DP_SHIFT
DECL|USB_OTGSC_DP|macro|USB_OTGSC_DP
DECL|USB_OTGSC_EN_1MS_MASK|macro|USB_OTGSC_EN_1MS_MASK
DECL|USB_OTGSC_EN_1MS_SHIFT|macro|USB_OTGSC_EN_1MS_SHIFT
DECL|USB_OTGSC_EN_1MS|macro|USB_OTGSC_EN_1MS
DECL|USB_OTGSC_IDIE_MASK|macro|USB_OTGSC_IDIE_MASK
DECL|USB_OTGSC_IDIE_SHIFT|macro|USB_OTGSC_IDIE_SHIFT
DECL|USB_OTGSC_IDIE|macro|USB_OTGSC_IDIE
DECL|USB_OTGSC_IDIS_MASK|macro|USB_OTGSC_IDIS_MASK
DECL|USB_OTGSC_IDIS_SHIFT|macro|USB_OTGSC_IDIS_SHIFT
DECL|USB_OTGSC_IDIS|macro|USB_OTGSC_IDIS
DECL|USB_OTGSC_IDPU_MASK|macro|USB_OTGSC_IDPU_MASK
DECL|USB_OTGSC_IDPU_SHIFT|macro|USB_OTGSC_IDPU_SHIFT
DECL|USB_OTGSC_IDPU|macro|USB_OTGSC_IDPU
DECL|USB_OTGSC_ID_MASK|macro|USB_OTGSC_ID_MASK
DECL|USB_OTGSC_ID_SHIFT|macro|USB_OTGSC_ID_SHIFT
DECL|USB_OTGSC_ID|macro|USB_OTGSC_ID
DECL|USB_OTGSC_OT_MASK|macro|USB_OTGSC_OT_MASK
DECL|USB_OTGSC_OT_SHIFT|macro|USB_OTGSC_OT_SHIFT
DECL|USB_OTGSC_OT|macro|USB_OTGSC_OT
DECL|USB_OTGSC_STATUS_1MS_MASK|macro|USB_OTGSC_STATUS_1MS_MASK
DECL|USB_OTGSC_STATUS_1MS_SHIFT|macro|USB_OTGSC_STATUS_1MS_SHIFT
DECL|USB_OTGSC_STATUS_1MS|macro|USB_OTGSC_STATUS_1MS
DECL|USB_OTGSC_TOG_1MS_MASK|macro|USB_OTGSC_TOG_1MS_MASK
DECL|USB_OTGSC_TOG_1MS_SHIFT|macro|USB_OTGSC_TOG_1MS_SHIFT
DECL|USB_OTGSC_TOG_1MS|macro|USB_OTGSC_TOG_1MS
DECL|USB_OTGSC_VC_MASK|macro|USB_OTGSC_VC_MASK
DECL|USB_OTGSC_VC_SHIFT|macro|USB_OTGSC_VC_SHIFT
DECL|USB_OTGSC_VC|macro|USB_OTGSC_VC
DECL|USB_OTGSC_VD_MASK|macro|USB_OTGSC_VD_MASK
DECL|USB_OTGSC_VD_SHIFT|macro|USB_OTGSC_VD_SHIFT
DECL|USB_OTGSC_VD|macro|USB_OTGSC_VD
DECL|USB_OTGn_CTRL|member|__IO uint32_t USB_OTGn_CTRL; /**< USB OTG1 Control Register..USB OTG2 Control Register, offset: 0x800 */
DECL|USB_OTGn_PHY_CTRL_0|member|__IO uint32_t USB_OTGn_PHY_CTRL_0; /**< OTG1 UTMI PHY Control 0 Register..OTG2 UTMI PHY Control 0 Register, offset: 0x818 */
DECL|USB_PERIODICLISTBASE_BASEADR_MASK|macro|USB_PERIODICLISTBASE_BASEADR_MASK
DECL|USB_PERIODICLISTBASE_BASEADR_SHIFT|macro|USB_PERIODICLISTBASE_BASEADR_SHIFT
DECL|USB_PERIODICLISTBASE_BASEADR|macro|USB_PERIODICLISTBASE_BASEADR
DECL|USB_PHY1_IRQn|enumerator|USB_PHY1_IRQn = 65, /**< USBPHY (UTMI0), Interrupt */
DECL|USB_PHY2_IRQn|enumerator|USB_PHY2_IRQn = 66, /**< USBPHY (UTMI0), Interrupt */
DECL|USB_PORTSC1_CCS_MASK|macro|USB_PORTSC1_CCS_MASK
DECL|USB_PORTSC1_CCS_SHIFT|macro|USB_PORTSC1_CCS_SHIFT
DECL|USB_PORTSC1_CCS|macro|USB_PORTSC1_CCS
DECL|USB_PORTSC1_CSC_MASK|macro|USB_PORTSC1_CSC_MASK
DECL|USB_PORTSC1_CSC_SHIFT|macro|USB_PORTSC1_CSC_SHIFT
DECL|USB_PORTSC1_CSC|macro|USB_PORTSC1_CSC
DECL|USB_PORTSC1_FPR_MASK|macro|USB_PORTSC1_FPR_MASK
DECL|USB_PORTSC1_FPR_SHIFT|macro|USB_PORTSC1_FPR_SHIFT
DECL|USB_PORTSC1_FPR|macro|USB_PORTSC1_FPR
DECL|USB_PORTSC1_HSP_MASK|macro|USB_PORTSC1_HSP_MASK
DECL|USB_PORTSC1_HSP_SHIFT|macro|USB_PORTSC1_HSP_SHIFT
DECL|USB_PORTSC1_HSP|macro|USB_PORTSC1_HSP
DECL|USB_PORTSC1_LS_MASK|macro|USB_PORTSC1_LS_MASK
DECL|USB_PORTSC1_LS_SHIFT|macro|USB_PORTSC1_LS_SHIFT
DECL|USB_PORTSC1_LS|macro|USB_PORTSC1_LS
DECL|USB_PORTSC1_OCA_MASK|macro|USB_PORTSC1_OCA_MASK
DECL|USB_PORTSC1_OCA_SHIFT|macro|USB_PORTSC1_OCA_SHIFT
DECL|USB_PORTSC1_OCA|macro|USB_PORTSC1_OCA
DECL|USB_PORTSC1_OCC_MASK|macro|USB_PORTSC1_OCC_MASK
DECL|USB_PORTSC1_OCC_SHIFT|macro|USB_PORTSC1_OCC_SHIFT
DECL|USB_PORTSC1_OCC|macro|USB_PORTSC1_OCC
DECL|USB_PORTSC1_PEC_MASK|macro|USB_PORTSC1_PEC_MASK
DECL|USB_PORTSC1_PEC_SHIFT|macro|USB_PORTSC1_PEC_SHIFT
DECL|USB_PORTSC1_PEC|macro|USB_PORTSC1_PEC
DECL|USB_PORTSC1_PE_MASK|macro|USB_PORTSC1_PE_MASK
DECL|USB_PORTSC1_PE_SHIFT|macro|USB_PORTSC1_PE_SHIFT
DECL|USB_PORTSC1_PE|macro|USB_PORTSC1_PE
DECL|USB_PORTSC1_PFSC_MASK|macro|USB_PORTSC1_PFSC_MASK
DECL|USB_PORTSC1_PFSC_SHIFT|macro|USB_PORTSC1_PFSC_SHIFT
DECL|USB_PORTSC1_PFSC|macro|USB_PORTSC1_PFSC
DECL|USB_PORTSC1_PHCD_MASK|macro|USB_PORTSC1_PHCD_MASK
DECL|USB_PORTSC1_PHCD_SHIFT|macro|USB_PORTSC1_PHCD_SHIFT
DECL|USB_PORTSC1_PHCD|macro|USB_PORTSC1_PHCD
DECL|USB_PORTSC1_PIC_MASK|macro|USB_PORTSC1_PIC_MASK
DECL|USB_PORTSC1_PIC_SHIFT|macro|USB_PORTSC1_PIC_SHIFT
DECL|USB_PORTSC1_PIC|macro|USB_PORTSC1_PIC
DECL|USB_PORTSC1_PO_MASK|macro|USB_PORTSC1_PO_MASK
DECL|USB_PORTSC1_PO_SHIFT|macro|USB_PORTSC1_PO_SHIFT
DECL|USB_PORTSC1_PO|macro|USB_PORTSC1_PO
DECL|USB_PORTSC1_PP_MASK|macro|USB_PORTSC1_PP_MASK
DECL|USB_PORTSC1_PP_SHIFT|macro|USB_PORTSC1_PP_SHIFT
DECL|USB_PORTSC1_PP|macro|USB_PORTSC1_PP
DECL|USB_PORTSC1_PR_MASK|macro|USB_PORTSC1_PR_MASK
DECL|USB_PORTSC1_PR_SHIFT|macro|USB_PORTSC1_PR_SHIFT
DECL|USB_PORTSC1_PR|macro|USB_PORTSC1_PR
DECL|USB_PORTSC1_PSPD_MASK|macro|USB_PORTSC1_PSPD_MASK
DECL|USB_PORTSC1_PSPD_SHIFT|macro|USB_PORTSC1_PSPD_SHIFT
DECL|USB_PORTSC1_PSPD|macro|USB_PORTSC1_PSPD
DECL|USB_PORTSC1_PTC_MASK|macro|USB_PORTSC1_PTC_MASK
DECL|USB_PORTSC1_PTC_SHIFT|macro|USB_PORTSC1_PTC_SHIFT
DECL|USB_PORTSC1_PTC|macro|USB_PORTSC1_PTC
DECL|USB_PORTSC1_PTS_1_MASK|macro|USB_PORTSC1_PTS_1_MASK
DECL|USB_PORTSC1_PTS_1_SHIFT|macro|USB_PORTSC1_PTS_1_SHIFT
DECL|USB_PORTSC1_PTS_1|macro|USB_PORTSC1_PTS_1
DECL|USB_PORTSC1_PTS_2_MASK|macro|USB_PORTSC1_PTS_2_MASK
DECL|USB_PORTSC1_PTS_2_SHIFT|macro|USB_PORTSC1_PTS_2_SHIFT
DECL|USB_PORTSC1_PTS_2|macro|USB_PORTSC1_PTS_2
DECL|USB_PORTSC1_PTW_MASK|macro|USB_PORTSC1_PTW_MASK
DECL|USB_PORTSC1_PTW_SHIFT|macro|USB_PORTSC1_PTW_SHIFT
DECL|USB_PORTSC1_PTW|macro|USB_PORTSC1_PTW
DECL|USB_PORTSC1_STS_MASK|macro|USB_PORTSC1_STS_MASK
DECL|USB_PORTSC1_STS_SHIFT|macro|USB_PORTSC1_STS_SHIFT
DECL|USB_PORTSC1_STS|macro|USB_PORTSC1_STS
DECL|USB_PORTSC1_SUSP_MASK|macro|USB_PORTSC1_SUSP_MASK
DECL|USB_PORTSC1_SUSP_SHIFT|macro|USB_PORTSC1_SUSP_SHIFT
DECL|USB_PORTSC1_SUSP|macro|USB_PORTSC1_SUSP
DECL|USB_PORTSC1_WKCN_MASK|macro|USB_PORTSC1_WKCN_MASK
DECL|USB_PORTSC1_WKCN_SHIFT|macro|USB_PORTSC1_WKCN_SHIFT
DECL|USB_PORTSC1_WKCN|macro|USB_PORTSC1_WKCN
DECL|USB_PORTSC1_WKDC_MASK|macro|USB_PORTSC1_WKDC_MASK
DECL|USB_PORTSC1_WKDC_SHIFT|macro|USB_PORTSC1_WKDC_SHIFT
DECL|USB_PORTSC1_WKDC|macro|USB_PORTSC1_WKDC
DECL|USB_PORTSC1_WKOC_MASK|macro|USB_PORTSC1_WKOC_MASK
DECL|USB_PORTSC1_WKOC_SHIFT|macro|USB_PORTSC1_WKOC_SHIFT
DECL|USB_PORTSC1_WKOC|macro|USB_PORTSC1_WKOC
DECL|USB_SBUSCFG_AHBBRST_MASK|macro|USB_SBUSCFG_AHBBRST_MASK
DECL|USB_SBUSCFG_AHBBRST_SHIFT|macro|USB_SBUSCFG_AHBBRST_SHIFT
DECL|USB_SBUSCFG_AHBBRST|macro|USB_SBUSCFG_AHBBRST
DECL|USB_SBUSCFG|macro|USB_SBUSCFG
DECL|USB_TXFILLTUNING_TXFIFOTHRES_MASK|macro|USB_TXFILLTUNING_TXFIFOTHRES_MASK
DECL|USB_TXFILLTUNING_TXFIFOTHRES_SHIFT|macro|USB_TXFILLTUNING_TXFIFOTHRES_SHIFT
DECL|USB_TXFILLTUNING_TXFIFOTHRES|macro|USB_TXFILLTUNING_TXFIFOTHRES
DECL|USB_TXFILLTUNING_TXSCHHEALTH_MASK|macro|USB_TXFILLTUNING_TXSCHHEALTH_MASK
DECL|USB_TXFILLTUNING_TXSCHHEALTH_SHIFT|macro|USB_TXFILLTUNING_TXSCHHEALTH_SHIFT
DECL|USB_TXFILLTUNING_TXSCHHEALTH|macro|USB_TXFILLTUNING_TXSCHHEALTH
DECL|USB_TXFILLTUNING_TXSCHOH_MASK|macro|USB_TXFILLTUNING_TXSCHOH_MASK
DECL|USB_TXFILLTUNING_TXSCHOH_SHIFT|macro|USB_TXFILLTUNING_TXSCHOH_SHIFT
DECL|USB_TXFILLTUNING_TXSCHOH|macro|USB_TXFILLTUNING_TXSCHOH
DECL|USB_Type|typedef|} USB_Type;
DECL|USB_USBCMD_ASE_MASK|macro|USB_USBCMD_ASE_MASK
DECL|USB_USBCMD_ASE_SHIFT|macro|USB_USBCMD_ASE_SHIFT
DECL|USB_USBCMD_ASE|macro|USB_USBCMD_ASE
DECL|USB_USBCMD_ASPE_MASK|macro|USB_USBCMD_ASPE_MASK
DECL|USB_USBCMD_ASPE_SHIFT|macro|USB_USBCMD_ASPE_SHIFT
DECL|USB_USBCMD_ASPE|macro|USB_USBCMD_ASPE
DECL|USB_USBCMD_ASP_MASK|macro|USB_USBCMD_ASP_MASK
DECL|USB_USBCMD_ASP_SHIFT|macro|USB_USBCMD_ASP_SHIFT
DECL|USB_USBCMD_ASP|macro|USB_USBCMD_ASP
DECL|USB_USBCMD_ATDTW_MASK|macro|USB_USBCMD_ATDTW_MASK
DECL|USB_USBCMD_ATDTW_SHIFT|macro|USB_USBCMD_ATDTW_SHIFT
DECL|USB_USBCMD_ATDTW|macro|USB_USBCMD_ATDTW
DECL|USB_USBCMD_FS_1_MASK|macro|USB_USBCMD_FS_1_MASK
DECL|USB_USBCMD_FS_1_SHIFT|macro|USB_USBCMD_FS_1_SHIFT
DECL|USB_USBCMD_FS_1|macro|USB_USBCMD_FS_1
DECL|USB_USBCMD_FS_2_MASK|macro|USB_USBCMD_FS_2_MASK
DECL|USB_USBCMD_FS_2_SHIFT|macro|USB_USBCMD_FS_2_SHIFT
DECL|USB_USBCMD_FS_2|macro|USB_USBCMD_FS_2
DECL|USB_USBCMD_IAA_MASK|macro|USB_USBCMD_IAA_MASK
DECL|USB_USBCMD_IAA_SHIFT|macro|USB_USBCMD_IAA_SHIFT
DECL|USB_USBCMD_IAA|macro|USB_USBCMD_IAA
DECL|USB_USBCMD_ITC_MASK|macro|USB_USBCMD_ITC_MASK
DECL|USB_USBCMD_ITC_SHIFT|macro|USB_USBCMD_ITC_SHIFT
DECL|USB_USBCMD_ITC|macro|USB_USBCMD_ITC
DECL|USB_USBCMD_PSE_MASK|macro|USB_USBCMD_PSE_MASK
DECL|USB_USBCMD_PSE_SHIFT|macro|USB_USBCMD_PSE_SHIFT
DECL|USB_USBCMD_PSE|macro|USB_USBCMD_PSE
DECL|USB_USBCMD_RST_MASK|macro|USB_USBCMD_RST_MASK
DECL|USB_USBCMD_RST_SHIFT|macro|USB_USBCMD_RST_SHIFT
DECL|USB_USBCMD_RST|macro|USB_USBCMD_RST
DECL|USB_USBCMD_RS_MASK|macro|USB_USBCMD_RS_MASK
DECL|USB_USBCMD_RS_SHIFT|macro|USB_USBCMD_RS_SHIFT
DECL|USB_USBCMD_RS|macro|USB_USBCMD_RS
DECL|USB_USBCMD_SUTW_MASK|macro|USB_USBCMD_SUTW_MASK
DECL|USB_USBCMD_SUTW_SHIFT|macro|USB_USBCMD_SUTW_SHIFT
DECL|USB_USBCMD_SUTW|macro|USB_USBCMD_SUTW
DECL|USB_USBINTR_AAE_MASK|macro|USB_USBINTR_AAE_MASK
DECL|USB_USBINTR_AAE_SHIFT|macro|USB_USBINTR_AAE_SHIFT
DECL|USB_USBINTR_AAE|macro|USB_USBINTR_AAE
DECL|USB_USBINTR_FRE_MASK|macro|USB_USBINTR_FRE_MASK
DECL|USB_USBINTR_FRE_SHIFT|macro|USB_USBINTR_FRE_SHIFT
DECL|USB_USBINTR_FRE|macro|USB_USBINTR_FRE
DECL|USB_USBINTR_NAKE_MASK|macro|USB_USBINTR_NAKE_MASK
DECL|USB_USBINTR_NAKE_SHIFT|macro|USB_USBINTR_NAKE_SHIFT
DECL|USB_USBINTR_NAKE|macro|USB_USBINTR_NAKE
DECL|USB_USBINTR_PCE_MASK|macro|USB_USBINTR_PCE_MASK
DECL|USB_USBINTR_PCE_SHIFT|macro|USB_USBINTR_PCE_SHIFT
DECL|USB_USBINTR_PCE|macro|USB_USBINTR_PCE
DECL|USB_USBINTR_SEE_MASK|macro|USB_USBINTR_SEE_MASK
DECL|USB_USBINTR_SEE_SHIFT|macro|USB_USBINTR_SEE_SHIFT
DECL|USB_USBINTR_SEE|macro|USB_USBINTR_SEE
DECL|USB_USBINTR_SLE_MASK|macro|USB_USBINTR_SLE_MASK
DECL|USB_USBINTR_SLE_SHIFT|macro|USB_USBINTR_SLE_SHIFT
DECL|USB_USBINTR_SLE|macro|USB_USBINTR_SLE
DECL|USB_USBINTR_SRE_MASK|macro|USB_USBINTR_SRE_MASK
DECL|USB_USBINTR_SRE_SHIFT|macro|USB_USBINTR_SRE_SHIFT
DECL|USB_USBINTR_SRE|macro|USB_USBINTR_SRE
DECL|USB_USBINTR_TIE0_MASK|macro|USB_USBINTR_TIE0_MASK
DECL|USB_USBINTR_TIE0_SHIFT|macro|USB_USBINTR_TIE0_SHIFT
DECL|USB_USBINTR_TIE0|macro|USB_USBINTR_TIE0
DECL|USB_USBINTR_TIE1_MASK|macro|USB_USBINTR_TIE1_MASK
DECL|USB_USBINTR_TIE1_SHIFT|macro|USB_USBINTR_TIE1_SHIFT
DECL|USB_USBINTR_TIE1|macro|USB_USBINTR_TIE1
DECL|USB_USBINTR_UAIE_MASK|macro|USB_USBINTR_UAIE_MASK
DECL|USB_USBINTR_UAIE_SHIFT|macro|USB_USBINTR_UAIE_SHIFT
DECL|USB_USBINTR_UAIE|macro|USB_USBINTR_UAIE
DECL|USB_USBINTR_UEE_MASK|macro|USB_USBINTR_UEE_MASK
DECL|USB_USBINTR_UEE_SHIFT|macro|USB_USBINTR_UEE_SHIFT
DECL|USB_USBINTR_UEE|macro|USB_USBINTR_UEE
DECL|USB_USBINTR_UE_MASK|macro|USB_USBINTR_UE_MASK
DECL|USB_USBINTR_UE_SHIFT|macro|USB_USBINTR_UE_SHIFT
DECL|USB_USBINTR_UE|macro|USB_USBINTR_UE
DECL|USB_USBINTR_ULPIE_MASK|macro|USB_USBINTR_ULPIE_MASK
DECL|USB_USBINTR_ULPIE_SHIFT|macro|USB_USBINTR_ULPIE_SHIFT
DECL|USB_USBINTR_ULPIE|macro|USB_USBINTR_ULPIE
DECL|USB_USBINTR_UPIE_MASK|macro|USB_USBINTR_UPIE_MASK
DECL|USB_USBINTR_UPIE_SHIFT|macro|USB_USBINTR_UPIE_SHIFT
DECL|USB_USBINTR_UPIE|macro|USB_USBINTR_UPIE
DECL|USB_USBINTR_URE_MASK|macro|USB_USBINTR_URE_MASK
DECL|USB_USBINTR_URE_SHIFT|macro|USB_USBINTR_URE_SHIFT
DECL|USB_USBINTR_URE|macro|USB_USBINTR_URE
DECL|USB_USBMODE_CM_MASK|macro|USB_USBMODE_CM_MASK
DECL|USB_USBMODE_CM_SHIFT|macro|USB_USBMODE_CM_SHIFT
DECL|USB_USBMODE_CM|macro|USB_USBMODE_CM
DECL|USB_USBMODE_ES_MASK|macro|USB_USBMODE_ES_MASK
DECL|USB_USBMODE_ES_SHIFT|macro|USB_USBMODE_ES_SHIFT
DECL|USB_USBMODE_ES|macro|USB_USBMODE_ES
DECL|USB_USBMODE_SDIS_MASK|macro|USB_USBMODE_SDIS_MASK
DECL|USB_USBMODE_SDIS_SHIFT|macro|USB_USBMODE_SDIS_SHIFT
DECL|USB_USBMODE_SDIS|macro|USB_USBMODE_SDIS
DECL|USB_USBMODE_SLOM_MASK|macro|USB_USBMODE_SLOM_MASK
DECL|USB_USBMODE_SLOM_SHIFT|macro|USB_USBMODE_SLOM_SHIFT
DECL|USB_USBMODE_SLOM|macro|USB_USBMODE_SLOM
DECL|USB_USBSTS_AAI_MASK|macro|USB_USBSTS_AAI_MASK
DECL|USB_USBSTS_AAI_SHIFT|macro|USB_USBSTS_AAI_SHIFT
DECL|USB_USBSTS_AAI|macro|USB_USBSTS_AAI
DECL|USB_USBSTS_AS_MASK|macro|USB_USBSTS_AS_MASK
DECL|USB_USBSTS_AS_SHIFT|macro|USB_USBSTS_AS_SHIFT
DECL|USB_USBSTS_AS|macro|USB_USBSTS_AS
DECL|USB_USBSTS_FRI_MASK|macro|USB_USBSTS_FRI_MASK
DECL|USB_USBSTS_FRI_SHIFT|macro|USB_USBSTS_FRI_SHIFT
DECL|USB_USBSTS_FRI|macro|USB_USBSTS_FRI
DECL|USB_USBSTS_HCH_MASK|macro|USB_USBSTS_HCH_MASK
DECL|USB_USBSTS_HCH_SHIFT|macro|USB_USBSTS_HCH_SHIFT
DECL|USB_USBSTS_HCH|macro|USB_USBSTS_HCH
DECL|USB_USBSTS_NAKI_MASK|macro|USB_USBSTS_NAKI_MASK
DECL|USB_USBSTS_NAKI_SHIFT|macro|USB_USBSTS_NAKI_SHIFT
DECL|USB_USBSTS_NAKI|macro|USB_USBSTS_NAKI
DECL|USB_USBSTS_PCI_MASK|macro|USB_USBSTS_PCI_MASK
DECL|USB_USBSTS_PCI_SHIFT|macro|USB_USBSTS_PCI_SHIFT
DECL|USB_USBSTS_PCI|macro|USB_USBSTS_PCI
DECL|USB_USBSTS_PS_MASK|macro|USB_USBSTS_PS_MASK
DECL|USB_USBSTS_PS_SHIFT|macro|USB_USBSTS_PS_SHIFT
DECL|USB_USBSTS_PS|macro|USB_USBSTS_PS
DECL|USB_USBSTS_RCL_MASK|macro|USB_USBSTS_RCL_MASK
DECL|USB_USBSTS_RCL_SHIFT|macro|USB_USBSTS_RCL_SHIFT
DECL|USB_USBSTS_RCL|macro|USB_USBSTS_RCL
DECL|USB_USBSTS_SEI_MASK|macro|USB_USBSTS_SEI_MASK
DECL|USB_USBSTS_SEI_SHIFT|macro|USB_USBSTS_SEI_SHIFT
DECL|USB_USBSTS_SEI|macro|USB_USBSTS_SEI
DECL|USB_USBSTS_SLI_MASK|macro|USB_USBSTS_SLI_MASK
DECL|USB_USBSTS_SLI_SHIFT|macro|USB_USBSTS_SLI_SHIFT
DECL|USB_USBSTS_SLI|macro|USB_USBSTS_SLI
DECL|USB_USBSTS_SRI_MASK|macro|USB_USBSTS_SRI_MASK
DECL|USB_USBSTS_SRI_SHIFT|macro|USB_USBSTS_SRI_SHIFT
DECL|USB_USBSTS_SRI|macro|USB_USBSTS_SRI
DECL|USB_USBSTS_TI0_MASK|macro|USB_USBSTS_TI0_MASK
DECL|USB_USBSTS_TI0_SHIFT|macro|USB_USBSTS_TI0_SHIFT
DECL|USB_USBSTS_TI0|macro|USB_USBSTS_TI0
DECL|USB_USBSTS_TI1_MASK|macro|USB_USBSTS_TI1_MASK
DECL|USB_USBSTS_TI1_SHIFT|macro|USB_USBSTS_TI1_SHIFT
DECL|USB_USBSTS_TI1|macro|USB_USBSTS_TI1
DECL|USB_USBSTS_UEI_MASK|macro|USB_USBSTS_UEI_MASK
DECL|USB_USBSTS_UEI_SHIFT|macro|USB_USBSTS_UEI_SHIFT
DECL|USB_USBSTS_UEI|macro|USB_USBSTS_UEI
DECL|USB_USBSTS_UI_MASK|macro|USB_USBSTS_UI_MASK
DECL|USB_USBSTS_UI_SHIFT|macro|USB_USBSTS_UI_SHIFT
DECL|USB_USBSTS_UI|macro|USB_USBSTS_UI
DECL|USB_USBSTS_ULPII_MASK|macro|USB_USBSTS_ULPII_MASK
DECL|USB_USBSTS_ULPII_SHIFT|macro|USB_USBSTS_ULPII_SHIFT
DECL|USB_USBSTS_ULPII|macro|USB_USBSTS_ULPII
DECL|USB_USBSTS_URI_MASK|macro|USB_USBSTS_URI_MASK
DECL|USB_USBSTS_URI_SHIFT|macro|USB_USBSTS_URI_SHIFT
DECL|USB_USBSTS_URI|macro|USB_USBSTS_URI
DECL|USDHC1_BASE|macro|USDHC1_BASE
DECL|USDHC1_IRQn|enumerator|USDHC1_IRQn = 110, /**< USDHC1 interrupt */
DECL|USDHC1|macro|USDHC1
DECL|USDHC2_BASE|macro|USDHC2_BASE
DECL|USDHC2_IRQn|enumerator|USDHC2_IRQn = 111, /**< USDHC2 interrupt */
DECL|USDHC2|macro|USDHC2
DECL|USDHC_ADMA_ERR_STATUS_ADMADCE_MASK|macro|USDHC_ADMA_ERR_STATUS_ADMADCE_MASK
DECL|USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT|macro|USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT
DECL|USDHC_ADMA_ERR_STATUS_ADMADCE|macro|USDHC_ADMA_ERR_STATUS_ADMADCE
DECL|USDHC_ADMA_ERR_STATUS_ADMAES_MASK|macro|USDHC_ADMA_ERR_STATUS_ADMAES_MASK
DECL|USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT|macro|USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT
DECL|USDHC_ADMA_ERR_STATUS_ADMAES|macro|USDHC_ADMA_ERR_STATUS_ADMAES
DECL|USDHC_ADMA_ERR_STATUS_ADMALME_MASK|macro|USDHC_ADMA_ERR_STATUS_ADMALME_MASK
DECL|USDHC_ADMA_ERR_STATUS_ADMALME_SHIFT|macro|USDHC_ADMA_ERR_STATUS_ADMALME_SHIFT
DECL|USDHC_ADMA_ERR_STATUS_ADMALME|macro|USDHC_ADMA_ERR_STATUS_ADMALME
DECL|USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK|macro|USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK
DECL|USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT|macro|USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT
DECL|USDHC_ADMA_SYS_ADDR_ADS_ADDR|macro|USDHC_ADMA_SYS_ADDR_ADS_ADDR
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12CE|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12CE
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12EBE|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12EBE
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12IE|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12IE
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12NE|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12NE
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_AC12TOE|macro|USDHC_AUTOCMD12_ERR_STATUS_AC12TOE
DECL|USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E|macro|USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E
DECL|USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING|macro|USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING
DECL|USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK|macro|USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK
DECL|USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT|macro|USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT
DECL|USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL|macro|USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL
DECL|USDHC_BASE_ADDRS|macro|USDHC_BASE_ADDRS
DECL|USDHC_BASE_PTRS|macro|USDHC_BASE_PTRS
DECL|USDHC_BLK_ATT_BLKCNT_MASK|macro|USDHC_BLK_ATT_BLKCNT_MASK
DECL|USDHC_BLK_ATT_BLKCNT_SHIFT|macro|USDHC_BLK_ATT_BLKCNT_SHIFT
DECL|USDHC_BLK_ATT_BLKCNT|macro|USDHC_BLK_ATT_BLKCNT
DECL|USDHC_BLK_ATT_BLKSIZE_MASK|macro|USDHC_BLK_ATT_BLKSIZE_MASK
DECL|USDHC_BLK_ATT_BLKSIZE_SHIFT|macro|USDHC_BLK_ATT_BLKSIZE_SHIFT
DECL|USDHC_BLK_ATT_BLKSIZE|macro|USDHC_BLK_ATT_BLKSIZE
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE|macro|USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE
DECL|USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR|macro|USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR
DECL|USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR|macro|USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT
DECL|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE|macro|USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE
DECL|USDHC_CMD_ARG_CMDARG_MASK|macro|USDHC_CMD_ARG_CMDARG_MASK
DECL|USDHC_CMD_ARG_CMDARG_SHIFT|macro|USDHC_CMD_ARG_CMDARG_SHIFT
DECL|USDHC_CMD_ARG_CMDARG|macro|USDHC_CMD_ARG_CMDARG
DECL|USDHC_CMD_RSP0_CMDRSP0_MASK|macro|USDHC_CMD_RSP0_CMDRSP0_MASK
DECL|USDHC_CMD_RSP0_CMDRSP0_SHIFT|macro|USDHC_CMD_RSP0_CMDRSP0_SHIFT
DECL|USDHC_CMD_RSP0_CMDRSP0|macro|USDHC_CMD_RSP0_CMDRSP0
DECL|USDHC_CMD_RSP1_CMDRSP1_MASK|macro|USDHC_CMD_RSP1_CMDRSP1_MASK
DECL|USDHC_CMD_RSP1_CMDRSP1_SHIFT|macro|USDHC_CMD_RSP1_CMDRSP1_SHIFT
DECL|USDHC_CMD_RSP1_CMDRSP1|macro|USDHC_CMD_RSP1_CMDRSP1
DECL|USDHC_CMD_RSP2_CMDRSP2_MASK|macro|USDHC_CMD_RSP2_CMDRSP2_MASK
DECL|USDHC_CMD_RSP2_CMDRSP2_SHIFT|macro|USDHC_CMD_RSP2_CMDRSP2_SHIFT
DECL|USDHC_CMD_RSP2_CMDRSP2|macro|USDHC_CMD_RSP2_CMDRSP2
DECL|USDHC_CMD_RSP3_CMDRSP3_MASK|macro|USDHC_CMD_RSP3_CMDRSP3_MASK
DECL|USDHC_CMD_RSP3_CMDRSP3_SHIFT|macro|USDHC_CMD_RSP3_CMDRSP3_SHIFT
DECL|USDHC_CMD_RSP3_CMDRSP3|macro|USDHC_CMD_RSP3_CMDRSP3
DECL|USDHC_CMD_XFR_TYP_CCCEN_MASK|macro|USDHC_CMD_XFR_TYP_CCCEN_MASK
DECL|USDHC_CMD_XFR_TYP_CCCEN_SHIFT|macro|USDHC_CMD_XFR_TYP_CCCEN_SHIFT
DECL|USDHC_CMD_XFR_TYP_CCCEN|macro|USDHC_CMD_XFR_TYP_CCCEN
DECL|USDHC_CMD_XFR_TYP_CICEN_MASK|macro|USDHC_CMD_XFR_TYP_CICEN_MASK
DECL|USDHC_CMD_XFR_TYP_CICEN_SHIFT|macro|USDHC_CMD_XFR_TYP_CICEN_SHIFT
DECL|USDHC_CMD_XFR_TYP_CICEN|macro|USDHC_CMD_XFR_TYP_CICEN
DECL|USDHC_CMD_XFR_TYP_CMDINX_MASK|macro|USDHC_CMD_XFR_TYP_CMDINX_MASK
DECL|USDHC_CMD_XFR_TYP_CMDINX_SHIFT|macro|USDHC_CMD_XFR_TYP_CMDINX_SHIFT
DECL|USDHC_CMD_XFR_TYP_CMDINX|macro|USDHC_CMD_XFR_TYP_CMDINX
DECL|USDHC_CMD_XFR_TYP_CMDTYP_MASK|macro|USDHC_CMD_XFR_TYP_CMDTYP_MASK
DECL|USDHC_CMD_XFR_TYP_CMDTYP_SHIFT|macro|USDHC_CMD_XFR_TYP_CMDTYP_SHIFT
DECL|USDHC_CMD_XFR_TYP_CMDTYP|macro|USDHC_CMD_XFR_TYP_CMDTYP
DECL|USDHC_CMD_XFR_TYP_DPSEL_MASK|macro|USDHC_CMD_XFR_TYP_DPSEL_MASK
DECL|USDHC_CMD_XFR_TYP_DPSEL_SHIFT|macro|USDHC_CMD_XFR_TYP_DPSEL_SHIFT
DECL|USDHC_CMD_XFR_TYP_DPSEL|macro|USDHC_CMD_XFR_TYP_DPSEL
DECL|USDHC_CMD_XFR_TYP_RSPTYP_MASK|macro|USDHC_CMD_XFR_TYP_RSPTYP_MASK
DECL|USDHC_CMD_XFR_TYP_RSPTYP_SHIFT|macro|USDHC_CMD_XFR_TYP_RSPTYP_SHIFT
DECL|USDHC_CMD_XFR_TYP_RSPTYP|macro|USDHC_CMD_XFR_TYP_RSPTYP
DECL|USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK|macro|USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK
DECL|USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT|macro|USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT
DECL|USDHC_DATA_BUFF_ACC_PORT_DATCONT|macro|USDHC_DATA_BUFF_ACC_PORT_DATCONT
DECL|USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_ENABLE|macro|USDHC_DLL_CTRL_DLL_CTRL_ENABLE
DECL|USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE|macro|USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE
DECL|USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT|macro|USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT
DECL|USDHC_DLL_CTRL_DLL_CTRL_RESET_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_RESET_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_RESET|macro|USDHC_DLL_CTRL_DLL_CTRL_RESET
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT|macro|USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT
DECL|USDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK|macro|USDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK
DECL|USDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT|macro|USDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT
DECL|USDHC_DLL_STATUS_DLL_STS_REF_LOCK|macro|USDHC_DLL_STATUS_DLL_STS_REF_LOCK
DECL|USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK|macro|USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK
DECL|USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT|macro|USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT
DECL|USDHC_DLL_STATUS_DLL_STS_REF_SEL|macro|USDHC_DLL_STATUS_DLL_STS_REF_SEL
DECL|USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK|macro|USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK
DECL|USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT|macro|USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT
DECL|USDHC_DLL_STATUS_DLL_STS_SLV_LOCK|macro|USDHC_DLL_STATUS_DLL_STS_SLV_LOCK
DECL|USDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK|macro|USDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK
DECL|USDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT|macro|USDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT
DECL|USDHC_DLL_STATUS_DLL_STS_SLV_SEL|macro|USDHC_DLL_STATUS_DLL_STS_SLV_SEL
DECL|USDHC_DS_ADDR_DS_ADDR_MASK|macro|USDHC_DS_ADDR_DS_ADDR_MASK
DECL|USDHC_DS_ADDR_DS_ADDR_SHIFT|macro|USDHC_DS_ADDR_DS_ADDR_SHIFT
DECL|USDHC_DS_ADDR_DS_ADDR|macro|USDHC_DS_ADDR_DS_ADDR
DECL|USDHC_FORCE_EVENT_FEVTAC12CE_MASK|macro|USDHC_FORCE_EVENT_FEVTAC12CE_MASK
DECL|USDHC_FORCE_EVENT_FEVTAC12CE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTAC12CE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTAC12CE|macro|USDHC_FORCE_EVENT_FEVTAC12CE
DECL|USDHC_FORCE_EVENT_FEVTAC12EBE_MASK|macro|USDHC_FORCE_EVENT_FEVTAC12EBE_MASK
DECL|USDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTAC12EBE|macro|USDHC_FORCE_EVENT_FEVTAC12EBE
DECL|USDHC_FORCE_EVENT_FEVTAC12E_MASK|macro|USDHC_FORCE_EVENT_FEVTAC12E_MASK
DECL|USDHC_FORCE_EVENT_FEVTAC12E_SHIFT|macro|USDHC_FORCE_EVENT_FEVTAC12E_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTAC12E|macro|USDHC_FORCE_EVENT_FEVTAC12E
DECL|USDHC_FORCE_EVENT_FEVTAC12IE_MASK|macro|USDHC_FORCE_EVENT_FEVTAC12IE_MASK
DECL|USDHC_FORCE_EVENT_FEVTAC12IE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTAC12IE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTAC12IE|macro|USDHC_FORCE_EVENT_FEVTAC12IE
DECL|USDHC_FORCE_EVENT_FEVTAC12NE_MASK|macro|USDHC_FORCE_EVENT_FEVTAC12NE_MASK
DECL|USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTAC12NE|macro|USDHC_FORCE_EVENT_FEVTAC12NE
DECL|USDHC_FORCE_EVENT_FEVTAC12TOE_MASK|macro|USDHC_FORCE_EVENT_FEVTAC12TOE_MASK
DECL|USDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTAC12TOE|macro|USDHC_FORCE_EVENT_FEVTAC12TOE
DECL|USDHC_FORCE_EVENT_FEVTCCE_MASK|macro|USDHC_FORCE_EVENT_FEVTCCE_MASK
DECL|USDHC_FORCE_EVENT_FEVTCCE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTCCE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTCCE|macro|USDHC_FORCE_EVENT_FEVTCCE
DECL|USDHC_FORCE_EVENT_FEVTCEBE_MASK|macro|USDHC_FORCE_EVENT_FEVTCEBE_MASK
DECL|USDHC_FORCE_EVENT_FEVTCEBE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTCEBE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTCEBE|macro|USDHC_FORCE_EVENT_FEVTCEBE
DECL|USDHC_FORCE_EVENT_FEVTCIE_MASK|macro|USDHC_FORCE_EVENT_FEVTCIE_MASK
DECL|USDHC_FORCE_EVENT_FEVTCIE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTCIE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTCIE|macro|USDHC_FORCE_EVENT_FEVTCIE
DECL|USDHC_FORCE_EVENT_FEVTCINT_MASK|macro|USDHC_FORCE_EVENT_FEVTCINT_MASK
DECL|USDHC_FORCE_EVENT_FEVTCINT_SHIFT|macro|USDHC_FORCE_EVENT_FEVTCINT_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTCINT|macro|USDHC_FORCE_EVENT_FEVTCINT
DECL|USDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK|macro|USDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK
DECL|USDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT|macro|USDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTCNIBAC12E|macro|USDHC_FORCE_EVENT_FEVTCNIBAC12E
DECL|USDHC_FORCE_EVENT_FEVTCTOE_MASK|macro|USDHC_FORCE_EVENT_FEVTCTOE_MASK
DECL|USDHC_FORCE_EVENT_FEVTCTOE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTCTOE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTCTOE|macro|USDHC_FORCE_EVENT_FEVTCTOE
DECL|USDHC_FORCE_EVENT_FEVTDCE_MASK|macro|USDHC_FORCE_EVENT_FEVTDCE_MASK
DECL|USDHC_FORCE_EVENT_FEVTDCE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTDCE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTDCE|macro|USDHC_FORCE_EVENT_FEVTDCE
DECL|USDHC_FORCE_EVENT_FEVTDEBE_MASK|macro|USDHC_FORCE_EVENT_FEVTDEBE_MASK
DECL|USDHC_FORCE_EVENT_FEVTDEBE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTDEBE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTDEBE|macro|USDHC_FORCE_EVENT_FEVTDEBE
DECL|USDHC_FORCE_EVENT_FEVTDMAE_MASK|macro|USDHC_FORCE_EVENT_FEVTDMAE_MASK
DECL|USDHC_FORCE_EVENT_FEVTDMAE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTDMAE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTDMAE|macro|USDHC_FORCE_EVENT_FEVTDMAE
DECL|USDHC_FORCE_EVENT_FEVTDTOE_MASK|macro|USDHC_FORCE_EVENT_FEVTDTOE_MASK
DECL|USDHC_FORCE_EVENT_FEVTDTOE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTDTOE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTDTOE|macro|USDHC_FORCE_EVENT_FEVTDTOE
DECL|USDHC_FORCE_EVENT_FEVTTNE_MASK|macro|USDHC_FORCE_EVENT_FEVTTNE_MASK
DECL|USDHC_FORCE_EVENT_FEVTTNE_SHIFT|macro|USDHC_FORCE_EVENT_FEVTTNE_SHIFT
DECL|USDHC_FORCE_EVENT_FEVTTNE|macro|USDHC_FORCE_EVENT_FEVTTNE
DECL|USDHC_HOST_CTRL_CAP_ADMAS_MASK|macro|USDHC_HOST_CTRL_CAP_ADMAS_MASK
DECL|USDHC_HOST_CTRL_CAP_ADMAS_SHIFT|macro|USDHC_HOST_CTRL_CAP_ADMAS_SHIFT
DECL|USDHC_HOST_CTRL_CAP_ADMAS|macro|USDHC_HOST_CTRL_CAP_ADMAS
DECL|USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK|macro|USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK
DECL|USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT|macro|USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT
DECL|USDHC_HOST_CTRL_CAP_DDR50_SUPPORT|macro|USDHC_HOST_CTRL_CAP_DDR50_SUPPORT
DECL|USDHC_HOST_CTRL_CAP_DMAS_MASK|macro|USDHC_HOST_CTRL_CAP_DMAS_MASK
DECL|USDHC_HOST_CTRL_CAP_DMAS_SHIFT|macro|USDHC_HOST_CTRL_CAP_DMAS_SHIFT
DECL|USDHC_HOST_CTRL_CAP_DMAS|macro|USDHC_HOST_CTRL_CAP_DMAS
DECL|USDHC_HOST_CTRL_CAP_HSS_MASK|macro|USDHC_HOST_CTRL_CAP_HSS_MASK
DECL|USDHC_HOST_CTRL_CAP_HSS_SHIFT|macro|USDHC_HOST_CTRL_CAP_HSS_SHIFT
DECL|USDHC_HOST_CTRL_CAP_HSS|macro|USDHC_HOST_CTRL_CAP_HSS
DECL|USDHC_HOST_CTRL_CAP_MBL_MASK|macro|USDHC_HOST_CTRL_CAP_MBL_MASK
DECL|USDHC_HOST_CTRL_CAP_MBL_SHIFT|macro|USDHC_HOST_CTRL_CAP_MBL_SHIFT
DECL|USDHC_HOST_CTRL_CAP_MBL|macro|USDHC_HOST_CTRL_CAP_MBL
DECL|USDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK|macro|USDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK
DECL|USDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT|macro|USDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT
DECL|USDHC_HOST_CTRL_CAP_RETUNING_MODE|macro|USDHC_HOST_CTRL_CAP_RETUNING_MODE
DECL|USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK|macro|USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK
DECL|USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT|macro|USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT
DECL|USDHC_HOST_CTRL_CAP_SDR104_SUPPORT|macro|USDHC_HOST_CTRL_CAP_SDR104_SUPPORT
DECL|USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK|macro|USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK
DECL|USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT|macro|USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT
DECL|USDHC_HOST_CTRL_CAP_SDR50_SUPPORT|macro|USDHC_HOST_CTRL_CAP_SDR50_SUPPORT
DECL|USDHC_HOST_CTRL_CAP_SRS_MASK|macro|USDHC_HOST_CTRL_CAP_SRS_MASK
DECL|USDHC_HOST_CTRL_CAP_SRS_SHIFT|macro|USDHC_HOST_CTRL_CAP_SRS_SHIFT
DECL|USDHC_HOST_CTRL_CAP_SRS|macro|USDHC_HOST_CTRL_CAP_SRS
DECL|USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK|macro|USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK
DECL|USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT|macro|USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT
DECL|USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING|macro|USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING
DECL|USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK|macro|USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK
DECL|USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT|macro|USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT
DECL|USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50|macro|USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50
DECL|USDHC_HOST_CTRL_CAP_VS18_MASK|macro|USDHC_HOST_CTRL_CAP_VS18_MASK
DECL|USDHC_HOST_CTRL_CAP_VS18_SHIFT|macro|USDHC_HOST_CTRL_CAP_VS18_SHIFT
DECL|USDHC_HOST_CTRL_CAP_VS18|macro|USDHC_HOST_CTRL_CAP_VS18
DECL|USDHC_HOST_CTRL_CAP_VS30_MASK|macro|USDHC_HOST_CTRL_CAP_VS30_MASK
DECL|USDHC_HOST_CTRL_CAP_VS30_SHIFT|macro|USDHC_HOST_CTRL_CAP_VS30_SHIFT
DECL|USDHC_HOST_CTRL_CAP_VS30|macro|USDHC_HOST_CTRL_CAP_VS30
DECL|USDHC_HOST_CTRL_CAP_VS33_MASK|macro|USDHC_HOST_CTRL_CAP_VS33_MASK
DECL|USDHC_HOST_CTRL_CAP_VS33_SHIFT|macro|USDHC_HOST_CTRL_CAP_VS33_SHIFT
DECL|USDHC_HOST_CTRL_CAP_VS33|macro|USDHC_HOST_CTRL_CAP_VS33
DECL|USDHC_INT_SIGNAL_EN_AC12EIEN_MASK|macro|USDHC_INT_SIGNAL_EN_AC12EIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_AC12EIEN|macro|USDHC_INT_SIGNAL_EN_AC12EIEN
DECL|USDHC_INT_SIGNAL_EN_BGEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_BGEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_BGEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_BGEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_BGEIEN|macro|USDHC_INT_SIGNAL_EN_BGEIEN
DECL|USDHC_INT_SIGNAL_EN_BRRIEN_MASK|macro|USDHC_INT_SIGNAL_EN_BRRIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_BRRIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_BRRIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_BRRIEN|macro|USDHC_INT_SIGNAL_EN_BRRIEN
DECL|USDHC_INT_SIGNAL_EN_BWRIEN_MASK|macro|USDHC_INT_SIGNAL_EN_BWRIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_BWRIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_BWRIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_BWRIEN|macro|USDHC_INT_SIGNAL_EN_BWRIEN
DECL|USDHC_INT_SIGNAL_EN_CCEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CCEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CCEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CCEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CCEIEN|macro|USDHC_INT_SIGNAL_EN_CCEIEN
DECL|USDHC_INT_SIGNAL_EN_CCIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CCIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CCIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CCIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CCIEN|macro|USDHC_INT_SIGNAL_EN_CCIEN
DECL|USDHC_INT_SIGNAL_EN_CEBEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CEBEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CEBEIEN|macro|USDHC_INT_SIGNAL_EN_CEBEIEN
DECL|USDHC_INT_SIGNAL_EN_CIEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CIEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CIEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CIEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CIEIEN|macro|USDHC_INT_SIGNAL_EN_CIEIEN
DECL|USDHC_INT_SIGNAL_EN_CINSIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CINSIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CINSIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CINSIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CINSIEN|macro|USDHC_INT_SIGNAL_EN_CINSIEN
DECL|USDHC_INT_SIGNAL_EN_CINTIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CINTIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CINTIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CINTIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CINTIEN|macro|USDHC_INT_SIGNAL_EN_CINTIEN
DECL|USDHC_INT_SIGNAL_EN_CRMIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CRMIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CRMIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CRMIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CRMIEN|macro|USDHC_INT_SIGNAL_EN_CRMIEN
DECL|USDHC_INT_SIGNAL_EN_CTOEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_CTOEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_CTOEIEN|macro|USDHC_INT_SIGNAL_EN_CTOEIEN
DECL|USDHC_INT_SIGNAL_EN_DCEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_DCEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_DCEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_DCEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_DCEIEN|macro|USDHC_INT_SIGNAL_EN_DCEIEN
DECL|USDHC_INT_SIGNAL_EN_DEBEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_DEBEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_DEBEIEN|macro|USDHC_INT_SIGNAL_EN_DEBEIEN
DECL|USDHC_INT_SIGNAL_EN_DINTIEN_MASK|macro|USDHC_INT_SIGNAL_EN_DINTIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_DINTIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_DINTIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_DINTIEN|macro|USDHC_INT_SIGNAL_EN_DINTIEN
DECL|USDHC_INT_SIGNAL_EN_DMAEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_DMAEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_DMAEIEN|macro|USDHC_INT_SIGNAL_EN_DMAEIEN
DECL|USDHC_INT_SIGNAL_EN_DTOEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_DTOEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_DTOEIEN|macro|USDHC_INT_SIGNAL_EN_DTOEIEN
DECL|USDHC_INT_SIGNAL_EN_RTEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_RTEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_RTEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_RTEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_RTEIEN|macro|USDHC_INT_SIGNAL_EN_RTEIEN
DECL|USDHC_INT_SIGNAL_EN_TCIEN_MASK|macro|USDHC_INT_SIGNAL_EN_TCIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_TCIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_TCIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_TCIEN|macro|USDHC_INT_SIGNAL_EN_TCIEN
DECL|USDHC_INT_SIGNAL_EN_TNEIEN_MASK|macro|USDHC_INT_SIGNAL_EN_TNEIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_TNEIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_TNEIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_TNEIEN|macro|USDHC_INT_SIGNAL_EN_TNEIEN
DECL|USDHC_INT_SIGNAL_EN_TPIEN_MASK|macro|USDHC_INT_SIGNAL_EN_TPIEN_MASK
DECL|USDHC_INT_SIGNAL_EN_TPIEN_SHIFT|macro|USDHC_INT_SIGNAL_EN_TPIEN_SHIFT
DECL|USDHC_INT_SIGNAL_EN_TPIEN|macro|USDHC_INT_SIGNAL_EN_TPIEN
DECL|USDHC_INT_STATUS_AC12E_MASK|macro|USDHC_INT_STATUS_AC12E_MASK
DECL|USDHC_INT_STATUS_AC12E_SHIFT|macro|USDHC_INT_STATUS_AC12E_SHIFT
DECL|USDHC_INT_STATUS_AC12E|macro|USDHC_INT_STATUS_AC12E
DECL|USDHC_INT_STATUS_BGE_MASK|macro|USDHC_INT_STATUS_BGE_MASK
DECL|USDHC_INT_STATUS_BGE_SHIFT|macro|USDHC_INT_STATUS_BGE_SHIFT
DECL|USDHC_INT_STATUS_BGE|macro|USDHC_INT_STATUS_BGE
DECL|USDHC_INT_STATUS_BRR_MASK|macro|USDHC_INT_STATUS_BRR_MASK
DECL|USDHC_INT_STATUS_BRR_SHIFT|macro|USDHC_INT_STATUS_BRR_SHIFT
DECL|USDHC_INT_STATUS_BRR|macro|USDHC_INT_STATUS_BRR
DECL|USDHC_INT_STATUS_BWR_MASK|macro|USDHC_INT_STATUS_BWR_MASK
DECL|USDHC_INT_STATUS_BWR_SHIFT|macro|USDHC_INT_STATUS_BWR_SHIFT
DECL|USDHC_INT_STATUS_BWR|macro|USDHC_INT_STATUS_BWR
DECL|USDHC_INT_STATUS_CCE_MASK|macro|USDHC_INT_STATUS_CCE_MASK
DECL|USDHC_INT_STATUS_CCE_SHIFT|macro|USDHC_INT_STATUS_CCE_SHIFT
DECL|USDHC_INT_STATUS_CCE|macro|USDHC_INT_STATUS_CCE
DECL|USDHC_INT_STATUS_CC_MASK|macro|USDHC_INT_STATUS_CC_MASK
DECL|USDHC_INT_STATUS_CC_SHIFT|macro|USDHC_INT_STATUS_CC_SHIFT
DECL|USDHC_INT_STATUS_CC|macro|USDHC_INT_STATUS_CC
DECL|USDHC_INT_STATUS_CEBE_MASK|macro|USDHC_INT_STATUS_CEBE_MASK
DECL|USDHC_INT_STATUS_CEBE_SHIFT|macro|USDHC_INT_STATUS_CEBE_SHIFT
DECL|USDHC_INT_STATUS_CEBE|macro|USDHC_INT_STATUS_CEBE
DECL|USDHC_INT_STATUS_CIE_MASK|macro|USDHC_INT_STATUS_CIE_MASK
DECL|USDHC_INT_STATUS_CIE_SHIFT|macro|USDHC_INT_STATUS_CIE_SHIFT
DECL|USDHC_INT_STATUS_CIE|macro|USDHC_INT_STATUS_CIE
DECL|USDHC_INT_STATUS_CINS_MASK|macro|USDHC_INT_STATUS_CINS_MASK
DECL|USDHC_INT_STATUS_CINS_SHIFT|macro|USDHC_INT_STATUS_CINS_SHIFT
DECL|USDHC_INT_STATUS_CINS|macro|USDHC_INT_STATUS_CINS
DECL|USDHC_INT_STATUS_CINT_MASK|macro|USDHC_INT_STATUS_CINT_MASK
DECL|USDHC_INT_STATUS_CINT_SHIFT|macro|USDHC_INT_STATUS_CINT_SHIFT
DECL|USDHC_INT_STATUS_CINT|macro|USDHC_INT_STATUS_CINT
DECL|USDHC_INT_STATUS_CRM_MASK|macro|USDHC_INT_STATUS_CRM_MASK
DECL|USDHC_INT_STATUS_CRM_SHIFT|macro|USDHC_INT_STATUS_CRM_SHIFT
DECL|USDHC_INT_STATUS_CRM|macro|USDHC_INT_STATUS_CRM
DECL|USDHC_INT_STATUS_CTOE_MASK|macro|USDHC_INT_STATUS_CTOE_MASK
DECL|USDHC_INT_STATUS_CTOE_SHIFT|macro|USDHC_INT_STATUS_CTOE_SHIFT
DECL|USDHC_INT_STATUS_CTOE|macro|USDHC_INT_STATUS_CTOE
DECL|USDHC_INT_STATUS_DCE_MASK|macro|USDHC_INT_STATUS_DCE_MASK
DECL|USDHC_INT_STATUS_DCE_SHIFT|macro|USDHC_INT_STATUS_DCE_SHIFT
DECL|USDHC_INT_STATUS_DCE|macro|USDHC_INT_STATUS_DCE
DECL|USDHC_INT_STATUS_DEBE_MASK|macro|USDHC_INT_STATUS_DEBE_MASK
DECL|USDHC_INT_STATUS_DEBE_SHIFT|macro|USDHC_INT_STATUS_DEBE_SHIFT
DECL|USDHC_INT_STATUS_DEBE|macro|USDHC_INT_STATUS_DEBE
DECL|USDHC_INT_STATUS_DINT_MASK|macro|USDHC_INT_STATUS_DINT_MASK
DECL|USDHC_INT_STATUS_DINT_SHIFT|macro|USDHC_INT_STATUS_DINT_SHIFT
DECL|USDHC_INT_STATUS_DINT|macro|USDHC_INT_STATUS_DINT
DECL|USDHC_INT_STATUS_DMAE_MASK|macro|USDHC_INT_STATUS_DMAE_MASK
DECL|USDHC_INT_STATUS_DMAE_SHIFT|macro|USDHC_INT_STATUS_DMAE_SHIFT
DECL|USDHC_INT_STATUS_DMAE|macro|USDHC_INT_STATUS_DMAE
DECL|USDHC_INT_STATUS_DTOE_MASK|macro|USDHC_INT_STATUS_DTOE_MASK
DECL|USDHC_INT_STATUS_DTOE_SHIFT|macro|USDHC_INT_STATUS_DTOE_SHIFT
DECL|USDHC_INT_STATUS_DTOE|macro|USDHC_INT_STATUS_DTOE
DECL|USDHC_INT_STATUS_EN_AC12ESEN_MASK|macro|USDHC_INT_STATUS_EN_AC12ESEN_MASK
DECL|USDHC_INT_STATUS_EN_AC12ESEN_SHIFT|macro|USDHC_INT_STATUS_EN_AC12ESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_AC12ESEN|macro|USDHC_INT_STATUS_EN_AC12ESEN
DECL|USDHC_INT_STATUS_EN_BGESEN_MASK|macro|USDHC_INT_STATUS_EN_BGESEN_MASK
DECL|USDHC_INT_STATUS_EN_BGESEN_SHIFT|macro|USDHC_INT_STATUS_EN_BGESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_BGESEN|macro|USDHC_INT_STATUS_EN_BGESEN
DECL|USDHC_INT_STATUS_EN_BRRSEN_MASK|macro|USDHC_INT_STATUS_EN_BRRSEN_MASK
DECL|USDHC_INT_STATUS_EN_BRRSEN_SHIFT|macro|USDHC_INT_STATUS_EN_BRRSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_BRRSEN|macro|USDHC_INT_STATUS_EN_BRRSEN
DECL|USDHC_INT_STATUS_EN_BWRSEN_MASK|macro|USDHC_INT_STATUS_EN_BWRSEN_MASK
DECL|USDHC_INT_STATUS_EN_BWRSEN_SHIFT|macro|USDHC_INT_STATUS_EN_BWRSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_BWRSEN|macro|USDHC_INT_STATUS_EN_BWRSEN
DECL|USDHC_INT_STATUS_EN_CCESEN_MASK|macro|USDHC_INT_STATUS_EN_CCESEN_MASK
DECL|USDHC_INT_STATUS_EN_CCESEN_SHIFT|macro|USDHC_INT_STATUS_EN_CCESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CCESEN|macro|USDHC_INT_STATUS_EN_CCESEN
DECL|USDHC_INT_STATUS_EN_CCSEN_MASK|macro|USDHC_INT_STATUS_EN_CCSEN_MASK
DECL|USDHC_INT_STATUS_EN_CCSEN_SHIFT|macro|USDHC_INT_STATUS_EN_CCSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CCSEN|macro|USDHC_INT_STATUS_EN_CCSEN
DECL|USDHC_INT_STATUS_EN_CEBESEN_MASK|macro|USDHC_INT_STATUS_EN_CEBESEN_MASK
DECL|USDHC_INT_STATUS_EN_CEBESEN_SHIFT|macro|USDHC_INT_STATUS_EN_CEBESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CEBESEN|macro|USDHC_INT_STATUS_EN_CEBESEN
DECL|USDHC_INT_STATUS_EN_CIESEN_MASK|macro|USDHC_INT_STATUS_EN_CIESEN_MASK
DECL|USDHC_INT_STATUS_EN_CIESEN_SHIFT|macro|USDHC_INT_STATUS_EN_CIESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CIESEN|macro|USDHC_INT_STATUS_EN_CIESEN
DECL|USDHC_INT_STATUS_EN_CINSSEN_MASK|macro|USDHC_INT_STATUS_EN_CINSSEN_MASK
DECL|USDHC_INT_STATUS_EN_CINSSEN_SHIFT|macro|USDHC_INT_STATUS_EN_CINSSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CINSSEN|macro|USDHC_INT_STATUS_EN_CINSSEN
DECL|USDHC_INT_STATUS_EN_CINTSEN_MASK|macro|USDHC_INT_STATUS_EN_CINTSEN_MASK
DECL|USDHC_INT_STATUS_EN_CINTSEN_SHIFT|macro|USDHC_INT_STATUS_EN_CINTSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CINTSEN|macro|USDHC_INT_STATUS_EN_CINTSEN
DECL|USDHC_INT_STATUS_EN_CRMSEN_MASK|macro|USDHC_INT_STATUS_EN_CRMSEN_MASK
DECL|USDHC_INT_STATUS_EN_CRMSEN_SHIFT|macro|USDHC_INT_STATUS_EN_CRMSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CRMSEN|macro|USDHC_INT_STATUS_EN_CRMSEN
DECL|USDHC_INT_STATUS_EN_CTOESEN_MASK|macro|USDHC_INT_STATUS_EN_CTOESEN_MASK
DECL|USDHC_INT_STATUS_EN_CTOESEN_SHIFT|macro|USDHC_INT_STATUS_EN_CTOESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_CTOESEN|macro|USDHC_INT_STATUS_EN_CTOESEN
DECL|USDHC_INT_STATUS_EN_DCESEN_MASK|macro|USDHC_INT_STATUS_EN_DCESEN_MASK
DECL|USDHC_INT_STATUS_EN_DCESEN_SHIFT|macro|USDHC_INT_STATUS_EN_DCESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_DCESEN|macro|USDHC_INT_STATUS_EN_DCESEN
DECL|USDHC_INT_STATUS_EN_DEBESEN_MASK|macro|USDHC_INT_STATUS_EN_DEBESEN_MASK
DECL|USDHC_INT_STATUS_EN_DEBESEN_SHIFT|macro|USDHC_INT_STATUS_EN_DEBESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_DEBESEN|macro|USDHC_INT_STATUS_EN_DEBESEN
DECL|USDHC_INT_STATUS_EN_DINTSEN_MASK|macro|USDHC_INT_STATUS_EN_DINTSEN_MASK
DECL|USDHC_INT_STATUS_EN_DINTSEN_SHIFT|macro|USDHC_INT_STATUS_EN_DINTSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_DINTSEN|macro|USDHC_INT_STATUS_EN_DINTSEN
DECL|USDHC_INT_STATUS_EN_DMAESEN_MASK|macro|USDHC_INT_STATUS_EN_DMAESEN_MASK
DECL|USDHC_INT_STATUS_EN_DMAESEN_SHIFT|macro|USDHC_INT_STATUS_EN_DMAESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_DMAESEN|macro|USDHC_INT_STATUS_EN_DMAESEN
DECL|USDHC_INT_STATUS_EN_DTOESEN_MASK|macro|USDHC_INT_STATUS_EN_DTOESEN_MASK
DECL|USDHC_INT_STATUS_EN_DTOESEN_SHIFT|macro|USDHC_INT_STATUS_EN_DTOESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_DTOESEN|macro|USDHC_INT_STATUS_EN_DTOESEN
DECL|USDHC_INT_STATUS_EN_RTESEN_MASK|macro|USDHC_INT_STATUS_EN_RTESEN_MASK
DECL|USDHC_INT_STATUS_EN_RTESEN_SHIFT|macro|USDHC_INT_STATUS_EN_RTESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_RTESEN|macro|USDHC_INT_STATUS_EN_RTESEN
DECL|USDHC_INT_STATUS_EN_TCSEN_MASK|macro|USDHC_INT_STATUS_EN_TCSEN_MASK
DECL|USDHC_INT_STATUS_EN_TCSEN_SHIFT|macro|USDHC_INT_STATUS_EN_TCSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_TCSEN|macro|USDHC_INT_STATUS_EN_TCSEN
DECL|USDHC_INT_STATUS_EN_TNESEN_MASK|macro|USDHC_INT_STATUS_EN_TNESEN_MASK
DECL|USDHC_INT_STATUS_EN_TNESEN_SHIFT|macro|USDHC_INT_STATUS_EN_TNESEN_SHIFT
DECL|USDHC_INT_STATUS_EN_TNESEN|macro|USDHC_INT_STATUS_EN_TNESEN
DECL|USDHC_INT_STATUS_EN_TPSEN_MASK|macro|USDHC_INT_STATUS_EN_TPSEN_MASK
DECL|USDHC_INT_STATUS_EN_TPSEN_SHIFT|macro|USDHC_INT_STATUS_EN_TPSEN_SHIFT
DECL|USDHC_INT_STATUS_EN_TPSEN|macro|USDHC_INT_STATUS_EN_TPSEN
DECL|USDHC_INT_STATUS_RTE_MASK|macro|USDHC_INT_STATUS_RTE_MASK
DECL|USDHC_INT_STATUS_RTE_SHIFT|macro|USDHC_INT_STATUS_RTE_SHIFT
DECL|USDHC_INT_STATUS_RTE|macro|USDHC_INT_STATUS_RTE
DECL|USDHC_INT_STATUS_TC_MASK|macro|USDHC_INT_STATUS_TC_MASK
DECL|USDHC_INT_STATUS_TC_SHIFT|macro|USDHC_INT_STATUS_TC_SHIFT
DECL|USDHC_INT_STATUS_TC|macro|USDHC_INT_STATUS_TC
DECL|USDHC_INT_STATUS_TNE_MASK|macro|USDHC_INT_STATUS_TNE_MASK
DECL|USDHC_INT_STATUS_TNE_SHIFT|macro|USDHC_INT_STATUS_TNE_SHIFT
DECL|USDHC_INT_STATUS_TNE|macro|USDHC_INT_STATUS_TNE
DECL|USDHC_INT_STATUS_TP_MASK|macro|USDHC_INT_STATUS_TP_MASK
DECL|USDHC_INT_STATUS_TP_SHIFT|macro|USDHC_INT_STATUS_TP_SHIFT
DECL|USDHC_INT_STATUS_TP|macro|USDHC_INT_STATUS_TP
DECL|USDHC_IRQS|macro|USDHC_IRQS
DECL|USDHC_MIX_CTRL_AC12EN_MASK|macro|USDHC_MIX_CTRL_AC12EN_MASK
DECL|USDHC_MIX_CTRL_AC12EN_SHIFT|macro|USDHC_MIX_CTRL_AC12EN_SHIFT
DECL|USDHC_MIX_CTRL_AC12EN|macro|USDHC_MIX_CTRL_AC12EN
DECL|USDHC_MIX_CTRL_AC23EN_MASK|macro|USDHC_MIX_CTRL_AC23EN_MASK
DECL|USDHC_MIX_CTRL_AC23EN_SHIFT|macro|USDHC_MIX_CTRL_AC23EN_SHIFT
DECL|USDHC_MIX_CTRL_AC23EN|macro|USDHC_MIX_CTRL_AC23EN
DECL|USDHC_MIX_CTRL_AUTO_TUNE_EN_MASK|macro|USDHC_MIX_CTRL_AUTO_TUNE_EN_MASK
DECL|USDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT|macro|USDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT
DECL|USDHC_MIX_CTRL_AUTO_TUNE_EN|macro|USDHC_MIX_CTRL_AUTO_TUNE_EN
DECL|USDHC_MIX_CTRL_BCEN_MASK|macro|USDHC_MIX_CTRL_BCEN_MASK
DECL|USDHC_MIX_CTRL_BCEN_SHIFT|macro|USDHC_MIX_CTRL_BCEN_SHIFT
DECL|USDHC_MIX_CTRL_BCEN|macro|USDHC_MIX_CTRL_BCEN
DECL|USDHC_MIX_CTRL_DDR_EN_MASK|macro|USDHC_MIX_CTRL_DDR_EN_MASK
DECL|USDHC_MIX_CTRL_DDR_EN_SHIFT|macro|USDHC_MIX_CTRL_DDR_EN_SHIFT
DECL|USDHC_MIX_CTRL_DDR_EN|macro|USDHC_MIX_CTRL_DDR_EN
DECL|USDHC_MIX_CTRL_DMAEN_MASK|macro|USDHC_MIX_CTRL_DMAEN_MASK
DECL|USDHC_MIX_CTRL_DMAEN_SHIFT|macro|USDHC_MIX_CTRL_DMAEN_SHIFT
DECL|USDHC_MIX_CTRL_DMAEN|macro|USDHC_MIX_CTRL_DMAEN
DECL|USDHC_MIX_CTRL_DTDSEL_MASK|macro|USDHC_MIX_CTRL_DTDSEL_MASK
DECL|USDHC_MIX_CTRL_DTDSEL_SHIFT|macro|USDHC_MIX_CTRL_DTDSEL_SHIFT
DECL|USDHC_MIX_CTRL_DTDSEL|macro|USDHC_MIX_CTRL_DTDSEL
DECL|USDHC_MIX_CTRL_EXE_TUNE_MASK|macro|USDHC_MIX_CTRL_EXE_TUNE_MASK
DECL|USDHC_MIX_CTRL_EXE_TUNE_SHIFT|macro|USDHC_MIX_CTRL_EXE_TUNE_SHIFT
DECL|USDHC_MIX_CTRL_EXE_TUNE|macro|USDHC_MIX_CTRL_EXE_TUNE
DECL|USDHC_MIX_CTRL_FBCLK_SEL_MASK|macro|USDHC_MIX_CTRL_FBCLK_SEL_MASK
DECL|USDHC_MIX_CTRL_FBCLK_SEL_SHIFT|macro|USDHC_MIX_CTRL_FBCLK_SEL_SHIFT
DECL|USDHC_MIX_CTRL_FBCLK_SEL|macro|USDHC_MIX_CTRL_FBCLK_SEL
DECL|USDHC_MIX_CTRL_MSBSEL_MASK|macro|USDHC_MIX_CTRL_MSBSEL_MASK
DECL|USDHC_MIX_CTRL_MSBSEL_SHIFT|macro|USDHC_MIX_CTRL_MSBSEL_SHIFT
DECL|USDHC_MIX_CTRL_MSBSEL|macro|USDHC_MIX_CTRL_MSBSEL
DECL|USDHC_MIX_CTRL_NIBBLE_POS_MASK|macro|USDHC_MIX_CTRL_NIBBLE_POS_MASK
DECL|USDHC_MIX_CTRL_NIBBLE_POS_SHIFT|macro|USDHC_MIX_CTRL_NIBBLE_POS_SHIFT
DECL|USDHC_MIX_CTRL_NIBBLE_POS|macro|USDHC_MIX_CTRL_NIBBLE_POS
DECL|USDHC_MIX_CTRL_SMP_CLK_SEL_MASK|macro|USDHC_MIX_CTRL_SMP_CLK_SEL_MASK
DECL|USDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT|macro|USDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT
DECL|USDHC_MIX_CTRL_SMP_CLK_SEL|macro|USDHC_MIX_CTRL_SMP_CLK_SEL
DECL|USDHC_MMC_BOOT_AUTO_SABG_EN_MASK|macro|USDHC_MMC_BOOT_AUTO_SABG_EN_MASK
DECL|USDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT|macro|USDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT
DECL|USDHC_MMC_BOOT_AUTO_SABG_EN|macro|USDHC_MMC_BOOT_AUTO_SABG_EN
DECL|USDHC_MMC_BOOT_BOOT_ACK_MASK|macro|USDHC_MMC_BOOT_BOOT_ACK_MASK
DECL|USDHC_MMC_BOOT_BOOT_ACK_SHIFT|macro|USDHC_MMC_BOOT_BOOT_ACK_SHIFT
DECL|USDHC_MMC_BOOT_BOOT_ACK|macro|USDHC_MMC_BOOT_BOOT_ACK
DECL|USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK|macro|USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK
DECL|USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT|macro|USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT
DECL|USDHC_MMC_BOOT_BOOT_BLK_CNT|macro|USDHC_MMC_BOOT_BOOT_BLK_CNT
DECL|USDHC_MMC_BOOT_BOOT_EN_MASK|macro|USDHC_MMC_BOOT_BOOT_EN_MASK
DECL|USDHC_MMC_BOOT_BOOT_EN_SHIFT|macro|USDHC_MMC_BOOT_BOOT_EN_SHIFT
DECL|USDHC_MMC_BOOT_BOOT_EN|macro|USDHC_MMC_BOOT_BOOT_EN
DECL|USDHC_MMC_BOOT_BOOT_MODE_MASK|macro|USDHC_MMC_BOOT_BOOT_MODE_MASK
DECL|USDHC_MMC_BOOT_BOOT_MODE_SHIFT|macro|USDHC_MMC_BOOT_BOOT_MODE_SHIFT
DECL|USDHC_MMC_BOOT_BOOT_MODE|macro|USDHC_MMC_BOOT_BOOT_MODE
DECL|USDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK|macro|USDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK
DECL|USDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT|macro|USDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT
DECL|USDHC_MMC_BOOT_DISABLE_TIME_OUT|macro|USDHC_MMC_BOOT_DISABLE_TIME_OUT
DECL|USDHC_MMC_BOOT_DTOCV_ACK_MASK|macro|USDHC_MMC_BOOT_DTOCV_ACK_MASK
DECL|USDHC_MMC_BOOT_DTOCV_ACK_SHIFT|macro|USDHC_MMC_BOOT_DTOCV_ACK_SHIFT
DECL|USDHC_MMC_BOOT_DTOCV_ACK|macro|USDHC_MMC_BOOT_DTOCV_ACK
DECL|USDHC_PRES_STATE_BREN_MASK|macro|USDHC_PRES_STATE_BREN_MASK
DECL|USDHC_PRES_STATE_BREN_SHIFT|macro|USDHC_PRES_STATE_BREN_SHIFT
DECL|USDHC_PRES_STATE_BREN|macro|USDHC_PRES_STATE_BREN
DECL|USDHC_PRES_STATE_BWEN_MASK|macro|USDHC_PRES_STATE_BWEN_MASK
DECL|USDHC_PRES_STATE_BWEN_SHIFT|macro|USDHC_PRES_STATE_BWEN_SHIFT
DECL|USDHC_PRES_STATE_BWEN|macro|USDHC_PRES_STATE_BWEN
DECL|USDHC_PRES_STATE_CDIHB_MASK|macro|USDHC_PRES_STATE_CDIHB_MASK
DECL|USDHC_PRES_STATE_CDIHB_SHIFT|macro|USDHC_PRES_STATE_CDIHB_SHIFT
DECL|USDHC_PRES_STATE_CDIHB|macro|USDHC_PRES_STATE_CDIHB
DECL|USDHC_PRES_STATE_CDPL_MASK|macro|USDHC_PRES_STATE_CDPL_MASK
DECL|USDHC_PRES_STATE_CDPL_SHIFT|macro|USDHC_PRES_STATE_CDPL_SHIFT
DECL|USDHC_PRES_STATE_CDPL|macro|USDHC_PRES_STATE_CDPL
DECL|USDHC_PRES_STATE_CIHB_MASK|macro|USDHC_PRES_STATE_CIHB_MASK
DECL|USDHC_PRES_STATE_CIHB_SHIFT|macro|USDHC_PRES_STATE_CIHB_SHIFT
DECL|USDHC_PRES_STATE_CIHB|macro|USDHC_PRES_STATE_CIHB
DECL|USDHC_PRES_STATE_CINST_MASK|macro|USDHC_PRES_STATE_CINST_MASK
DECL|USDHC_PRES_STATE_CINST_SHIFT|macro|USDHC_PRES_STATE_CINST_SHIFT
DECL|USDHC_PRES_STATE_CINST|macro|USDHC_PRES_STATE_CINST
DECL|USDHC_PRES_STATE_CLSL_MASK|macro|USDHC_PRES_STATE_CLSL_MASK
DECL|USDHC_PRES_STATE_CLSL_SHIFT|macro|USDHC_PRES_STATE_CLSL_SHIFT
DECL|USDHC_PRES_STATE_CLSL|macro|USDHC_PRES_STATE_CLSL
DECL|USDHC_PRES_STATE_DLA_MASK|macro|USDHC_PRES_STATE_DLA_MASK
DECL|USDHC_PRES_STATE_DLA_SHIFT|macro|USDHC_PRES_STATE_DLA_SHIFT
DECL|USDHC_PRES_STATE_DLA|macro|USDHC_PRES_STATE_DLA
DECL|USDHC_PRES_STATE_DLSL_MASK|macro|USDHC_PRES_STATE_DLSL_MASK
DECL|USDHC_PRES_STATE_DLSL_SHIFT|macro|USDHC_PRES_STATE_DLSL_SHIFT
DECL|USDHC_PRES_STATE_DLSL|macro|USDHC_PRES_STATE_DLSL
DECL|USDHC_PRES_STATE_HCKOFF_MASK|macro|USDHC_PRES_STATE_HCKOFF_MASK
DECL|USDHC_PRES_STATE_HCKOFF_SHIFT|macro|USDHC_PRES_STATE_HCKOFF_SHIFT
DECL|USDHC_PRES_STATE_HCKOFF|macro|USDHC_PRES_STATE_HCKOFF
DECL|USDHC_PRES_STATE_IPGOFF_MASK|macro|USDHC_PRES_STATE_IPGOFF_MASK
DECL|USDHC_PRES_STATE_IPGOFF_SHIFT|macro|USDHC_PRES_STATE_IPGOFF_SHIFT
DECL|USDHC_PRES_STATE_IPGOFF|macro|USDHC_PRES_STATE_IPGOFF
DECL|USDHC_PRES_STATE_PEROFF_MASK|macro|USDHC_PRES_STATE_PEROFF_MASK
DECL|USDHC_PRES_STATE_PEROFF_SHIFT|macro|USDHC_PRES_STATE_PEROFF_SHIFT
DECL|USDHC_PRES_STATE_PEROFF|macro|USDHC_PRES_STATE_PEROFF
DECL|USDHC_PRES_STATE_RTA_MASK|macro|USDHC_PRES_STATE_RTA_MASK
DECL|USDHC_PRES_STATE_RTA_SHIFT|macro|USDHC_PRES_STATE_RTA_SHIFT
DECL|USDHC_PRES_STATE_RTA|macro|USDHC_PRES_STATE_RTA
DECL|USDHC_PRES_STATE_RTR_MASK|macro|USDHC_PRES_STATE_RTR_MASK
DECL|USDHC_PRES_STATE_RTR_SHIFT|macro|USDHC_PRES_STATE_RTR_SHIFT
DECL|USDHC_PRES_STATE_RTR|macro|USDHC_PRES_STATE_RTR
DECL|USDHC_PRES_STATE_SDOFF_MASK|macro|USDHC_PRES_STATE_SDOFF_MASK
DECL|USDHC_PRES_STATE_SDOFF_SHIFT|macro|USDHC_PRES_STATE_SDOFF_SHIFT
DECL|USDHC_PRES_STATE_SDOFF|macro|USDHC_PRES_STATE_SDOFF
DECL|USDHC_PRES_STATE_SDSTB_MASK|macro|USDHC_PRES_STATE_SDSTB_MASK
DECL|USDHC_PRES_STATE_SDSTB_SHIFT|macro|USDHC_PRES_STATE_SDSTB_SHIFT
DECL|USDHC_PRES_STATE_SDSTB|macro|USDHC_PRES_STATE_SDSTB
DECL|USDHC_PRES_STATE_TSCD_MASK|macro|USDHC_PRES_STATE_TSCD_MASK
DECL|USDHC_PRES_STATE_TSCD_SHIFT|macro|USDHC_PRES_STATE_TSCD_SHIFT
DECL|USDHC_PRES_STATE_TSCD|macro|USDHC_PRES_STATE_TSCD
DECL|USDHC_PRES_STATE_WPSPL_MASK|macro|USDHC_PRES_STATE_WPSPL_MASK
DECL|USDHC_PRES_STATE_WPSPL_SHIFT|macro|USDHC_PRES_STATE_WPSPL_SHIFT
DECL|USDHC_PRES_STATE_WPSPL|macro|USDHC_PRES_STATE_WPSPL
DECL|USDHC_PRES_STATE_WTA_MASK|macro|USDHC_PRES_STATE_WTA_MASK
DECL|USDHC_PRES_STATE_WTA_SHIFT|macro|USDHC_PRES_STATE_WTA_SHIFT
DECL|USDHC_PRES_STATE_WTA|macro|USDHC_PRES_STATE_WTA
DECL|USDHC_PROT_CTRL_BURST_LEN_EN_MASK|macro|USDHC_PROT_CTRL_BURST_LEN_EN_MASK
DECL|USDHC_PROT_CTRL_BURST_LEN_EN_SHIFT|macro|USDHC_PROT_CTRL_BURST_LEN_EN_SHIFT
DECL|USDHC_PROT_CTRL_BURST_LEN_EN|macro|USDHC_PROT_CTRL_BURST_LEN_EN
DECL|USDHC_PROT_CTRL_CDSS_MASK|macro|USDHC_PROT_CTRL_CDSS_MASK
DECL|USDHC_PROT_CTRL_CDSS_SHIFT|macro|USDHC_PROT_CTRL_CDSS_SHIFT
DECL|USDHC_PROT_CTRL_CDSS|macro|USDHC_PROT_CTRL_CDSS
DECL|USDHC_PROT_CTRL_CDTL_MASK|macro|USDHC_PROT_CTRL_CDTL_MASK
DECL|USDHC_PROT_CTRL_CDTL_SHIFT|macro|USDHC_PROT_CTRL_CDTL_SHIFT
DECL|USDHC_PROT_CTRL_CDTL|macro|USDHC_PROT_CTRL_CDTL
DECL|USDHC_PROT_CTRL_CREQ_MASK|macro|USDHC_PROT_CTRL_CREQ_MASK
DECL|USDHC_PROT_CTRL_CREQ_SHIFT|macro|USDHC_PROT_CTRL_CREQ_SHIFT
DECL|USDHC_PROT_CTRL_CREQ|macro|USDHC_PROT_CTRL_CREQ
DECL|USDHC_PROT_CTRL_D3CD_MASK|macro|USDHC_PROT_CTRL_D3CD_MASK
DECL|USDHC_PROT_CTRL_D3CD_SHIFT|macro|USDHC_PROT_CTRL_D3CD_SHIFT
DECL|USDHC_PROT_CTRL_D3CD|macro|USDHC_PROT_CTRL_D3CD
DECL|USDHC_PROT_CTRL_DMASEL_MASK|macro|USDHC_PROT_CTRL_DMASEL_MASK
DECL|USDHC_PROT_CTRL_DMASEL_SHIFT|macro|USDHC_PROT_CTRL_DMASEL_SHIFT
DECL|USDHC_PROT_CTRL_DMASEL|macro|USDHC_PROT_CTRL_DMASEL
DECL|USDHC_PROT_CTRL_DTW_MASK|macro|USDHC_PROT_CTRL_DTW_MASK
DECL|USDHC_PROT_CTRL_DTW_SHIFT|macro|USDHC_PROT_CTRL_DTW_SHIFT
DECL|USDHC_PROT_CTRL_DTW|macro|USDHC_PROT_CTRL_DTW
DECL|USDHC_PROT_CTRL_EMODE_MASK|macro|USDHC_PROT_CTRL_EMODE_MASK
DECL|USDHC_PROT_CTRL_EMODE_SHIFT|macro|USDHC_PROT_CTRL_EMODE_SHIFT
DECL|USDHC_PROT_CTRL_EMODE|macro|USDHC_PROT_CTRL_EMODE
DECL|USDHC_PROT_CTRL_IABG_MASK|macro|USDHC_PROT_CTRL_IABG_MASK
DECL|USDHC_PROT_CTRL_IABG_SHIFT|macro|USDHC_PROT_CTRL_IABG_SHIFT
DECL|USDHC_PROT_CTRL_IABG|macro|USDHC_PROT_CTRL_IABG
DECL|USDHC_PROT_CTRL_LCTL_MASK|macro|USDHC_PROT_CTRL_LCTL_MASK
DECL|USDHC_PROT_CTRL_LCTL_SHIFT|macro|USDHC_PROT_CTRL_LCTL_SHIFT
DECL|USDHC_PROT_CTRL_LCTL|macro|USDHC_PROT_CTRL_LCTL
DECL|USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK|macro|USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK
DECL|USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT|macro|USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT
DECL|USDHC_PROT_CTRL_NON_EXACT_BLK_RD|macro|USDHC_PROT_CTRL_NON_EXACT_BLK_RD
DECL|USDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK|macro|USDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK
DECL|USDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT|macro|USDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT
DECL|USDHC_PROT_CTRL_RD_DONE_NO_8CLK|macro|USDHC_PROT_CTRL_RD_DONE_NO_8CLK
DECL|USDHC_PROT_CTRL_RWCTL_MASK|macro|USDHC_PROT_CTRL_RWCTL_MASK
DECL|USDHC_PROT_CTRL_RWCTL_SHIFT|macro|USDHC_PROT_CTRL_RWCTL_SHIFT
DECL|USDHC_PROT_CTRL_RWCTL|macro|USDHC_PROT_CTRL_RWCTL
DECL|USDHC_PROT_CTRL_SABGREQ_MASK|macro|USDHC_PROT_CTRL_SABGREQ_MASK
DECL|USDHC_PROT_CTRL_SABGREQ_SHIFT|macro|USDHC_PROT_CTRL_SABGREQ_SHIFT
DECL|USDHC_PROT_CTRL_SABGREQ|macro|USDHC_PROT_CTRL_SABGREQ
DECL|USDHC_PROT_CTRL_WECINS_MASK|macro|USDHC_PROT_CTRL_WECINS_MASK
DECL|USDHC_PROT_CTRL_WECINS_SHIFT|macro|USDHC_PROT_CTRL_WECINS_SHIFT
DECL|USDHC_PROT_CTRL_WECINS|macro|USDHC_PROT_CTRL_WECINS
DECL|USDHC_PROT_CTRL_WECINT_MASK|macro|USDHC_PROT_CTRL_WECINT_MASK
DECL|USDHC_PROT_CTRL_WECINT_SHIFT|macro|USDHC_PROT_CTRL_WECINT_SHIFT
DECL|USDHC_PROT_CTRL_WECINT|macro|USDHC_PROT_CTRL_WECINT
DECL|USDHC_PROT_CTRL_WECRM_MASK|macro|USDHC_PROT_CTRL_WECRM_MASK
DECL|USDHC_PROT_CTRL_WECRM_SHIFT|macro|USDHC_PROT_CTRL_WECRM_SHIFT
DECL|USDHC_PROT_CTRL_WECRM|macro|USDHC_PROT_CTRL_WECRM
DECL|USDHC_SYS_CTRL_DTOCV_MASK|macro|USDHC_SYS_CTRL_DTOCV_MASK
DECL|USDHC_SYS_CTRL_DTOCV_SHIFT|macro|USDHC_SYS_CTRL_DTOCV_SHIFT
DECL|USDHC_SYS_CTRL_DTOCV|macro|USDHC_SYS_CTRL_DTOCV
DECL|USDHC_SYS_CTRL_DVS_MASK|macro|USDHC_SYS_CTRL_DVS_MASK
DECL|USDHC_SYS_CTRL_DVS_SHIFT|macro|USDHC_SYS_CTRL_DVS_SHIFT
DECL|USDHC_SYS_CTRL_DVS|macro|USDHC_SYS_CTRL_DVS
DECL|USDHC_SYS_CTRL_INITA_MASK|macro|USDHC_SYS_CTRL_INITA_MASK
DECL|USDHC_SYS_CTRL_INITA_SHIFT|macro|USDHC_SYS_CTRL_INITA_SHIFT
DECL|USDHC_SYS_CTRL_INITA|macro|USDHC_SYS_CTRL_INITA
DECL|USDHC_SYS_CTRL_IPP_RST_N_MASK|macro|USDHC_SYS_CTRL_IPP_RST_N_MASK
DECL|USDHC_SYS_CTRL_IPP_RST_N_SHIFT|macro|USDHC_SYS_CTRL_IPP_RST_N_SHIFT
DECL|USDHC_SYS_CTRL_IPP_RST_N|macro|USDHC_SYS_CTRL_IPP_RST_N
DECL|USDHC_SYS_CTRL_RSTA_MASK|macro|USDHC_SYS_CTRL_RSTA_MASK
DECL|USDHC_SYS_CTRL_RSTA_SHIFT|macro|USDHC_SYS_CTRL_RSTA_SHIFT
DECL|USDHC_SYS_CTRL_RSTA|macro|USDHC_SYS_CTRL_RSTA
DECL|USDHC_SYS_CTRL_RSTC_MASK|macro|USDHC_SYS_CTRL_RSTC_MASK
DECL|USDHC_SYS_CTRL_RSTC_SHIFT|macro|USDHC_SYS_CTRL_RSTC_SHIFT
DECL|USDHC_SYS_CTRL_RSTC|macro|USDHC_SYS_CTRL_RSTC
DECL|USDHC_SYS_CTRL_RSTD_MASK|macro|USDHC_SYS_CTRL_RSTD_MASK
DECL|USDHC_SYS_CTRL_RSTD_SHIFT|macro|USDHC_SYS_CTRL_RSTD_SHIFT
DECL|USDHC_SYS_CTRL_RSTD|macro|USDHC_SYS_CTRL_RSTD
DECL|USDHC_SYS_CTRL_RSTT_MASK|macro|USDHC_SYS_CTRL_RSTT_MASK
DECL|USDHC_SYS_CTRL_RSTT_SHIFT|macro|USDHC_SYS_CTRL_RSTT_SHIFT
DECL|USDHC_SYS_CTRL_RSTT|macro|USDHC_SYS_CTRL_RSTT
DECL|USDHC_SYS_CTRL_SDCLKFS_MASK|macro|USDHC_SYS_CTRL_SDCLKFS_MASK
DECL|USDHC_SYS_CTRL_SDCLKFS_SHIFT|macro|USDHC_SYS_CTRL_SDCLKFS_SHIFT
DECL|USDHC_SYS_CTRL_SDCLKFS|macro|USDHC_SYS_CTRL_SDCLKFS
DECL|USDHC_TUNING_CTRL_STD_TUNING_EN_MASK|macro|USDHC_TUNING_CTRL_STD_TUNING_EN_MASK
DECL|USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT|macro|USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT
DECL|USDHC_TUNING_CTRL_STD_TUNING_EN|macro|USDHC_TUNING_CTRL_STD_TUNING_EN
DECL|USDHC_TUNING_CTRL_TUNING_COUNTER_MASK|macro|USDHC_TUNING_CTRL_TUNING_COUNTER_MASK
DECL|USDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT|macro|USDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT
DECL|USDHC_TUNING_CTRL_TUNING_COUNTER|macro|USDHC_TUNING_CTRL_TUNING_COUNTER
DECL|USDHC_TUNING_CTRL_TUNING_START_TAP_MASK|macro|USDHC_TUNING_CTRL_TUNING_START_TAP_MASK
DECL|USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT|macro|USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT
DECL|USDHC_TUNING_CTRL_TUNING_START_TAP|macro|USDHC_TUNING_CTRL_TUNING_START_TAP
DECL|USDHC_TUNING_CTRL_TUNING_STEP_MASK|macro|USDHC_TUNING_CTRL_TUNING_STEP_MASK
DECL|USDHC_TUNING_CTRL_TUNING_STEP_SHIFT|macro|USDHC_TUNING_CTRL_TUNING_STEP_SHIFT
DECL|USDHC_TUNING_CTRL_TUNING_STEP|macro|USDHC_TUNING_CTRL_TUNING_STEP
DECL|USDHC_TUNING_CTRL_TUNING_WINDOW_MASK|macro|USDHC_TUNING_CTRL_TUNING_WINDOW_MASK
DECL|USDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT|macro|USDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT
DECL|USDHC_TUNING_CTRL_TUNING_WINDOW|macro|USDHC_TUNING_CTRL_TUNING_WINDOW
DECL|USDHC_Type|typedef|} USDHC_Type;
DECL|USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK|macro|USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK
DECL|USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT|macro|USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT
DECL|USDHC_VEND_SPEC2_ACMD23_ARGU2_EN|macro|USDHC_VEND_SPEC2_ACMD23_ARGU2_EN
DECL|USDHC_VEND_SPEC2_AHB_RST_MASK|macro|USDHC_VEND_SPEC2_AHB_RST_MASK
DECL|USDHC_VEND_SPEC2_AHB_RST_SHIFT|macro|USDHC_VEND_SPEC2_AHB_RST_SHIFT
DECL|USDHC_VEND_SPEC2_AHB_RST|macro|USDHC_VEND_SPEC2_AHB_RST
DECL|USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK|macro|USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK
DECL|USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT|macro|USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT
DECL|USDHC_VEND_SPEC2_CARD_INT_D3_TEST|macro|USDHC_VEND_SPEC2_CARD_INT_D3_TEST
DECL|USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK|macro|USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK
DECL|USDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT|macro|USDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT
DECL|USDHC_VEND_SPEC2_TUNING_1bit_EN|macro|USDHC_VEND_SPEC2_TUNING_1bit_EN
DECL|USDHC_VEND_SPEC2_TUNING_8bit_EN_MASK|macro|USDHC_VEND_SPEC2_TUNING_8bit_EN_MASK
DECL|USDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT|macro|USDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT
DECL|USDHC_VEND_SPEC2_TUNING_8bit_EN|macro|USDHC_VEND_SPEC2_TUNING_8bit_EN
DECL|USDHC_VEND_SPEC2_TUNING_CMD_EN_MASK|macro|USDHC_VEND_SPEC2_TUNING_CMD_EN_MASK
DECL|USDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT|macro|USDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT
DECL|USDHC_VEND_SPEC2_TUNING_CMD_EN|macro|USDHC_VEND_SPEC2_TUNING_CMD_EN
DECL|USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK|macro|USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK
DECL|USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT|macro|USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT
DECL|USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN|macro|USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN
DECL|USDHC_VEND_SPEC_CMD_BYTE_EN_MASK|macro|USDHC_VEND_SPEC_CMD_BYTE_EN_MASK
DECL|USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT|macro|USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT
DECL|USDHC_VEND_SPEC_CMD_BYTE_EN|macro|USDHC_VEND_SPEC_CMD_BYTE_EN
DECL|USDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK|macro|USDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK
DECL|USDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT|macro|USDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT
DECL|USDHC_VEND_SPEC_CONFLICT_CHK_EN|macro|USDHC_VEND_SPEC_CONFLICT_CHK_EN
DECL|USDHC_VEND_SPEC_CRC_CHK_DIS_MASK|macro|USDHC_VEND_SPEC_CRC_CHK_DIS_MASK
DECL|USDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT|macro|USDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT
DECL|USDHC_VEND_SPEC_CRC_CHK_DIS|macro|USDHC_VEND_SPEC_CRC_CHK_DIS
DECL|USDHC_VEND_SPEC_FRC_SDCLK_ON_MASK|macro|USDHC_VEND_SPEC_FRC_SDCLK_ON_MASK
DECL|USDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT|macro|USDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT
DECL|USDHC_VEND_SPEC_FRC_SDCLK_ON|macro|USDHC_VEND_SPEC_FRC_SDCLK_ON
DECL|USDHC_VEND_SPEC_VSELECT_MASK|macro|USDHC_VEND_SPEC_VSELECT_MASK
DECL|USDHC_VEND_SPEC_VSELECT_SHIFT|macro|USDHC_VEND_SPEC_VSELECT_SHIFT
DECL|USDHC_VEND_SPEC_VSELECT|macro|USDHC_VEND_SPEC_VSELECT
DECL|USDHC_WTMK_LVL_RD_BRST_LEN_MASK|macro|USDHC_WTMK_LVL_RD_BRST_LEN_MASK
DECL|USDHC_WTMK_LVL_RD_BRST_LEN_SHIFT|macro|USDHC_WTMK_LVL_RD_BRST_LEN_SHIFT
DECL|USDHC_WTMK_LVL_RD_BRST_LEN|macro|USDHC_WTMK_LVL_RD_BRST_LEN
DECL|USDHC_WTMK_LVL_RD_WML_MASK|macro|USDHC_WTMK_LVL_RD_WML_MASK
DECL|USDHC_WTMK_LVL_RD_WML_SHIFT|macro|USDHC_WTMK_LVL_RD_WML_SHIFT
DECL|USDHC_WTMK_LVL_RD_WML|macro|USDHC_WTMK_LVL_RD_WML
DECL|USDHC_WTMK_LVL_WR_BRST_LEN_MASK|macro|USDHC_WTMK_LVL_WR_BRST_LEN_MASK
DECL|USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT|macro|USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT
DECL|USDHC_WTMK_LVL_WR_BRST_LEN|macro|USDHC_WTMK_LVL_WR_BRST_LEN
DECL|USDHC_WTMK_LVL_WR_WML_MASK|macro|USDHC_WTMK_LVL_WR_WML_MASK
DECL|USDHC_WTMK_LVL_WR_WML_SHIFT|macro|USDHC_WTMK_LVL_WR_WML_SHIFT
DECL|USDHC_WTMK_LVL_WR_WML|macro|USDHC_WTMK_LVL_WR_WML
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /**< Cortex-M7 Usage Fault Interrupt */
DECL|VAL0|member|__IO uint16_t VAL0; /**< Value Register 0, array offset: 0xA, array step: 0x60 */
DECL|VAL1|member|__IO uint16_t VAL1; /**< Value Register 1, array offset: 0xE, array step: 0x60 */
DECL|VAL2|member|__IO uint16_t VAL2; /**< Value Register 2, array offset: 0x12, array step: 0x60 */
DECL|VAL3|member|__IO uint16_t VAL3; /**< Value Register 3, array offset: 0x16, array step: 0x60 */
DECL|VAL4|member|__IO uint16_t VAL4; /**< Value Register 4, array offset: 0x1A, array step: 0x60 */
DECL|VAL5|member|__IO uint16_t VAL5; /**< Value Register 5, array offset: 0x1E, array step: 0x60 */
DECL|VBUS_DETECT_CLR|member|__IO uint32_t VBUS_DETECT_CLR; /**< USB VBUS Detect Register, array offset: 0x1A8, array step: 0x60 */
DECL|VBUS_DETECT_SET|member|__IO uint32_t VBUS_DETECT_SET; /**< USB VBUS Detect Register, array offset: 0x1A4, array step: 0x60 */
DECL|VBUS_DETECT_STAT|member|__I uint32_t VBUS_DETECT_STAT; /**< USB VBUS Detect Status Register, array offset: 0x1C0, array step: 0x60 */
DECL|VBUS_DETECT_TOG|member|__IO uint32_t VBUS_DETECT_TOG; /**< USB VBUS Detect Register, array offset: 0x1AC, array step: 0x60 */
DECL|VBUS_DETECT|member|__IO uint32_t VBUS_DETECT; /**< USB VBUS Detect Register, array offset: 0x1A0, array step: 0x60 */
DECL|VEND_SPEC2|member|__IO uint32_t VEND_SPEC2; /**< Vendor Specific 2 Register, offset: 0xC8 */
DECL|VEND_SPEC|member|__IO uint32_t VEND_SPEC; /**< Vendor Specific Register, offset: 0xC0 */
DECL|VERID|member|__I uint32_t VERID; /**< Version ID Register, offset: 0x0 */
DECL|VERID|member|__I uint32_t VERID; /**< Version ID Register, offset: 0x0 */
DECL|VERID|member|__I uint32_t VERID; /**< Version ID Register, offset: 0x0 */
DECL|VERID|member|__I uint32_t VERID; /**< Version ID Register, offset: 0x0 */
DECL|VERID|member|__I uint32_t VERID; /**< Version ID Register, offset: 0x0 */
DECL|VERSION|member|__I uint32_t VERSION; /**< DCP version register, offset: 0x430 */
DECL|VERSION|member|__I uint32_t VERSION; /**< OTP Controller Version Register, offset: 0x90 */
DECL|VERSION|member|__I uint32_t VERSION; /**< UTMI RTL Version, offset: 0x80 */
DECL|VID1|member|__I uint32_t VID1; /**< Version ID Register (MS), offset: 0xF0 */
DECL|VID2|member|__I uint32_t VID2; /**< Version ID Register (LS), offset: 0xF4 */
DECL|WATER|member|__IO uint32_t WATER; /**< LPUART Watermark Register, offset: 0x2C */
DECL|WCR|member|__IO uint16_t WCR; /**< Watchdog Control Register, offset: 0x0 */
DECL|WDOG1_BASE|macro|WDOG1_BASE
DECL|WDOG1_IRQn|enumerator|WDOG1_IRQn = 92, /**< WDOG1 interrupt */
DECL|WDOG1|macro|WDOG1
DECL|WDOG2_BASE|macro|WDOG2_BASE
DECL|WDOG2_IRQn|enumerator|WDOG2_IRQn = 45, /**< WDOG2 interrupt */
DECL|WDOG2|macro|WDOG2
DECL|WDOG_BASE_ADDRS|macro|WDOG_BASE_ADDRS
DECL|WDOG_BASE_PTRS|macro|WDOG_BASE_PTRS
DECL|WDOG_IRQS|macro|WDOG_IRQS
DECL|WDOG_Type|typedef|} WDOG_Type;
DECL|WDOG_WCR_SRE_MASK|macro|WDOG_WCR_SRE_MASK
DECL|WDOG_WCR_SRE_SHIFT|macro|WDOG_WCR_SRE_SHIFT
DECL|WDOG_WCR_SRE|macro|WDOG_WCR_SRE
DECL|WDOG_WCR_SRS_MASK|macro|WDOG_WCR_SRS_MASK
DECL|WDOG_WCR_SRS_SHIFT|macro|WDOG_WCR_SRS_SHIFT
DECL|WDOG_WCR_SRS|macro|WDOG_WCR_SRS
DECL|WDOG_WCR_WDA_MASK|macro|WDOG_WCR_WDA_MASK
DECL|WDOG_WCR_WDA_SHIFT|macro|WDOG_WCR_WDA_SHIFT
DECL|WDOG_WCR_WDA|macro|WDOG_WCR_WDA
DECL|WDOG_WCR_WDBG_MASK|macro|WDOG_WCR_WDBG_MASK
DECL|WDOG_WCR_WDBG_SHIFT|macro|WDOG_WCR_WDBG_SHIFT
DECL|WDOG_WCR_WDBG|macro|WDOG_WCR_WDBG
DECL|WDOG_WCR_WDE_MASK|macro|WDOG_WCR_WDE_MASK
DECL|WDOG_WCR_WDE_SHIFT|macro|WDOG_WCR_WDE_SHIFT
DECL|WDOG_WCR_WDE|macro|WDOG_WCR_WDE
DECL|WDOG_WCR_WDT_MASK|macro|WDOG_WCR_WDT_MASK
DECL|WDOG_WCR_WDT_SHIFT|macro|WDOG_WCR_WDT_SHIFT
DECL|WDOG_WCR_WDT|macro|WDOG_WCR_WDT
DECL|WDOG_WCR_WDW_MASK|macro|WDOG_WCR_WDW_MASK
DECL|WDOG_WCR_WDW_SHIFT|macro|WDOG_WCR_WDW_SHIFT
DECL|WDOG_WCR_WDW|macro|WDOG_WCR_WDW
DECL|WDOG_WCR_WDZST_MASK|macro|WDOG_WCR_WDZST_MASK
DECL|WDOG_WCR_WDZST_SHIFT|macro|WDOG_WCR_WDZST_SHIFT
DECL|WDOG_WCR_WDZST|macro|WDOG_WCR_WDZST
DECL|WDOG_WCR_WT_MASK|macro|WDOG_WCR_WT_MASK
DECL|WDOG_WCR_WT_SHIFT|macro|WDOG_WCR_WT_SHIFT
DECL|WDOG_WCR_WT|macro|WDOG_WCR_WT
DECL|WDOG_WICR_WICT_MASK|macro|WDOG_WICR_WICT_MASK
DECL|WDOG_WICR_WICT_SHIFT|macro|WDOG_WICR_WICT_SHIFT
DECL|WDOG_WICR_WICT|macro|WDOG_WICR_WICT
DECL|WDOG_WICR_WIE_MASK|macro|WDOG_WICR_WIE_MASK
DECL|WDOG_WICR_WIE_SHIFT|macro|WDOG_WICR_WIE_SHIFT
DECL|WDOG_WICR_WIE|macro|WDOG_WICR_WIE
DECL|WDOG_WICR_WTIS_MASK|macro|WDOG_WICR_WTIS_MASK
DECL|WDOG_WICR_WTIS_SHIFT|macro|WDOG_WICR_WTIS_SHIFT
DECL|WDOG_WICR_WTIS|macro|WDOG_WICR_WTIS
DECL|WDOG_WMCR_PDE_MASK|macro|WDOG_WMCR_PDE_MASK
DECL|WDOG_WMCR_PDE_SHIFT|macro|WDOG_WMCR_PDE_SHIFT
DECL|WDOG_WMCR_PDE|macro|WDOG_WMCR_PDE
DECL|WDOG_WRSR_POR_MASK|macro|WDOG_WRSR_POR_MASK
DECL|WDOG_WRSR_POR_SHIFT|macro|WDOG_WRSR_POR_SHIFT
DECL|WDOG_WRSR_POR|macro|WDOG_WRSR_POR
DECL|WDOG_WRSR_SFTW_MASK|macro|WDOG_WRSR_SFTW_MASK
DECL|WDOG_WRSR_SFTW_SHIFT|macro|WDOG_WRSR_SFTW_SHIFT
DECL|WDOG_WRSR_SFTW|macro|WDOG_WRSR_SFTW
DECL|WDOG_WRSR_TOUT_MASK|macro|WDOG_WRSR_TOUT_MASK
DECL|WDOG_WRSR_TOUT_SHIFT|macro|WDOG_WRSR_TOUT_SHIFT
DECL|WDOG_WRSR_TOUT|macro|WDOG_WRSR_TOUT
DECL|WDOG_WSR_WSR_MASK|macro|WDOG_WSR_WSR_MASK
DECL|WDOG_WSR_WSR_SHIFT|macro|WDOG_WSR_WSR_SHIFT
DECL|WDOG_WSR_WSR|macro|WDOG_WSR_WSR
DECL|WICR|member|__IO uint16_t WICR; /**< Watchdog Interrupt Control Register, offset: 0x6 */
DECL|WIN|member|__IO uint32_t WIN; /**< Watchdog Window Register, offset: 0xC */
DECL|WMCR|member|__IO uint16_t WMCR; /**< Watchdog Miscellaneous Control Register, offset: 0x8 */
DECL|WORD0|member|__IO uint32_t WORD0; /**< Message Buffer 0 WORD0 Register..Message Buffer 63 WORD0 Register, array offset: 0x88, array step: 0x10 */
DECL|WORD1|member|__IO uint32_t WORD1; /**< Message Buffer 0 WORD1 Register..Message Buffer 63 WORD1 Register, array offset: 0x8C, array step: 0x10 */
DECL|WRSR|member|__I uint16_t WRSR; /**< Watchdog Reset Status Register, offset: 0x4 */
DECL|WSR|member|__IO uint16_t WSR; /**< Watchdog Service Register, offset: 0x2 */
DECL|WTMK_LVL|member|__IO uint32_t WTMK_LVL; /**< Watermark Level, offset: 0x44 */
DECL|WTR|member|__IO uint16_t WTR; /**< Watchdog Timeout Register, offset: 0x4 */
DECL|XBAR1_IRQ_0_1_IRQn|enumerator|XBAR1_IRQ_0_1_IRQn = 116, /**< XBAR1 interrupt */
DECL|XBAR1_IRQ_2_3_IRQn|enumerator|XBAR1_IRQ_2_3_IRQn = 117, /**< XBAR1 interrupt */
DECL|XBARA1_BASE|macro|XBARA1_BASE
DECL|XBARA1|macro|XBARA1
DECL|XBARA_BASE_ADDRS|macro|XBARA_BASE_ADDRS
DECL|XBARA_BASE_PTRS|macro|XBARA_BASE_PTRS
DECL|XBARA_CTRL0_DEN0_MASK|macro|XBARA_CTRL0_DEN0_MASK
DECL|XBARA_CTRL0_DEN0_SHIFT|macro|XBARA_CTRL0_DEN0_SHIFT
DECL|XBARA_CTRL0_DEN0|macro|XBARA_CTRL0_DEN0
DECL|XBARA_CTRL0_DEN1_MASK|macro|XBARA_CTRL0_DEN1_MASK
DECL|XBARA_CTRL0_DEN1_SHIFT|macro|XBARA_CTRL0_DEN1_SHIFT
DECL|XBARA_CTRL0_DEN1|macro|XBARA_CTRL0_DEN1
DECL|XBARA_CTRL0_EDGE0_MASK|macro|XBARA_CTRL0_EDGE0_MASK
DECL|XBARA_CTRL0_EDGE0_SHIFT|macro|XBARA_CTRL0_EDGE0_SHIFT
DECL|XBARA_CTRL0_EDGE0|macro|XBARA_CTRL0_EDGE0
DECL|XBARA_CTRL0_EDGE1_MASK|macro|XBARA_CTRL0_EDGE1_MASK
DECL|XBARA_CTRL0_EDGE1_SHIFT|macro|XBARA_CTRL0_EDGE1_SHIFT
DECL|XBARA_CTRL0_EDGE1|macro|XBARA_CTRL0_EDGE1
DECL|XBARA_CTRL0_IEN0_MASK|macro|XBARA_CTRL0_IEN0_MASK
DECL|XBARA_CTRL0_IEN0_SHIFT|macro|XBARA_CTRL0_IEN0_SHIFT
DECL|XBARA_CTRL0_IEN0|macro|XBARA_CTRL0_IEN0
DECL|XBARA_CTRL0_IEN1_MASK|macro|XBARA_CTRL0_IEN1_MASK
DECL|XBARA_CTRL0_IEN1_SHIFT|macro|XBARA_CTRL0_IEN1_SHIFT
DECL|XBARA_CTRL0_IEN1|macro|XBARA_CTRL0_IEN1
DECL|XBARA_CTRL0_STS0_MASK|macro|XBARA_CTRL0_STS0_MASK
DECL|XBARA_CTRL0_STS0_SHIFT|macro|XBARA_CTRL0_STS0_SHIFT
DECL|XBARA_CTRL0_STS0|macro|XBARA_CTRL0_STS0
DECL|XBARA_CTRL0_STS1_MASK|macro|XBARA_CTRL0_STS1_MASK
DECL|XBARA_CTRL0_STS1_SHIFT|macro|XBARA_CTRL0_STS1_SHIFT
DECL|XBARA_CTRL0_STS1|macro|XBARA_CTRL0_STS1
DECL|XBARA_CTRL1_DEN2_MASK|macro|XBARA_CTRL1_DEN2_MASK
DECL|XBARA_CTRL1_DEN2_SHIFT|macro|XBARA_CTRL1_DEN2_SHIFT
DECL|XBARA_CTRL1_DEN2|macro|XBARA_CTRL1_DEN2
DECL|XBARA_CTRL1_DEN3_MASK|macro|XBARA_CTRL1_DEN3_MASK
DECL|XBARA_CTRL1_DEN3_SHIFT|macro|XBARA_CTRL1_DEN3_SHIFT
DECL|XBARA_CTRL1_DEN3|macro|XBARA_CTRL1_DEN3
DECL|XBARA_CTRL1_EDGE2_MASK|macro|XBARA_CTRL1_EDGE2_MASK
DECL|XBARA_CTRL1_EDGE2_SHIFT|macro|XBARA_CTRL1_EDGE2_SHIFT
DECL|XBARA_CTRL1_EDGE2|macro|XBARA_CTRL1_EDGE2
DECL|XBARA_CTRL1_EDGE3_MASK|macro|XBARA_CTRL1_EDGE3_MASK
DECL|XBARA_CTRL1_EDGE3_SHIFT|macro|XBARA_CTRL1_EDGE3_SHIFT
DECL|XBARA_CTRL1_EDGE3|macro|XBARA_CTRL1_EDGE3
DECL|XBARA_CTRL1_IEN2_MASK|macro|XBARA_CTRL1_IEN2_MASK
DECL|XBARA_CTRL1_IEN2_SHIFT|macro|XBARA_CTRL1_IEN2_SHIFT
DECL|XBARA_CTRL1_IEN2|macro|XBARA_CTRL1_IEN2
DECL|XBARA_CTRL1_IEN3_MASK|macro|XBARA_CTRL1_IEN3_MASK
DECL|XBARA_CTRL1_IEN3_SHIFT|macro|XBARA_CTRL1_IEN3_SHIFT
DECL|XBARA_CTRL1_IEN3|macro|XBARA_CTRL1_IEN3
DECL|XBARA_CTRL1_STS2_MASK|macro|XBARA_CTRL1_STS2_MASK
DECL|XBARA_CTRL1_STS2_SHIFT|macro|XBARA_CTRL1_STS2_SHIFT
DECL|XBARA_CTRL1_STS2|macro|XBARA_CTRL1_STS2
DECL|XBARA_CTRL1_STS3_MASK|macro|XBARA_CTRL1_STS3_MASK
DECL|XBARA_CTRL1_STS3_SHIFT|macro|XBARA_CTRL1_STS3_SHIFT
DECL|XBARA_CTRL1_STS3|macro|XBARA_CTRL1_STS3
DECL|XBARA_SEL0_SEL0_MASK|macro|XBARA_SEL0_SEL0_MASK
DECL|XBARA_SEL0_SEL0_SHIFT|macro|XBARA_SEL0_SEL0_SHIFT
DECL|XBARA_SEL0_SEL0|macro|XBARA_SEL0_SEL0
DECL|XBARA_SEL0_SEL1_MASK|macro|XBARA_SEL0_SEL1_MASK
DECL|XBARA_SEL0_SEL1_SHIFT|macro|XBARA_SEL0_SEL1_SHIFT
DECL|XBARA_SEL0_SEL1|macro|XBARA_SEL0_SEL1
DECL|XBARA_SEL10_SEL20_MASK|macro|XBARA_SEL10_SEL20_MASK
DECL|XBARA_SEL10_SEL20_SHIFT|macro|XBARA_SEL10_SEL20_SHIFT
DECL|XBARA_SEL10_SEL20|macro|XBARA_SEL10_SEL20
DECL|XBARA_SEL10_SEL21_MASK|macro|XBARA_SEL10_SEL21_MASK
DECL|XBARA_SEL10_SEL21_SHIFT|macro|XBARA_SEL10_SEL21_SHIFT
DECL|XBARA_SEL10_SEL21|macro|XBARA_SEL10_SEL21
DECL|XBARA_SEL11_SEL22_MASK|macro|XBARA_SEL11_SEL22_MASK
DECL|XBARA_SEL11_SEL22_SHIFT|macro|XBARA_SEL11_SEL22_SHIFT
DECL|XBARA_SEL11_SEL22|macro|XBARA_SEL11_SEL22
DECL|XBARA_SEL11_SEL23_MASK|macro|XBARA_SEL11_SEL23_MASK
DECL|XBARA_SEL11_SEL23_SHIFT|macro|XBARA_SEL11_SEL23_SHIFT
DECL|XBARA_SEL11_SEL23|macro|XBARA_SEL11_SEL23
DECL|XBARA_SEL12_SEL24_MASK|macro|XBARA_SEL12_SEL24_MASK
DECL|XBARA_SEL12_SEL24_SHIFT|macro|XBARA_SEL12_SEL24_SHIFT
DECL|XBARA_SEL12_SEL24|macro|XBARA_SEL12_SEL24
DECL|XBARA_SEL12_SEL25_MASK|macro|XBARA_SEL12_SEL25_MASK
DECL|XBARA_SEL12_SEL25_SHIFT|macro|XBARA_SEL12_SEL25_SHIFT
DECL|XBARA_SEL12_SEL25|macro|XBARA_SEL12_SEL25
DECL|XBARA_SEL13_SEL26_MASK|macro|XBARA_SEL13_SEL26_MASK
DECL|XBARA_SEL13_SEL26_SHIFT|macro|XBARA_SEL13_SEL26_SHIFT
DECL|XBARA_SEL13_SEL26|macro|XBARA_SEL13_SEL26
DECL|XBARA_SEL13_SEL27_MASK|macro|XBARA_SEL13_SEL27_MASK
DECL|XBARA_SEL13_SEL27_SHIFT|macro|XBARA_SEL13_SEL27_SHIFT
DECL|XBARA_SEL13_SEL27|macro|XBARA_SEL13_SEL27
DECL|XBARA_SEL14_SEL28_MASK|macro|XBARA_SEL14_SEL28_MASK
DECL|XBARA_SEL14_SEL28_SHIFT|macro|XBARA_SEL14_SEL28_SHIFT
DECL|XBARA_SEL14_SEL28|macro|XBARA_SEL14_SEL28
DECL|XBARA_SEL14_SEL29_MASK|macro|XBARA_SEL14_SEL29_MASK
DECL|XBARA_SEL14_SEL29_SHIFT|macro|XBARA_SEL14_SEL29_SHIFT
DECL|XBARA_SEL14_SEL29|macro|XBARA_SEL14_SEL29
DECL|XBARA_SEL15_SEL30_MASK|macro|XBARA_SEL15_SEL30_MASK
DECL|XBARA_SEL15_SEL30_SHIFT|macro|XBARA_SEL15_SEL30_SHIFT
DECL|XBARA_SEL15_SEL30|macro|XBARA_SEL15_SEL30
DECL|XBARA_SEL15_SEL31_MASK|macro|XBARA_SEL15_SEL31_MASK
DECL|XBARA_SEL15_SEL31_SHIFT|macro|XBARA_SEL15_SEL31_SHIFT
DECL|XBARA_SEL15_SEL31|macro|XBARA_SEL15_SEL31
DECL|XBARA_SEL16_SEL32_MASK|macro|XBARA_SEL16_SEL32_MASK
DECL|XBARA_SEL16_SEL32_SHIFT|macro|XBARA_SEL16_SEL32_SHIFT
DECL|XBARA_SEL16_SEL32|macro|XBARA_SEL16_SEL32
DECL|XBARA_SEL16_SEL33_MASK|macro|XBARA_SEL16_SEL33_MASK
DECL|XBARA_SEL16_SEL33_SHIFT|macro|XBARA_SEL16_SEL33_SHIFT
DECL|XBARA_SEL16_SEL33|macro|XBARA_SEL16_SEL33
DECL|XBARA_SEL17_SEL34_MASK|macro|XBARA_SEL17_SEL34_MASK
DECL|XBARA_SEL17_SEL34_SHIFT|macro|XBARA_SEL17_SEL34_SHIFT
DECL|XBARA_SEL17_SEL34|macro|XBARA_SEL17_SEL34
DECL|XBARA_SEL17_SEL35_MASK|macro|XBARA_SEL17_SEL35_MASK
DECL|XBARA_SEL17_SEL35_SHIFT|macro|XBARA_SEL17_SEL35_SHIFT
DECL|XBARA_SEL17_SEL35|macro|XBARA_SEL17_SEL35
DECL|XBARA_SEL18_SEL36_MASK|macro|XBARA_SEL18_SEL36_MASK
DECL|XBARA_SEL18_SEL36_SHIFT|macro|XBARA_SEL18_SEL36_SHIFT
DECL|XBARA_SEL18_SEL36|macro|XBARA_SEL18_SEL36
DECL|XBARA_SEL18_SEL37_MASK|macro|XBARA_SEL18_SEL37_MASK
DECL|XBARA_SEL18_SEL37_SHIFT|macro|XBARA_SEL18_SEL37_SHIFT
DECL|XBARA_SEL18_SEL37|macro|XBARA_SEL18_SEL37
DECL|XBARA_SEL19_SEL38_MASK|macro|XBARA_SEL19_SEL38_MASK
DECL|XBARA_SEL19_SEL38_SHIFT|macro|XBARA_SEL19_SEL38_SHIFT
DECL|XBARA_SEL19_SEL38|macro|XBARA_SEL19_SEL38
DECL|XBARA_SEL19_SEL39_MASK|macro|XBARA_SEL19_SEL39_MASK
DECL|XBARA_SEL19_SEL39_SHIFT|macro|XBARA_SEL19_SEL39_SHIFT
DECL|XBARA_SEL19_SEL39|macro|XBARA_SEL19_SEL39
DECL|XBARA_SEL1_SEL2_MASK|macro|XBARA_SEL1_SEL2_MASK
DECL|XBARA_SEL1_SEL2_SHIFT|macro|XBARA_SEL1_SEL2_SHIFT
DECL|XBARA_SEL1_SEL2|macro|XBARA_SEL1_SEL2
DECL|XBARA_SEL1_SEL3_MASK|macro|XBARA_SEL1_SEL3_MASK
DECL|XBARA_SEL1_SEL3_SHIFT|macro|XBARA_SEL1_SEL3_SHIFT
DECL|XBARA_SEL1_SEL3|macro|XBARA_SEL1_SEL3
DECL|XBARA_SEL20_SEL40_MASK|macro|XBARA_SEL20_SEL40_MASK
DECL|XBARA_SEL20_SEL40_SHIFT|macro|XBARA_SEL20_SEL40_SHIFT
DECL|XBARA_SEL20_SEL40|macro|XBARA_SEL20_SEL40
DECL|XBARA_SEL20_SEL41_MASK|macro|XBARA_SEL20_SEL41_MASK
DECL|XBARA_SEL20_SEL41_SHIFT|macro|XBARA_SEL20_SEL41_SHIFT
DECL|XBARA_SEL20_SEL41|macro|XBARA_SEL20_SEL41
DECL|XBARA_SEL21_SEL42_MASK|macro|XBARA_SEL21_SEL42_MASK
DECL|XBARA_SEL21_SEL42_SHIFT|macro|XBARA_SEL21_SEL42_SHIFT
DECL|XBARA_SEL21_SEL42|macro|XBARA_SEL21_SEL42
DECL|XBARA_SEL21_SEL43_MASK|macro|XBARA_SEL21_SEL43_MASK
DECL|XBARA_SEL21_SEL43_SHIFT|macro|XBARA_SEL21_SEL43_SHIFT
DECL|XBARA_SEL21_SEL43|macro|XBARA_SEL21_SEL43
DECL|XBARA_SEL22_SEL44_MASK|macro|XBARA_SEL22_SEL44_MASK
DECL|XBARA_SEL22_SEL44_SHIFT|macro|XBARA_SEL22_SEL44_SHIFT
DECL|XBARA_SEL22_SEL44|macro|XBARA_SEL22_SEL44
DECL|XBARA_SEL22_SEL45_MASK|macro|XBARA_SEL22_SEL45_MASK
DECL|XBARA_SEL22_SEL45_SHIFT|macro|XBARA_SEL22_SEL45_SHIFT
DECL|XBARA_SEL22_SEL45|macro|XBARA_SEL22_SEL45
DECL|XBARA_SEL23_SEL46_MASK|macro|XBARA_SEL23_SEL46_MASK
DECL|XBARA_SEL23_SEL46_SHIFT|macro|XBARA_SEL23_SEL46_SHIFT
DECL|XBARA_SEL23_SEL46|macro|XBARA_SEL23_SEL46
DECL|XBARA_SEL23_SEL47_MASK|macro|XBARA_SEL23_SEL47_MASK
DECL|XBARA_SEL23_SEL47_SHIFT|macro|XBARA_SEL23_SEL47_SHIFT
DECL|XBARA_SEL23_SEL47|macro|XBARA_SEL23_SEL47
DECL|XBARA_SEL24_SEL48_MASK|macro|XBARA_SEL24_SEL48_MASK
DECL|XBARA_SEL24_SEL48_SHIFT|macro|XBARA_SEL24_SEL48_SHIFT
DECL|XBARA_SEL24_SEL48|macro|XBARA_SEL24_SEL48
DECL|XBARA_SEL24_SEL49_MASK|macro|XBARA_SEL24_SEL49_MASK
DECL|XBARA_SEL24_SEL49_SHIFT|macro|XBARA_SEL24_SEL49_SHIFT
DECL|XBARA_SEL24_SEL49|macro|XBARA_SEL24_SEL49
DECL|XBARA_SEL25_SEL50_MASK|macro|XBARA_SEL25_SEL50_MASK
DECL|XBARA_SEL25_SEL50_SHIFT|macro|XBARA_SEL25_SEL50_SHIFT
DECL|XBARA_SEL25_SEL50|macro|XBARA_SEL25_SEL50
DECL|XBARA_SEL25_SEL51_MASK|macro|XBARA_SEL25_SEL51_MASK
DECL|XBARA_SEL25_SEL51_SHIFT|macro|XBARA_SEL25_SEL51_SHIFT
DECL|XBARA_SEL25_SEL51|macro|XBARA_SEL25_SEL51
DECL|XBARA_SEL26_SEL52_MASK|macro|XBARA_SEL26_SEL52_MASK
DECL|XBARA_SEL26_SEL52_SHIFT|macro|XBARA_SEL26_SEL52_SHIFT
DECL|XBARA_SEL26_SEL52|macro|XBARA_SEL26_SEL52
DECL|XBARA_SEL26_SEL53_MASK|macro|XBARA_SEL26_SEL53_MASK
DECL|XBARA_SEL26_SEL53_SHIFT|macro|XBARA_SEL26_SEL53_SHIFT
DECL|XBARA_SEL26_SEL53|macro|XBARA_SEL26_SEL53
DECL|XBARA_SEL27_SEL54_MASK|macro|XBARA_SEL27_SEL54_MASK
DECL|XBARA_SEL27_SEL54_SHIFT|macro|XBARA_SEL27_SEL54_SHIFT
DECL|XBARA_SEL27_SEL54|macro|XBARA_SEL27_SEL54
DECL|XBARA_SEL27_SEL55_MASK|macro|XBARA_SEL27_SEL55_MASK
DECL|XBARA_SEL27_SEL55_SHIFT|macro|XBARA_SEL27_SEL55_SHIFT
DECL|XBARA_SEL27_SEL55|macro|XBARA_SEL27_SEL55
DECL|XBARA_SEL28_SEL56_MASK|macro|XBARA_SEL28_SEL56_MASK
DECL|XBARA_SEL28_SEL56_SHIFT|macro|XBARA_SEL28_SEL56_SHIFT
DECL|XBARA_SEL28_SEL56|macro|XBARA_SEL28_SEL56
DECL|XBARA_SEL28_SEL57_MASK|macro|XBARA_SEL28_SEL57_MASK
DECL|XBARA_SEL28_SEL57_SHIFT|macro|XBARA_SEL28_SEL57_SHIFT
DECL|XBARA_SEL28_SEL57|macro|XBARA_SEL28_SEL57
DECL|XBARA_SEL29_SEL58_MASK|macro|XBARA_SEL29_SEL58_MASK
DECL|XBARA_SEL29_SEL58_SHIFT|macro|XBARA_SEL29_SEL58_SHIFT
DECL|XBARA_SEL29_SEL58|macro|XBARA_SEL29_SEL58
DECL|XBARA_SEL29_SEL59_MASK|macro|XBARA_SEL29_SEL59_MASK
DECL|XBARA_SEL29_SEL59_SHIFT|macro|XBARA_SEL29_SEL59_SHIFT
DECL|XBARA_SEL29_SEL59|macro|XBARA_SEL29_SEL59
DECL|XBARA_SEL2_SEL4_MASK|macro|XBARA_SEL2_SEL4_MASK
DECL|XBARA_SEL2_SEL4_SHIFT|macro|XBARA_SEL2_SEL4_SHIFT
DECL|XBARA_SEL2_SEL4|macro|XBARA_SEL2_SEL4
DECL|XBARA_SEL2_SEL5_MASK|macro|XBARA_SEL2_SEL5_MASK
DECL|XBARA_SEL2_SEL5_SHIFT|macro|XBARA_SEL2_SEL5_SHIFT
DECL|XBARA_SEL2_SEL5|macro|XBARA_SEL2_SEL5
DECL|XBARA_SEL30_SEL60_MASK|macro|XBARA_SEL30_SEL60_MASK
DECL|XBARA_SEL30_SEL60_SHIFT|macro|XBARA_SEL30_SEL60_SHIFT
DECL|XBARA_SEL30_SEL60|macro|XBARA_SEL30_SEL60
DECL|XBARA_SEL30_SEL61_MASK|macro|XBARA_SEL30_SEL61_MASK
DECL|XBARA_SEL30_SEL61_SHIFT|macro|XBARA_SEL30_SEL61_SHIFT
DECL|XBARA_SEL30_SEL61|macro|XBARA_SEL30_SEL61
DECL|XBARA_SEL31_SEL62_MASK|macro|XBARA_SEL31_SEL62_MASK
DECL|XBARA_SEL31_SEL62_SHIFT|macro|XBARA_SEL31_SEL62_SHIFT
DECL|XBARA_SEL31_SEL62|macro|XBARA_SEL31_SEL62
DECL|XBARA_SEL31_SEL63_MASK|macro|XBARA_SEL31_SEL63_MASK
DECL|XBARA_SEL31_SEL63_SHIFT|macro|XBARA_SEL31_SEL63_SHIFT
DECL|XBARA_SEL31_SEL63|macro|XBARA_SEL31_SEL63
DECL|XBARA_SEL32_SEL64_MASK|macro|XBARA_SEL32_SEL64_MASK
DECL|XBARA_SEL32_SEL64_SHIFT|macro|XBARA_SEL32_SEL64_SHIFT
DECL|XBARA_SEL32_SEL64|macro|XBARA_SEL32_SEL64
DECL|XBARA_SEL32_SEL65_MASK|macro|XBARA_SEL32_SEL65_MASK
DECL|XBARA_SEL32_SEL65_SHIFT|macro|XBARA_SEL32_SEL65_SHIFT
DECL|XBARA_SEL32_SEL65|macro|XBARA_SEL32_SEL65
DECL|XBARA_SEL33_SEL66_MASK|macro|XBARA_SEL33_SEL66_MASK
DECL|XBARA_SEL33_SEL66_SHIFT|macro|XBARA_SEL33_SEL66_SHIFT
DECL|XBARA_SEL33_SEL66|macro|XBARA_SEL33_SEL66
DECL|XBARA_SEL33_SEL67_MASK|macro|XBARA_SEL33_SEL67_MASK
DECL|XBARA_SEL33_SEL67_SHIFT|macro|XBARA_SEL33_SEL67_SHIFT
DECL|XBARA_SEL33_SEL67|macro|XBARA_SEL33_SEL67
DECL|XBARA_SEL34_SEL68_MASK|macro|XBARA_SEL34_SEL68_MASK
DECL|XBARA_SEL34_SEL68_SHIFT|macro|XBARA_SEL34_SEL68_SHIFT
DECL|XBARA_SEL34_SEL68|macro|XBARA_SEL34_SEL68
DECL|XBARA_SEL34_SEL69_MASK|macro|XBARA_SEL34_SEL69_MASK
DECL|XBARA_SEL34_SEL69_SHIFT|macro|XBARA_SEL34_SEL69_SHIFT
DECL|XBARA_SEL34_SEL69|macro|XBARA_SEL34_SEL69
DECL|XBARA_SEL35_SEL70_MASK|macro|XBARA_SEL35_SEL70_MASK
DECL|XBARA_SEL35_SEL70_SHIFT|macro|XBARA_SEL35_SEL70_SHIFT
DECL|XBARA_SEL35_SEL70|macro|XBARA_SEL35_SEL70
DECL|XBARA_SEL35_SEL71_MASK|macro|XBARA_SEL35_SEL71_MASK
DECL|XBARA_SEL35_SEL71_SHIFT|macro|XBARA_SEL35_SEL71_SHIFT
DECL|XBARA_SEL35_SEL71|macro|XBARA_SEL35_SEL71
DECL|XBARA_SEL36_SEL72_MASK|macro|XBARA_SEL36_SEL72_MASK
DECL|XBARA_SEL36_SEL72_SHIFT|macro|XBARA_SEL36_SEL72_SHIFT
DECL|XBARA_SEL36_SEL72|macro|XBARA_SEL36_SEL72
DECL|XBARA_SEL36_SEL73_MASK|macro|XBARA_SEL36_SEL73_MASK
DECL|XBARA_SEL36_SEL73_SHIFT|macro|XBARA_SEL36_SEL73_SHIFT
DECL|XBARA_SEL36_SEL73|macro|XBARA_SEL36_SEL73
DECL|XBARA_SEL37_SEL74_MASK|macro|XBARA_SEL37_SEL74_MASK
DECL|XBARA_SEL37_SEL74_SHIFT|macro|XBARA_SEL37_SEL74_SHIFT
DECL|XBARA_SEL37_SEL74|macro|XBARA_SEL37_SEL74
DECL|XBARA_SEL37_SEL75_MASK|macro|XBARA_SEL37_SEL75_MASK
DECL|XBARA_SEL37_SEL75_SHIFT|macro|XBARA_SEL37_SEL75_SHIFT
DECL|XBARA_SEL37_SEL75|macro|XBARA_SEL37_SEL75
DECL|XBARA_SEL38_SEL76_MASK|macro|XBARA_SEL38_SEL76_MASK
DECL|XBARA_SEL38_SEL76_SHIFT|macro|XBARA_SEL38_SEL76_SHIFT
DECL|XBARA_SEL38_SEL76|macro|XBARA_SEL38_SEL76
DECL|XBARA_SEL38_SEL77_MASK|macro|XBARA_SEL38_SEL77_MASK
DECL|XBARA_SEL38_SEL77_SHIFT|macro|XBARA_SEL38_SEL77_SHIFT
DECL|XBARA_SEL38_SEL77|macro|XBARA_SEL38_SEL77
DECL|XBARA_SEL39_SEL78_MASK|macro|XBARA_SEL39_SEL78_MASK
DECL|XBARA_SEL39_SEL78_SHIFT|macro|XBARA_SEL39_SEL78_SHIFT
DECL|XBARA_SEL39_SEL78|macro|XBARA_SEL39_SEL78
DECL|XBARA_SEL39_SEL79_MASK|macro|XBARA_SEL39_SEL79_MASK
DECL|XBARA_SEL39_SEL79_SHIFT|macro|XBARA_SEL39_SEL79_SHIFT
DECL|XBARA_SEL39_SEL79|macro|XBARA_SEL39_SEL79
DECL|XBARA_SEL3_SEL6_MASK|macro|XBARA_SEL3_SEL6_MASK
DECL|XBARA_SEL3_SEL6_SHIFT|macro|XBARA_SEL3_SEL6_SHIFT
DECL|XBARA_SEL3_SEL6|macro|XBARA_SEL3_SEL6
DECL|XBARA_SEL3_SEL7_MASK|macro|XBARA_SEL3_SEL7_MASK
DECL|XBARA_SEL3_SEL7_SHIFT|macro|XBARA_SEL3_SEL7_SHIFT
DECL|XBARA_SEL3_SEL7|macro|XBARA_SEL3_SEL7
DECL|XBARA_SEL40_SEL80_MASK|macro|XBARA_SEL40_SEL80_MASK
DECL|XBARA_SEL40_SEL80_SHIFT|macro|XBARA_SEL40_SEL80_SHIFT
DECL|XBARA_SEL40_SEL80|macro|XBARA_SEL40_SEL80
DECL|XBARA_SEL40_SEL81_MASK|macro|XBARA_SEL40_SEL81_MASK
DECL|XBARA_SEL40_SEL81_SHIFT|macro|XBARA_SEL40_SEL81_SHIFT
DECL|XBARA_SEL40_SEL81|macro|XBARA_SEL40_SEL81
DECL|XBARA_SEL41_SEL82_MASK|macro|XBARA_SEL41_SEL82_MASK
DECL|XBARA_SEL41_SEL82_SHIFT|macro|XBARA_SEL41_SEL82_SHIFT
DECL|XBARA_SEL41_SEL82|macro|XBARA_SEL41_SEL82
DECL|XBARA_SEL41_SEL83_MASK|macro|XBARA_SEL41_SEL83_MASK
DECL|XBARA_SEL41_SEL83_SHIFT|macro|XBARA_SEL41_SEL83_SHIFT
DECL|XBARA_SEL41_SEL83|macro|XBARA_SEL41_SEL83
DECL|XBARA_SEL42_SEL84_MASK|macro|XBARA_SEL42_SEL84_MASK
DECL|XBARA_SEL42_SEL84_SHIFT|macro|XBARA_SEL42_SEL84_SHIFT
DECL|XBARA_SEL42_SEL84|macro|XBARA_SEL42_SEL84
DECL|XBARA_SEL42_SEL85_MASK|macro|XBARA_SEL42_SEL85_MASK
DECL|XBARA_SEL42_SEL85_SHIFT|macro|XBARA_SEL42_SEL85_SHIFT
DECL|XBARA_SEL42_SEL85|macro|XBARA_SEL42_SEL85
DECL|XBARA_SEL43_SEL86_MASK|macro|XBARA_SEL43_SEL86_MASK
DECL|XBARA_SEL43_SEL86_SHIFT|macro|XBARA_SEL43_SEL86_SHIFT
DECL|XBARA_SEL43_SEL86|macro|XBARA_SEL43_SEL86
DECL|XBARA_SEL43_SEL87_MASK|macro|XBARA_SEL43_SEL87_MASK
DECL|XBARA_SEL43_SEL87_SHIFT|macro|XBARA_SEL43_SEL87_SHIFT
DECL|XBARA_SEL43_SEL87|macro|XBARA_SEL43_SEL87
DECL|XBARA_SEL44_SEL88_MASK|macro|XBARA_SEL44_SEL88_MASK
DECL|XBARA_SEL44_SEL88_SHIFT|macro|XBARA_SEL44_SEL88_SHIFT
DECL|XBARA_SEL44_SEL88|macro|XBARA_SEL44_SEL88
DECL|XBARA_SEL44_SEL89_MASK|macro|XBARA_SEL44_SEL89_MASK
DECL|XBARA_SEL44_SEL89_SHIFT|macro|XBARA_SEL44_SEL89_SHIFT
DECL|XBARA_SEL44_SEL89|macro|XBARA_SEL44_SEL89
DECL|XBARA_SEL45_SEL90_MASK|macro|XBARA_SEL45_SEL90_MASK
DECL|XBARA_SEL45_SEL90_SHIFT|macro|XBARA_SEL45_SEL90_SHIFT
DECL|XBARA_SEL45_SEL90|macro|XBARA_SEL45_SEL90
DECL|XBARA_SEL45_SEL91_MASK|macro|XBARA_SEL45_SEL91_MASK
DECL|XBARA_SEL45_SEL91_SHIFT|macro|XBARA_SEL45_SEL91_SHIFT
DECL|XBARA_SEL45_SEL91|macro|XBARA_SEL45_SEL91
DECL|XBARA_SEL46_SEL92_MASK|macro|XBARA_SEL46_SEL92_MASK
DECL|XBARA_SEL46_SEL92_SHIFT|macro|XBARA_SEL46_SEL92_SHIFT
DECL|XBARA_SEL46_SEL92|macro|XBARA_SEL46_SEL92
DECL|XBARA_SEL46_SEL93_MASK|macro|XBARA_SEL46_SEL93_MASK
DECL|XBARA_SEL46_SEL93_SHIFT|macro|XBARA_SEL46_SEL93_SHIFT
DECL|XBARA_SEL46_SEL93|macro|XBARA_SEL46_SEL93
DECL|XBARA_SEL47_SEL94_MASK|macro|XBARA_SEL47_SEL94_MASK
DECL|XBARA_SEL47_SEL94_SHIFT|macro|XBARA_SEL47_SEL94_SHIFT
DECL|XBARA_SEL47_SEL94|macro|XBARA_SEL47_SEL94
DECL|XBARA_SEL47_SEL95_MASK|macro|XBARA_SEL47_SEL95_MASK
DECL|XBARA_SEL47_SEL95_SHIFT|macro|XBARA_SEL47_SEL95_SHIFT
DECL|XBARA_SEL47_SEL95|macro|XBARA_SEL47_SEL95
DECL|XBARA_SEL48_SEL96_MASK|macro|XBARA_SEL48_SEL96_MASK
DECL|XBARA_SEL48_SEL96_SHIFT|macro|XBARA_SEL48_SEL96_SHIFT
DECL|XBARA_SEL48_SEL96|macro|XBARA_SEL48_SEL96
DECL|XBARA_SEL48_SEL97_MASK|macro|XBARA_SEL48_SEL97_MASK
DECL|XBARA_SEL48_SEL97_SHIFT|macro|XBARA_SEL48_SEL97_SHIFT
DECL|XBARA_SEL48_SEL97|macro|XBARA_SEL48_SEL97
DECL|XBARA_SEL49_SEL98_MASK|macro|XBARA_SEL49_SEL98_MASK
DECL|XBARA_SEL49_SEL98_SHIFT|macro|XBARA_SEL49_SEL98_SHIFT
DECL|XBARA_SEL49_SEL98|macro|XBARA_SEL49_SEL98
DECL|XBARA_SEL49_SEL99_MASK|macro|XBARA_SEL49_SEL99_MASK
DECL|XBARA_SEL49_SEL99_SHIFT|macro|XBARA_SEL49_SEL99_SHIFT
DECL|XBARA_SEL49_SEL99|macro|XBARA_SEL49_SEL99
DECL|XBARA_SEL4_SEL8_MASK|macro|XBARA_SEL4_SEL8_MASK
DECL|XBARA_SEL4_SEL8_SHIFT|macro|XBARA_SEL4_SEL8_SHIFT
DECL|XBARA_SEL4_SEL8|macro|XBARA_SEL4_SEL8
DECL|XBARA_SEL4_SEL9_MASK|macro|XBARA_SEL4_SEL9_MASK
DECL|XBARA_SEL4_SEL9_SHIFT|macro|XBARA_SEL4_SEL9_SHIFT
DECL|XBARA_SEL4_SEL9|macro|XBARA_SEL4_SEL9
DECL|XBARA_SEL50_SEL100_MASK|macro|XBARA_SEL50_SEL100_MASK
DECL|XBARA_SEL50_SEL100_SHIFT|macro|XBARA_SEL50_SEL100_SHIFT
DECL|XBARA_SEL50_SEL100|macro|XBARA_SEL50_SEL100
DECL|XBARA_SEL50_SEL101_MASK|macro|XBARA_SEL50_SEL101_MASK
DECL|XBARA_SEL50_SEL101_SHIFT|macro|XBARA_SEL50_SEL101_SHIFT
DECL|XBARA_SEL50_SEL101|macro|XBARA_SEL50_SEL101
DECL|XBARA_SEL51_SEL102_MASK|macro|XBARA_SEL51_SEL102_MASK
DECL|XBARA_SEL51_SEL102_SHIFT|macro|XBARA_SEL51_SEL102_SHIFT
DECL|XBARA_SEL51_SEL102|macro|XBARA_SEL51_SEL102
DECL|XBARA_SEL51_SEL103_MASK|macro|XBARA_SEL51_SEL103_MASK
DECL|XBARA_SEL51_SEL103_SHIFT|macro|XBARA_SEL51_SEL103_SHIFT
DECL|XBARA_SEL51_SEL103|macro|XBARA_SEL51_SEL103
DECL|XBARA_SEL52_SEL104_MASK|macro|XBARA_SEL52_SEL104_MASK
DECL|XBARA_SEL52_SEL104_SHIFT|macro|XBARA_SEL52_SEL104_SHIFT
DECL|XBARA_SEL52_SEL104|macro|XBARA_SEL52_SEL104
DECL|XBARA_SEL52_SEL105_MASK|macro|XBARA_SEL52_SEL105_MASK
DECL|XBARA_SEL52_SEL105_SHIFT|macro|XBARA_SEL52_SEL105_SHIFT
DECL|XBARA_SEL52_SEL105|macro|XBARA_SEL52_SEL105
DECL|XBARA_SEL53_SEL106_MASK|macro|XBARA_SEL53_SEL106_MASK
DECL|XBARA_SEL53_SEL106_SHIFT|macro|XBARA_SEL53_SEL106_SHIFT
DECL|XBARA_SEL53_SEL106|macro|XBARA_SEL53_SEL106
DECL|XBARA_SEL53_SEL107_MASK|macro|XBARA_SEL53_SEL107_MASK
DECL|XBARA_SEL53_SEL107_SHIFT|macro|XBARA_SEL53_SEL107_SHIFT
DECL|XBARA_SEL53_SEL107|macro|XBARA_SEL53_SEL107
DECL|XBARA_SEL54_SEL108_MASK|macro|XBARA_SEL54_SEL108_MASK
DECL|XBARA_SEL54_SEL108_SHIFT|macro|XBARA_SEL54_SEL108_SHIFT
DECL|XBARA_SEL54_SEL108|macro|XBARA_SEL54_SEL108
DECL|XBARA_SEL54_SEL109_MASK|macro|XBARA_SEL54_SEL109_MASK
DECL|XBARA_SEL54_SEL109_SHIFT|macro|XBARA_SEL54_SEL109_SHIFT
DECL|XBARA_SEL54_SEL109|macro|XBARA_SEL54_SEL109
DECL|XBARA_SEL55_SEL110_MASK|macro|XBARA_SEL55_SEL110_MASK
DECL|XBARA_SEL55_SEL110_SHIFT|macro|XBARA_SEL55_SEL110_SHIFT
DECL|XBARA_SEL55_SEL110|macro|XBARA_SEL55_SEL110
DECL|XBARA_SEL55_SEL111_MASK|macro|XBARA_SEL55_SEL111_MASK
DECL|XBARA_SEL55_SEL111_SHIFT|macro|XBARA_SEL55_SEL111_SHIFT
DECL|XBARA_SEL55_SEL111|macro|XBARA_SEL55_SEL111
DECL|XBARA_SEL56_SEL112_MASK|macro|XBARA_SEL56_SEL112_MASK
DECL|XBARA_SEL56_SEL112_SHIFT|macro|XBARA_SEL56_SEL112_SHIFT
DECL|XBARA_SEL56_SEL112|macro|XBARA_SEL56_SEL112
DECL|XBARA_SEL56_SEL113_MASK|macro|XBARA_SEL56_SEL113_MASK
DECL|XBARA_SEL56_SEL113_SHIFT|macro|XBARA_SEL56_SEL113_SHIFT
DECL|XBARA_SEL56_SEL113|macro|XBARA_SEL56_SEL113
DECL|XBARA_SEL57_SEL114_MASK|macro|XBARA_SEL57_SEL114_MASK
DECL|XBARA_SEL57_SEL114_SHIFT|macro|XBARA_SEL57_SEL114_SHIFT
DECL|XBARA_SEL57_SEL114|macro|XBARA_SEL57_SEL114
DECL|XBARA_SEL57_SEL115_MASK|macro|XBARA_SEL57_SEL115_MASK
DECL|XBARA_SEL57_SEL115_SHIFT|macro|XBARA_SEL57_SEL115_SHIFT
DECL|XBARA_SEL57_SEL115|macro|XBARA_SEL57_SEL115
DECL|XBARA_SEL58_SEL116_MASK|macro|XBARA_SEL58_SEL116_MASK
DECL|XBARA_SEL58_SEL116_SHIFT|macro|XBARA_SEL58_SEL116_SHIFT
DECL|XBARA_SEL58_SEL116|macro|XBARA_SEL58_SEL116
DECL|XBARA_SEL58_SEL117_MASK|macro|XBARA_SEL58_SEL117_MASK
DECL|XBARA_SEL58_SEL117_SHIFT|macro|XBARA_SEL58_SEL117_SHIFT
DECL|XBARA_SEL58_SEL117|macro|XBARA_SEL58_SEL117
DECL|XBARA_SEL59_SEL118_MASK|macro|XBARA_SEL59_SEL118_MASK
DECL|XBARA_SEL59_SEL118_SHIFT|macro|XBARA_SEL59_SEL118_SHIFT
DECL|XBARA_SEL59_SEL118|macro|XBARA_SEL59_SEL118
DECL|XBARA_SEL59_SEL119_MASK|macro|XBARA_SEL59_SEL119_MASK
DECL|XBARA_SEL59_SEL119_SHIFT|macro|XBARA_SEL59_SEL119_SHIFT
DECL|XBARA_SEL59_SEL119|macro|XBARA_SEL59_SEL119
DECL|XBARA_SEL5_SEL10_MASK|macro|XBARA_SEL5_SEL10_MASK
DECL|XBARA_SEL5_SEL10_SHIFT|macro|XBARA_SEL5_SEL10_SHIFT
DECL|XBARA_SEL5_SEL10|macro|XBARA_SEL5_SEL10
DECL|XBARA_SEL5_SEL11_MASK|macro|XBARA_SEL5_SEL11_MASK
DECL|XBARA_SEL5_SEL11_SHIFT|macro|XBARA_SEL5_SEL11_SHIFT
DECL|XBARA_SEL5_SEL11|macro|XBARA_SEL5_SEL11
DECL|XBARA_SEL60_SEL120_MASK|macro|XBARA_SEL60_SEL120_MASK
DECL|XBARA_SEL60_SEL120_SHIFT|macro|XBARA_SEL60_SEL120_SHIFT
DECL|XBARA_SEL60_SEL120|macro|XBARA_SEL60_SEL120
DECL|XBARA_SEL60_SEL121_MASK|macro|XBARA_SEL60_SEL121_MASK
DECL|XBARA_SEL60_SEL121_SHIFT|macro|XBARA_SEL60_SEL121_SHIFT
DECL|XBARA_SEL60_SEL121|macro|XBARA_SEL60_SEL121
DECL|XBARA_SEL61_SEL122_MASK|macro|XBARA_SEL61_SEL122_MASK
DECL|XBARA_SEL61_SEL122_SHIFT|macro|XBARA_SEL61_SEL122_SHIFT
DECL|XBARA_SEL61_SEL122|macro|XBARA_SEL61_SEL122
DECL|XBARA_SEL61_SEL123_MASK|macro|XBARA_SEL61_SEL123_MASK
DECL|XBARA_SEL61_SEL123_SHIFT|macro|XBARA_SEL61_SEL123_SHIFT
DECL|XBARA_SEL61_SEL123|macro|XBARA_SEL61_SEL123
DECL|XBARA_SEL62_SEL124_MASK|macro|XBARA_SEL62_SEL124_MASK
DECL|XBARA_SEL62_SEL124_SHIFT|macro|XBARA_SEL62_SEL124_SHIFT
DECL|XBARA_SEL62_SEL124|macro|XBARA_SEL62_SEL124
DECL|XBARA_SEL62_SEL125_MASK|macro|XBARA_SEL62_SEL125_MASK
DECL|XBARA_SEL62_SEL125_SHIFT|macro|XBARA_SEL62_SEL125_SHIFT
DECL|XBARA_SEL62_SEL125|macro|XBARA_SEL62_SEL125
DECL|XBARA_SEL63_SEL126_MASK|macro|XBARA_SEL63_SEL126_MASK
DECL|XBARA_SEL63_SEL126_SHIFT|macro|XBARA_SEL63_SEL126_SHIFT
DECL|XBARA_SEL63_SEL126|macro|XBARA_SEL63_SEL126
DECL|XBARA_SEL63_SEL127_MASK|macro|XBARA_SEL63_SEL127_MASK
DECL|XBARA_SEL63_SEL127_SHIFT|macro|XBARA_SEL63_SEL127_SHIFT
DECL|XBARA_SEL63_SEL127|macro|XBARA_SEL63_SEL127
DECL|XBARA_SEL64_SEL128_MASK|macro|XBARA_SEL64_SEL128_MASK
DECL|XBARA_SEL64_SEL128_SHIFT|macro|XBARA_SEL64_SEL128_SHIFT
DECL|XBARA_SEL64_SEL128|macro|XBARA_SEL64_SEL128
DECL|XBARA_SEL64_SEL129_MASK|macro|XBARA_SEL64_SEL129_MASK
DECL|XBARA_SEL64_SEL129_SHIFT|macro|XBARA_SEL64_SEL129_SHIFT
DECL|XBARA_SEL64_SEL129|macro|XBARA_SEL64_SEL129
DECL|XBARA_SEL65_SEL130_MASK|macro|XBARA_SEL65_SEL130_MASK
DECL|XBARA_SEL65_SEL130_SHIFT|macro|XBARA_SEL65_SEL130_SHIFT
DECL|XBARA_SEL65_SEL130|macro|XBARA_SEL65_SEL130
DECL|XBARA_SEL65_SEL131_MASK|macro|XBARA_SEL65_SEL131_MASK
DECL|XBARA_SEL65_SEL131_SHIFT|macro|XBARA_SEL65_SEL131_SHIFT
DECL|XBARA_SEL65_SEL131|macro|XBARA_SEL65_SEL131
DECL|XBARA_SEL6_SEL12_MASK|macro|XBARA_SEL6_SEL12_MASK
DECL|XBARA_SEL6_SEL12_SHIFT|macro|XBARA_SEL6_SEL12_SHIFT
DECL|XBARA_SEL6_SEL12|macro|XBARA_SEL6_SEL12
DECL|XBARA_SEL6_SEL13_MASK|macro|XBARA_SEL6_SEL13_MASK
DECL|XBARA_SEL6_SEL13_SHIFT|macro|XBARA_SEL6_SEL13_SHIFT
DECL|XBARA_SEL6_SEL13|macro|XBARA_SEL6_SEL13
DECL|XBARA_SEL7_SEL14_MASK|macro|XBARA_SEL7_SEL14_MASK
DECL|XBARA_SEL7_SEL14_SHIFT|macro|XBARA_SEL7_SEL14_SHIFT
DECL|XBARA_SEL7_SEL14|macro|XBARA_SEL7_SEL14
DECL|XBARA_SEL7_SEL15_MASK|macro|XBARA_SEL7_SEL15_MASK
DECL|XBARA_SEL7_SEL15_SHIFT|macro|XBARA_SEL7_SEL15_SHIFT
DECL|XBARA_SEL7_SEL15|macro|XBARA_SEL7_SEL15
DECL|XBARA_SEL8_SEL16_MASK|macro|XBARA_SEL8_SEL16_MASK
DECL|XBARA_SEL8_SEL16_SHIFT|macro|XBARA_SEL8_SEL16_SHIFT
DECL|XBARA_SEL8_SEL16|macro|XBARA_SEL8_SEL16
DECL|XBARA_SEL8_SEL17_MASK|macro|XBARA_SEL8_SEL17_MASK
DECL|XBARA_SEL8_SEL17_SHIFT|macro|XBARA_SEL8_SEL17_SHIFT
DECL|XBARA_SEL8_SEL17|macro|XBARA_SEL8_SEL17
DECL|XBARA_SEL9_SEL18_MASK|macro|XBARA_SEL9_SEL18_MASK
DECL|XBARA_SEL9_SEL18_SHIFT|macro|XBARA_SEL9_SEL18_SHIFT
DECL|XBARA_SEL9_SEL18|macro|XBARA_SEL9_SEL18
DECL|XBARA_SEL9_SEL19_MASK|macro|XBARA_SEL9_SEL19_MASK
DECL|XBARA_SEL9_SEL19_SHIFT|macro|XBARA_SEL9_SEL19_SHIFT
DECL|XBARA_SEL9_SEL19|macro|XBARA_SEL9_SEL19
DECL|XBARA_Type|typedef|} XBARA_Type;
DECL|XBARB2_BASE|macro|XBARB2_BASE
DECL|XBARB2|macro|XBARB2
DECL|XBARB3_BASE|macro|XBARB3_BASE
DECL|XBARB3|macro|XBARB3
DECL|XBARB_BASE_ADDRS|macro|XBARB_BASE_ADDRS
DECL|XBARB_BASE_PTRS|macro|XBARB_BASE_PTRS
DECL|XBARB_SEL0_SEL0_MASK|macro|XBARB_SEL0_SEL0_MASK
DECL|XBARB_SEL0_SEL0_SHIFT|macro|XBARB_SEL0_SEL0_SHIFT
DECL|XBARB_SEL0_SEL0|macro|XBARB_SEL0_SEL0
DECL|XBARB_SEL0_SEL1_MASK|macro|XBARB_SEL0_SEL1_MASK
DECL|XBARB_SEL0_SEL1_SHIFT|macro|XBARB_SEL0_SEL1_SHIFT
DECL|XBARB_SEL0_SEL1|macro|XBARB_SEL0_SEL1
DECL|XBARB_SEL1_SEL2_MASK|macro|XBARB_SEL1_SEL2_MASK
DECL|XBARB_SEL1_SEL2_SHIFT|macro|XBARB_SEL1_SEL2_SHIFT
DECL|XBARB_SEL1_SEL2|macro|XBARB_SEL1_SEL2
DECL|XBARB_SEL1_SEL3_MASK|macro|XBARB_SEL1_SEL3_MASK
DECL|XBARB_SEL1_SEL3_SHIFT|macro|XBARB_SEL1_SEL3_SHIFT
DECL|XBARB_SEL1_SEL3|macro|XBARB_SEL1_SEL3
DECL|XBARB_SEL2_SEL4_MASK|macro|XBARB_SEL2_SEL4_MASK
DECL|XBARB_SEL2_SEL4_SHIFT|macro|XBARB_SEL2_SEL4_SHIFT
DECL|XBARB_SEL2_SEL4|macro|XBARB_SEL2_SEL4
DECL|XBARB_SEL2_SEL5_MASK|macro|XBARB_SEL2_SEL5_MASK
DECL|XBARB_SEL2_SEL5_SHIFT|macro|XBARB_SEL2_SEL5_SHIFT
DECL|XBARB_SEL2_SEL5|macro|XBARB_SEL2_SEL5
DECL|XBARB_SEL3_SEL6_MASK|macro|XBARB_SEL3_SEL6_MASK
DECL|XBARB_SEL3_SEL6_SHIFT|macro|XBARB_SEL3_SEL6_SHIFT
DECL|XBARB_SEL3_SEL6|macro|XBARB_SEL3_SEL6
DECL|XBARB_SEL3_SEL7_MASK|macro|XBARB_SEL3_SEL7_MASK
DECL|XBARB_SEL3_SEL7_SHIFT|macro|XBARB_SEL3_SEL7_SHIFT
DECL|XBARB_SEL3_SEL7|macro|XBARB_SEL3_SEL7
DECL|XBARB_SEL4_SEL8_MASK|macro|XBARB_SEL4_SEL8_MASK
DECL|XBARB_SEL4_SEL8_SHIFT|macro|XBARB_SEL4_SEL8_SHIFT
DECL|XBARB_SEL4_SEL8|macro|XBARB_SEL4_SEL8
DECL|XBARB_SEL4_SEL9_MASK|macro|XBARB_SEL4_SEL9_MASK
DECL|XBARB_SEL4_SEL9_SHIFT|macro|XBARB_SEL4_SEL9_SHIFT
DECL|XBARB_SEL4_SEL9|macro|XBARB_SEL4_SEL9
DECL|XBARB_SEL5_SEL10_MASK|macro|XBARB_SEL5_SEL10_MASK
DECL|XBARB_SEL5_SEL10_SHIFT|macro|XBARB_SEL5_SEL10_SHIFT
DECL|XBARB_SEL5_SEL10|macro|XBARB_SEL5_SEL10
DECL|XBARB_SEL5_SEL11_MASK|macro|XBARB_SEL5_SEL11_MASK
DECL|XBARB_SEL5_SEL11_SHIFT|macro|XBARB_SEL5_SEL11_SHIFT
DECL|XBARB_SEL5_SEL11|macro|XBARB_SEL5_SEL11
DECL|XBARB_SEL6_SEL12_MASK|macro|XBARB_SEL6_SEL12_MASK
DECL|XBARB_SEL6_SEL12_SHIFT|macro|XBARB_SEL6_SEL12_SHIFT
DECL|XBARB_SEL6_SEL12|macro|XBARB_SEL6_SEL12
DECL|XBARB_SEL6_SEL13_MASK|macro|XBARB_SEL6_SEL13_MASK
DECL|XBARB_SEL6_SEL13_SHIFT|macro|XBARB_SEL6_SEL13_SHIFT
DECL|XBARB_SEL6_SEL13|macro|XBARB_SEL6_SEL13
DECL|XBARB_SEL7_SEL14_MASK|macro|XBARB_SEL7_SEL14_MASK
DECL|XBARB_SEL7_SEL14_SHIFT|macro|XBARB_SEL7_SEL14_SHIFT
DECL|XBARB_SEL7_SEL14|macro|XBARB_SEL7_SEL14
DECL|XBARB_SEL7_SEL15_MASK|macro|XBARB_SEL7_SEL15_MASK
DECL|XBARB_SEL7_SEL15_SHIFT|macro|XBARB_SEL7_SEL15_SHIFT
DECL|XBARB_SEL7_SEL15|macro|XBARB_SEL7_SEL15
DECL|XBARB_Type|typedef|} XBARB_Type;
DECL|XTALOSC24M_BASE_ADDRS|macro|XTALOSC24M_BASE_ADDRS
DECL|XTALOSC24M_BASE_PTRS|macro|XTALOSC24M_BASE_PTRS
DECL|XTALOSC24M_BASE|macro|XTALOSC24M_BASE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL|macro|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF|macro|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT
DECL|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST
DECL|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_OSC_SEL|macro|XTALOSC24M_LOWPWR_CTRL_OSC_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE|macro|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF|macro|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF
DECL|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST
DECL|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL|macro|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE|macro|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF|macro|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE|macro|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL|macro|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF|macro|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT
DECL|XTALOSC24M_MISC0_CLKGATE_CTRL_MASK|macro|XTALOSC24M_MISC0_CLKGATE_CTRL_MASK
DECL|XTALOSC24M_MISC0_CLKGATE_CTRL_SHIFT|macro|XTALOSC24M_MISC0_CLKGATE_CTRL_SHIFT
DECL|XTALOSC24M_MISC0_CLKGATE_CTRL|macro|XTALOSC24M_MISC0_CLKGATE_CTRL
DECL|XTALOSC24M_MISC0_CLKGATE_DELAY_MASK|macro|XTALOSC24M_MISC0_CLKGATE_DELAY_MASK
DECL|XTALOSC24M_MISC0_CLKGATE_DELAY_SHIFT|macro|XTALOSC24M_MISC0_CLKGATE_DELAY_SHIFT
DECL|XTALOSC24M_MISC0_CLKGATE_DELAY|macro|XTALOSC24M_MISC0_CLKGATE_DELAY
DECL|XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_MASK|macro|XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_MASK
DECL|XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_SHIFT|macro|XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_SHIFT
DECL|XTALOSC24M_MISC0_CLR_CLKGATE_CTRL|macro|XTALOSC24M_MISC0_CLR_CLKGATE_CTRL
DECL|XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_MASK|macro|XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_MASK
DECL|XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_SHIFT|macro|XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_SHIFT
DECL|XTALOSC24M_MISC0_CLR_CLKGATE_DELAY|macro|XTALOSC24M_MISC0_CLR_CLKGATE_DELAY
DECL|XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_MASK|macro|XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_MASK
DECL|XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT|macro|XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT
DECL|XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS|macro|XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS
DECL|XTALOSC24M_MISC0_CLR_OSC_I_MASK|macro|XTALOSC24M_MISC0_CLR_OSC_I_MASK
DECL|XTALOSC24M_MISC0_CLR_OSC_I_SHIFT|macro|XTALOSC24M_MISC0_CLR_OSC_I_SHIFT
DECL|XTALOSC24M_MISC0_CLR_OSC_I|macro|XTALOSC24M_MISC0_CLR_OSC_I
DECL|XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_MASK|macro|XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_MASK
DECL|XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_SHIFT|macro|XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN|macro|XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN
DECL|XTALOSC24M_MISC0_CLR_OSC_XTALOK_MASK|macro|XTALOSC24M_MISC0_CLR_OSC_XTALOK_MASK
DECL|XTALOSC24M_MISC0_CLR_OSC_XTALOK_SHIFT|macro|XTALOSC24M_MISC0_CLR_OSC_XTALOK_SHIFT
DECL|XTALOSC24M_MISC0_CLR_OSC_XTALOK|macro|XTALOSC24M_MISC0_CLR_OSC_XTALOK
DECL|XTALOSC24M_MISC0_CLR_REFTOP_PWD_MASK|macro|XTALOSC24M_MISC0_CLR_REFTOP_PWD_MASK
DECL|XTALOSC24M_MISC0_CLR_REFTOP_PWD_SHIFT|macro|XTALOSC24M_MISC0_CLR_REFTOP_PWD_SHIFT
DECL|XTALOSC24M_MISC0_CLR_REFTOP_PWD|macro|XTALOSC24M_MISC0_CLR_REFTOP_PWD
DECL|XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_MASK|macro|XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_MASK
DECL|XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT|macro|XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT
DECL|XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF|macro|XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF
DECL|XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_MASK|macro|XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_MASK
DECL|XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_SHIFT|macro|XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_SHIFT
DECL|XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ|macro|XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ
DECL|XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_MASK|macro|XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_MASK
DECL|XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_SHIFT|macro|XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_SHIFT
DECL|XTALOSC24M_MISC0_CLR_REFTOP_VBGUP|macro|XTALOSC24M_MISC0_CLR_REFTOP_VBGUP
DECL|XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_MASK|macro|XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE|macro|XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE
DECL|XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_MASK|macro|XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_MASK
DECL|XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_SHIFT|macro|XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_SHIFT
DECL|XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG|macro|XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG
DECL|XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_MASK|macro|XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_MASK
DECL|XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_SHIFT|macro|XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_SHIFT
DECL|XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV|macro|XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV
DECL|XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_MASK|macro|XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_MASK
DECL|XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_SHIFT|macro|XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_SHIFT
DECL|XTALOSC24M_MISC0_CLR_XTAL_24M_PWD|macro|XTALOSC24M_MISC0_CLR_XTAL_24M_PWD
DECL|XTALOSC24M_MISC0_DISCON_HIGH_SNVS_MASK|macro|XTALOSC24M_MISC0_DISCON_HIGH_SNVS_MASK
DECL|XTALOSC24M_MISC0_DISCON_HIGH_SNVS_SHIFT|macro|XTALOSC24M_MISC0_DISCON_HIGH_SNVS_SHIFT
DECL|XTALOSC24M_MISC0_DISCON_HIGH_SNVS|macro|XTALOSC24M_MISC0_DISCON_HIGH_SNVS
DECL|XTALOSC24M_MISC0_OSC_I_MASK|macro|XTALOSC24M_MISC0_OSC_I_MASK
DECL|XTALOSC24M_MISC0_OSC_I_SHIFT|macro|XTALOSC24M_MISC0_OSC_I_SHIFT
DECL|XTALOSC24M_MISC0_OSC_I|macro|XTALOSC24M_MISC0_OSC_I
DECL|XTALOSC24M_MISC0_OSC_XTALOK_EN_MASK|macro|XTALOSC24M_MISC0_OSC_XTALOK_EN_MASK
DECL|XTALOSC24M_MISC0_OSC_XTALOK_EN_SHIFT|macro|XTALOSC24M_MISC0_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC24M_MISC0_OSC_XTALOK_EN|macro|XTALOSC24M_MISC0_OSC_XTALOK_EN
DECL|XTALOSC24M_MISC0_OSC_XTALOK_MASK|macro|XTALOSC24M_MISC0_OSC_XTALOK_MASK
DECL|XTALOSC24M_MISC0_OSC_XTALOK_SHIFT|macro|XTALOSC24M_MISC0_OSC_XTALOK_SHIFT
DECL|XTALOSC24M_MISC0_OSC_XTALOK|macro|XTALOSC24M_MISC0_OSC_XTALOK
DECL|XTALOSC24M_MISC0_REFTOP_PWD_MASK|macro|XTALOSC24M_MISC0_REFTOP_PWD_MASK
DECL|XTALOSC24M_MISC0_REFTOP_PWD_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_PWD_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_PWD|macro|XTALOSC24M_MISC0_REFTOP_PWD
DECL|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_MASK|macro|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_MASK
DECL|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF|macro|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF
DECL|XTALOSC24M_MISC0_REFTOP_VBGADJ_MASK|macro|XTALOSC24M_MISC0_REFTOP_VBGADJ_MASK
DECL|XTALOSC24M_MISC0_REFTOP_VBGADJ_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_VBGADJ_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_VBGADJ|macro|XTALOSC24M_MISC0_REFTOP_VBGADJ
DECL|XTALOSC24M_MISC0_REFTOP_VBGUP_MASK|macro|XTALOSC24M_MISC0_REFTOP_VBGUP_MASK
DECL|XTALOSC24M_MISC0_REFTOP_VBGUP_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_VBGUP_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_VBGUP|macro|XTALOSC24M_MISC0_REFTOP_VBGUP
DECL|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_MASK|macro|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC24M_MISC0_RTC_XTAL_SOURCE|macro|XTALOSC24M_MISC0_RTC_XTAL_SOURCE
DECL|XTALOSC24M_MISC0_SET_CLKGATE_CTRL_MASK|macro|XTALOSC24M_MISC0_SET_CLKGATE_CTRL_MASK
DECL|XTALOSC24M_MISC0_SET_CLKGATE_CTRL_SHIFT|macro|XTALOSC24M_MISC0_SET_CLKGATE_CTRL_SHIFT
DECL|XTALOSC24M_MISC0_SET_CLKGATE_CTRL|macro|XTALOSC24M_MISC0_SET_CLKGATE_CTRL
DECL|XTALOSC24M_MISC0_SET_CLKGATE_DELAY_MASK|macro|XTALOSC24M_MISC0_SET_CLKGATE_DELAY_MASK
DECL|XTALOSC24M_MISC0_SET_CLKGATE_DELAY_SHIFT|macro|XTALOSC24M_MISC0_SET_CLKGATE_DELAY_SHIFT
DECL|XTALOSC24M_MISC0_SET_CLKGATE_DELAY|macro|XTALOSC24M_MISC0_SET_CLKGATE_DELAY
DECL|XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_MASK|macro|XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_MASK
DECL|XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_SHIFT|macro|XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_SHIFT
DECL|XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS|macro|XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS
DECL|XTALOSC24M_MISC0_SET_OSC_I_MASK|macro|XTALOSC24M_MISC0_SET_OSC_I_MASK
DECL|XTALOSC24M_MISC0_SET_OSC_I_SHIFT|macro|XTALOSC24M_MISC0_SET_OSC_I_SHIFT
DECL|XTALOSC24M_MISC0_SET_OSC_I|macro|XTALOSC24M_MISC0_SET_OSC_I
DECL|XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_MASK|macro|XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_MASK
DECL|XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_SHIFT|macro|XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC24M_MISC0_SET_OSC_XTALOK_EN|macro|XTALOSC24M_MISC0_SET_OSC_XTALOK_EN
DECL|XTALOSC24M_MISC0_SET_OSC_XTALOK_MASK|macro|XTALOSC24M_MISC0_SET_OSC_XTALOK_MASK
DECL|XTALOSC24M_MISC0_SET_OSC_XTALOK_SHIFT|macro|XTALOSC24M_MISC0_SET_OSC_XTALOK_SHIFT
DECL|XTALOSC24M_MISC0_SET_OSC_XTALOK|macro|XTALOSC24M_MISC0_SET_OSC_XTALOK
DECL|XTALOSC24M_MISC0_SET_REFTOP_PWD_MASK|macro|XTALOSC24M_MISC0_SET_REFTOP_PWD_MASK
DECL|XTALOSC24M_MISC0_SET_REFTOP_PWD_SHIFT|macro|XTALOSC24M_MISC0_SET_REFTOP_PWD_SHIFT
DECL|XTALOSC24M_MISC0_SET_REFTOP_PWD|macro|XTALOSC24M_MISC0_SET_REFTOP_PWD
DECL|XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_MASK|macro|XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_MASK
DECL|XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT|macro|XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT
DECL|XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF|macro|XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF
DECL|XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_MASK|macro|XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_MASK
DECL|XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_SHIFT|macro|XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_SHIFT
DECL|XTALOSC24M_MISC0_SET_REFTOP_VBGADJ|macro|XTALOSC24M_MISC0_SET_REFTOP_VBGADJ
DECL|XTALOSC24M_MISC0_SET_REFTOP_VBGUP_MASK|macro|XTALOSC24M_MISC0_SET_REFTOP_VBGUP_MASK
DECL|XTALOSC24M_MISC0_SET_REFTOP_VBGUP_SHIFT|macro|XTALOSC24M_MISC0_SET_REFTOP_VBGUP_SHIFT
DECL|XTALOSC24M_MISC0_SET_REFTOP_VBGUP|macro|XTALOSC24M_MISC0_SET_REFTOP_VBGUP
DECL|XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_MASK|macro|XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE|macro|XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE
DECL|XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_MASK|macro|XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_MASK
DECL|XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_SHIFT|macro|XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_SHIFT
DECL|XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG|macro|XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG
DECL|XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_MASK|macro|XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_MASK
DECL|XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_SHIFT|macro|XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_SHIFT
DECL|XTALOSC24M_MISC0_SET_VID_PLL_PREDIV|macro|XTALOSC24M_MISC0_SET_VID_PLL_PREDIV
DECL|XTALOSC24M_MISC0_SET_XTAL_24M_PWD_MASK|macro|XTALOSC24M_MISC0_SET_XTAL_24M_PWD_MASK
DECL|XTALOSC24M_MISC0_SET_XTAL_24M_PWD_SHIFT|macro|XTALOSC24M_MISC0_SET_XTAL_24M_PWD_SHIFT
DECL|XTALOSC24M_MISC0_SET_XTAL_24M_PWD|macro|XTALOSC24M_MISC0_SET_XTAL_24M_PWD
DECL|XTALOSC24M_MISC0_STOP_MODE_CONFIG_MASK|macro|XTALOSC24M_MISC0_STOP_MODE_CONFIG_MASK
DECL|XTALOSC24M_MISC0_STOP_MODE_CONFIG_SHIFT|macro|XTALOSC24M_MISC0_STOP_MODE_CONFIG_SHIFT
DECL|XTALOSC24M_MISC0_STOP_MODE_CONFIG|macro|XTALOSC24M_MISC0_STOP_MODE_CONFIG
DECL|XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_MASK|macro|XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_MASK
DECL|XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_SHIFT|macro|XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_SHIFT
DECL|XTALOSC24M_MISC0_TOG_CLKGATE_CTRL|macro|XTALOSC24M_MISC0_TOG_CLKGATE_CTRL
DECL|XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_MASK|macro|XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_MASK
DECL|XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_SHIFT|macro|XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_SHIFT
DECL|XTALOSC24M_MISC0_TOG_CLKGATE_DELAY|macro|XTALOSC24M_MISC0_TOG_CLKGATE_DELAY
DECL|XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_MASK|macro|XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_MASK
DECL|XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT|macro|XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT
DECL|XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS|macro|XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS
DECL|XTALOSC24M_MISC0_TOG_OSC_I_MASK|macro|XTALOSC24M_MISC0_TOG_OSC_I_MASK
DECL|XTALOSC24M_MISC0_TOG_OSC_I_SHIFT|macro|XTALOSC24M_MISC0_TOG_OSC_I_SHIFT
DECL|XTALOSC24M_MISC0_TOG_OSC_I|macro|XTALOSC24M_MISC0_TOG_OSC_I
DECL|XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_MASK|macro|XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_MASK
DECL|XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_SHIFT|macro|XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN|macro|XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN
DECL|XTALOSC24M_MISC0_TOG_OSC_XTALOK_MASK|macro|XTALOSC24M_MISC0_TOG_OSC_XTALOK_MASK
DECL|XTALOSC24M_MISC0_TOG_OSC_XTALOK_SHIFT|macro|XTALOSC24M_MISC0_TOG_OSC_XTALOK_SHIFT
DECL|XTALOSC24M_MISC0_TOG_OSC_XTALOK|macro|XTALOSC24M_MISC0_TOG_OSC_XTALOK
DECL|XTALOSC24M_MISC0_TOG_REFTOP_PWD_MASK|macro|XTALOSC24M_MISC0_TOG_REFTOP_PWD_MASK
DECL|XTALOSC24M_MISC0_TOG_REFTOP_PWD_SHIFT|macro|XTALOSC24M_MISC0_TOG_REFTOP_PWD_SHIFT
DECL|XTALOSC24M_MISC0_TOG_REFTOP_PWD|macro|XTALOSC24M_MISC0_TOG_REFTOP_PWD
DECL|XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_MASK|macro|XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_MASK
DECL|XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT|macro|XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT
DECL|XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF|macro|XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF
DECL|XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_MASK|macro|XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_MASK
DECL|XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_SHIFT|macro|XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_SHIFT
DECL|XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ|macro|XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ
DECL|XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_MASK|macro|XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_MASK
DECL|XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_SHIFT|macro|XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_SHIFT
DECL|XTALOSC24M_MISC0_TOG_REFTOP_VBGUP|macro|XTALOSC24M_MISC0_TOG_REFTOP_VBGUP
DECL|XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_MASK|macro|XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE|macro|XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE
DECL|XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_MASK|macro|XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_MASK
DECL|XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_SHIFT|macro|XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_SHIFT
DECL|XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG|macro|XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG
DECL|XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_MASK|macro|XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_MASK
DECL|XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_SHIFT|macro|XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_SHIFT
DECL|XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV|macro|XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV
DECL|XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_MASK|macro|XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_MASK
DECL|XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_SHIFT|macro|XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_SHIFT
DECL|XTALOSC24M_MISC0_TOG_XTAL_24M_PWD|macro|XTALOSC24M_MISC0_TOG_XTAL_24M_PWD
DECL|XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK|macro|XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK
DECL|XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT|macro|XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT
DECL|XTALOSC24M_MISC0_VID_PLL_PREDIV|macro|XTALOSC24M_MISC0_VID_PLL_PREDIV
DECL|XTALOSC24M_MISC0_XTAL_24M_PWD_MASK|macro|XTALOSC24M_MISC0_XTAL_24M_PWD_MASK
DECL|XTALOSC24M_MISC0_XTAL_24M_PWD_SHIFT|macro|XTALOSC24M_MISC0_XTAL_24M_PWD_SHIFT
DECL|XTALOSC24M_MISC0_XTAL_24M_PWD|macro|XTALOSC24M_MISC0_XTAL_24M_PWD
DECL|XTALOSC24M_OSC_CONFIG0_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_BYPASS|macro|XTALOSC24M_OSC_CONFIG0_BYPASS
DECL|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS|macro|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS
DECL|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE|macro|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_INVERT|macro|XTALOSC24M_OSC_CONFIG0_CLR_INVERT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_CLR_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_START|macro|XTALOSC24M_OSC_CONFIG0_CLR_START
DECL|XTALOSC24M_OSC_CONFIG0_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_ENABLE|macro|XTALOSC24M_OSC_CONFIG0_ENABLE
DECL|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_INVERT|macro|XTALOSC24M_OSC_CONFIG0_INVERT
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_BYPASS|macro|XTALOSC24M_OSC_CONFIG0_SET_BYPASS
DECL|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_ENABLE|macro|XTALOSC24M_OSC_CONFIG0_SET_ENABLE
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_INVERT|macro|XTALOSC24M_OSC_CONFIG0_SET_INVERT
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_SET_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_START|macro|XTALOSC24M_OSC_CONFIG0_SET_START
DECL|XTALOSC24M_OSC_CONFIG0_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_START|macro|XTALOSC24M_OSC_CONFIG0_START
DECL|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS|macro|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS
DECL|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE|macro|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_INVERT|macro|XTALOSC24M_OSC_CONFIG0_TOG_INVERT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_TOG_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_START|macro|XTALOSC24M_OSC_CONFIG0_TOG_START
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL|macro|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL
DECL|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL|macro|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL
DECL|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M|macro|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M
DECL|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M|macro|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M
DECL|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_ENABLE_1M|macro|XTALOSC24M_OSC_CONFIG2_ENABLE_1M
DECL|XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_MUX_1M|macro|XTALOSC24M_OSC_CONFIG2_MUX_1M
DECL|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL|macro|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL
DECL|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M|macro|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M
DECL|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M|macro|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M
DECL|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL|macro|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL
DECL|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M|macro|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M
DECL|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M|macro|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M
DECL|XTALOSC24M_Type|typedef|} XTALOSC24M_Type;
DECL|XTALOSC24M|macro|XTALOSC24M
DECL|_MIMXRT1051_H_|macro|_MIMXRT1051_H_
DECL|__DCACHE_PRESENT|macro|__DCACHE_PRESENT
DECL|__DTCM_PRESENT|macro|__DTCM_PRESENT
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__ICACHE_PRESENT|macro|__ICACHE_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|_dma_request_source|enum|typedef enum _dma_request_source
DECL|_iomuxc_select_input|enum|typedef enum _iomuxc_select_input
DECL|_iomuxc_sw_mux_ctl_pad|enum|typedef enum _iomuxc_sw_mux_ctl_pad
DECL|_iomuxc_sw_pad_ctl_pad|enum|typedef enum _iomuxc_sw_pad_ctl_pad
DECL|_xbar_input_signal|enum|typedef enum _xbar_input_signal
DECL|_xbar_output_signal|enum|typedef enum _xbar_output_signal
DECL|dma_request_source_t|typedef|} dma_request_source_t;
DECL|iomuxc_select_input_t|typedef|} iomuxc_select_input_t;
DECL|iomuxc_sw_mux_ctl_pad_t|typedef|} iomuxc_sw_mux_ctl_pad_t;
DECL|iomuxc_sw_pad_ctl_pad_t|typedef|} iomuxc_sw_pad_ctl_pad_t;
DECL|kDmaRequestMuxACMP1|enumerator|kDmaRequestMuxACMP1 = 25|0x100U, /**< ACMP1 */
DECL|kDmaRequestMuxACMP2|enumerator|kDmaRequestMuxACMP2 = 26|0x100U, /**< ACMP2 */
DECL|kDmaRequestMuxACMP3|enumerator|kDmaRequestMuxACMP3 = 89|0x100U, /**< ACMP3 */
DECL|kDmaRequestMuxACMP4|enumerator|kDmaRequestMuxACMP4 = 90|0x100U, /**< ACMP4 */
DECL|kDmaRequestMuxADC1|enumerator|kDmaRequestMuxADC1 = 24|0x100U, /**< ADC1 */
DECL|kDmaRequestMuxADC2|enumerator|kDmaRequestMuxADC2 = 88|0x100U, /**< ADC2 */
DECL|kDmaRequestMuxADC_ETC|enumerator|kDmaRequestMuxADC_ETC = 23|0x100U, /**< ADC_ETC */
DECL|kDmaRequestMuxEnetTimer0|enumerator|kDmaRequestMuxEnetTimer0 = 92|0x100U, /**< Enet Timer0 */
DECL|kDmaRequestMuxEnetTimer1|enumerator|kDmaRequestMuxEnetTimer1 = 93|0x100U, /**< Enet Timer1 */
DECL|kDmaRequestMuxFlexIO1Request0Request1|enumerator|kDmaRequestMuxFlexIO1Request0Request1 = 0|0x100U, /**< FlexIO1 */
DECL|kDmaRequestMuxFlexIO1Request2Request3|enumerator|kDmaRequestMuxFlexIO1Request2Request3 = 64|0x100U, /**< FlexIO1 */
DECL|kDmaRequestMuxFlexIO2Request0Request1|enumerator|kDmaRequestMuxFlexIO2Request0Request1 = 1|0x100U, /**< FlexIO2 */
DECL|kDmaRequestMuxFlexIO2Request2Request3|enumerator|kDmaRequestMuxFlexIO2Request2Request3 = 65|0x100U, /**< FlexIO2 */
DECL|kDmaRequestMuxFlexPWM1CaptureSub0|enumerator|kDmaRequestMuxFlexPWM1CaptureSub0 = 32|0x100U, /**< FlexPWM1 Capture sub-module0 */
DECL|kDmaRequestMuxFlexPWM1CaptureSub1|enumerator|kDmaRequestMuxFlexPWM1CaptureSub1 = 33|0x100U, /**< FlexPWM1 Capture sub-module1 */
DECL|kDmaRequestMuxFlexPWM1CaptureSub2|enumerator|kDmaRequestMuxFlexPWM1CaptureSub2 = 34|0x100U, /**< FlexPWM1 Capture sub-module2 */
DECL|kDmaRequestMuxFlexPWM1CaptureSub3|enumerator|kDmaRequestMuxFlexPWM1CaptureSub3 = 35|0x100U, /**< FlexPWM1 Capture sub-module3 */
DECL|kDmaRequestMuxFlexPWM1ValueSub0|enumerator|kDmaRequestMuxFlexPWM1ValueSub0 = 36|0x100U, /**< FlexPWM1 Value sub-module0 */
DECL|kDmaRequestMuxFlexPWM1ValueSub1|enumerator|kDmaRequestMuxFlexPWM1ValueSub1 = 37|0x100U, /**< FlexPWM1 Value sub-module1 */
DECL|kDmaRequestMuxFlexPWM1ValueSub2|enumerator|kDmaRequestMuxFlexPWM1ValueSub2 = 38|0x100U, /**< FlexPWM1 Value sub-module2 */
DECL|kDmaRequestMuxFlexPWM1ValueSub3|enumerator|kDmaRequestMuxFlexPWM1ValueSub3 = 39|0x100U, /**< FlexPWM1 Value sub-module3 */
DECL|kDmaRequestMuxFlexPWM2CaptureSub0|enumerator|kDmaRequestMuxFlexPWM2CaptureSub0 = 96|0x100U, /**< FlexPWM2 Capture sub-module0 */
DECL|kDmaRequestMuxFlexPWM2CaptureSub1|enumerator|kDmaRequestMuxFlexPWM2CaptureSub1 = 97|0x100U, /**< FlexPWM2 Capture sub-module1 */
DECL|kDmaRequestMuxFlexPWM2CaptureSub2|enumerator|kDmaRequestMuxFlexPWM2CaptureSub2 = 98|0x100U, /**< FlexPWM2 Capture sub-module2 */
DECL|kDmaRequestMuxFlexPWM2CaptureSub3|enumerator|kDmaRequestMuxFlexPWM2CaptureSub3 = 99|0x100U, /**< FlexPWM2 Capture sub-module3 */
DECL|kDmaRequestMuxFlexPWM2ValueSub0|enumerator|kDmaRequestMuxFlexPWM2ValueSub0 = 100|0x100U, /**< FlexPWM2 Value sub-module0 */
DECL|kDmaRequestMuxFlexPWM2ValueSub1|enumerator|kDmaRequestMuxFlexPWM2ValueSub1 = 101|0x100U, /**< FlexPWM2 Value sub-module1 */
DECL|kDmaRequestMuxFlexPWM2ValueSub2|enumerator|kDmaRequestMuxFlexPWM2ValueSub2 = 102|0x100U, /**< FlexPWM2 Value sub-module2 */
DECL|kDmaRequestMuxFlexPWM2ValueSub3|enumerator|kDmaRequestMuxFlexPWM2ValueSub3 = 103|0x100U, /**< FlexPWM2 Value sub-module3 */
DECL|kDmaRequestMuxFlexPWM3CaptureSub0|enumerator|kDmaRequestMuxFlexPWM3CaptureSub0 = 40|0x100U, /**< FlexPWM3 Capture sub-module0 */
DECL|kDmaRequestMuxFlexPWM3CaptureSub1|enumerator|kDmaRequestMuxFlexPWM3CaptureSub1 = 41|0x100U, /**< FlexPWM3 Capture sub-module1 */
DECL|kDmaRequestMuxFlexPWM3CaptureSub2|enumerator|kDmaRequestMuxFlexPWM3CaptureSub2 = 42|0x100U, /**< FlexPWM3 Capture sub-module2 */
DECL|kDmaRequestMuxFlexPWM3CaptureSub3|enumerator|kDmaRequestMuxFlexPWM3CaptureSub3 = 43|0x100U, /**< FlexPWM3 Capture sub-module3 */
DECL|kDmaRequestMuxFlexPWM3ValueSub0|enumerator|kDmaRequestMuxFlexPWM3ValueSub0 = 44|0x100U, /**< FlexPWM3 Value sub-module0 */
DECL|kDmaRequestMuxFlexPWM3ValueSub1|enumerator|kDmaRequestMuxFlexPWM3ValueSub1 = 45|0x100U, /**< FlexPWM3 Value sub-module1 */
DECL|kDmaRequestMuxFlexPWM3ValueSub2|enumerator|kDmaRequestMuxFlexPWM3ValueSub2 = 46|0x100U, /**< FlexPWM3 Value sub-module2 */
DECL|kDmaRequestMuxFlexPWM3ValueSub3|enumerator|kDmaRequestMuxFlexPWM3ValueSub3 = 47|0x100U, /**< FlexPWM3 Value sub-module3 */
DECL|kDmaRequestMuxFlexPWM4CaptureSub0|enumerator|kDmaRequestMuxFlexPWM4CaptureSub0 = 104|0x100U, /**< FlexPWM4 Capture sub-module0 */
DECL|kDmaRequestMuxFlexPWM4CaptureSub1|enumerator|kDmaRequestMuxFlexPWM4CaptureSub1 = 105|0x100U, /**< FlexPWM4 Capture sub-module1 */
DECL|kDmaRequestMuxFlexPWM4CaptureSub2|enumerator|kDmaRequestMuxFlexPWM4CaptureSub2 = 106|0x100U, /**< FlexPWM4 Capture sub-module2 */
DECL|kDmaRequestMuxFlexPWM4CaptureSub3|enumerator|kDmaRequestMuxFlexPWM4CaptureSub3 = 107|0x100U, /**< FlexPWM4 Capture sub-module3 */
DECL|kDmaRequestMuxFlexPWM4ValueSub0|enumerator|kDmaRequestMuxFlexPWM4ValueSub0 = 108|0x100U, /**< FlexPWM4 Value sub-module0 */
DECL|kDmaRequestMuxFlexPWM4ValueSub1|enumerator|kDmaRequestMuxFlexPWM4ValueSub1 = 109|0x100U, /**< FlexPWM4 Value sub-module1 */
DECL|kDmaRequestMuxFlexPWM4ValueSub2|enumerator|kDmaRequestMuxFlexPWM4ValueSub2 = 110|0x100U, /**< FlexPWM4 Value sub-module2 */
DECL|kDmaRequestMuxFlexPWM4ValueSub3|enumerator|kDmaRequestMuxFlexPWM4ValueSub3 = 111|0x100U, /**< FlexPWM4 Value sub-module3 */
DECL|kDmaRequestMuxFlexSPIRx|enumerator|kDmaRequestMuxFlexSPIRx = 28|0x100U, /**< FlexSPI Receive */
DECL|kDmaRequestMuxFlexSPITx|enumerator|kDmaRequestMuxFlexSPITx = 29|0x100U, /**< FlexSPI Transmit */
DECL|kDmaRequestMuxLPI2C1|enumerator|kDmaRequestMuxLPI2C1 = 17|0x100U, /**< LPI2C1 */
DECL|kDmaRequestMuxLPI2C2|enumerator|kDmaRequestMuxLPI2C2 = 81|0x100U, /**< LPI2C2 */
DECL|kDmaRequestMuxLPI2C3|enumerator|kDmaRequestMuxLPI2C3 = 18|0x100U, /**< LPI2C3 */
DECL|kDmaRequestMuxLPI2C4|enumerator|kDmaRequestMuxLPI2C4 = 82|0x100U, /**< LPI2C4 */
DECL|kDmaRequestMuxLPSPI1Rx|enumerator|kDmaRequestMuxLPSPI1Rx = 13|0x100U, /**< LPSPI1 Receive */
DECL|kDmaRequestMuxLPSPI1Tx|enumerator|kDmaRequestMuxLPSPI1Tx = 14|0x100U, /**< LPSPI1 Transmit */
DECL|kDmaRequestMuxLPSPI2Rx|enumerator|kDmaRequestMuxLPSPI2Rx = 77|0x100U, /**< LPSPI2 Receive */
DECL|kDmaRequestMuxLPSPI2Tx|enumerator|kDmaRequestMuxLPSPI2Tx = 78|0x100U, /**< LPSPI2 Transmit */
DECL|kDmaRequestMuxLPSPI3Rx|enumerator|kDmaRequestMuxLPSPI3Rx = 15|0x100U, /**< LPSPI3 Receive */
DECL|kDmaRequestMuxLPSPI3Tx|enumerator|kDmaRequestMuxLPSPI3Tx = 16|0x100U, /**< LPSPI3 Transmit */
DECL|kDmaRequestMuxLPSPI4Rx|enumerator|kDmaRequestMuxLPSPI4Rx = 79|0x100U, /**< LPSPI4 Receive */
DECL|kDmaRequestMuxLPSPI4Tx|enumerator|kDmaRequestMuxLPSPI4Tx = 80|0x100U, /**< LPSPI4 Transmit */
DECL|kDmaRequestMuxLPUART1Rx|enumerator|kDmaRequestMuxLPUART1Rx = 3|0x100U, /**< LPUART1 Receive */
DECL|kDmaRequestMuxLPUART1Tx|enumerator|kDmaRequestMuxLPUART1Tx = 2|0x100U, /**< LPUART1 Transmit */
DECL|kDmaRequestMuxLPUART2Rx|enumerator|kDmaRequestMuxLPUART2Rx = 67|0x100U, /**< LPUART2 Receive */
DECL|kDmaRequestMuxLPUART2Tx|enumerator|kDmaRequestMuxLPUART2Tx = 66|0x100U, /**< LPUART2 Transmit */
DECL|kDmaRequestMuxLPUART3Rx|enumerator|kDmaRequestMuxLPUART3Rx = 5|0x100U, /**< LPUART3 Receive */
DECL|kDmaRequestMuxLPUART3Tx|enumerator|kDmaRequestMuxLPUART3Tx = 4|0x100U, /**< LPUART3 Transmit */
DECL|kDmaRequestMuxLPUART4Rx|enumerator|kDmaRequestMuxLPUART4Rx = 69|0x100U, /**< LPUART4 Receive */
DECL|kDmaRequestMuxLPUART4Tx|enumerator|kDmaRequestMuxLPUART4Tx = 68|0x100U, /**< LPUART4 Transmit */
DECL|kDmaRequestMuxLPUART5Rx|enumerator|kDmaRequestMuxLPUART5Rx = 7|0x100U, /**< LPUART5 Receive */
DECL|kDmaRequestMuxLPUART5Tx|enumerator|kDmaRequestMuxLPUART5Tx = 6|0x100U, /**< LPUART5 Transmit */
DECL|kDmaRequestMuxLPUART6Rx|enumerator|kDmaRequestMuxLPUART6Rx = 71|0x100U, /**< LPUART6 Receive */
DECL|kDmaRequestMuxLPUART6Tx|enumerator|kDmaRequestMuxLPUART6Tx = 70|0x100U, /**< LPUART6 Transmit */
DECL|kDmaRequestMuxLPUART7Rx|enumerator|kDmaRequestMuxLPUART7Rx = 9|0x100U, /**< LPUART7 Receive */
DECL|kDmaRequestMuxLPUART7Tx|enumerator|kDmaRequestMuxLPUART7Tx = 8|0x100U, /**< LPUART7 Transmit */
DECL|kDmaRequestMuxLPUART8Rx|enumerator|kDmaRequestMuxLPUART8Rx = 73|0x100U, /**< LPUART8 Receive */
DECL|kDmaRequestMuxLPUART8Tx|enumerator|kDmaRequestMuxLPUART8Tx = 72|0x100U, /**< LPUART8 Transmit */
DECL|kDmaRequestMuxQTIMER1CaptTimer0|enumerator|kDmaRequestMuxQTIMER1CaptTimer0 = 48|0x100U, /**< QTIMER1 Capture timer 0 */
DECL|kDmaRequestMuxQTIMER1CaptTimer1|enumerator|kDmaRequestMuxQTIMER1CaptTimer1 = 49|0x100U, /**< QTIMER1 Capture timer 1 */
DECL|kDmaRequestMuxQTIMER1CaptTimer2|enumerator|kDmaRequestMuxQTIMER1CaptTimer2 = 50|0x100U, /**< QTIMER1 Capture timer 2 */
DECL|kDmaRequestMuxQTIMER1CaptTimer3|enumerator|kDmaRequestMuxQTIMER1CaptTimer3 = 51|0x100U, /**< QTIMER1 Capture timer 3 */
DECL|kDmaRequestMuxQTIMER1Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER1Cmpld1Timer0Cmpld2Timer1 = 52|0x100U, /**< QTIMER1 cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER1Cmpld1Timer1Cmpld2Timer0|enumerator|kDmaRequestMuxQTIMER1Cmpld1Timer1Cmpld2Timer0 = 53|0x100U, /**< QTIMER1 cmpld1 in timer 1 or cmpld2 in timer 0 */
DECL|kDmaRequestMuxQTIMER1Cmpld1Timer2Cmpld2Timer3|enumerator|kDmaRequestMuxQTIMER1Cmpld1Timer2Cmpld2Timer3 = 54|0x100U, /**< QTIMER1 cmpld1 in timer 2 or cmpld2 in timer 3 */
DECL|kDmaRequestMuxQTIMER1Cmpld1Timer3Cmpld2Timer2|enumerator|kDmaRequestMuxQTIMER1Cmpld1Timer3Cmpld2Timer2 = 55|0x100U, /**< QTIMER1 cmpld1 in timer 3 or cmpld2 in timer 2 */
DECL|kDmaRequestMuxQTIMER2CaptTimer0|enumerator|kDmaRequestMuxQTIMER2CaptTimer0 = 112|0x100U, /**< QTIMER2 Capture timer 0 */
DECL|kDmaRequestMuxQTIMER2CaptTimer1|enumerator|kDmaRequestMuxQTIMER2CaptTimer1 = 113|0x100U, /**< QTIMER2 Capture timer 1 */
DECL|kDmaRequestMuxQTIMER2CaptTimer2|enumerator|kDmaRequestMuxQTIMER2CaptTimer2 = 114|0x100U, /**< QTIMER2 Capture timer 2 */
DECL|kDmaRequestMuxQTIMER2CaptTimer3|enumerator|kDmaRequestMuxQTIMER2CaptTimer3 = 115|0x100U, /**< QTIMER2 Capture timer 3 */
DECL|kDmaRequestMuxQTIMER2Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER2Cmpld1Timer0Cmpld2Timer1 = 116|0x100U, /**< QTIMER2 cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER2Cmpld1Timer1Cmpld2Timer0|enumerator|kDmaRequestMuxQTIMER2Cmpld1Timer1Cmpld2Timer0 = 117|0x100U, /**< QTIMER2 cmpld1 in timer 1 or cmpld2 in timer 0 */
DECL|kDmaRequestMuxQTIMER2Cmpld1Timer2Cmpld2Timer3|enumerator|kDmaRequestMuxQTIMER2Cmpld1Timer2Cmpld2Timer3 = 118|0x100U, /**< QTIMER2 cmpld1 in timer 2 or cmpld2 in timer 3 */
DECL|kDmaRequestMuxQTIMER2Cmpld1Timer3Cmpld2Timer2|enumerator|kDmaRequestMuxQTIMER2Cmpld1Timer3Cmpld2Timer2 = 119|0x100U, /**< QTIMER2 cmpld1 in timer 3 or cmpld2 in timer 2 */
DECL|kDmaRequestMuxQTIMER3CaptTimer0Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER3CaptTimer0Cmpld1Timer0Cmpld2Timer1 = 56|0x100U, /**< QTIMER3 capture timer 0, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER3CaptTimer1Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER3CaptTimer1Cmpld1Timer0Cmpld2Timer1 = 57|0x100U, /**< QTIMER3 capture timer 1, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER3CaptTimer2Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER3CaptTimer2Cmpld1Timer0Cmpld2Timer1 = 58|0x100U, /**< QTIMER3 capture timer 2, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER3CaptTimer3Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER3CaptTimer3Cmpld1Timer0Cmpld2Timer1 = 59|0x100U, /**< QTIMER3 capture timer 3, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER4CaptTimer0Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER4CaptTimer0Cmpld1Timer0Cmpld2Timer1 = 120|0x100U, /**< QTIMER4 capture timer 0, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER4CaptTimer1Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER4CaptTimer1Cmpld1Timer0Cmpld2Timer1 = 121|0x100U, /**< QTIMER4 capture timer 1, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER4CaptTimer2Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER4CaptTimer2Cmpld1Timer0Cmpld2Timer1 = 122|0x100U, /**< QTIMER4 capture timer 2, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxQTIMER4CaptTimer3Cmpld1Timer0Cmpld2Timer1|enumerator|kDmaRequestMuxQTIMER4CaptTimer3Cmpld1Timer0Cmpld2Timer1 = 123|0x100U, /**< QTIMER4 capture timer 3, cmpld1 in timer 0 or cmpld2 in timer 1 */
DECL|kDmaRequestMuxSai1Rx|enumerator|kDmaRequestMuxSai1Rx = 19|0x100U, /**< Sai1 Receive */
DECL|kDmaRequestMuxSai1Tx|enumerator|kDmaRequestMuxSai1Tx = 20|0x100U, /**< Sai1 Transmit */
DECL|kDmaRequestMuxSai2Rx|enumerator|kDmaRequestMuxSai2Rx = 21|0x100U, /**< Sai2 Receive */
DECL|kDmaRequestMuxSai2Tx|enumerator|kDmaRequestMuxSai2Tx = 22|0x100U, /**< Sai2 Transmit */
DECL|kDmaRequestMuxSai3Rx|enumerator|kDmaRequestMuxSai3Rx = 83|0x100U, /**< Sai3 Receive */
DECL|kDmaRequestMuxSai3Tx|enumerator|kDmaRequestMuxSai3Tx = 84|0x100U, /**< Sai3 Transmit */
DECL|kDmaRequestMuxSpdifRx|enumerator|kDmaRequestMuxSpdifRx = 85|0x100U, /**< Spdif Receive */
DECL|kDmaRequestMuxSpdifTx|enumerator|kDmaRequestMuxSpdifTx = 86|0x100U, /**< Spdif Transmit */
DECL|kDmaRequestMuxXBAR1Request0|enumerator|kDmaRequestMuxXBAR1Request0 = 30|0x100U, /**< XBAR1 Request 0 */
DECL|kDmaRequestMuxXBAR1Request1|enumerator|kDmaRequestMuxXBAR1Request1 = 31|0x100U, /**< XBAR1 Request 1 */
DECL|kDmaRequestMuxXBAR1Request2|enumerator|kDmaRequestMuxXBAR1Request2 = 94|0x100U, /**< XBAR1 Request 2 */
DECL|kDmaRequestMuxXBAR1Request3|enumerator|kDmaRequestMuxXBAR1Request3 = 95|0x100U, /**< XBAR1 Request 3 */
DECL|kIOMUXC_ANATOP_USB_OTG1_ID_SELECT_INPUT|enumerator|kIOMUXC_ANATOP_USB_OTG1_ID_SELECT_INPUT = 0U, /**< IOMUXC select input index */
DECL|kIOMUXC_ANATOP_USB_OTG2_ID_SELECT_INPUT|enumerator|kIOMUXC_ANATOP_USB_OTG2_ID_SELECT_INPUT = 1U, /**< IOMUXC select input index */
DECL|kIOMUXC_CCM_PMIC_READY_SELECT_INPUT|enumerator|kIOMUXC_CCM_PMIC_READY_SELECT_INPUT = 2U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA02_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA02_SELECT_INPUT = 3U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA03_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA03_SELECT_INPUT = 4U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA04_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA04_SELECT_INPUT = 5U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA05_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA05_SELECT_INPUT = 6U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA06_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA06_SELECT_INPUT = 7U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA07_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA07_SELECT_INPUT = 8U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA08_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA08_SELECT_INPUT = 9U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_DATA09_SELECT_INPUT|enumerator|kIOMUXC_CSI_DATA09_SELECT_INPUT = 10U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_HSYNC_SELECT_INPUT|enumerator|kIOMUXC_CSI_HSYNC_SELECT_INPUT = 11U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_PIXCLK_SELECT_INPUT|enumerator|kIOMUXC_CSI_PIXCLK_SELECT_INPUT = 12U, /**< IOMUXC select input index */
DECL|kIOMUXC_CSI_VSYNC_SELECT_INPUT|enumerator|kIOMUXC_CSI_VSYNC_SELECT_INPUT = 13U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET0_RXDATA_SELECT_INPUT|enumerator|kIOMUXC_ENET0_RXDATA_SELECT_INPUT = 16U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET0_TIMER_SELECT_INPUT|enumerator|kIOMUXC_ENET0_TIMER_SELECT_INPUT = 20U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET1_RXDATA_SELECT_INPUT|enumerator|kIOMUXC_ENET1_RXDATA_SELECT_INPUT = 17U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT|enumerator|kIOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT = 14U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET_MDIO_SELECT_INPUT|enumerator|kIOMUXC_ENET_MDIO_SELECT_INPUT = 15U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET_RXEN_SELECT_INPUT|enumerator|kIOMUXC_ENET_RXEN_SELECT_INPUT = 18U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET_RXERR_SELECT_INPUT|enumerator|kIOMUXC_ENET_RXERR_SELECT_INPUT = 19U, /**< IOMUXC select input index */
DECL|kIOMUXC_ENET_TXCLK_SELECT_INPUT|enumerator|kIOMUXC_ENET_TXCLK_SELECT_INPUT = 21U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXCAN1_RX_SELECT_INPUT|enumerator|kIOMUXC_FLEXCAN1_RX_SELECT_INPUT = 22U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXCAN2_RX_SELECT_INPUT|enumerator|kIOMUXC_FLEXCAN2_RX_SELECT_INPUT = 23U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMA0_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMA0_SELECT_INPUT = 25U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMA1_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMA1_SELECT_INPUT = 26U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMA2_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMA2_SELECT_INPUT = 27U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMA3_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMA3_SELECT_INPUT = 24U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMB0_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMB0_SELECT_INPUT = 29U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMB1_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMB1_SELECT_INPUT = 30U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMB2_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMB2_SELECT_INPUT = 31U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM1_PWMB3_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM1_PWMB3_SELECT_INPUT = 28U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMA0_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMA0_SELECT_INPUT = 33U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMA1_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMA1_SELECT_INPUT = 34U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMA2_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMA2_SELECT_INPUT = 35U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMA3_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMA3_SELECT_INPUT = 32U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMB0_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMB0_SELECT_INPUT = 37U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMB1_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMB1_SELECT_INPUT = 38U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMB2_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMB2_SELECT_INPUT = 39U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM2_PWMB3_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM2_PWMB3_SELECT_INPUT = 36U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM4_PWMA0_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM4_PWMA0_SELECT_INPUT = 40U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM4_PWMA1_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM4_PWMA1_SELECT_INPUT = 41U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM4_PWMA2_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM4_PWMA2_SELECT_INPUT = 42U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXPWM4_PWMA3_SELECT_INPUT|enumerator|kIOMUXC_FLEXPWM4_PWMA3_SELECT_INPUT = 43U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIA_DATA0_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIA_DATA0_SELECT_INPUT = 45U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIA_DATA1_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIA_DATA1_SELECT_INPUT = 46U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIA_DATA2_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIA_DATA2_SELECT_INPUT = 47U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIA_DATA3_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIA_DATA3_SELECT_INPUT = 48U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIA_DQS_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIA_DQS_SELECT_INPUT = 44U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIA_SCK_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIA_SCK_SELECT_INPUT = 53U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIB_DATA0_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIB_DATA0_SELECT_INPUT = 49U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIB_DATA1_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIB_DATA1_SELECT_INPUT = 50U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIB_DATA2_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIB_DATA2_SELECT_INPUT = 51U, /**< IOMUXC select input index */
DECL|kIOMUXC_FLEXSPIB_DATA3_SELECT_INPUT|enumerator|kIOMUXC_FLEXSPIB_DATA3_SELECT_INPUT = 52U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C1_SCL_SELECT_INPUT|enumerator|kIOMUXC_LPI2C1_SCL_SELECT_INPUT = 54U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C1_SDA_SELECT_INPUT|enumerator|kIOMUXC_LPI2C1_SDA_SELECT_INPUT = 55U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C2_SCL_SELECT_INPUT|enumerator|kIOMUXC_LPI2C2_SCL_SELECT_INPUT = 56U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C2_SDA_SELECT_INPUT|enumerator|kIOMUXC_LPI2C2_SDA_SELECT_INPUT = 57U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C3_SCL_SELECT_INPUT|enumerator|kIOMUXC_LPI2C3_SCL_SELECT_INPUT = 58U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C3_SDA_SELECT_INPUT|enumerator|kIOMUXC_LPI2C3_SDA_SELECT_INPUT = 59U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C4_SCL_SELECT_INPUT|enumerator|kIOMUXC_LPI2C4_SCL_SELECT_INPUT = 60U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPI2C4_SDA_SELECT_INPUT|enumerator|kIOMUXC_LPI2C4_SDA_SELECT_INPUT = 61U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI1_PCS0_SELECT_INPUT|enumerator|kIOMUXC_LPSPI1_PCS0_SELECT_INPUT = 62U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI1_SCK_SELECT_INPUT|enumerator|kIOMUXC_LPSPI1_SCK_SELECT_INPUT = 63U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI1_SDI_SELECT_INPUT|enumerator|kIOMUXC_LPSPI1_SDI_SELECT_INPUT = 64U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI1_SDO_SELECT_INPUT|enumerator|kIOMUXC_LPSPI1_SDO_SELECT_INPUT = 65U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI2_PCS0_SELECT_INPUT|enumerator|kIOMUXC_LPSPI2_PCS0_SELECT_INPUT = 66U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI2_SCK_SELECT_INPUT|enumerator|kIOMUXC_LPSPI2_SCK_SELECT_INPUT = 67U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI2_SDI_SELECT_INPUT|enumerator|kIOMUXC_LPSPI2_SDI_SELECT_INPUT = 68U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI2_SDO_SELECT_INPUT|enumerator|kIOMUXC_LPSPI2_SDO_SELECT_INPUT = 69U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI3_PCS0_SELECT_INPUT|enumerator|kIOMUXC_LPSPI3_PCS0_SELECT_INPUT = 70U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI3_SCK_SELECT_INPUT|enumerator|kIOMUXC_LPSPI3_SCK_SELECT_INPUT = 71U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI3_SDI_SELECT_INPUT|enumerator|kIOMUXC_LPSPI3_SDI_SELECT_INPUT = 72U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI3_SDO_SELECT_INPUT|enumerator|kIOMUXC_LPSPI3_SDO_SELECT_INPUT = 73U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI4_PCS0_SELECT_INPUT|enumerator|kIOMUXC_LPSPI4_PCS0_SELECT_INPUT = 74U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI4_SCK_SELECT_INPUT|enumerator|kIOMUXC_LPSPI4_SCK_SELECT_INPUT = 75U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI4_SDI_SELECT_INPUT|enumerator|kIOMUXC_LPSPI4_SDI_SELECT_INPUT = 76U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPSPI4_SDO_SELECT_INPUT|enumerator|kIOMUXC_LPSPI4_SDO_SELECT_INPUT = 77U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART2_RX_SELECT_INPUT|enumerator|kIOMUXC_LPUART2_RX_SELECT_INPUT = 78U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART2_TX_SELECT_INPUT|enumerator|kIOMUXC_LPUART2_TX_SELECT_INPUT = 79U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART3_CTS_B_SELECT_INPUT|enumerator|kIOMUXC_LPUART3_CTS_B_SELECT_INPUT = 80U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART3_RX_SELECT_INPUT|enumerator|kIOMUXC_LPUART3_RX_SELECT_INPUT = 81U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART3_TX_SELECT_INPUT|enumerator|kIOMUXC_LPUART3_TX_SELECT_INPUT = 82U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART4_RX_SELECT_INPUT|enumerator|kIOMUXC_LPUART4_RX_SELECT_INPUT = 83U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART4_TX_SELECT_INPUT|enumerator|kIOMUXC_LPUART4_TX_SELECT_INPUT = 84U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART5_RX_SELECT_INPUT|enumerator|kIOMUXC_LPUART5_RX_SELECT_INPUT = 85U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART5_TX_SELECT_INPUT|enumerator|kIOMUXC_LPUART5_TX_SELECT_INPUT = 86U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART6_RX_SELECT_INPUT|enumerator|kIOMUXC_LPUART6_RX_SELECT_INPUT = 87U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART6_TX_SELECT_INPUT|enumerator|kIOMUXC_LPUART6_TX_SELECT_INPUT = 88U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART7_RX_SELECT_INPUT|enumerator|kIOMUXC_LPUART7_RX_SELECT_INPUT = 89U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART7_TX_SELECT_INPUT|enumerator|kIOMUXC_LPUART7_TX_SELECT_INPUT = 90U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART8_RX_SELECT_INPUT|enumerator|kIOMUXC_LPUART8_RX_SELECT_INPUT = 91U, /**< IOMUXC select input index */
DECL|kIOMUXC_LPUART8_TX_SELECT_INPUT|enumerator|kIOMUXC_LPUART8_TX_SELECT_INPUT = 92U, /**< IOMUXC select input index */
DECL|kIOMUXC_NMI_SELECT_INPUT|enumerator|kIOMUXC_NMI_SELECT_INPUT = 93U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER2_TIMER0_SELECT_INPUT|enumerator|kIOMUXC_QTIMER2_TIMER0_SELECT_INPUT = 94U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER2_TIMER1_SELECT_INPUT|enumerator|kIOMUXC_QTIMER2_TIMER1_SELECT_INPUT = 95U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER2_TIMER2_SELECT_INPUT|enumerator|kIOMUXC_QTIMER2_TIMER2_SELECT_INPUT = 96U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER2_TIMER3_SELECT_INPUT|enumerator|kIOMUXC_QTIMER2_TIMER3_SELECT_INPUT = 97U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER3_TIMER0_SELECT_INPUT|enumerator|kIOMUXC_QTIMER3_TIMER0_SELECT_INPUT = 98U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER3_TIMER1_SELECT_INPUT|enumerator|kIOMUXC_QTIMER3_TIMER1_SELECT_INPUT = 99U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER3_TIMER2_SELECT_INPUT|enumerator|kIOMUXC_QTIMER3_TIMER2_SELECT_INPUT = 100U, /**< IOMUXC select input index */
DECL|kIOMUXC_QTIMER3_TIMER3_SELECT_INPUT|enumerator|kIOMUXC_QTIMER3_TIMER3_SELECT_INPUT = 101U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_MCLK2_SELECT_INPUT|enumerator|kIOMUXC_SAI1_MCLK2_SELECT_INPUT = 102U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_RX_BCLK_SELECT_INPUT|enumerator|kIOMUXC_SAI1_RX_BCLK_SELECT_INPUT = 103U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_RX_DATA0_SELECT_INPUT|enumerator|kIOMUXC_SAI1_RX_DATA0_SELECT_INPUT = 104U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_RX_DATA1_SELECT_INPUT|enumerator|kIOMUXC_SAI1_RX_DATA1_SELECT_INPUT = 105U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_RX_DATA2_SELECT_INPUT|enumerator|kIOMUXC_SAI1_RX_DATA2_SELECT_INPUT = 106U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_RX_DATA3_SELECT_INPUT|enumerator|kIOMUXC_SAI1_RX_DATA3_SELECT_INPUT = 107U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_RX_SYNC_SELECT_INPUT|enumerator|kIOMUXC_SAI1_RX_SYNC_SELECT_INPUT = 108U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_TX_BCLK_SELECT_INPUT|enumerator|kIOMUXC_SAI1_TX_BCLK_SELECT_INPUT = 109U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI1_TX_SYNC_SELECT_INPUT|enumerator|kIOMUXC_SAI1_TX_SYNC_SELECT_INPUT = 110U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI2_MCLK2_SELECT_INPUT|enumerator|kIOMUXC_SAI2_MCLK2_SELECT_INPUT = 111U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI2_RX_BCLK_SELECT_INPUT|enumerator|kIOMUXC_SAI2_RX_BCLK_SELECT_INPUT = 112U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI2_RX_DATA0_SELECT_INPUT|enumerator|kIOMUXC_SAI2_RX_DATA0_SELECT_INPUT = 113U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI2_RX_SYNC_SELECT_INPUT|enumerator|kIOMUXC_SAI2_RX_SYNC_SELECT_INPUT = 114U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI2_TX_BCLK_SELECT_INPUT|enumerator|kIOMUXC_SAI2_TX_BCLK_SELECT_INPUT = 115U, /**< IOMUXC select input index */
DECL|kIOMUXC_SAI2_TX_SYNC_SELECT_INPUT|enumerator|kIOMUXC_SAI2_TX_SYNC_SELECT_INPUT = 116U, /**< IOMUXC select input index */
DECL|kIOMUXC_SPDIF_IN_SELECT_INPUT|enumerator|kIOMUXC_SPDIF_IN_SELECT_INPUT = 117U, /**< IOMUXC select input index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00 = 42U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01 = 43U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02 = 44U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03 = 45U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04 = 46U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05 = 47U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06 = 48U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07 = 49U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08 = 50U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09 = 51U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10 = 52U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11 = 53U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12 = 54U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13 = 55U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14 = 56U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15 = 57U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_00|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_00 = 58U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_01|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_01 = 59U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_02|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_02 = 60U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_03|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_03 = 61U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_04|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_04 = 62U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_05|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_05 = 63U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_06|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_06 = 64U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_07|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_07 = 65U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_08|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_08 = 66U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_09|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_09 = 67U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10 = 68U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11 = 69U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12 = 70U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13 = 71U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14 = 72U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15 = 73U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_00|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_00 = 74U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_01|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_01 = 75U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_02|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_02 = 76U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 77U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_04|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_04 = 78U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_05|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_05 = 79U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_06|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_06 = 80U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_07|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_07 = 81U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_08|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_08 = 82U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_09|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_09 = 83U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_10|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_10 = 84U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_11|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_11 = 85U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_12|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_12 = 86U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_13|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_13 = 87U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14 = 88U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15 = 89U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_00|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_00 = 90U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_01|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_01 = 91U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_02|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_02 = 92U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_03|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_03 = 93U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04 = 94U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05 = 95U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06 = 96U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07 = 97U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08 = 98U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09 = 99U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10 = 100U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11 = 101U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_12|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_12 = 102U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_13|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_13 = 103U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14 = 104U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15 = 105U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00 = 0U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01 = 1U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02 = 2U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03 = 3U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04 = 4U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05 = 5U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06 = 6U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07 = 7U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08 = 8U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09 = 9U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10 = 10U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11 = 11U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12 = 12U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13 = 13U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14 = 14U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15 = 15U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16 = 16U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17 = 17U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18 = 18U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19 = 19U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20 = 20U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21 = 21U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 22U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 = 23U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 = 24U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 = 25U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 26U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 27U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 28U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 29U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30 = 30U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31 = 31U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32 = 32U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33 = 33U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34 = 34U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35 = 35U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36 = 36U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37 = 37U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38 = 38U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39 = 39U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40 = 40U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41 = 41U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_00|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_00 = 106U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_01|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_01 = 107U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_02|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_02 = 108U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_03|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_03 = 109U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_04|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_04 = 110U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_05|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_05 = 111U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00 = 112U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01 = 113U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02 = 114U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03 = 115U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04 = 116U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05 = 117U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06 = 118U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07 = 119U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08 = 120U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09 = 121U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10 = 122U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11|enumerator|kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11 = 123U, /**< IOMUXC SW_MUX_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00 = 42U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01 = 43U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02 = 44U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03 = 45U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04 = 46U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05 = 47U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06 = 48U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07 = 49U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08 = 50U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09 = 51U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10 = 52U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11 = 53U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12 = 54U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13 = 55U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14 = 56U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15 = 57U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_00|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_00 = 58U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_01|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_01 = 59U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_02|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_02 = 60U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_03|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_03 = 61U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_04|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_04 = 62U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_05|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_05 = 63U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_06|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_06 = 64U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_07|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_07 = 65U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_08|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_08 = 66U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_09|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_09 = 67U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10 = 68U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11 = 69U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12 = 70U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13 = 71U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14 = 72U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15 = 73U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_00|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_00 = 74U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_01|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_01 = 75U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_02|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_02 = 76U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = 77U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_04|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_04 = 78U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_05|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_05 = 79U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_06|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_06 = 80U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_07|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_07 = 81U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_08|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_08 = 82U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_09|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_09 = 83U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_10|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_10 = 84U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_11|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_11 = 85U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_12|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_12 = 86U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_13|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_13 = 87U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_14|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_14 = 88U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_15|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_15 = 89U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_00|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_00 = 90U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_01|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_01 = 91U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_02|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_02 = 92U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_03|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_03 = 93U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04 = 94U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05 = 95U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06 = 96U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07 = 97U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08 = 98U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09 = 99U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10 = 100U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11 = 101U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_12|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_12 = 102U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_13|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_13 = 103U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_14|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_14 = 104U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_15|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_15 = 105U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00 = 0U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01 = 1U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02 = 2U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03 = 3U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04 = 4U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05 = 5U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06 = 6U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07 = 7U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08 = 8U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09 = 9U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10 = 10U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11 = 11U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12 = 12U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13 = 13U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14 = 14U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15 = 15U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16 = 16U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17 = 17U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18 = 18U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19 = 19U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20 = 20U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21 = 21U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 22U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 23U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 24U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 25U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 26U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 27U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 28U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 29U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30 = 30U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31 = 31U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32 = 32U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33 = 33U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34 = 34U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35 = 35U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36 = 36U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37 = 37U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38 = 38U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39 = 39U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40 = 40U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41 = 41U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_00|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_00 = 106U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_01|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_01 = 107U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_02|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_02 = 108U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_03|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_03 = 109U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_04|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_04 = 110U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_05|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_05 = 111U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00 = 112U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01 = 113U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02 = 114U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03 = 115U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04 = 116U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05 = 117U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06 = 118U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07 = 119U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08 = 120U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09 = 121U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10 = 122U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11|enumerator|kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11 = 123U, /**< IOMUXC SW_PAD_CTL_PAD index */
DECL|kIOMUXC_USB_OTG1_OC_SELECT_INPUT|enumerator|kIOMUXC_USB_OTG1_OC_SELECT_INPUT = 119U, /**< IOMUXC select input index */
DECL|kIOMUXC_USB_OTG2_OC_SELECT_INPUT|enumerator|kIOMUXC_USB_OTG2_OC_SELECT_INPUT = 118U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC1_CD_B_SELECT_INPUT|enumerator|kIOMUXC_USDHC1_CD_B_SELECT_INPUT = 120U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC1_WP_SELECT_INPUT|enumerator|kIOMUXC_USDHC1_WP_SELECT_INPUT = 121U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_CD_B_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_CD_B_SELECT_INPUT = 123U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_CLK_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_CLK_SELECT_INPUT = 122U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_CMD_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_CMD_SELECT_INPUT = 124U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA0_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA0_SELECT_INPUT = 125U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA1_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA1_SELECT_INPUT = 126U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA2_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA2_SELECT_INPUT = 127U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA3_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA3_SELECT_INPUT = 128U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA4_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA4_SELECT_INPUT = 129U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA5_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA5_SELECT_INPUT = 130U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA6_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA6_SELECT_INPUT = 131U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_DATA7_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_DATA7_SELECT_INPUT = 132U, /**< IOMUXC select input index */
DECL|kIOMUXC_USDHC2_WP_SELECT_INPUT|enumerator|kIOMUXC_USDHC2_WP_SELECT_INPUT = 133U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN02_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN02_SELECT_INPUT = 134U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN03_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN03_SELECT_INPUT = 135U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN04_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN04_SELECT_INPUT = 136U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN05_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN05_SELECT_INPUT = 137U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN06_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN06_SELECT_INPUT = 138U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN07_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN07_SELECT_INPUT = 139U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN08_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN08_SELECT_INPUT = 140U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN09_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN09_SELECT_INPUT = 141U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN14_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN14_SELECT_INPUT = 148U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN15_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN15_SELECT_INPUT = 149U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN16_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN16_SELECT_INPUT = 150U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN17_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN17_SELECT_INPUT = 142U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN18_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN18_SELECT_INPUT = 143U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN19_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN19_SELECT_INPUT = 152U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN20_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN20_SELECT_INPUT = 144U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN21_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN21_SELECT_INPUT = 153U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN22_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN22_SELECT_INPUT = 145U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN23_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN23_SELECT_INPUT = 146U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN24_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN24_SELECT_INPUT = 147U, /**< IOMUXC select input index */
DECL|kIOMUXC_XBAR1_IN25_SELECT_INPUT|enumerator|kIOMUXC_XBAR1_IN25_SELECT_INPUT = 151U, /**< IOMUXC select input index */
DECL|kXBARA1_InputAcmp1Out|enumerator|kXBARA1_InputAcmp1Out = 26|0x100U, /**< ACMP1_OUT output assigned to XBARA1_IN26 input. */
DECL|kXBARA1_InputAcmp2Out|enumerator|kXBARA1_InputAcmp2Out = 27|0x100U, /**< ACMP2_OUT output assigned to XBARA1_IN27 input. */
DECL|kXBARA1_InputAcmp3Out|enumerator|kXBARA1_InputAcmp3Out = 28|0x100U, /**< ACMP3_OUT output assigned to XBARA1_IN28 input. */
DECL|kXBARA1_InputAcmp4Out|enumerator|kXBARA1_InputAcmp4Out = 29|0x100U, /**< ACMP4_OUT output assigned to XBARA1_IN29 input. */
DECL|kXBARA1_InputAdcEtcXbar0Coco0|enumerator|kXBARA1_InputAdcEtcXbar0Coco0 = 80|0x100U, /**< ADC_ETC_XBAR0_COCO0 output assigned to XBARA1_IN80 input. */
DECL|kXBARA1_InputAdcEtcXbar0Coco1|enumerator|kXBARA1_InputAdcEtcXbar0Coco1 = 81|0x100U, /**< ADC_ETC_XBAR0_COCO1 output assigned to XBARA1_IN81 input. */
DECL|kXBARA1_InputAdcEtcXbar0Coco2|enumerator|kXBARA1_InputAdcEtcXbar0Coco2 = 82|0x100U, /**< ADC_ETC_XBAR0_COCO2 output assigned to XBARA1_IN82 input. */
DECL|kXBARA1_InputAdcEtcXbar0Coco3|enumerator|kXBARA1_InputAdcEtcXbar0Coco3 = 83|0x100U, /**< ADC_ETC_XBAR0_COCO3 output assigned to XBARA1_IN83 input. */
DECL|kXBARA1_InputAdcEtcXbar1Coco0|enumerator|kXBARA1_InputAdcEtcXbar1Coco0 = 84|0x100U, /**< ADC_ETC_XBAR1_COCO0 output assigned to XBARA1_IN84 input. */
DECL|kXBARA1_InputAdcEtcXbar1Coco1|enumerator|kXBARA1_InputAdcEtcXbar1Coco1 = 85|0x100U, /**< ADC_ETC_XBAR1_COCO1 output assigned to XBARA1_IN85 input. */
DECL|kXBARA1_InputAdcEtcXbar1Coco2|enumerator|kXBARA1_InputAdcEtcXbar1Coco2 = 86|0x100U, /**< ADC_ETC_XBAR1_COCO2 output assigned to XBARA1_IN86 input. */
DECL|kXBARA1_InputAdcEtcXbar1Coco3|enumerator|kXBARA1_InputAdcEtcXbar1Coco3 = 87|0x100U, /**< ADC_ETC_XBAR1_COCO3 output assigned to XBARA1_IN87 input. */
DECL|kXBARA1_InputAoi1Out0|enumerator|kXBARA1_InputAoi1Out0 = 72|0x100U, /**< AOI1_OUT0 output assigned to XBARA1_IN72 input. */
DECL|kXBARA1_InputAoi1Out1|enumerator|kXBARA1_InputAoi1Out1 = 73|0x100U, /**< AOI1_OUT1 output assigned to XBARA1_IN73 input. */
DECL|kXBARA1_InputAoi1Out2|enumerator|kXBARA1_InputAoi1Out2 = 74|0x100U, /**< AOI1_OUT2 output assigned to XBARA1_IN74 input. */
DECL|kXBARA1_InputAoi1Out3|enumerator|kXBARA1_InputAoi1Out3 = 75|0x100U, /**< AOI1_OUT3 output assigned to XBARA1_IN75 input. */
DECL|kXBARA1_InputAoi2Out0|enumerator|kXBARA1_InputAoi2Out0 = 76|0x100U, /**< AOI2_OUT0 output assigned to XBARA1_IN76 input. */
DECL|kXBARA1_InputAoi2Out1|enumerator|kXBARA1_InputAoi2Out1 = 77|0x100U, /**< AOI2_OUT1 output assigned to XBARA1_IN77 input. */
DECL|kXBARA1_InputAoi2Out2|enumerator|kXBARA1_InputAoi2Out2 = 78|0x100U, /**< AOI2_OUT2 output assigned to XBARA1_IN78 input. */
DECL|kXBARA1_InputAoi2Out3|enumerator|kXBARA1_InputAoi2Out3 = 79|0x100U, /**< AOI2_OUT3 output assigned to XBARA1_IN79 input. */
DECL|kXBARA1_InputDmaDone0|enumerator|kXBARA1_InputDmaDone0 = 64|0x100U, /**< DMA_DONE0 output assigned to XBARA1_IN64 input. */
DECL|kXBARA1_InputDmaDone1|enumerator|kXBARA1_InputDmaDone1 = 65|0x100U, /**< DMA_DONE1 output assigned to XBARA1_IN65 input. */
DECL|kXBARA1_InputDmaDone2|enumerator|kXBARA1_InputDmaDone2 = 66|0x100U, /**< DMA_DONE2 output assigned to XBARA1_IN66 input. */
DECL|kXBARA1_InputDmaDone3|enumerator|kXBARA1_InputDmaDone3 = 67|0x100U, /**< DMA_DONE3 output assigned to XBARA1_IN67 input. */
DECL|kXBARA1_InputDmaDone4|enumerator|kXBARA1_InputDmaDone4 = 68|0x100U, /**< DMA_DONE4 output assigned to XBARA1_IN68 input. */
DECL|kXBARA1_InputDmaDone5|enumerator|kXBARA1_InputDmaDone5 = 69|0x100U, /**< DMA_DONE5 output assigned to XBARA1_IN69 input. */
DECL|kXBARA1_InputDmaDone6|enumerator|kXBARA1_InputDmaDone6 = 70|0x100U, /**< DMA_DONE6 output assigned to XBARA1_IN70 input. */
DECL|kXBARA1_InputDmaDone7|enumerator|kXBARA1_InputDmaDone7 = 71|0x100U, /**< DMA_DONE7 output assigned to XBARA1_IN71 input. */
DECL|kXBARA1_InputEnc1PosMatch|enumerator|kXBARA1_InputEnc1PosMatch = 60|0x100U, /**< ENC1_POS_MATCH output assigned to XBARA1_IN60 input. */
DECL|kXBARA1_InputEnc2PosMatch|enumerator|kXBARA1_InputEnc2PosMatch = 61|0x100U, /**< ENC2_POS_MATCH output assigned to XBARA1_IN61 input. */
DECL|kXBARA1_InputEnc3PosMatch|enumerator|kXBARA1_InputEnc3PosMatch = 62|0x100U, /**< ENC3_POS_MATCH output assigned to XBARA1_IN62 input. */
DECL|kXBARA1_InputEnc4PosMatch|enumerator|kXBARA1_InputEnc4PosMatch = 63|0x100U, /**< ENC4_POS_MATCH output assigned to XBARA1_IN63 input. */
DECL|kXBARA1_InputFlexpwm1Pwm1OutTrig01|enumerator|kXBARA1_InputFlexpwm1Pwm1OutTrig01 = 40|0x100U, /**< FLEXPWM1_PWM1_OUT_TRIG0_1 output assigned to XBARA1_IN40 input. */
DECL|kXBARA1_InputFlexpwm1Pwm2OutTrig01|enumerator|kXBARA1_InputFlexpwm1Pwm2OutTrig01 = 41|0x100U, /**< FLEXPWM1_PWM2_OUT_TRIG0_1 output assigned to XBARA1_IN41 input. */
DECL|kXBARA1_InputFlexpwm1Pwm3OutTrig01|enumerator|kXBARA1_InputFlexpwm1Pwm3OutTrig01 = 42|0x100U, /**< FLEXPWM1_PWM3_OUT_TRIG0_1 output assigned to XBARA1_IN42 input. */
DECL|kXBARA1_InputFlexpwm1Pwm4OutTrig01|enumerator|kXBARA1_InputFlexpwm1Pwm4OutTrig01 = 43|0x100U, /**< FLEXPWM1_PWM4_OUT_TRIG0_1 output assigned to XBARA1_IN43 input. */
DECL|kXBARA1_InputFlexpwm2Pwm1OutTrig01|enumerator|kXBARA1_InputFlexpwm2Pwm1OutTrig01 = 44|0x100U, /**< FLEXPWM2_PWM1_OUT_TRIG0_1 output assigned to XBARA1_IN44 input. */
DECL|kXBARA1_InputFlexpwm2Pwm2OutTrig01|enumerator|kXBARA1_InputFlexpwm2Pwm2OutTrig01 = 45|0x100U, /**< FLEXPWM2_PWM2_OUT_TRIG0_1 output assigned to XBARA1_IN45 input. */
DECL|kXBARA1_InputFlexpwm2Pwm3OutTrig01|enumerator|kXBARA1_InputFlexpwm2Pwm3OutTrig01 = 46|0x100U, /**< FLEXPWM2_PWM3_OUT_TRIG0_1 output assigned to XBARA1_IN46 input. */
DECL|kXBARA1_InputFlexpwm2Pwm4OutTrig01|enumerator|kXBARA1_InputFlexpwm2Pwm4OutTrig01 = 47|0x100U, /**< FLEXPWM2_PWM4_OUT_TRIG0_1 output assigned to XBARA1_IN47 input. */
DECL|kXBARA1_InputFlexpwm3Pwm1OutTrig01|enumerator|kXBARA1_InputFlexpwm3Pwm1OutTrig01 = 48|0x100U, /**< FLEXPWM3_PWM1_OUT_TRIG0_1 output assigned to XBARA1_IN48 input. */
DECL|kXBARA1_InputFlexpwm3Pwm2OutTrig01|enumerator|kXBARA1_InputFlexpwm3Pwm2OutTrig01 = 49|0x100U, /**< FLEXPWM3_PWM2_OUT_TRIG0_1 output assigned to XBARA1_IN49 input. */
DECL|kXBARA1_InputFlexpwm3Pwm3OutTrig01|enumerator|kXBARA1_InputFlexpwm3Pwm3OutTrig01 = 50|0x100U, /**< FLEXPWM3_PWM3_OUT_TRIG0_1 output assigned to XBARA1_IN50 input. */
DECL|kXBARA1_InputFlexpwm3Pwm4OutTrig01|enumerator|kXBARA1_InputFlexpwm3Pwm4OutTrig01 = 51|0x100U, /**< FLEXPWM3_PWM4_OUT_TRIG0_1 output assigned to XBARA1_IN51 input. */
DECL|kXBARA1_InputFlexpwm4Pwm1OutTrig01|enumerator|kXBARA1_InputFlexpwm4Pwm1OutTrig01 = 52|0x100U, /**< FLEXPWM4_PWM1_OUT_TRIG0_1 output assigned to XBARA1_IN52 input. */
DECL|kXBARA1_InputFlexpwm4Pwm2OutTrig01|enumerator|kXBARA1_InputFlexpwm4Pwm2OutTrig01 = 53|0x100U, /**< FLEXPWM4_PWM2_OUT_TRIG0_1 output assigned to XBARA1_IN53 input. */
DECL|kXBARA1_InputFlexpwm4Pwm3OutTrig01|enumerator|kXBARA1_InputFlexpwm4Pwm3OutTrig01 = 54|0x100U, /**< FLEXPWM4_PWM3_OUT_TRIG0_1 output assigned to XBARA1_IN54 input. */
DECL|kXBARA1_InputFlexpwm4Pwm4OutTrig01|enumerator|kXBARA1_InputFlexpwm4Pwm4OutTrig01 = 55|0x100U, /**< FLEXPWM4_PWM4_OUT_TRIG0_1 output assigned to XBARA1_IN55 input. */
DECL|kXBARA1_InputIomuxXbarIn02|enumerator|kXBARA1_InputIomuxXbarIn02 = 2|0x100U, /**< IOMUX_XBAR_IN02 output assigned to XBARA1_IN2 input. */
DECL|kXBARA1_InputIomuxXbarIn03|enumerator|kXBARA1_InputIomuxXbarIn03 = 3|0x100U, /**< IOMUX_XBAR_IN03 output assigned to XBARA1_IN3 input. */
DECL|kXBARA1_InputIomuxXbarIn20|enumerator|kXBARA1_InputIomuxXbarIn20 = 20|0x100U, /**< IOMUX_XBAR_IN20 output assigned to XBARA1_IN20 input. */
DECL|kXBARA1_InputIomuxXbarIn21|enumerator|kXBARA1_InputIomuxXbarIn21 = 21|0x100U, /**< IOMUX_XBAR_IN21 output assigned to XBARA1_IN21 input. */
DECL|kXBARA1_InputIomuxXbarIn22|enumerator|kXBARA1_InputIomuxXbarIn22 = 22|0x100U, /**< IOMUX_XBAR_IN22 output assigned to XBARA1_IN22 input. */
DECL|kXBARA1_InputIomuxXbarIn23|enumerator|kXBARA1_InputIomuxXbarIn23 = 23|0x100U, /**< IOMUX_XBAR_IN23 output assigned to XBARA1_IN23 input. */
DECL|kXBARA1_InputIomuxXbarIn24|enumerator|kXBARA1_InputIomuxXbarIn24 = 24|0x100U, /**< IOMUX_XBAR_IN24 output assigned to XBARA1_IN24 input. */
DECL|kXBARA1_InputIomuxXbarIn25|enumerator|kXBARA1_InputIomuxXbarIn25 = 25|0x100U, /**< IOMUX_XBAR_IN25 output assigned to XBARA1_IN25 input. */
DECL|kXBARA1_InputIomuxXbarInout04|enumerator|kXBARA1_InputIomuxXbarInout04 = 4|0x100U, /**< IOMUX_XBAR_INOUT04 output assigned to XBARA1_IN4 input. */
DECL|kXBARA1_InputIomuxXbarInout05|enumerator|kXBARA1_InputIomuxXbarInout05 = 5|0x100U, /**< IOMUX_XBAR_INOUT05 output assigned to XBARA1_IN5 input. */
DECL|kXBARA1_InputIomuxXbarInout06|enumerator|kXBARA1_InputIomuxXbarInout06 = 6|0x100U, /**< IOMUX_XBAR_INOUT06 output assigned to XBARA1_IN6 input. */
DECL|kXBARA1_InputIomuxXbarInout07|enumerator|kXBARA1_InputIomuxXbarInout07 = 7|0x100U, /**< IOMUX_XBAR_INOUT07 output assigned to XBARA1_IN7 input. */
DECL|kXBARA1_InputIomuxXbarInout08|enumerator|kXBARA1_InputIomuxXbarInout08 = 8|0x100U, /**< IOMUX_XBAR_INOUT08 output assigned to XBARA1_IN8 input. */
DECL|kXBARA1_InputIomuxXbarInout09|enumerator|kXBARA1_InputIomuxXbarInout09 = 9|0x100U, /**< IOMUX_XBAR_INOUT09 output assigned to XBARA1_IN9 input. */
DECL|kXBARA1_InputIomuxXbarInout10|enumerator|kXBARA1_InputIomuxXbarInout10 = 10|0x100U, /**< IOMUX_XBAR_INOUT10 output assigned to XBARA1_IN10 input. */
DECL|kXBARA1_InputIomuxXbarInout11|enumerator|kXBARA1_InputIomuxXbarInout11 = 11|0x100U, /**< IOMUX_XBAR_INOUT11 output assigned to XBARA1_IN11 input. */
DECL|kXBARA1_InputIomuxXbarInout12|enumerator|kXBARA1_InputIomuxXbarInout12 = 12|0x100U, /**< IOMUX_XBAR_INOUT12 output assigned to XBARA1_IN12 input. */
DECL|kXBARA1_InputIomuxXbarInout13|enumerator|kXBARA1_InputIomuxXbarInout13 = 13|0x100U, /**< IOMUX_XBAR_INOUT13 output assigned to XBARA1_IN13 input. */
DECL|kXBARA1_InputIomuxXbarInout14|enumerator|kXBARA1_InputIomuxXbarInout14 = 14|0x100U, /**< IOMUX_XBAR_INOUT14 output assigned to XBARA1_IN14 input. */
DECL|kXBARA1_InputIomuxXbarInout15|enumerator|kXBARA1_InputIomuxXbarInout15 = 15|0x100U, /**< IOMUX_XBAR_INOUT15 output assigned to XBARA1_IN15 input. */
DECL|kXBARA1_InputIomuxXbarInout16|enumerator|kXBARA1_InputIomuxXbarInout16 = 16|0x100U, /**< IOMUX_XBAR_INOUT16 output assigned to XBARA1_IN16 input. */
DECL|kXBARA1_InputIomuxXbarInout17|enumerator|kXBARA1_InputIomuxXbarInout17 = 17|0x100U, /**< IOMUX_XBAR_INOUT17 output assigned to XBARA1_IN17 input. */
DECL|kXBARA1_InputIomuxXbarInout18|enumerator|kXBARA1_InputIomuxXbarInout18 = 18|0x100U, /**< IOMUX_XBAR_INOUT18 output assigned to XBARA1_IN18 input. */
DECL|kXBARA1_InputIomuxXbarInout19|enumerator|kXBARA1_InputIomuxXbarInout19 = 19|0x100U, /**< IOMUX_XBAR_INOUT19 output assigned to XBARA1_IN19 input. */
DECL|kXBARA1_InputLogicHigh|enumerator|kXBARA1_InputLogicHigh = 1|0x100U, /**< LOGIC_HIGH output assigned to XBARA1_IN1 input. */
DECL|kXBARA1_InputLogicLow|enumerator|kXBARA1_InputLogicLow = 0|0x100U, /**< LOGIC_LOW output assigned to XBARA1_IN0 input. */
DECL|kXBARA1_InputPitTrigger0|enumerator|kXBARA1_InputPitTrigger0 = 56|0x100U, /**< PIT_TRIGGER0 output assigned to XBARA1_IN56 input. */
DECL|kXBARA1_InputPitTrigger1|enumerator|kXBARA1_InputPitTrigger1 = 57|0x100U, /**< PIT_TRIGGER1 output assigned to XBARA1_IN57 input. */
DECL|kXBARA1_InputPitTrigger2|enumerator|kXBARA1_InputPitTrigger2 = 58|0x100U, /**< PIT_TRIGGER2 output assigned to XBARA1_IN58 input. */
DECL|kXBARA1_InputPitTrigger3|enumerator|kXBARA1_InputPitTrigger3 = 59|0x100U, /**< PIT_TRIGGER3 output assigned to XBARA1_IN59 input. */
DECL|kXBARA1_InputQtimer3Tmr0Output|enumerator|kXBARA1_InputQtimer3Tmr0Output = 32|0x100U, /**< QTIMER3_TMR0_OUTPUT output assigned to XBARA1_IN32 input. */
DECL|kXBARA1_InputQtimer3Tmr1Output|enumerator|kXBARA1_InputQtimer3Tmr1Output = 33|0x100U, /**< QTIMER3_TMR1_OUTPUT output assigned to XBARA1_IN33 input. */
DECL|kXBARA1_InputQtimer3Tmr2Output|enumerator|kXBARA1_InputQtimer3Tmr2Output = 34|0x100U, /**< QTIMER3_TMR2_OUTPUT output assigned to XBARA1_IN34 input. */
DECL|kXBARA1_InputQtimer3Tmr3Output|enumerator|kXBARA1_InputQtimer3Tmr3Output = 35|0x100U, /**< QTIMER3_TMR3_OUTPUT output assigned to XBARA1_IN35 input. */
DECL|kXBARA1_InputQtimer4Tmr0Output|enumerator|kXBARA1_InputQtimer4Tmr0Output = 36|0x100U, /**< QTIMER4_TMR0_OUTPUT output assigned to XBARA1_IN36 input. */
DECL|kXBARA1_InputQtimer4Tmr1Output|enumerator|kXBARA1_InputQtimer4Tmr1Output = 37|0x100U, /**< QTIMER4_TMR1_OUTPUT output assigned to XBARA1_IN37 input. */
DECL|kXBARA1_InputQtimer4Tmr2Output|enumerator|kXBARA1_InputQtimer4Tmr2Output = 38|0x100U, /**< QTIMER4_TMR2_OUTPUT output assigned to XBARA1_IN38 input. */
DECL|kXBARA1_InputQtimer4Tmr3Output|enumerator|kXBARA1_InputQtimer4Tmr3Output = 39|0x100U, /**< QTIMER4_TMR3_OUTPUT output assigned to XBARA1_IN39 input. */
DECL|kXBARA1_InputRESERVED30|enumerator|kXBARA1_InputRESERVED30 = 30|0x100U, /**< XBARA1_IN30 input is reserved. */
DECL|kXBARA1_InputRESERVED31|enumerator|kXBARA1_InputRESERVED31 = 31|0x100U, /**< XBARA1_IN31 input is reserved. */
DECL|kXBARA1_OutputAcmp1Sample|enumerator|kXBARA1_OutputAcmp1Sample = 20|0x100U, /**< XBARA1_OUT20 output assigned to ACMP1_SAMPLE */
DECL|kXBARA1_OutputAcmp2Sample|enumerator|kXBARA1_OutputAcmp2Sample = 21|0x100U, /**< XBARA1_OUT21 output assigned to ACMP2_SAMPLE */
DECL|kXBARA1_OutputAcmp3Sample|enumerator|kXBARA1_OutputAcmp3Sample = 22|0x100U, /**< XBARA1_OUT22 output assigned to ACMP3_SAMPLE */
DECL|kXBARA1_OutputAcmp4Sample|enumerator|kXBARA1_OutputAcmp4Sample = 23|0x100U, /**< XBARA1_OUT23 output assigned to ACMP4_SAMPLE */
DECL|kXBARA1_OutputAdcEtcXbar0Trig0|enumerator|kXBARA1_OutputAdcEtcXbar0Trig0 = 103|0x100U, /**< XBARA1_OUT103 output assigned to ADC_ETC_XBAR0_TRIG0 */
DECL|kXBARA1_OutputAdcEtcXbar0Trig1|enumerator|kXBARA1_OutputAdcEtcXbar0Trig1 = 104|0x100U, /**< XBARA1_OUT104 output assigned to ADC_ETC_XBAR0_TRIG1 */
DECL|kXBARA1_OutputAdcEtcXbar0Trig2|enumerator|kXBARA1_OutputAdcEtcXbar0Trig2 = 105|0x100U, /**< XBARA1_OUT105 output assigned to ADC_ETC_XBAR0_TRIG2 */
DECL|kXBARA1_OutputAdcEtcXbar0Trig3|enumerator|kXBARA1_OutputAdcEtcXbar0Trig3 = 106|0x100U, /**< XBARA1_OUT106 output assigned to ADC_ETC_XBAR0_TRIG3 */
DECL|kXBARA1_OutputAdcEtcXbar1Trig0|enumerator|kXBARA1_OutputAdcEtcXbar1Trig0 = 107|0x100U, /**< XBARA1_OUT107 output assigned to ADC_ETC_XBAR1_TRIG0 */
DECL|kXBARA1_OutputAdcEtcXbar1Trig1|enumerator|kXBARA1_OutputAdcEtcXbar1Trig1 = 108|0x100U, /**< XBARA1_OUT108 output assigned to ADC_ETC_XBAR1_TRIG1 */
DECL|kXBARA1_OutputAdcEtcXbar1Trig2|enumerator|kXBARA1_OutputAdcEtcXbar1Trig2 = 109|0x100U, /**< XBARA1_OUT109 output assigned to ADC_ETC_XBAR1_TRIG2 */
DECL|kXBARA1_OutputAdcEtcXbar1Trig3|enumerator|kXBARA1_OutputAdcEtcXbar1Trig3 = 110|0x100U, /**< XBARA1_OUT110 output assigned to ADC_ETC_XBAR1_TRIG3 */
DECL|kXBARA1_OutputDmaChMuxReq30|enumerator|kXBARA1_OutputDmaChMuxReq30 = 0|0x100U, /**< XBARA1_OUT0 output assigned to DMA_CH_MUX_REQ30 */
DECL|kXBARA1_OutputDmaChMuxReq31|enumerator|kXBARA1_OutputDmaChMuxReq31 = 1|0x100U, /**< XBARA1_OUT1 output assigned to DMA_CH_MUX_REQ31 */
DECL|kXBARA1_OutputDmaChMuxReq94|enumerator|kXBARA1_OutputDmaChMuxReq94 = 2|0x100U, /**< XBARA1_OUT2 output assigned to DMA_CH_MUX_REQ94 */
DECL|kXBARA1_OutputDmaChMuxReq95|enumerator|kXBARA1_OutputDmaChMuxReq95 = 3|0x100U, /**< XBARA1_OUT3 output assigned to DMA_CH_MUX_REQ95 */
DECL|kXBARA1_OutputEnc1Home|enumerator|kXBARA1_OutputEnc1Home = 69|0x100U, /**< XBARA1_OUT69 output assigned to ENC1_HOME */
DECL|kXBARA1_OutputEnc1Index|enumerator|kXBARA1_OutputEnc1Index = 68|0x100U, /**< XBARA1_OUT68 output assigned to ENC1_INDEX */
DECL|kXBARA1_OutputEnc1PhaseAInput|enumerator|kXBARA1_OutputEnc1PhaseAInput = 66|0x100U, /**< XBARA1_OUT66 output assigned to ENC1_PHASE_A_INPUT */
DECL|kXBARA1_OutputEnc1PhaseBInput|enumerator|kXBARA1_OutputEnc1PhaseBInput = 67|0x100U, /**< XBARA1_OUT67 output assigned to ENC1_PHASE_B_INPUT */
DECL|kXBARA1_OutputEnc1Trigger|enumerator|kXBARA1_OutputEnc1Trigger = 70|0x100U, /**< XBARA1_OUT70 output assigned to ENC1_TRIGGER */
DECL|kXBARA1_OutputEnc2Home|enumerator|kXBARA1_OutputEnc2Home = 74|0x100U, /**< XBARA1_OUT74 output assigned to ENC2_HOME */
DECL|kXBARA1_OutputEnc2Index|enumerator|kXBARA1_OutputEnc2Index = 73|0x100U, /**< XBARA1_OUT73 output assigned to ENC2_INDEX */
DECL|kXBARA1_OutputEnc2PhaseAInput|enumerator|kXBARA1_OutputEnc2PhaseAInput = 71|0x100U, /**< XBARA1_OUT71 output assigned to ENC2_PHASE_A_INPUT */
DECL|kXBARA1_OutputEnc2PhaseBInput|enumerator|kXBARA1_OutputEnc2PhaseBInput = 72|0x100U, /**< XBARA1_OUT72 output assigned to ENC2_PHASE_B_INPUT */
DECL|kXBARA1_OutputEnc2Trigger|enumerator|kXBARA1_OutputEnc2Trigger = 75|0x100U, /**< XBARA1_OUT75 output assigned to ENC2_TRIGGER */
DECL|kXBARA1_OutputEnc3Home|enumerator|kXBARA1_OutputEnc3Home = 79|0x100U, /**< XBARA1_OUT79 output assigned to ENC3_HOME */
DECL|kXBARA1_OutputEnc3Index|enumerator|kXBARA1_OutputEnc3Index = 78|0x100U, /**< XBARA1_OUT78 output assigned to ENC3_INDEX */
DECL|kXBARA1_OutputEnc3PhaseAInput|enumerator|kXBARA1_OutputEnc3PhaseAInput = 76|0x100U, /**< XBARA1_OUT76 output assigned to ENC3_PHASE_A_INPUT */
DECL|kXBARA1_OutputEnc3PhaseBInput|enumerator|kXBARA1_OutputEnc3PhaseBInput = 77|0x100U, /**< XBARA1_OUT77 output assigned to ENC3_PHASE_B_INPUT */
DECL|kXBARA1_OutputEnc3Trigger|enumerator|kXBARA1_OutputEnc3Trigger = 80|0x100U, /**< XBARA1_OUT80 output assigned to ENC3_TRIGGER */
DECL|kXBARA1_OutputEnc4Home|enumerator|kXBARA1_OutputEnc4Home = 84|0x100U, /**< XBARA1_OUT84 output assigned to ENC4_HOME */
DECL|kXBARA1_OutputEnc4Index|enumerator|kXBARA1_OutputEnc4Index = 83|0x100U, /**< XBARA1_OUT83 output assigned to ENC4_INDEX */
DECL|kXBARA1_OutputEnc4PhaseAInput|enumerator|kXBARA1_OutputEnc4PhaseAInput = 81|0x100U, /**< XBARA1_OUT81 output assigned to ENC4_PHASE_A_INPUT */
DECL|kXBARA1_OutputEnc4PhaseBInput|enumerator|kXBARA1_OutputEnc4PhaseBInput = 82|0x100U, /**< XBARA1_OUT82 output assigned to ENC4_PHASE_B_INPUT */
DECL|kXBARA1_OutputEnc4Trigger|enumerator|kXBARA1_OutputEnc4Trigger = 85|0x100U, /**< XBARA1_OUT85 output assigned to ENC4_TRIGGER */
DECL|kXBARA1_OutputEwmEwmIn|enumerator|kXBARA1_OutputEwmEwmIn = 102|0x100U, /**< XBARA1_OUT102 output assigned to EWM_EWM_IN */
DECL|kXBARA1_OutputFlexio1TriggerIn0|enumerator|kXBARA1_OutputFlexio1TriggerIn0 = 127|0x100U, /**< XBARA1_OUT127 output assigned to FLEXIO1_TRIGGER_IN0 */
DECL|kXBARA1_OutputFlexio1TriggerIn1|enumerator|kXBARA1_OutputFlexio1TriggerIn1 = 128|0x100U, /**< XBARA1_OUT128 output assigned to FLEXIO1_TRIGGER_IN1 */
DECL|kXBARA1_OutputFlexio2TriggerIn0|enumerator|kXBARA1_OutputFlexio2TriggerIn0 = 129|0x100U, /**< XBARA1_OUT129 output assigned to FLEXIO2_TRIGGER_IN0 */
DECL|kXBARA1_OutputFlexio2TriggerIn1|enumerator|kXBARA1_OutputFlexio2TriggerIn1 = 130|0x100U, /**< XBARA1_OUT130 output assigned to FLEXIO2_TRIGGER_IN1 */
DECL|kXBARA1_OutputFlexpwm1234Fault2|enumerator|kXBARA1_OutputFlexpwm1234Fault2 = 37|0x100U, /**< XBARA1_OUT37 output assigned to FLEXPWM1_2_3_4_FAULT2 */
DECL|kXBARA1_OutputFlexpwm1234Fault3|enumerator|kXBARA1_OutputFlexpwm1234Fault3 = 38|0x100U, /**< XBARA1_OUT38 output assigned to FLEXPWM1_2_3_4_FAULT3 */
DECL|kXBARA1_OutputFlexpwm1ExtClk|enumerator|kXBARA1_OutputFlexpwm1ExtClk = 34|0x100U, /**< XBARA1_OUT34 output assigned to FLEXPWM1_EXT_CLK */
DECL|kXBARA1_OutputFlexpwm1ExtForce|enumerator|kXBARA1_OutputFlexpwm1ExtForce = 39|0x100U, /**< XBARA1_OUT39 output assigned to FLEXPWM1_EXT_FORCE */
DECL|kXBARA1_OutputFlexpwm1ExtSync0|enumerator|kXBARA1_OutputFlexpwm1ExtSync0 = 30|0x100U, /**< XBARA1_OUT30 output assigned to FLEXPWM1_EXT_SYNC0 */
DECL|kXBARA1_OutputFlexpwm1ExtSync1|enumerator|kXBARA1_OutputFlexpwm1ExtSync1 = 31|0x100U, /**< XBARA1_OUT31 output assigned to FLEXPWM1_EXT_SYNC1 */
DECL|kXBARA1_OutputFlexpwm1ExtSync2|enumerator|kXBARA1_OutputFlexpwm1ExtSync2 = 32|0x100U, /**< XBARA1_OUT32 output assigned to FLEXPWM1_EXT_SYNC2 */
DECL|kXBARA1_OutputFlexpwm1ExtSync3|enumerator|kXBARA1_OutputFlexpwm1ExtSync3 = 33|0x100U, /**< XBARA1_OUT33 output assigned to FLEXPWM1_EXT_SYNC3 */
DECL|kXBARA1_OutputFlexpwm1Exta0|enumerator|kXBARA1_OutputFlexpwm1Exta0 = 26|0x100U, /**< XBARA1_OUT26 output assigned to FLEXPWM1_EXTA0 */
DECL|kXBARA1_OutputFlexpwm1Exta1|enumerator|kXBARA1_OutputFlexpwm1Exta1 = 27|0x100U, /**< XBARA1_OUT27 output assigned to FLEXPWM1_EXTA1 */
DECL|kXBARA1_OutputFlexpwm1Exta2|enumerator|kXBARA1_OutputFlexpwm1Exta2 = 28|0x100U, /**< XBARA1_OUT28 output assigned to FLEXPWM1_EXTA2 */
DECL|kXBARA1_OutputFlexpwm1Exta3|enumerator|kXBARA1_OutputFlexpwm1Exta3 = 29|0x100U, /**< XBARA1_OUT29 output assigned to FLEXPWM1_EXTA3 */
DECL|kXBARA1_OutputFlexpwm1Fault0|enumerator|kXBARA1_OutputFlexpwm1Fault0 = 35|0x100U, /**< XBARA1_OUT35 output assigned to FLEXPWM1_FAULT0 */
DECL|kXBARA1_OutputFlexpwm1Fault1|enumerator|kXBARA1_OutputFlexpwm1Fault1 = 36|0x100U, /**< XBARA1_OUT36 output assigned to FLEXPWM1_FAULT1 */
DECL|kXBARA1_OutputFlexpwm234ExtClk|enumerator|kXBARA1_OutputFlexpwm234ExtClk = 48|0x100U, /**< XBARA1_OUT48 output assigned to FLEXPWM2_3_4_EXT_CLK */
DECL|kXBARA1_OutputFlexpwm234Exta0|enumerator|kXBARA1_OutputFlexpwm234Exta0 = 40|0x100U, /**< XBARA1_OUT40 output assigned to FLEXPWM2_3_4_EXTA0 */
DECL|kXBARA1_OutputFlexpwm234Exta1|enumerator|kXBARA1_OutputFlexpwm234Exta1 = 41|0x100U, /**< XBARA1_OUT41 output assigned to FLEXPWM2_3_4_EXTA1 */
DECL|kXBARA1_OutputFlexpwm234Exta2|enumerator|kXBARA1_OutputFlexpwm234Exta2 = 42|0x100U, /**< XBARA1_OUT42 output assigned to FLEXPWM2_3_4_EXTA2 */
DECL|kXBARA1_OutputFlexpwm234Exta3|enumerator|kXBARA1_OutputFlexpwm234Exta3 = 43|0x100U, /**< XBARA1_OUT43 output assigned to FLEXPWM2_3_4_EXTA3 */
DECL|kXBARA1_OutputFlexpwm2ExtForce|enumerator|kXBARA1_OutputFlexpwm2ExtForce = 51|0x100U, /**< XBARA1_OUT51 output assigned to FLEXPWM2_EXT_FORCE */
DECL|kXBARA1_OutputFlexpwm2ExtSync0|enumerator|kXBARA1_OutputFlexpwm2ExtSync0 = 44|0x100U, /**< XBARA1_OUT44 output assigned to FLEXPWM2_EXT_SYNC0 */
DECL|kXBARA1_OutputFlexpwm2ExtSync1|enumerator|kXBARA1_OutputFlexpwm2ExtSync1 = 45|0x100U, /**< XBARA1_OUT45 output assigned to FLEXPWM2_EXT_SYNC1 */
DECL|kXBARA1_OutputFlexpwm2ExtSync2|enumerator|kXBARA1_OutputFlexpwm2ExtSync2 = 46|0x100U, /**< XBARA1_OUT46 output assigned to FLEXPWM2_EXT_SYNC2 */
DECL|kXBARA1_OutputFlexpwm2ExtSync3|enumerator|kXBARA1_OutputFlexpwm2ExtSync3 = 47|0x100U, /**< XBARA1_OUT47 output assigned to FLEXPWM2_EXT_SYNC3 */
DECL|kXBARA1_OutputFlexpwm2Fault0|enumerator|kXBARA1_OutputFlexpwm2Fault0 = 49|0x100U, /**< XBARA1_OUT49 output assigned to FLEXPWM2_FAULT0 */
DECL|kXBARA1_OutputFlexpwm2Fault1|enumerator|kXBARA1_OutputFlexpwm2Fault1 = 50|0x100U, /**< XBARA1_OUT50 output assigned to FLEXPWM2_FAULT1 */
DECL|kXBARA1_OutputFlexpwm3ExtForce|enumerator|kXBARA1_OutputFlexpwm3ExtForce = 58|0x100U, /**< XBARA1_OUT58 output assigned to FLEXPWM3_EXT_FORCE */
DECL|kXBARA1_OutputFlexpwm3ExtSync0|enumerator|kXBARA1_OutputFlexpwm3ExtSync0 = 52|0x100U, /**< XBARA1_OUT52 output assigned to FLEXPWM3_EXT_SYNC0 */
DECL|kXBARA1_OutputFlexpwm3ExtSync1|enumerator|kXBARA1_OutputFlexpwm3ExtSync1 = 53|0x100U, /**< XBARA1_OUT53 output assigned to FLEXPWM3_EXT_SYNC1 */
DECL|kXBARA1_OutputFlexpwm3ExtSync2|enumerator|kXBARA1_OutputFlexpwm3ExtSync2 = 54|0x100U, /**< XBARA1_OUT54 output assigned to FLEXPWM3_EXT_SYNC2 */
DECL|kXBARA1_OutputFlexpwm3ExtSync3|enumerator|kXBARA1_OutputFlexpwm3ExtSync3 = 55|0x100U, /**< XBARA1_OUT55 output assigned to FLEXPWM3_EXT_SYNC3 */
DECL|kXBARA1_OutputFlexpwm3Fault0|enumerator|kXBARA1_OutputFlexpwm3Fault0 = 56|0x100U, /**< XBARA1_OUT56 output assigned to FLEXPWM3_FAULT0 */
DECL|kXBARA1_OutputFlexpwm3Fault1|enumerator|kXBARA1_OutputFlexpwm3Fault1 = 57|0x100U, /**< XBARA1_OUT57 output assigned to FLEXPWM3_FAULT1 */
DECL|kXBARA1_OutputFlexpwm4ExtForce|enumerator|kXBARA1_OutputFlexpwm4ExtForce = 65|0x100U, /**< XBARA1_OUT65 output assigned to FLEXPWM4_EXT_FORCE */
DECL|kXBARA1_OutputFlexpwm4ExtSync0|enumerator|kXBARA1_OutputFlexpwm4ExtSync0 = 59|0x100U, /**< XBARA1_OUT59 output assigned to FLEXPWM4_EXT_SYNC0 */
DECL|kXBARA1_OutputFlexpwm4ExtSync1|enumerator|kXBARA1_OutputFlexpwm4ExtSync1 = 60|0x100U, /**< XBARA1_OUT60 output assigned to FLEXPWM4_EXT_SYNC1 */
DECL|kXBARA1_OutputFlexpwm4ExtSync2|enumerator|kXBARA1_OutputFlexpwm4ExtSync2 = 61|0x100U, /**< XBARA1_OUT61 output assigned to FLEXPWM4_EXT_SYNC2 */
DECL|kXBARA1_OutputFlexpwm4ExtSync3|enumerator|kXBARA1_OutputFlexpwm4ExtSync3 = 62|0x100U, /**< XBARA1_OUT62 output assigned to FLEXPWM4_EXT_SYNC3 */
DECL|kXBARA1_OutputFlexpwm4Fault0|enumerator|kXBARA1_OutputFlexpwm4Fault0 = 63|0x100U, /**< XBARA1_OUT63 output assigned to FLEXPWM4_FAULT0 */
DECL|kXBARA1_OutputFlexpwm4Fault1|enumerator|kXBARA1_OutputFlexpwm4Fault1 = 64|0x100U, /**< XBARA1_OUT64 output assigned to FLEXPWM4_FAULT1 */
DECL|kXBARA1_OutputIomuxXbarInout04|enumerator|kXBARA1_OutputIomuxXbarInout04 = 4|0x100U, /**< XBARA1_OUT4 output assigned to IOMUX_XBAR_INOUT04 */
DECL|kXBARA1_OutputIomuxXbarInout05|enumerator|kXBARA1_OutputIomuxXbarInout05 = 5|0x100U, /**< XBARA1_OUT5 output assigned to IOMUX_XBAR_INOUT05 */
DECL|kXBARA1_OutputIomuxXbarInout06|enumerator|kXBARA1_OutputIomuxXbarInout06 = 6|0x100U, /**< XBARA1_OUT6 output assigned to IOMUX_XBAR_INOUT06 */
DECL|kXBARA1_OutputIomuxXbarInout07|enumerator|kXBARA1_OutputIomuxXbarInout07 = 7|0x100U, /**< XBARA1_OUT7 output assigned to IOMUX_XBAR_INOUT07 */
DECL|kXBARA1_OutputIomuxXbarInout08|enumerator|kXBARA1_OutputIomuxXbarInout08 = 8|0x100U, /**< XBARA1_OUT8 output assigned to IOMUX_XBAR_INOUT08 */
DECL|kXBARA1_OutputIomuxXbarInout09|enumerator|kXBARA1_OutputIomuxXbarInout09 = 9|0x100U, /**< XBARA1_OUT9 output assigned to IOMUX_XBAR_INOUT09 */
DECL|kXBARA1_OutputIomuxXbarInout10|enumerator|kXBARA1_OutputIomuxXbarInout10 = 10|0x100U, /**< XBARA1_OUT10 output assigned to IOMUX_XBAR_INOUT10 */
DECL|kXBARA1_OutputIomuxXbarInout11|enumerator|kXBARA1_OutputIomuxXbarInout11 = 11|0x100U, /**< XBARA1_OUT11 output assigned to IOMUX_XBAR_INOUT11 */
DECL|kXBARA1_OutputIomuxXbarInout12|enumerator|kXBARA1_OutputIomuxXbarInout12 = 12|0x100U, /**< XBARA1_OUT12 output assigned to IOMUX_XBAR_INOUT12 */
DECL|kXBARA1_OutputIomuxXbarInout13|enumerator|kXBARA1_OutputIomuxXbarInout13 = 13|0x100U, /**< XBARA1_OUT13 output assigned to IOMUX_XBAR_INOUT13 */
DECL|kXBARA1_OutputIomuxXbarInout14|enumerator|kXBARA1_OutputIomuxXbarInout14 = 14|0x100U, /**< XBARA1_OUT14 output assigned to IOMUX_XBAR_INOUT14 */
DECL|kXBARA1_OutputIomuxXbarInout15|enumerator|kXBARA1_OutputIomuxXbarInout15 = 15|0x100U, /**< XBARA1_OUT15 output assigned to IOMUX_XBAR_INOUT15 */
DECL|kXBARA1_OutputIomuxXbarInout16|enumerator|kXBARA1_OutputIomuxXbarInout16 = 16|0x100U, /**< XBARA1_OUT16 output assigned to IOMUX_XBAR_INOUT16 */
DECL|kXBARA1_OutputIomuxXbarInout17|enumerator|kXBARA1_OutputIomuxXbarInout17 = 17|0x100U, /**< XBARA1_OUT17 output assigned to IOMUX_XBAR_INOUT17 */
DECL|kXBARA1_OutputIomuxXbarInout18|enumerator|kXBARA1_OutputIomuxXbarInout18 = 18|0x100U, /**< XBARA1_OUT18 output assigned to IOMUX_XBAR_INOUT18 */
DECL|kXBARA1_OutputIomuxXbarInout19|enumerator|kXBARA1_OutputIomuxXbarInout19 = 19|0x100U, /**< XBARA1_OUT19 output assigned to IOMUX_XBAR_INOUT19 */
DECL|kXBARA1_OutputLpi2c1TrgInput|enumerator|kXBARA1_OutputLpi2c1TrgInput = 111|0x100U, /**< XBARA1_OUT111 output assigned to LPI2C1_TRG_INPUT */
DECL|kXBARA1_OutputLpi2c2TrgInput|enumerator|kXBARA1_OutputLpi2c2TrgInput = 112|0x100U, /**< XBARA1_OUT112 output assigned to LPI2C2_TRG_INPUT */
DECL|kXBARA1_OutputLpi2c3TrgInput|enumerator|kXBARA1_OutputLpi2c3TrgInput = 113|0x100U, /**< XBARA1_OUT113 output assigned to LPI2C3_TRG_INPUT */
DECL|kXBARA1_OutputLpi2c4TrgInput|enumerator|kXBARA1_OutputLpi2c4TrgInput = 114|0x100U, /**< XBARA1_OUT114 output assigned to LPI2C4_TRG_INPUT */
DECL|kXBARA1_OutputLpspi1TrgInput|enumerator|kXBARA1_OutputLpspi1TrgInput = 115|0x100U, /**< XBARA1_OUT115 output assigned to LPSPI1_TRG_INPUT */
DECL|kXBARA1_OutputLpspi2TrgInput|enumerator|kXBARA1_OutputLpspi2TrgInput = 116|0x100U, /**< XBARA1_OUT116 output assigned to LPSPI2_TRG_INPUT */
DECL|kXBARA1_OutputLpspi3TrgInput|enumerator|kXBARA1_OutputLpspi3TrgInput = 117|0x100U, /**< XBARA1_OUT117 output assigned to LPSPI3_TRG_INPUT */
DECL|kXBARA1_OutputLpspi4TrgInput|enumerator|kXBARA1_OutputLpspi4TrgInput = 118|0x100U, /**< XBARA1_OUT118 output assigned to LPSPI4_TRG_INPUT */
DECL|kXBARA1_OutputLpuart1TrgInput|enumerator|kXBARA1_OutputLpuart1TrgInput = 119|0x100U, /**< XBARA1_OUT119 output assigned to LPUART1_TRG_INPUT */
DECL|kXBARA1_OutputLpuart2TrgInput|enumerator|kXBARA1_OutputLpuart2TrgInput = 120|0x100U, /**< XBARA1_OUT120 output assigned to LPUART2_TRG_INPUT */
DECL|kXBARA1_OutputLpuart3TrgInput|enumerator|kXBARA1_OutputLpuart3TrgInput = 121|0x100U, /**< XBARA1_OUT121 output assigned to LPUART3_TRG_INPUT */
DECL|kXBARA1_OutputLpuart4TrgInput|enumerator|kXBARA1_OutputLpuart4TrgInput = 122|0x100U, /**< XBARA1_OUT122 output assigned to LPUART4_TRG_INPUT */
DECL|kXBARA1_OutputLpuart5TrgInput|enumerator|kXBARA1_OutputLpuart5TrgInput = 123|0x100U, /**< XBARA1_OUT123 output assigned to LPUART5_TRG_INPUT */
DECL|kXBARA1_OutputLpuart6TrgInput|enumerator|kXBARA1_OutputLpuart6TrgInput = 124|0x100U, /**< XBARA1_OUT124 output assigned to LPUART6_TRG_INPUT */
DECL|kXBARA1_OutputLpuart7TrgInput|enumerator|kXBARA1_OutputLpuart7TrgInput = 125|0x100U, /**< XBARA1_OUT125 output assigned to LPUART7_TRG_INPUT */
DECL|kXBARA1_OutputLpuart8TrgInput|enumerator|kXBARA1_OutputLpuart8TrgInput = 126|0x100U, /**< XBARA1_OUT126 output assigned to LPUART8_TRG_INPUT */
DECL|kXBARA1_OutputQtimer1Tmr0Input|enumerator|kXBARA1_OutputQtimer1Tmr0Input = 86|0x100U, /**< XBARA1_OUT86 output assigned to QTIMER1_TMR0_INPUT */
DECL|kXBARA1_OutputQtimer1Tmr1Input|enumerator|kXBARA1_OutputQtimer1Tmr1Input = 87|0x100U, /**< XBARA1_OUT87 output assigned to QTIMER1_TMR1_INPUT */
DECL|kXBARA1_OutputQtimer1Tmr2Input|enumerator|kXBARA1_OutputQtimer1Tmr2Input = 88|0x100U, /**< XBARA1_OUT88 output assigned to QTIMER1_TMR2_INPUT */
DECL|kXBARA1_OutputQtimer1Tmr3Input|enumerator|kXBARA1_OutputQtimer1Tmr3Input = 89|0x100U, /**< XBARA1_OUT89 output assigned to QTIMER1_TMR3_INPUT */
DECL|kXBARA1_OutputQtimer2Tmr0Input|enumerator|kXBARA1_OutputQtimer2Tmr0Input = 90|0x100U, /**< XBARA1_OUT90 output assigned to QTIMER2_TMR0_INPUT */
DECL|kXBARA1_OutputQtimer2Tmr1Input|enumerator|kXBARA1_OutputQtimer2Tmr1Input = 91|0x100U, /**< XBARA1_OUT91 output assigned to QTIMER2_TMR1_INPUT */
DECL|kXBARA1_OutputQtimer2Tmr2Input|enumerator|kXBARA1_OutputQtimer2Tmr2Input = 92|0x100U, /**< XBARA1_OUT92 output assigned to QTIMER2_TMR2_INPUT */
DECL|kXBARA1_OutputQtimer2Tmr3Input|enumerator|kXBARA1_OutputQtimer2Tmr3Input = 93|0x100U, /**< XBARA1_OUT93 output assigned to QTIMER2_TMR3_INPUT */
DECL|kXBARA1_OutputQtimer3Tmr0Input|enumerator|kXBARA1_OutputQtimer3Tmr0Input = 94|0x100U, /**< XBARA1_OUT94 output assigned to QTIMER3_TMR0_INPUT */
DECL|kXBARA1_OutputQtimer3Tmr1Input|enumerator|kXBARA1_OutputQtimer3Tmr1Input = 95|0x100U, /**< XBARA1_OUT95 output assigned to QTIMER3_TMR1_INPUT */
DECL|kXBARA1_OutputQtimer3Tmr2Input|enumerator|kXBARA1_OutputQtimer3Tmr2Input = 96|0x100U, /**< XBARA1_OUT96 output assigned to QTIMER3_TMR2_INPUT */
DECL|kXBARA1_OutputQtimer3Tmr3Input|enumerator|kXBARA1_OutputQtimer3Tmr3Input = 97|0x100U, /**< XBARA1_OUT97 output assigned to QTIMER3_TMR3_INPUT */
DECL|kXBARA1_OutputQtimer4Tmr0Input|enumerator|kXBARA1_OutputQtimer4Tmr0Input = 98|0x100U, /**< XBARA1_OUT98 output assigned to QTIMER4_TMR0_INPUT */
DECL|kXBARA1_OutputQtimer4Tmr1Input|enumerator|kXBARA1_OutputQtimer4Tmr1Input = 99|0x100U, /**< XBARA1_OUT99 output assigned to QTIMER4_TMR1_INPUT */
DECL|kXBARA1_OutputQtimer4Tmr2Input|enumerator|kXBARA1_OutputQtimer4Tmr2Input = 100|0x100U, /**< XBARA1_OUT100 output assigned to QTIMER4_TMR2_INPUT */
DECL|kXBARA1_OutputQtimer4Tmr3Input|enumerator|kXBARA1_OutputQtimer4Tmr3Input = 101|0x100U, /**< XBARA1_OUT101 output assigned to QTIMER4_TMR3_INPUT */
DECL|kXBARA1_OutputRESERVED24|enumerator|kXBARA1_OutputRESERVED24 = 24|0x100U, /**< XBARA1_OUT24 output is reserved. */
DECL|kXBARA1_OutputRESERVED25|enumerator|kXBARA1_OutputRESERVED25 = 25|0x100U, /**< XBARA1_OUT25 output is reserved. */
DECL|kXBARB2_InputAcmp1Out|enumerator|kXBARB2_InputAcmp1Out = 6|0x200U, /**< ACMP1_OUT output assigned to XBARB2_IN6 input. */
DECL|kXBARB2_InputAcmp2Out|enumerator|kXBARB2_InputAcmp2Out = 7|0x200U, /**< ACMP2_OUT output assigned to XBARB2_IN7 input. */
DECL|kXBARB2_InputAcmp3Out|enumerator|kXBARB2_InputAcmp3Out = 8|0x200U, /**< ACMP3_OUT output assigned to XBARB2_IN8 input. */
DECL|kXBARB2_InputAcmp4Out|enumerator|kXBARB2_InputAcmp4Out = 9|0x200U, /**< ACMP4_OUT output assigned to XBARB2_IN9 input. */
DECL|kXBARB2_InputAdcEtcXbar0Coco0|enumerator|kXBARB2_InputAdcEtcXbar0Coco0 = 38|0x200U, /**< ADC_ETC_XBAR0_COCO0 output assigned to XBARB2_IN38 input. */
DECL|kXBARB2_InputAdcEtcXbar0Coco1|enumerator|kXBARB2_InputAdcEtcXbar0Coco1 = 39|0x200U, /**< ADC_ETC_XBAR0_COCO1 output assigned to XBARB2_IN39 input. */
DECL|kXBARB2_InputAdcEtcXbar0Coco2|enumerator|kXBARB2_InputAdcEtcXbar0Coco2 = 40|0x200U, /**< ADC_ETC_XBAR0_COCO2 output assigned to XBARB2_IN40 input. */
DECL|kXBARB2_InputAdcEtcXbar0Coco3|enumerator|kXBARB2_InputAdcEtcXbar0Coco3 = 41|0x200U, /**< ADC_ETC_XBAR0_COCO3 output assigned to XBARB2_IN41 input. */
DECL|kXBARB2_InputAdcEtcXbar1Coco0|enumerator|kXBARB2_InputAdcEtcXbar1Coco0 = 42|0x200U, /**< ADC_ETC_XBAR1_COCO0 output assigned to XBARB2_IN42 input. */
DECL|kXBARB2_InputAdcEtcXbar1Coco1|enumerator|kXBARB2_InputAdcEtcXbar1Coco1 = 43|0x200U, /**< ADC_ETC_XBAR1_COCO1 output assigned to XBARB2_IN43 input. */
DECL|kXBARB2_InputAdcEtcXbar1Coco2|enumerator|kXBARB2_InputAdcEtcXbar1Coco2 = 44|0x200U, /**< ADC_ETC_XBAR1_COCO2 output assigned to XBARB2_IN44 input. */
DECL|kXBARB2_InputAdcEtcXbar1Coco3|enumerator|kXBARB2_InputAdcEtcXbar1Coco3 = 45|0x200U, /**< ADC_ETC_XBAR1_COCO3 output assigned to XBARB2_IN45 input. */
DECL|kXBARB2_InputDmaDone0|enumerator|kXBARB2_InputDmaDone0 = 50|0x200U, /**< DMA_DONE0 output assigned to XBARB2_IN50 input. */
DECL|kXBARB2_InputDmaDone1|enumerator|kXBARB2_InputDmaDone1 = 51|0x200U, /**< DMA_DONE1 output assigned to XBARB2_IN51 input. */
DECL|kXBARB2_InputDmaDone2|enumerator|kXBARB2_InputDmaDone2 = 52|0x200U, /**< DMA_DONE2 output assigned to XBARB2_IN52 input. */
DECL|kXBARB2_InputDmaDone3|enumerator|kXBARB2_InputDmaDone3 = 53|0x200U, /**< DMA_DONE3 output assigned to XBARB2_IN53 input. */
DECL|kXBARB2_InputDmaDone4|enumerator|kXBARB2_InputDmaDone4 = 54|0x200U, /**< DMA_DONE4 output assigned to XBARB2_IN54 input. */
DECL|kXBARB2_InputDmaDone5|enumerator|kXBARB2_InputDmaDone5 = 55|0x200U, /**< DMA_DONE5 output assigned to XBARB2_IN55 input. */
DECL|kXBARB2_InputDmaDone6|enumerator|kXBARB2_InputDmaDone6 = 56|0x200U, /**< DMA_DONE6 output assigned to XBARB2_IN56 input. */
DECL|kXBARB2_InputDmaDone7|enumerator|kXBARB2_InputDmaDone7 = 57|0x200U, /**< DMA_DONE7 output assigned to XBARB2_IN57 input. */
DECL|kXBARB2_InputEnc1PosMatch|enumerator|kXBARB2_InputEnc1PosMatch = 46|0x200U, /**< ENC1_POS_MATCH output assigned to XBARB2_IN46 input. */
DECL|kXBARB2_InputEnc2PosMatch|enumerator|kXBARB2_InputEnc2PosMatch = 47|0x200U, /**< ENC2_POS_MATCH output assigned to XBARB2_IN47 input. */
DECL|kXBARB2_InputEnc3PosMatch|enumerator|kXBARB2_InputEnc3PosMatch = 48|0x200U, /**< ENC3_POS_MATCH output assigned to XBARB2_IN48 input. */
DECL|kXBARB2_InputEnc4PosMatch|enumerator|kXBARB2_InputEnc4PosMatch = 49|0x200U, /**< ENC4_POS_MATCH output assigned to XBARB2_IN49 input. */
DECL|kXBARB2_InputFlexpwm1Pwm1OutTrig01|enumerator|kXBARB2_InputFlexpwm1Pwm1OutTrig01 = 20|0x200U, /**< FLEXPWM1_PWM1_OUT_TRIG0_1 output assigned to XBARB2_IN20 input. */
DECL|kXBARB2_InputFlexpwm1Pwm2OutTrig01|enumerator|kXBARB2_InputFlexpwm1Pwm2OutTrig01 = 21|0x200U, /**< FLEXPWM1_PWM2_OUT_TRIG0_1 output assigned to XBARB2_IN21 input. */
DECL|kXBARB2_InputFlexpwm1Pwm3OutTrig01|enumerator|kXBARB2_InputFlexpwm1Pwm3OutTrig01 = 22|0x200U, /**< FLEXPWM1_PWM3_OUT_TRIG0_1 output assigned to XBARB2_IN22 input. */
DECL|kXBARB2_InputFlexpwm1Pwm4OutTrig01|enumerator|kXBARB2_InputFlexpwm1Pwm4OutTrig01 = 23|0x200U, /**< FLEXPWM1_PWM4_OUT_TRIG0_1 output assigned to XBARB2_IN23 input. */
DECL|kXBARB2_InputFlexpwm2Pwm1OutTrig01|enumerator|kXBARB2_InputFlexpwm2Pwm1OutTrig01 = 24|0x200U, /**< FLEXPWM2_PWM1_OUT_TRIG0_1 output assigned to XBARB2_IN24 input. */
DECL|kXBARB2_InputFlexpwm2Pwm2OutTrig01|enumerator|kXBARB2_InputFlexpwm2Pwm2OutTrig01 = 25|0x200U, /**< FLEXPWM2_PWM2_OUT_TRIG0_1 output assigned to XBARB2_IN25 input. */
DECL|kXBARB2_InputFlexpwm2Pwm3OutTrig01|enumerator|kXBARB2_InputFlexpwm2Pwm3OutTrig01 = 26|0x200U, /**< FLEXPWM2_PWM3_OUT_TRIG0_1 output assigned to XBARB2_IN26 input. */
DECL|kXBARB2_InputFlexpwm2Pwm4OutTrig01|enumerator|kXBARB2_InputFlexpwm2Pwm4OutTrig01 = 27|0x200U, /**< FLEXPWM2_PWM4_OUT_TRIG0_1 output assigned to XBARB2_IN27 input. */
DECL|kXBARB2_InputFlexpwm3Pwm1OutTrig01|enumerator|kXBARB2_InputFlexpwm3Pwm1OutTrig01 = 28|0x200U, /**< FLEXPWM3_PWM1_OUT_TRIG0_1 output assigned to XBARB2_IN28 input. */
DECL|kXBARB2_InputFlexpwm3Pwm2OutTrig01|enumerator|kXBARB2_InputFlexpwm3Pwm2OutTrig01 = 29|0x200U, /**< FLEXPWM3_PWM2_OUT_TRIG0_1 output assigned to XBARB2_IN29 input. */
DECL|kXBARB2_InputFlexpwm3Pwm3OutTrig01|enumerator|kXBARB2_InputFlexpwm3Pwm3OutTrig01 = 30|0x200U, /**< FLEXPWM3_PWM3_OUT_TRIG0_1 output assigned to XBARB2_IN30 input. */
DECL|kXBARB2_InputFlexpwm3Pwm4OutTrig01|enumerator|kXBARB2_InputFlexpwm3Pwm4OutTrig01 = 31|0x200U, /**< FLEXPWM3_PWM4_OUT_TRIG0_1 output assigned to XBARB2_IN31 input. */
DECL|kXBARB2_InputFlexpwm4Pwm1OutTrig01|enumerator|kXBARB2_InputFlexpwm4Pwm1OutTrig01 = 32|0x200U, /**< FLEXPWM4_PWM1_OUT_TRIG0_1 output assigned to XBARB2_IN32 input. */
DECL|kXBARB2_InputFlexpwm4Pwm2OutTrig01|enumerator|kXBARB2_InputFlexpwm4Pwm2OutTrig01 = 33|0x200U, /**< FLEXPWM4_PWM2_OUT_TRIG0_1 output assigned to XBARB2_IN33 input. */
DECL|kXBARB2_InputFlexpwm4Pwm3OutTrig01|enumerator|kXBARB2_InputFlexpwm4Pwm3OutTrig01 = 34|0x200U, /**< FLEXPWM4_PWM3_OUT_TRIG0_1 output assigned to XBARB2_IN34 input. */
DECL|kXBARB2_InputFlexpwm4Pwm4OutTrig01|enumerator|kXBARB2_InputFlexpwm4Pwm4OutTrig01 = 35|0x200U, /**< FLEXPWM4_PWM4_OUT_TRIG0_1 output assigned to XBARB2_IN35 input. */
DECL|kXBARB2_InputLogicHigh|enumerator|kXBARB2_InputLogicHigh = 1|0x200U, /**< LOGIC_HIGH output assigned to XBARB2_IN1 input. */
DECL|kXBARB2_InputLogicLow|enumerator|kXBARB2_InputLogicLow = 0|0x200U, /**< LOGIC_LOW output assigned to XBARB2_IN0 input. */
DECL|kXBARB2_InputPitTrigger0|enumerator|kXBARB2_InputPitTrigger0 = 36|0x200U, /**< PIT_TRIGGER0 output assigned to XBARB2_IN36 input. */
DECL|kXBARB2_InputPitTrigger1|enumerator|kXBARB2_InputPitTrigger1 = 37|0x200U, /**< PIT_TRIGGER1 output assigned to XBARB2_IN37 input. */
DECL|kXBARB2_InputQtimer3Tmr0Output|enumerator|kXBARB2_InputQtimer3Tmr0Output = 12|0x200U, /**< QTIMER3_TMR0_OUTPUT output assigned to XBARB2_IN12 input. */
DECL|kXBARB2_InputQtimer3Tmr1Output|enumerator|kXBARB2_InputQtimer3Tmr1Output = 13|0x200U, /**< QTIMER3_TMR1_OUTPUT output assigned to XBARB2_IN13 input. */
DECL|kXBARB2_InputQtimer3Tmr2Output|enumerator|kXBARB2_InputQtimer3Tmr2Output = 14|0x200U, /**< QTIMER3_TMR2_OUTPUT output assigned to XBARB2_IN14 input. */
DECL|kXBARB2_InputQtimer3Tmr3Output|enumerator|kXBARB2_InputQtimer3Tmr3Output = 15|0x200U, /**< QTIMER3_TMR3_OUTPUT output assigned to XBARB2_IN15 input. */
DECL|kXBARB2_InputQtimer4Tmr0Output|enumerator|kXBARB2_InputQtimer4Tmr0Output = 16|0x200U, /**< QTIMER4_TMR0_OUTPUT output assigned to XBARB2_IN16 input. */
DECL|kXBARB2_InputQtimer4Tmr1Output|enumerator|kXBARB2_InputQtimer4Tmr1Output = 17|0x200U, /**< QTIMER4_TMR1_OUTPUT output assigned to XBARB2_IN17 input. */
DECL|kXBARB2_InputQtimer4Tmr2Output|enumerator|kXBARB2_InputQtimer4Tmr2Output = 18|0x200U, /**< QTIMER4_TMR2_OUTPUT output assigned to XBARB2_IN18 input. */
DECL|kXBARB2_InputQtimer4Tmr3Output|enumerator|kXBARB2_InputQtimer4Tmr3Output = 19|0x200U, /**< QTIMER4_TMR3_OUTPUT output assigned to XBARB2_IN19 input. */
DECL|kXBARB2_InputRESERVED10|enumerator|kXBARB2_InputRESERVED10 = 10|0x200U, /**< XBARB2_IN10 input is reserved. */
DECL|kXBARB2_InputRESERVED11|enumerator|kXBARB2_InputRESERVED11 = 11|0x200U, /**< XBARB2_IN11 input is reserved. */
DECL|kXBARB2_InputRESERVED2|enumerator|kXBARB2_InputRESERVED2 = 2|0x200U, /**< XBARB2_IN2 input is reserved. */
DECL|kXBARB2_InputRESERVED3|enumerator|kXBARB2_InputRESERVED3 = 3|0x200U, /**< XBARB2_IN3 input is reserved. */
DECL|kXBARB2_InputRESERVED4|enumerator|kXBARB2_InputRESERVED4 = 4|0x200U, /**< XBARB2_IN4 input is reserved. */
DECL|kXBARB2_InputRESERVED5|enumerator|kXBARB2_InputRESERVED5 = 5|0x200U, /**< XBARB2_IN5 input is reserved. */
DECL|kXBARB2_OutputAoi1In00|enumerator|kXBARB2_OutputAoi1In00 = 0|0x200U, /**< XBARB2_OUT0 output assigned to AOI1_IN00 */
DECL|kXBARB2_OutputAoi1In01|enumerator|kXBARB2_OutputAoi1In01 = 1|0x200U, /**< XBARB2_OUT1 output assigned to AOI1_IN01 */
DECL|kXBARB2_OutputAoi1In02|enumerator|kXBARB2_OutputAoi1In02 = 2|0x200U, /**< XBARB2_OUT2 output assigned to AOI1_IN02 */
DECL|kXBARB2_OutputAoi1In03|enumerator|kXBARB2_OutputAoi1In03 = 3|0x200U, /**< XBARB2_OUT3 output assigned to AOI1_IN03 */
DECL|kXBARB2_OutputAoi1In04|enumerator|kXBARB2_OutputAoi1In04 = 4|0x200U, /**< XBARB2_OUT4 output assigned to AOI1_IN04 */
DECL|kXBARB2_OutputAoi1In05|enumerator|kXBARB2_OutputAoi1In05 = 5|0x200U, /**< XBARB2_OUT5 output assigned to AOI1_IN05 */
DECL|kXBARB2_OutputAoi1In06|enumerator|kXBARB2_OutputAoi1In06 = 6|0x200U, /**< XBARB2_OUT6 output assigned to AOI1_IN06 */
DECL|kXBARB2_OutputAoi1In07|enumerator|kXBARB2_OutputAoi1In07 = 7|0x200U, /**< XBARB2_OUT7 output assigned to AOI1_IN07 */
DECL|kXBARB2_OutputAoi1In08|enumerator|kXBARB2_OutputAoi1In08 = 8|0x200U, /**< XBARB2_OUT8 output assigned to AOI1_IN08 */
DECL|kXBARB2_OutputAoi1In09|enumerator|kXBARB2_OutputAoi1In09 = 9|0x200U, /**< XBARB2_OUT9 output assigned to AOI1_IN09 */
DECL|kXBARB2_OutputAoi1In10|enumerator|kXBARB2_OutputAoi1In10 = 10|0x200U, /**< XBARB2_OUT10 output assigned to AOI1_IN10 */
DECL|kXBARB2_OutputAoi1In11|enumerator|kXBARB2_OutputAoi1In11 = 11|0x200U, /**< XBARB2_OUT11 output assigned to AOI1_IN11 */
DECL|kXBARB2_OutputAoi1In12|enumerator|kXBARB2_OutputAoi1In12 = 12|0x200U, /**< XBARB2_OUT12 output assigned to AOI1_IN12 */
DECL|kXBARB2_OutputAoi1In13|enumerator|kXBARB2_OutputAoi1In13 = 13|0x200U, /**< XBARB2_OUT13 output assigned to AOI1_IN13 */
DECL|kXBARB2_OutputAoi1In14|enumerator|kXBARB2_OutputAoi1In14 = 14|0x200U, /**< XBARB2_OUT14 output assigned to AOI1_IN14 */
DECL|kXBARB2_OutputAoi1In15|enumerator|kXBARB2_OutputAoi1In15 = 15|0x200U, /**< XBARB2_OUT15 output assigned to AOI1_IN15 */
DECL|kXBARB3_InputAcmp1Out|enumerator|kXBARB3_InputAcmp1Out = 6|0x300U, /**< ACMP1_OUT output assigned to XBARB3_IN6 input. */
DECL|kXBARB3_InputAcmp2Out|enumerator|kXBARB3_InputAcmp2Out = 7|0x300U, /**< ACMP2_OUT output assigned to XBARB3_IN7 input. */
DECL|kXBARB3_InputAcmp3Out|enumerator|kXBARB3_InputAcmp3Out = 8|0x300U, /**< ACMP3_OUT output assigned to XBARB3_IN8 input. */
DECL|kXBARB3_InputAcmp4Out|enumerator|kXBARB3_InputAcmp4Out = 9|0x300U, /**< ACMP4_OUT output assigned to XBARB3_IN9 input. */
DECL|kXBARB3_InputAdcEtcXbar0Coco0|enumerator|kXBARB3_InputAdcEtcXbar0Coco0 = 38|0x300U, /**< ADC_ETC_XBAR0_COCO0 output assigned to XBARB3_IN38 input. */
DECL|kXBARB3_InputAdcEtcXbar0Coco1|enumerator|kXBARB3_InputAdcEtcXbar0Coco1 = 39|0x300U, /**< ADC_ETC_XBAR0_COCO1 output assigned to XBARB3_IN39 input. */
DECL|kXBARB3_InputAdcEtcXbar0Coco2|enumerator|kXBARB3_InputAdcEtcXbar0Coco2 = 40|0x300U, /**< ADC_ETC_XBAR0_COCO2 output assigned to XBARB3_IN40 input. */
DECL|kXBARB3_InputAdcEtcXbar0Coco3|enumerator|kXBARB3_InputAdcEtcXbar0Coco3 = 41|0x300U, /**< ADC_ETC_XBAR0_COCO3 output assigned to XBARB3_IN41 input. */
DECL|kXBARB3_InputAdcEtcXbar1Coco0|enumerator|kXBARB3_InputAdcEtcXbar1Coco0 = 42|0x300U, /**< ADC_ETC_XBAR1_COCO0 output assigned to XBARB3_IN42 input. */
DECL|kXBARB3_InputAdcEtcXbar1Coco1|enumerator|kXBARB3_InputAdcEtcXbar1Coco1 = 43|0x300U, /**< ADC_ETC_XBAR1_COCO1 output assigned to XBARB3_IN43 input. */
DECL|kXBARB3_InputAdcEtcXbar1Coco2|enumerator|kXBARB3_InputAdcEtcXbar1Coco2 = 44|0x300U, /**< ADC_ETC_XBAR1_COCO2 output assigned to XBARB3_IN44 input. */
DECL|kXBARB3_InputAdcEtcXbar1Coco3|enumerator|kXBARB3_InputAdcEtcXbar1Coco3 = 45|0x300U, /**< ADC_ETC_XBAR1_COCO3 output assigned to XBARB3_IN45 input. */
DECL|kXBARB3_InputDmaDone0|enumerator|kXBARB3_InputDmaDone0 = 50|0x300U, /**< DMA_DONE0 output assigned to XBARB3_IN50 input. */
DECL|kXBARB3_InputDmaDone1|enumerator|kXBARB3_InputDmaDone1 = 51|0x300U, /**< DMA_DONE1 output assigned to XBARB3_IN51 input. */
DECL|kXBARB3_InputDmaDone2|enumerator|kXBARB3_InputDmaDone2 = 52|0x300U, /**< DMA_DONE2 output assigned to XBARB3_IN52 input. */
DECL|kXBARB3_InputDmaDone3|enumerator|kXBARB3_InputDmaDone3 = 53|0x300U, /**< DMA_DONE3 output assigned to XBARB3_IN53 input. */
DECL|kXBARB3_InputDmaDone4|enumerator|kXBARB3_InputDmaDone4 = 54|0x300U, /**< DMA_DONE4 output assigned to XBARB3_IN54 input. */
DECL|kXBARB3_InputDmaDone5|enumerator|kXBARB3_InputDmaDone5 = 55|0x300U, /**< DMA_DONE5 output assigned to XBARB3_IN55 input. */
DECL|kXBARB3_InputDmaDone6|enumerator|kXBARB3_InputDmaDone6 = 56|0x300U, /**< DMA_DONE6 output assigned to XBARB3_IN56 input. */
DECL|kXBARB3_InputDmaDone7|enumerator|kXBARB3_InputDmaDone7 = 57|0x300U, /**< DMA_DONE7 output assigned to XBARB3_IN57 input. */
DECL|kXBARB3_InputEnc1PosMatch|enumerator|kXBARB3_InputEnc1PosMatch = 46|0x300U, /**< ENC1_POS_MATCH output assigned to XBARB3_IN46 input. */
DECL|kXBARB3_InputEnc2PosMatch|enumerator|kXBARB3_InputEnc2PosMatch = 47|0x300U, /**< ENC2_POS_MATCH output assigned to XBARB3_IN47 input. */
DECL|kXBARB3_InputEnc3PosMatch|enumerator|kXBARB3_InputEnc3PosMatch = 48|0x300U, /**< ENC3_POS_MATCH output assigned to XBARB3_IN48 input. */
DECL|kXBARB3_InputEnc4PosMatch|enumerator|kXBARB3_InputEnc4PosMatch = 49|0x300U, /**< ENC4_POS_MATCH output assigned to XBARB3_IN49 input. */
DECL|kXBARB3_InputFlexpwm1Pwm1OutTrig01|enumerator|kXBARB3_InputFlexpwm1Pwm1OutTrig01 = 20|0x300U, /**< FLEXPWM1_PWM1_OUT_TRIG0_1 output assigned to XBARB3_IN20 input. */
DECL|kXBARB3_InputFlexpwm1Pwm2OutTrig01|enumerator|kXBARB3_InputFlexpwm1Pwm2OutTrig01 = 21|0x300U, /**< FLEXPWM1_PWM2_OUT_TRIG0_1 output assigned to XBARB3_IN21 input. */
DECL|kXBARB3_InputFlexpwm1Pwm3OutTrig01|enumerator|kXBARB3_InputFlexpwm1Pwm3OutTrig01 = 22|0x300U, /**< FLEXPWM1_PWM3_OUT_TRIG0_1 output assigned to XBARB3_IN22 input. */
DECL|kXBARB3_InputFlexpwm1Pwm4OutTrig01|enumerator|kXBARB3_InputFlexpwm1Pwm4OutTrig01 = 23|0x300U, /**< FLEXPWM1_PWM4_OUT_TRIG0_1 output assigned to XBARB3_IN23 input. */
DECL|kXBARB3_InputFlexpwm2Pwm1OutTrig01|enumerator|kXBARB3_InputFlexpwm2Pwm1OutTrig01 = 24|0x300U, /**< FLEXPWM2_PWM1_OUT_TRIG0_1 output assigned to XBARB3_IN24 input. */
DECL|kXBARB3_InputFlexpwm2Pwm2OutTrig01|enumerator|kXBARB3_InputFlexpwm2Pwm2OutTrig01 = 25|0x300U, /**< FLEXPWM2_PWM2_OUT_TRIG0_1 output assigned to XBARB3_IN25 input. */
DECL|kXBARB3_InputFlexpwm2Pwm3OutTrig01|enumerator|kXBARB3_InputFlexpwm2Pwm3OutTrig01 = 26|0x300U, /**< FLEXPWM2_PWM3_OUT_TRIG0_1 output assigned to XBARB3_IN26 input. */
DECL|kXBARB3_InputFlexpwm2Pwm4OutTrig01|enumerator|kXBARB3_InputFlexpwm2Pwm4OutTrig01 = 27|0x300U, /**< FLEXPWM2_PWM4_OUT_TRIG0_1 output assigned to XBARB3_IN27 input. */
DECL|kXBARB3_InputFlexpwm3Pwm1OutTrig01|enumerator|kXBARB3_InputFlexpwm3Pwm1OutTrig01 = 28|0x300U, /**< FLEXPWM3_PWM1_OUT_TRIG0_1 output assigned to XBARB3_IN28 input. */
DECL|kXBARB3_InputFlexpwm3Pwm2OutTrig01|enumerator|kXBARB3_InputFlexpwm3Pwm2OutTrig01 = 29|0x300U, /**< FLEXPWM3_PWM2_OUT_TRIG0_1 output assigned to XBARB3_IN29 input. */
DECL|kXBARB3_InputFlexpwm3Pwm3OutTrig01|enumerator|kXBARB3_InputFlexpwm3Pwm3OutTrig01 = 30|0x300U, /**< FLEXPWM3_PWM3_OUT_TRIG0_1 output assigned to XBARB3_IN30 input. */
DECL|kXBARB3_InputFlexpwm3Pwm4OutTrig01|enumerator|kXBARB3_InputFlexpwm3Pwm4OutTrig01 = 31|0x300U, /**< FLEXPWM3_PWM4_OUT_TRIG0_1 output assigned to XBARB3_IN31 input. */
DECL|kXBARB3_InputFlexpwm4Pwm1OutTrig01|enumerator|kXBARB3_InputFlexpwm4Pwm1OutTrig01 = 32|0x300U, /**< FLEXPWM4_PWM1_OUT_TRIG0_1 output assigned to XBARB3_IN32 input. */
DECL|kXBARB3_InputFlexpwm4Pwm2OutTrig01|enumerator|kXBARB3_InputFlexpwm4Pwm2OutTrig01 = 33|0x300U, /**< FLEXPWM4_PWM2_OUT_TRIG0_1 output assigned to XBARB3_IN33 input. */
DECL|kXBARB3_InputFlexpwm4Pwm3OutTrig01|enumerator|kXBARB3_InputFlexpwm4Pwm3OutTrig01 = 34|0x300U, /**< FLEXPWM4_PWM3_OUT_TRIG0_1 output assigned to XBARB3_IN34 input. */
DECL|kXBARB3_InputFlexpwm4Pwm4OutTrig01|enumerator|kXBARB3_InputFlexpwm4Pwm4OutTrig01 = 35|0x300U, /**< FLEXPWM4_PWM4_OUT_TRIG0_1 output assigned to XBARB3_IN35 input. */
DECL|kXBARB3_InputLogicHigh|enumerator|kXBARB3_InputLogicHigh = 1|0x300U, /**< LOGIC_HIGH output assigned to XBARB3_IN1 input. */
DECL|kXBARB3_InputLogicLow|enumerator|kXBARB3_InputLogicLow = 0|0x300U, /**< LOGIC_LOW output assigned to XBARB3_IN0 input. */
DECL|kXBARB3_InputPitTrigger0|enumerator|kXBARB3_InputPitTrigger0 = 36|0x300U, /**< PIT_TRIGGER0 output assigned to XBARB3_IN36 input. */
DECL|kXBARB3_InputPitTrigger1|enumerator|kXBARB3_InputPitTrigger1 = 37|0x300U, /**< PIT_TRIGGER1 output assigned to XBARB3_IN37 input. */
DECL|kXBARB3_InputQtimer3Tmr0Output|enumerator|kXBARB3_InputQtimer3Tmr0Output = 12|0x300U, /**< QTIMER3_TMR0_OUTPUT output assigned to XBARB3_IN12 input. */
DECL|kXBARB3_InputQtimer3Tmr1Output|enumerator|kXBARB3_InputQtimer3Tmr1Output = 13|0x300U, /**< QTIMER3_TMR1_OUTPUT output assigned to XBARB3_IN13 input. */
DECL|kXBARB3_InputQtimer3Tmr2Output|enumerator|kXBARB3_InputQtimer3Tmr2Output = 14|0x300U, /**< QTIMER3_TMR2_OUTPUT output assigned to XBARB3_IN14 input. */
DECL|kXBARB3_InputQtimer3Tmr3Output|enumerator|kXBARB3_InputQtimer3Tmr3Output = 15|0x300U, /**< QTIMER3_TMR3_OUTPUT output assigned to XBARB3_IN15 input. */
DECL|kXBARB3_InputQtimer4Tmr0Output|enumerator|kXBARB3_InputQtimer4Tmr0Output = 16|0x300U, /**< QTIMER4_TMR0_OUTPUT output assigned to XBARB3_IN16 input. */
DECL|kXBARB3_InputQtimer4Tmr1Output|enumerator|kXBARB3_InputQtimer4Tmr1Output = 17|0x300U, /**< QTIMER4_TMR1_OUTPUT output assigned to XBARB3_IN17 input. */
DECL|kXBARB3_InputQtimer4Tmr2Output|enumerator|kXBARB3_InputQtimer4Tmr2Output = 18|0x300U, /**< QTIMER4_TMR2_OUTPUT output assigned to XBARB3_IN18 input. */
DECL|kXBARB3_InputQtimer4Tmr3Output|enumerator|kXBARB3_InputQtimer4Tmr3Output = 19|0x300U, /**< QTIMER4_TMR3_OUTPUT output assigned to XBARB3_IN19 input. */
DECL|kXBARB3_InputRESERVED10|enumerator|kXBARB3_InputRESERVED10 = 10|0x300U, /**< XBARB3_IN10 input is reserved. */
DECL|kXBARB3_InputRESERVED11|enumerator|kXBARB3_InputRESERVED11 = 11|0x300U, /**< XBARB3_IN11 input is reserved. */
DECL|kXBARB3_InputRESERVED2|enumerator|kXBARB3_InputRESERVED2 = 2|0x300U, /**< XBARB3_IN2 input is reserved. */
DECL|kXBARB3_InputRESERVED3|enumerator|kXBARB3_InputRESERVED3 = 3|0x300U, /**< XBARB3_IN3 input is reserved. */
DECL|kXBARB3_InputRESERVED4|enumerator|kXBARB3_InputRESERVED4 = 4|0x300U, /**< XBARB3_IN4 input is reserved. */
DECL|kXBARB3_InputRESERVED5|enumerator|kXBARB3_InputRESERVED5 = 5|0x300U, /**< XBARB3_IN5 input is reserved. */
DECL|kXBARB3_OutputAoi2In00|enumerator|kXBARB3_OutputAoi2In00 = 0|0x300U, /**< XBARB3_OUT0 output assigned to AOI2_IN00 */
DECL|kXBARB3_OutputAoi2In01|enumerator|kXBARB3_OutputAoi2In01 = 1|0x300U, /**< XBARB3_OUT1 output assigned to AOI2_IN01 */
DECL|kXBARB3_OutputAoi2In02|enumerator|kXBARB3_OutputAoi2In02 = 2|0x300U, /**< XBARB3_OUT2 output assigned to AOI2_IN02 */
DECL|kXBARB3_OutputAoi2In03|enumerator|kXBARB3_OutputAoi2In03 = 3|0x300U, /**< XBARB3_OUT3 output assigned to AOI2_IN03 */
DECL|kXBARB3_OutputAoi2In04|enumerator|kXBARB3_OutputAoi2In04 = 4|0x300U, /**< XBARB3_OUT4 output assigned to AOI2_IN04 */
DECL|kXBARB3_OutputAoi2In05|enumerator|kXBARB3_OutputAoi2In05 = 5|0x300U, /**< XBARB3_OUT5 output assigned to AOI2_IN05 */
DECL|kXBARB3_OutputAoi2In06|enumerator|kXBARB3_OutputAoi2In06 = 6|0x300U, /**< XBARB3_OUT6 output assigned to AOI2_IN06 */
DECL|kXBARB3_OutputAoi2In07|enumerator|kXBARB3_OutputAoi2In07 = 7|0x300U, /**< XBARB3_OUT7 output assigned to AOI2_IN07 */
DECL|kXBARB3_OutputAoi2In08|enumerator|kXBARB3_OutputAoi2In08 = 8|0x300U, /**< XBARB3_OUT8 output assigned to AOI2_IN08 */
DECL|kXBARB3_OutputAoi2In09|enumerator|kXBARB3_OutputAoi2In09 = 9|0x300U, /**< XBARB3_OUT9 output assigned to AOI2_IN09 */
DECL|kXBARB3_OutputAoi2In10|enumerator|kXBARB3_OutputAoi2In10 = 10|0x300U, /**< XBARB3_OUT10 output assigned to AOI2_IN10 */
DECL|kXBARB3_OutputAoi2In11|enumerator|kXBARB3_OutputAoi2In11 = 11|0x300U, /**< XBARB3_OUT11 output assigned to AOI2_IN11 */
DECL|kXBARB3_OutputAoi2In12|enumerator|kXBARB3_OutputAoi2In12 = 12|0x300U, /**< XBARB3_OUT12 output assigned to AOI2_IN12 */
DECL|kXBARB3_OutputAoi2In13|enumerator|kXBARB3_OutputAoi2In13 = 13|0x300U, /**< XBARB3_OUT13 output assigned to AOI2_IN13 */
DECL|kXBARB3_OutputAoi2In14|enumerator|kXBARB3_OutputAoi2In14 = 14|0x300U, /**< XBARB3_OUT14 output assigned to AOI2_IN14 */
DECL|kXBARB3_OutputAoi2In15|enumerator|kXBARB3_OutputAoi2In15 = 15|0x300U, /**< XBARB3_OUT15 output assigned to AOI2_IN15 */
DECL|xbar_input_signal_t|typedef|} xbar_input_signal_t;
DECL|xbar_output_signal_t|typedef|} xbar_output_signal_t;
