module module_0 (
    input logic [1 : id_1] id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    output [id_2 : id_4] id_6,
    output logic [id_3 : 1 'b0] id_7,
    input logic [id_2 : id_6] id_8,
    input id_9,
    input [id_2 : id_8] id_10
);
  logic id_11;
  id_12 id_13 (
      .id_3 (id_11),
      .id_10(id_5),
      .id_10(id_5)
  );
  logic id_14;
endmodule
