<stg><name>ReadFromMem_Pipeline_VITIS_LOOP_216_18</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer, i64 666, i64 30, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream64, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %mul_ln151_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln151

]]></Node>
<StgValue><ssdm name="mul_ln151_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %i_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %._crit_edge22.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge22.loopexit:0 %i = load i32 %i_6

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge22.loopexit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.loopexit:2 %icmp_ln216 = icmp_eq  i32 %i, i32 %mul_ln151_read

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.loopexit:3 %add_ln216 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.loopexit:4 %br_ln216 = br i1 %icmp_ln216, void %.split, void %._crit_edge.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.split:0 %i_6_cast = zext i32 %i

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %iact_buffer_addr = getelementptr i32 %iact_buffer, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="iact_buffer_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="11">
<![CDATA[
.split:3 %p_Val2_s = load i11 %iact_buffer_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:5 %store_ln216 = store i32 %add_ln216, i32 %i_6

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
._crit_edge.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln216"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="11">
<![CDATA[
.split:3 %p_Val2_s = load i11 %iact_buffer_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %iacts_stream64, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void %._crit_edge22.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="mul_ln151" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln151"/></StgValue>
</port>
<port id="35" name="iact_buffer" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="iact_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="iacts_stream64" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="iacts_stream64"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i_6" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="iact_buffer" to="specmemcore_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="iacts_stream64" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="52" from="empty_12" to="specinterface_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="57" from="empty_13" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="60" from="empty_13" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="61" from="empty_13" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="62" from="empty_13" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="67" from="empty_13" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="68" from="empty_13" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i32" to="mul_ln151_read" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="mul_ln151" to="mul_ln151_read" fromId="34" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_53" to="store_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="73" from="i_6" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="74" from="i_6" to="i" fromId="5" toId="11">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="83" from="p_str" to="specpipeline_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="i" to="icmp_ln216" fromId="11" toId="13">
</dataflow>
<dataflow id="85" from="mul_ln151_read" to="icmp_ln216" fromId="8" toId="13">
</dataflow>
<dataflow id="86" from="i" to="add_ln216" fromId="11" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_37" to="add_ln216" fromId="37" toId="14">
</dataflow>
<dataflow id="88" from="icmp_ln216" to="br_ln216" fromId="13" toId="15">
</dataflow>
<dataflow id="89" from="i" to="i_6_cast" fromId="11" toId="16">
</dataflow>
<dataflow id="90" from="iact_buffer" to="iact_buffer_addr" fromId="35" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="iact_buffer_addr" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="i_6_cast" to="iact_buffer_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="iact_buffer_addr" to="p_Val2_s" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="add_ln216" to="store_ln216" fromId="14" toId="19">
</dataflow>
<dataflow id="96" from="i_6" to="store_ln216" fromId="5" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln216" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="empty_32" to="specloopname_ln216" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="iact_buffer_addr" to="p_Val2_s" fromId="17" toId="21">
</dataflow>
<dataflow id="103" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="102" toId="22">
</dataflow>
<dataflow id="104" from="iacts_stream64" to="write_ln174" fromId="36" toId="22">
</dataflow>
<dataflow id="105" from="p_Val2_s" to="write_ln174" fromId="21" toId="22">
</dataflow>
<dataflow id="106" from="icmp_ln216" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
