Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  2 17:08:30 2020
| Host         : DESKTOP-AN2HNRA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------+-------------------+------------------+----------------+
|       Clock Signal       |    Enable Signal    |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+---------------------+-------------------+------------------+----------------+
|  not_so_slow/slowclk/clk |                     |                   |                1 |              1 |
|  not_so_slow/slowclk/clk |                     | vga/h/ct_2/FF_1_1 |                1 |              4 |
|  not_so_slow/slowclk/clk | seg0/x/ct_2/CE0     | btnR_IBUF         |                1 |              4 |
|  not_so_slow/slowclk/clk | seg0/x/ct_2/CE0_0   | btnR_IBUF         |                3 |              4 |
|  not_so_slow/slowclk/clk | seg0/x/ct_2/CE0_3   | btnR_IBUF         |                2 |              4 |
|  not_so_slow/slowclk/clk | seg0/y/ct_1/CE0     | btnR_IBUF         |                2 |              4 |
|  not_so_slow/slowclk/clk | vga/h/ct_1/u1       | vga/h/ct_2/FF_1_1 |                2 |              4 |
|  not_so_slow/slowclk/clk | vga/h/ct_2/Up04_out | vga/h/ct_2/FF_1_1 |                2 |              4 |
|  not_so_slow/slowclk/clk | vga/h/ct_2/FF_1_1   | vga/v/ct_3/resetV |                2 |              4 |
|  not_so_slow/slowclk/clk | seg0/y/ct_2/CE0_3   | btnR_IBUF         |                1 |              4 |
|  not_so_slow/slowclk/clk | seg0/y/ct_2/CE0     | btnR_IBUF         |                3 |              4 |
|  not_so_slow/slowclk/clk | vga/v/ct_1/Up0      | vga/v/ct_3/resetV |                3 |              4 |
|  not_so_slow/slowclk/clk | vga/v/ct_2/Up04_out | vga/v/ct_3/resetV |                2 |              4 |
+--------------------------+---------------------+-------------------+------------------+----------------+


