

================================================================
== Synthesis Summary Report of 'process_images'
================================================================
+ General Information: 
    * Date:           Wed May 14 20:37:45 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        HLSEindoefening
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------+------+------+---------+--------+----------+---------+------+----------+--------------+----------+-----------+------------+-----+
    |           Modules           | Issue|      | Latency | Latency| Iteration|         | Trip |          |              |          |           |            |     |
    |           & Loops           | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|     BRAM     |    DSP   |     FF    |     LUT    | URAM|
    +-----------------------------+------+------+---------+--------+----------+---------+------+----------+--------------+----------+-----------+------------+-----+
    |+ process_images*            |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|  7171 (2561%)|  28 (12%)|  6735 (6%)|  8859 (16%)|    -|
    | + entry_proc                |     -|  5.13|        0|   0.000|         -|        0|     -|        no|             -|         -|    2 (~0%)|    47 (~0%)|    -|
    | + Block_entry_gmem_rd_proc  |     -|  0.00|        -|       -|         -|        -|     -|        no|             -|  22 (10%)|  3755 (3%)|  5353 (10%)|    -|
    |  + convolution_1_1          |     -|  0.00|        -|       -|         -|        -|     -|        no|             -|    4 (1%)|  1357 (1%)|   1859 (3%)|    -|
    |   o VITIS_LOOP_7_1          |     -|  8.76|        -|       -|         -|        -|     -|        no|             -|         -|          -|           -|    -|
    |    o VITIS_LOOP_8_2         |     -|  8.76|        -|       -|        62|        -|     -|        no|             -|         -|          -|           -|    -|
    |  + pooling_1_1              |     -|  0.00|        -|       -|         -|        -|     -|        no|             -|    6 (2%)|  752 (~0%)|   1046 (1%)|    -|
    |   o VITIS_LOOP_30_1         |     -|  8.76|        -|       -|         -|        -|     -|        no|             -|         -|          -|           -|    -|
    |    o VITIS_LOOP_31_2        |     -|  8.76|        -|       -|        14|        -|     -|        no|             -|         -|          -|           -|    -|
    |  + pooling_2_1              |     -|  0.00|        -|       -|         -|        -|     -|        no|             -|    6 (2%)|  752 (~0%)|   1046 (1%)|    -|
    |   o VITIS_LOOP_30_1         |     -|  8.76|        -|       -|         -|        -|     -|        no|             -|         -|          -|           -|    -|
    |    o VITIS_LOOP_31_2        |     -|  8.76|        -|       -|        14|        -|     -|        no|             -|         -|          -|           -|    -|
    |  + pooling_1_2              |     -|  0.00|        -|       -|         -|        -|     -|        no|             -|    6 (2%)|  753 (~0%)|   1018 (1%)|    -|
    |   o VITIS_LOOP_30_1         |     -|  8.76|        -|       -|         -|        -|     -|        no|             -|         -|          -|           -|    -|
    |    o VITIS_LOOP_31_2        |     -|  8.76|        -|       -|        14|        -|     -|        no|             -|         -|          -|           -|    -|
    | + Block_entry_proc_3        |     -|  0.25|        2|  24.000|         -|        2|     -|        no|             -|    6 (2%)|  130 (~0%)|   368 (~0%)|    -|
    | + Block_entry_gmem_wr_proc  |     -|  0.00|        -|       -|         -|        -|     -|        no|             -|         -|  695 (~0%)|    777 (1%)|    -|
    |  o VITIS_LOOP_83_1          |     -|  8.76|        -|       -|         3|        -|     -|        no|             -|         -|          -|           -|    -|
    |  o VITIS_LOOP_91_2          |     -|  8.76|        -|       -|        10|        -|     -|        no|             -|         -|          -|           -|    -|
    +-----------------------------+------+------+---------+--------+----------+---------+------+----------+--------------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=3            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 5             | 16     | 0        |
| s_axi_control_r | 32         | 7             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | img_height    | 0x10   | 32    | W      | Data signal of img_height        |                                                                      |
| s_axi_control   | img_width     | 0x18   | 32    | W      | Data signal of img_width         |                                                                      |
| s_axi_control_r | input_r_1     | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control_r | input_r_2     | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control_r | conv_output_1 | 0x1c   | 32    | W      | Data signal of conv_output       |                                                                      |
| s_axi_control_r | conv_output_2 | 0x20   | 32    | W      | Data signal of conv_output       |                                                                      |
| s_axi_control_r | max_output_1  | 0x28   | 32    | W      | Data signal of max_output        |                                                                      |
| s_axi_control_r | max_output_2  | 0x2c   | 32    | W      | Data signal of max_output        |                                                                      |
| s_axi_control_r | min_output_1  | 0x34   | 32    | W      | Data signal of min_output        |                                                                      |
| s_axi_control_r | min_output_2  | 0x38   | 32    | W      | Data signal of min_output        |                                                                      |
| s_axi_control_r | avg_output_1  | 0x40   | 32    | W      | Data signal of avg_output        |                                                                      |
| s_axi_control_r | avg_output_2  | 0x44   | 32    | W      | Data signal of avg_output        |                                                                      |
+-----------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------------+
| Argument    | Direction | Datatype       |
+-------------+-----------+----------------+
| input       | inout     | unsigned char* |
| conv_output | inout     | unsigned char* |
| max_output  | inout     | unsigned char* |
| min_output  | inout     | unsigned char* |
| avg_output  | inout     | unsigned char* |
| img_height  | in        | int            |
| img_width   | in        | int            |
+-------------+-----------+----------------+

* SW-to-HW Mapping
+-------------+-----------------+-----------+----------+-----------------------------------------+
| Argument    | HW Interface    | HW Type   | HW Usage | HW Info                                 |
+-------------+-----------------+-----------+----------+-----------------------------------------+
| input       | m_axi_gmem      | interface |          | channel=0                               |
| input       | s_axi_control_r | register  | offset   | name=input_r_1 offset=0x10 range=32     |
| input       | s_axi_control_r | register  | offset   | name=input_r_2 offset=0x14 range=32     |
| conv_output | m_axi_gmem      | interface |          | channel=0                               |
| conv_output | s_axi_control_r | register  | offset   | name=conv_output_1 offset=0x1c range=32 |
| conv_output | s_axi_control_r | register  | offset   | name=conv_output_2 offset=0x20 range=32 |
| max_output  | m_axi_gmem      | interface |          | channel=0                               |
| max_output  | s_axi_control_r | register  | offset   | name=max_output_1 offset=0x28 range=32  |
| max_output  | s_axi_control_r | register  | offset   | name=max_output_2 offset=0x2c range=32  |
| min_output  | m_axi_gmem      | interface |          | channel=0                               |
| min_output  | s_axi_control_r | register  | offset   | name=min_output_1 offset=0x34 range=32  |
| min_output  | s_axi_control_r | register  | offset   | name=min_output_2 offset=0x38 range=32  |
| avg_output  | m_axi_gmem      | interface |          | channel=0                               |
| avg_output  | s_axi_control_r | register  | offset   | name=avg_output_1 offset=0x40 range=32  |
| avg_output  | s_axi_control_r | register  | offset   | name=avg_output_2 offset=0x44 range=32  |
| img_height  | s_axi_control   | register  |          | name=img_height offset=0x10 range=32    |
| img_width   | s_axi_control   | register  |          | name=img_width offset=0x18 range=32     |
+-------------+-----------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+--------------------------------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location                              |
+--------------+-----------+----------+-------+-----------------+--------------------------------------------+
| m_axi_gmem   | read      | 2        | 8     |                 |                                            |
| m_axi_gmem   | write     | variable | 8     | VITIS_LOOP_83_1 | HLSEindoefening/hls_process_images.c:83:22 |
+--------------+-----------+----------+-------+-----------------+--------------------------------------------+

* All M_AXI Variable Accesses
+--------------+-------------+--------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable    | Access Location                            | Direction | Burst Status | Length   | Loop            | Loop Location                              | Resolution | Problem                                                                                              |
+--------------+-------------+--------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:15:32 | read      | Fail         |          | VITIS_LOOP_8_2  | HLSEindoefening/hls_process_images.c:8:25  | 214-232    | Access load is in the conditional branch                                                             |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:15:32 | read      | Fail         |          |                 |                                            | 214-231    | Access is clobbered by load                                                                          |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:32:38 | read      | Widen Fail   |          |                 |                                            | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:32:38 | read      | Inferred     | 2        | VITIS_LOOP_31_2 | HLSEindoefening/hls_process_images.c:31:26 |            |                                                                                                      |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:42:54 | read      | Widen Fail   |          |                 |                                            | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:42:54 | read      | Inferred     | 2        | VITIS_LOOP_31_2 | HLSEindoefening/hls_process_images.c:31:26 |            |                                                                                                      |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:43:60 | read      | Widen Fail   |          |                 |                                            | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:43:27 | read      | Widen Fail   |          |                 |                                            | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:43:60 | read      | Inferred     | 2        | VITIS_LOOP_31_2 | HLSEindoefening/hls_process_images.c:31:26 |            |                                                                                                      |
| m_axi_gmem   | input       | HLSEindoefening/hls_process_images.c:43:27 | read      | Inferred     | 2        | VITIS_LOOP_31_2 | HLSEindoefening/hls_process_images.c:31:26 |            |                                                                                                      |
| m_axi_gmem   | conv_output | HLSEindoefening/hls_process_images.c:85:17 | write     | Widen Fail   |          | VITIS_LOOP_83_1 | HLSEindoefening/hls_process_images.c:83:22 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv_output | HLSEindoefening/hls_process_images.c:85:17 | write     | Inferred     | variable | VITIS_LOOP_83_1 | HLSEindoefening/hls_process_images.c:83:22 |            |                                                                                                      |
| m_axi_gmem   |             | HLSEindoefening/hls_process_images.c:91:22 | write     | Fail         |          |                 |                                            | 214-224    | Could not burst due to multiple potential writes to the same bundle in the same region.              |
| m_axi_gmem   | max_output  | HLSEindoefening/hls_process_images.c:93:16 | write     | Widen Fail   |          | VITIS_LOOP_91_2 | HLSEindoefening/hls_process_images.c:91:22 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | max_output  | HLSEindoefening/hls_process_images.c:93:16 | write     | Inferred     | variable | VITIS_LOOP_91_2 | HLSEindoefening/hls_process_images.c:91:22 |            |                                                                                                      |
| m_axi_gmem   | min_output  | HLSEindoefening/hls_process_images.c:94:23 | write     | Widen Fail   |          | VITIS_LOOP_91_2 | HLSEindoefening/hls_process_images.c:91:22 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | min_output  | HLSEindoefening/hls_process_images.c:94:23 | write     | Inferred     | variable | VITIS_LOOP_91_2 | HLSEindoefening/hls_process_images.c:91:22 |            |                                                                                                      |
| m_axi_gmem   | avg_output  | HLSEindoefening/hls_process_images.c:95:23 | write     | Widen Fail   |          | VITIS_LOOP_91_2 | HLSEindoefening/hls_process_images.c:91:22 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | avg_output  | HLSEindoefening/hls_process_images.c:95:23 | write     | Inferred     | variable | VITIS_LOOP_91_2 | HLSEindoefening/hls_process_images.c:91:22 |            |                                                                                                      |
+--------------+-------------+--------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------+-----+--------+-------------+--------+----------+---------+
| Name                        | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-----------------------------+-----+--------+-------------+--------+----------+---------+
| + process_images            | 28  |        |             |        |          |         |
|  + Block_entry_gmem_rd_proc | 22  |        |             |        |          |         |
|   + convolution_1_1         | 4   |        |             |        |          |         |
|     sub_fu_259_p2           |     |        | sub         | add    | fabric   | 0       |
|     sub2_fu_265_p2          |     |        | sub2        | add    | fabric   | 0       |
|     icmp_ln7_fu_299_p2      |     |        | icmp_ln7    | setlt  | auto     | 0       |
|     mul_32s_31ns_63_1_1_U9  | 4   |        | empty       | mul    | auto     | 0       |
|     add_ln7_fu_313_p2       |     |        | add_ln7     | add    | fabric   | 0       |
|     cmp20_fu_323_p2         |     |        | cmp20       | setgt  | auto     | 0       |
|     empty_55_fu_350_p2      |     |        | empty_55    | sub    | fabric   | 0       |
|     slt_fu_328_p2           |     |        | slt         | setlt  | auto     | 0       |
|     rev_fu_333_p2           |     |        | rev         | xor    | auto     | 0       |
|     slt46_fu_339_p2         |     |        | slt46       | setlt  | auto     | 0       |
|     rev47_fu_344_p2         |     |        | rev47       | xor    | auto     | 0       |
|     add_ln15_1_fu_370_p2    |     |        | add_ln15_1  | add    | fabric   | 0       |
|     add_ln15_2_fu_375_p2    |     |        | add_ln15_2  | add    | fabric   | 0       |
|     icmp_ln8_fu_384_p2      |     |        | icmp_ln8    | setlt  | auto     | 0       |
|     add_ln12_fu_393_p2      |     |        | add_ln12    | add    | fabric   | 0       |
|     icmp_ln14_fu_403_p2     |     |        | icmp_ln14   | setgt  | auto     | 0       |
|     or_ln14_fu_408_p2       |     |        | or_ln14     | or     | auto     | 0       |
|     add_ln15_3_fu_413_p2    |     |        | add_ln15_3  | add    | fabric   | 0       |
|     add_ln12_1_fu_432_p2    |     |        | add_ln12_1  | add    | fabric   | 0       |
|     icmp_ln14_1_fu_446_p2   |     |        | icmp_ln14_1 | setlt  | auto     | 0       |
|     xor_ln14_fu_451_p2      |     |        | xor_ln14    | xor    | auto     | 0       |
|     or_ln14_1_fu_457_p2     |     |        | or_ln14_1   | or     | auto     | 0       |
|     add_ln15_4_fu_462_p2    |     |        | add_ln15_4  | add    | fabric   | 0       |
|     sum_2_fu_476_p2         |     |        | sum_2       | sub    | fabric   | 0       |
|     or_ln14_2_fu_486_p2     |     |        | or_ln14_2   | or     | auto     | 0       |
|     add_ln15_5_fu_490_p2    |     |        | add_ln15_5  | add    | fabric   | 0       |
|     sum_4_fu_503_p2         |     |        | sum_4       | add    | fabric   | 0       |
|     or_ln14_3_fu_509_p2     |     |        | or_ln14_3   | or     | auto     | 0       |
|     add_ln15_7_fu_513_p2    |     |        | add_ln15_7  | add    | fabric   | 0       |
|     sum_6_fu_526_p2         |     |        | sum_6       | sub    | fabric   | 0       |
|     or_ln14_4_fu_537_p2     |     |        | or_ln14_4   | or     | auto     | 0       |
|     add_ln15_8_fu_541_p2    |     |        | add_ln15_8  | add    | fabric   | 0       |
|     sum_8_fu_554_p2         |     |        | sum_8       | add    | fabric   | 0       |
|     or_ln14_5_fu_560_p2     |     |        | or_ln14_5   | or     | auto     | 0       |
|     add_ln15_10_fu_564_p2   |     |        | add_ln15_10 | add    | fabric   | 0       |
|     sum_10_fu_577_p2        |     |        | sum_10      | sub    | fabric   | 0       |
|     sum_12_fu_599_p3        |     |        | sum_12      | select | auto_sel | 0       |
|     icmp_ln20_fu_617_p2     |     |        | icmp_ln20   | setne  | auto     | 0       |
|     select_ln21_fu_627_p3   |     |        | select_ln21 | select | auto_sel | 0       |
|     add_ln21_fu_583_p2      |     |        | add_ln21    | add    | fabric   | 0       |
|   + pooling_1_1             | 6   |        |             |        |          |         |
|     sub_fu_177_p2           |     |        | sub         | add    | fabric   | 0       |
|     sub2_fu_183_p2          |     |        | sub2        | add    | fabric   | 0       |
|     p_neg_fu_197_p2         |     |        | p_neg       | sub    | fabric   | 0       |
|     p_neg_t_fu_213_p2       |     |        | p_neg_t     | sub    | fabric   | 0       |
|     div133_fu_229_p3        |     |        | div133      | select | auto_sel | 0       |
|     icmp_ln30_fu_237_p2     |     |        | icmp_ln30   | setgt  | auto     | 0       |
|     add_ln30_fu_255_p2      |     |        | add_ln30    | add    | fabric   | 0       |
|     add_ln30_7_fu_275_p2    |     |        | add_ln30_7  | add    | fabric   | 0       |
|     icmp_ln30_3_fu_298_p2   |     |        | icmp_ln30_3 | seteq  | auto     | 0       |
|     add_ln30_9_fu_303_p2    |     |        | add_ln30_9  | add    | fabric   | 0       |
|     mul_32s_30ns_62_1_1_U17 | 4   |        | empty_51    | mul    | auto     | 0       |
|     mul_20s_20s_20_1_1_U16  | 2   |        | empty_52    | mul    | auto     | 0       |
|     add_ln32_fu_340_p2      |     |        | add_ln32    | add    | fabric   | 0       |
|     icmp_ln31_fu_349_p2     |     |        | icmp_ln31   | setlt  | auto     | 0       |
|     add_ln32_10_fu_358_p2   |     |        | add_ln32_10 | add    | fabric   | 0       |
|     add_ln32_8_fu_367_p2    |     |        | add_ln32_8  | add    | fabric   | 0       |
|     icmp_ln34_fu_430_p2     |     |        | icmp_ln34   | setgt  | auto     | 0       |
|     pool_val_6_fu_434_p3    |     |        | pool_val_6  | select | auto_sel | 0       |
|     icmp_ln35_fu_440_p2     |     |        | icmp_ln35   | setgt  | auto     | 0       |
|     pool_val_8_fu_445_p3    |     |        | pool_val_8  | select | auto_sel | 0       |
|     icmp_ln36_fu_452_p2     |     |        | icmp_ln36   | setgt  | auto     | 0       |
|     pool_val_9_fu_457_p3    |     |        | pool_val_9  | select | auto_sel | 0       |
|     add_ln46_fu_404_p2      |     |        | add_ln46    | add    | fabric   | 0       |
|     add_ln31_fu_409_p2      |     |        | add_ln31    | add    | fabric   | 0       |
|     add_ln30_8_fu_415_p2    |     |        | add_ln30_8  | add    | fabric   | 0       |
|   + pooling_2_1             | 6   |        |             |        |          |         |
|     sub_fu_177_p2           |     |        | sub         | add    | fabric   | 0       |
|     sub2_fu_183_p2          |     |        | sub2        | add    | fabric   | 0       |
|     p_neg_fu_197_p2         |     |        | p_neg       | sub    | fabric   | 0       |
|     p_neg_t_fu_213_p2       |     |        | p_neg_t     | sub    | fabric   | 0       |
|     div133_fu_229_p3        |     |        | div133      | select | auto_sel | 0       |
|     icmp_ln30_fu_237_p2     |     |        | icmp_ln30   | setgt  | auto     | 0       |
|     add_ln30_fu_255_p2      |     |        | add_ln30    | add    | fabric   | 0       |
|     add_ln30_1_fu_275_p2    |     |        | add_ln30_1  | add    | fabric   | 0       |
|     icmp_ln30_1_fu_298_p2   |     |        | icmp_ln30_1 | seteq  | auto     | 0       |
|     add_ln30_3_fu_303_p2    |     |        | add_ln30_3  | add    | fabric   | 0       |
|     mul_32s_30ns_62_1_1_U26 | 4   |        | empty_39    | mul    | auto     | 0       |
|     mul_20s_20s_20_1_1_U25  | 2   |        | empty_40    | mul    | auto     | 0       |
|     add_ln32_fu_340_p2      |     |        | add_ln32    | add    | fabric   | 0       |
|     icmp_ln31_fu_349_p2     |     |        | icmp_ln31   | setlt  | auto     | 0       |
|     add_ln32_1_fu_358_p2    |     |        | add_ln32_1  | add    | fabric   | 0       |
|     add_ln32_2_fu_367_p2    |     |        | add_ln32_2  | add    | fabric   | 0       |
|     icmp_ln38_fu_430_p2     |     |        | icmp_ln38   | setlt  | auto     | 0       |
|     pool_val_1_fu_434_p3    |     |        | pool_val_1  | select | auto_sel | 0       |
|     icmp_ln39_fu_440_p2     |     |        | icmp_ln39   | setlt  | auto     | 0       |
|     pool_val_3_fu_445_p3    |     |        | pool_val_3  | select | auto_sel | 0       |
|     icmp_ln40_fu_452_p2     |     |        | icmp_ln40   | setlt  | auto     | 0       |
|     pool_val_4_fu_457_p3    |     |        | pool_val_4  | select | auto_sel | 0       |
|     add_ln46_fu_404_p2      |     |        | add_ln46    | add    | fabric   | 0       |
|     add_ln31_fu_409_p2      |     |        | add_ln31    | add    | fabric   | 0       |
|     add_ln30_2_fu_415_p2    |     |        | add_ln30_2  | add    | fabric   | 0       |
|   + pooling_1_2             | 6   |        |             |        |          |         |
|     sub_fu_177_p2           |     |        | sub         | add    | fabric   | 0       |
|     sub2_fu_183_p2          |     |        | sub2        | add    | fabric   | 0       |
|     p_neg_fu_197_p2         |     |        | p_neg       | sub    | fabric   | 0       |
|     p_neg_t_fu_213_p2       |     |        | p_neg_t     | sub    | fabric   | 0       |
|     div133_fu_229_p3        |     |        | div133      | select | auto_sel | 0       |
|     icmp_ln30_fu_237_p2     |     |        | icmp_ln30   | setgt  | auto     | 0       |
|     add_ln30_fu_255_p2      |     |        | add_ln30    | add    | fabric   | 0       |
|     add_ln30_4_fu_275_p2    |     |        | add_ln30_4  | add    | fabric   | 0       |
|     icmp_ln30_2_fu_298_p2   |     |        | icmp_ln30_2 | seteq  | auto     | 0       |
|     add_ln30_6_fu_303_p2    |     |        | add_ln30_6  | add    | fabric   | 0       |
|     mul_32s_30ns_62_1_1_U33 | 4   |        | empty_45    | mul    | auto     | 0       |
|     mul_20s_20s_20_1_1_U32  | 2   |        | empty_46    | mul    | auto     | 0       |
|     add_ln32_fu_340_p2      |     |        | add_ln32    | add    | fabric   | 0       |
|     icmp_ln31_fu_349_p2     |     |        | icmp_ln31   | setlt  | auto     | 0       |
|     add_ln32_7_fu_358_p2    |     |        | add_ln32_7  | add    | fabric   | 0       |
|     add_ln32_5_fu_367_p2    |     |        | add_ln32_5  | add    | fabric   | 0       |
|     add_ln43_fu_436_p2      |     |        | add_ln43    | add    | fabric   | 0       |
|     add_ln43_1_fu_451_p2    |     |        | add_ln43_1  | add    | fabric   | 0       |
|     sum_fu_461_p2           |     |        | sum         | add    | fabric   | 0       |
|     add_ln46_fu_404_p2      |     |        | add_ln46    | add    | fabric   | 0       |
|     add_ln31_fu_409_p2      |     |        | add_ln31    | add    | fabric   | 0       |
|     add_ln30_5_fu_415_p2    |     |        | add_ln30_5  | add    | fabric   | 0       |
|  + Block_entry_proc_3       | 6   |        |             |        |          |         |
|    mul_32s_32s_32_1_1_U48   | 3   |        | mul_out_0   | mul    | auto     | 0       |
|    icmp_ln83_fu_146_p2      |     |        | icmp_ln83   | setgt  | auto     | 0       |
|    sub_ln88_fu_50_p2        |     |        | sub_ln88    | sub    | fabric   | 0       |
|    sub_ln88_1_fu_66_p2      |     |        | sub_ln88_1  | sub    | fabric   | 0       |
|    select_ln88_fu_82_p3     |     |        | select_ln88 | select | auto_sel | 0       |
|    sub_ln89_fu_98_p2        |     |        | sub_ln89    | sub    | fabric   | 0       |
|    sub_ln89_1_fu_114_p2     |     |        | sub_ln89_1  | sub    | fabric   | 0       |
|    select_ln89_fu_130_p3    |     |        | select_ln89 | select | auto_sel | 0       |
|    mul_31s_31s_32_1_1_U47   | 3   |        | mul10_out_0 | mul    | auto     | 0       |
|    icmp_ln91_fu_151_p2      |     |        | icmp_ln91   | setgt  | auto     | 0       |
|  + Block_entry_gmem_wr_proc | 0   |        |             |        |          |         |
|    icmp_ln83_fu_272_p2      |     |        | icmp_ln83   | setne  | auto     | 0       |
|    select_ln83_fu_277_p3    |     |        | select_ln83 | select | auto_sel | 0       |
|    icmp_ln83_1_fu_287_p2    |     |        | icmp_ln83_1 | seteq  | auto     | 0       |
|    add_ln83_fu_292_p2       |     |        | add_ln83    | add    | fabric   | 0       |
|    icmp_ln91_fu_308_p2      |     |        | icmp_ln91   | setne  | auto     | 0       |
|    select_ln91_fu_313_p3    |     |        | select_ln91 | select | auto_sel | 0       |
|    icmp_ln91_1_fu_328_p2    |     |        | icmp_ln91_1 | seteq  | auto     | 0       |
|    add_ln91_fu_333_p2       |     |        | add_ln91    | add    | fabric   | 0       |
|    add_ln93_fu_346_p2       |     |        | add_ln93    | add    | fabric   | 0       |
|    add_ln94_fu_357_p2       |     |        | add_ln94    | add    | fabric   | 0       |
|    add_ln95_fu_368_p2       |     |        | add_ln95    | add    | fabric   | 0       |
+-----------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+------------------------+----------------+-------------+------+------+--------+--------------------+------+---------+------------------+
| Name                   | Usage          | Type        | BRAM | URAM | Pragma | Variable           | Impl | Latency | Bitwidth, Depth, |
|                        |                |             |      |      |        |                    |      |         | Banks            |
+------------------------+----------------+-------------+------+------+--------+--------------------+------+---------+------------------+
| + process_images       |                |             | 7171 | 0    |        |                    |      |         |                  |
|   control_s_axi_U      | interface      | s_axilite   |      |      |        |                    |      |         |                  |
|   control_r_s_axi_U    | interface      | s_axilite   |      |      |        |                    |      |         |                  |
|   gmem_m_axi_U         | interface      | m_axi       | 3    |      |        |                    |      |         |                  |
|   conv_output_c_U      | fifo channel   | scalar prop |      |      |        | conv_output_c      | srl  | 0       | 64, 3, 1         |
|   max_output_c_U       | fifo channel   | scalar prop |      |      |        | max_output_c       | srl  | 0       | 64, 3, 1         |
|   min_output_c_U       | fifo channel   | scalar prop |      |      |        | min_output_c       | srl  | 0       | 64, 3, 1         |
|   avg_output_c_U       | fifo channel   | scalar prop |      |      |        | avg_output_c       | srl  | 0       | 64, 3, 1         |
|   conv_result_U        | ram_1p channel | pipo        | 4096 |      |        | conv_result        | auto | 1       | 8, 4194304, 2    |
|   max_result_U         | ram_1p channel | pipo        | 1024 |      |        | max_result         | auto | 1       | 8, 1048576, 2    |
|   min_result_U         | ram_1p channel | pipo        | 1024 |      |        | min_result         | auto | 1       | 8, 1048576, 2    |
|   avg_result_U         | ram_1p channel | pipo        | 1024 |      |        | avg_result         | auto | 1       | 8, 1048576, 2    |
|   mul_loc_channel_U    | fifo channel   | task level  |      |      |        | mul_loc_channel    | srl  | 0       | 32, 2, 1         |
|   cmp3_loc_channel_U   | fifo channel   | task level  |      |      |        | cmp3_loc_channel   | srl  | 0       | 1, 2, 1          |
|   mul10_loc_channel_U  | fifo channel   | task level  |      |      |        | mul10_loc_channel  | srl  | 0       | 32, 2, 1         |
|   cmp111_loc_channel_U | fifo channel   | task level  |      |      |        | cmp111_loc_channel | srl  | 0       | 1, 2, 1          |
+------------------------+----------------+-------------+------+------+--------+--------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                                  | Messages                                                                                                                                                                           |
+----------+---------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | HLSEindoefening/hls_process_images.c:73 in process_images | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------------------------+------------------------------------------------------------------------+
| Type      | Options                                         | Location                                                               |
+-----------+-------------------------------------------------+------------------------------------------------------------------------+
| inline    | off                                             | HLSEindoefening/hls_process_images.c:5 in convolution                  |
| pipeline  | II=1                                            | HLSEindoefening/hls_process_images.c:6 in convolution                  |
| inline    | off                                             | HLSEindoefening/hls_process_images.c:28 in pooling                     |
| pipeline  | II=1                                            | HLSEindoefening/hls_process_images.c:29 in pooling                     |
| interface | m_axi port=input offset=slave bundle=gmem       | HLSEindoefening/hls_process_images.c:53 in process_images, input       |
| interface | m_axi port=conv_output offset=slave bundle=gmem | HLSEindoefening/hls_process_images.c:54 in process_images, conv_output |
| interface | m_axi port=max_output offset=slave bundle=gmem  | HLSEindoefening/hls_process_images.c:55 in process_images, max_output  |
| interface | m_axi port=min_output offset=slave bundle=gmem  | HLSEindoefening/hls_process_images.c:56 in process_images, min_output  |
| interface | m_axi port=avg_output offset=slave bundle=gmem  | HLSEindoefening/hls_process_images.c:57 in process_images, avg_output  |
| interface | s_axilite port=img_height bundle=control        | HLSEindoefening/hls_process_images.c:58 in process_images, img_height  |
| interface | s_axilite port=img_width bundle=control         | HLSEindoefening/hls_process_images.c:59 in process_images, img_width   |
| interface | s_axilite port=return bundle=control            | HLSEindoefening/hls_process_images.c:60 in process_images, return      |
| unroll    |                                                 | HLSEindoefening/hls_process_images.c:84 in process_images              |
| unroll    |                                                 | HLSEindoefening/hls_process_images.c:92 in process_images              |
+-----------+-------------------------------------------------+------------------------------------------------------------------------+


