![parallel in parallel out](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/0e464398-a782-42df-8de3-d66b0c9c9c45)
<br>
pipo ^
![shift_left](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/1919776c-2286-4648-a76a-5ec5778f3ee4)
<br>
shift left ^
![shift_right](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/bec506d8-88c2-43ea-a665-e62ca6c1f477)
<br>
shift right ^
![serial in parallel out delayed by 1 clock cycle ](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/c515bb35-55ec-405c-aabe-609915925e05)
<br>
serial in parallel out ^

