// Seed: 3646527286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_11 = id_11;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wire id_2,
    input wor id_3,
    input tri1 id_4
    , id_13,
    input wor id_5,
    inout wor id_6,
    input wire id_7,
    input wor id_8,
    output wand id_9,
    input supply0 id_10,
    output tri0 id_11
);
  assign id_13 = id_6;
  wand id_14 = 1;
  wire id_15;
  module_0(
      id_14, id_15, id_15, id_14
  );
endmodule
