0.6
2017.1
Apr 14 2017
19:10:27
G:/Project/Level4_hw_acc/hardware_accelerator/backend_module.v,1573384408,verilog,,,,backend_module,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/blk_mem_gen_0/sim/blk_mem_gen_0.v,1573362715,verilog,,,,blk_mem_gen_0,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/blk_mem_gen_1/sim/blk_mem_gen_1.v,1567856131,verilog,,,,blk_mem_gen_1,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/blk_mem_gen_2/sim/blk_mem_gen_2.v,1567765763,verilog,,,,blk_mem_gen_2,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/blk_mem_gen_3/sim/blk_mem_gen_3.v,1567939834,verilog,,,,blk_mem_gen_3,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/blk_mem_gen_4_1/sim/blk_mem_gen_4.v,1568954528,verilog,,,,blk_mem_gen_4,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/blk_mem_gen_5/sim/blk_mem_gen_5.v,1570167781,verilog,,,,blk_mem_gen_5,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/blk_mem_gen_6/sim/blk_mem_gen_6.v,1570167722,verilog,,,,blk_mem_gen_6,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_0/sim/floating_point_0.vhd,1567859931,vhdl,,,,floating_point_0,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_1/sim/floating_point_1.vhd,1567860558,vhdl,,,,floating_point_1,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_10/sim/floating_point_10.vhd,1570503753,vhdl,,,,floating_point_10,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_11/sim/floating_point_11.vhd,1570507137,vhdl,,,,floating_point_11,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_2/sim/floating_point_2.vhd,1567940179,vhdl,,,,floating_point_2,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_3_1/sim/floating_point_3.vhd,1567950292,vhdl,,,,floating_point_3,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_4/sim/floating_point_4.vhd,1567954279,vhdl,,,,floating_point_4,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_5/sim/floating_point_5.vhd,1567960185,vhdl,,,,floating_point_5,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_6/sim/floating_point_6.vhd,1570105524,vhdl,,,,floating_point_6,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_7/sim/floating_point_7.vhd,1570108559,vhdl,,,,floating_point_7,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_8/sim/floating_point_8.vhd,1570451254,vhdl,,,,floating_point_8,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/floating_point_9/sim/floating_point_9.vhd,1570501419,vhdl,,,,floating_point_9,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/frontend_module.v,1573363162,verilog,,,,frontend_module,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/neural_acc_1.0/hdl/neural_acc_v1_0.v,1568969313,verilog,,,,neural_acc_v1_0,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/neural_acc_1.0/hdl/neural_acc_v1_0_S00_AXI.v,1567743273,verilog,,,,neural_acc_v1_0_S00_AXI,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/neural_acc_tb.v,1570766840,verilog,,,,neural_acc_tb,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/neural_acc_v1_0_project/neural_acc_v1_0_project.ip_user_files/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,1573384419,verilog,,,,blk_mem_gen_7,,,,,,,,
G:/Project/Level4_hw_acc/hardware_accelerator/neural_acc_v1_0_project/neural_acc_v1_0_project.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
