// Seed: 1265311053
module module_0;
  final begin : LABEL_0
    id_1 <= 1;
  end
  always @(negedge 1)
    if (1) begin : LABEL_0
      begin : LABEL_0
        id_2 <= id_2;
        wait (1'b0) begin : LABEL_0$display
          ;
        end
      end
      id_3 <= (1);
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6;
endmodule
