Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 23:42:41 2024
| Host         : LAPTOP-54TG6O0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (35)
7. checking multiple_clock (9685)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9685)
---------------------------------
 There are 9685 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.704   -59776.109                   6866                73375        0.035        0.000                      0                73375        3.000        0.000                       0                  9693  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll     {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll      {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll    {0.000 5.000}      10.000          100.000         
sys_clk_pin            {0.000 7.500}      15.000          66.667          
  clkfbout_clk_pll_1   {0.000 7.500}      15.000          66.667          
  cpu_clk_clk_pll_1    {0.000 15.000}     30.000          33.333          
  timer_clk_clk_pll_1  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                       7.845        0.000                       0                     3  
  cpu_clk_clk_pll           -3.704    -3959.205                   2116                73211        0.122        0.000                      0                73211        8.750        0.000                       0                  9588  
  timer_clk_clk_pll          5.452        0.000                      0                   66        0.198        0.000                      0                   66        4.500        0.000                       0                   101  
sys_clk_pin                                                                                                                                                              5.500        0.000                       0                     1  
  clkfbout_clk_pll_1                                                                                                                                                    12.845        0.000                       0                     3  
  cpu_clk_clk_pll_1          6.298        0.000                      0                73211        0.122        0.000                      0                73211       13.750        0.000                       0                  9588  
  timer_clk_clk_pll_1       10.453        0.000                      0                   66        0.198        0.000                      0                   66        7.000        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll    cpu_clk_clk_pll            7.347        0.000                      0                   33        0.159        0.000                      0                   33  
cpu_clk_clk_pll_1    cpu_clk_clk_pll          -13.704   -59776.098                   6866                73211        0.035        0.000                      0                73211  
timer_clk_clk_pll_1  cpu_clk_clk_pll            2.347        0.000                      0                   33        0.159        0.000                      0                   33  
cpu_clk_clk_pll      timer_clk_clk_pll          5.695        0.000                      0                   65        0.148        0.000                      0                   65  
cpu_clk_clk_pll_1    timer_clk_clk_pll          5.697        0.000                      0                   65        0.150        0.000                      0                   65  
timer_clk_clk_pll_1  timer_clk_clk_pll          0.452        0.000                      0                   66        0.121        0.000                      0                   66  
cpu_clk_clk_pll      cpu_clk_clk_pll_1        -13.704   -59776.109                   6866                73211        0.035        0.000                      0                73211  
timer_clk_clk_pll    cpu_clk_clk_pll_1          7.349        0.000                      0                   33        0.161        0.000                      0                   33  
timer_clk_clk_pll_1  cpu_clk_clk_pll_1         12.349        0.000                      0                   33        0.161        0.000                      0                   33  
cpu_clk_clk_pll      timer_clk_clk_pll_1        0.695        0.000                      0                   65        0.148        0.000                      0                   65  
timer_clk_clk_pll    timer_clk_clk_pll_1        0.452        0.000                      0                   66        0.121        0.000                      0                   66  
cpu_clk_clk_pll_1    timer_clk_clk_pll_1       10.697        0.000                      0                   65        0.150        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_pll                        
(none)              clkfbout_clk_pll_1                      
(none)              cpu_clk_clk_pll                         
(none)              cpu_clk_clk_pll_1                       
(none)                                  cpu_clk_clk_pll     
(none)                                  cpu_clk_clk_pll_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         2116  Failing Endpoints,  Worst Slack       -3.704ns,  Total Violation    -3959.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.704ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.218ns  (logic 5.355ns (23.064%)  route 17.863ns (76.936%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.599    15.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/A6
    SLICE_X38Y139        MUXF7 (Prop_muxf7_S_O)       0.314    16.142 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F7.B/O
                         net (fo=1, routed)           0.000    16.142    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/O0
    SLICE_X38Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    16.240 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F8/O
                         net (fo=1, routed)           1.172    17.412    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.319    17.731 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           1.222    18.953    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[9]
    SLICE_X47Y121        LUT6 (Prop_lut6_I4_O)        0.124    19.077 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.566    19.643    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I4_O)        0.124    19.767 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.029    20.796    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    17.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.509    17.437    
                         clock uncertainty           -0.087    17.349    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.091    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                         -20.796    
  -------------------------------------------------------------------
                         slack                                 -3.704    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.656%)  route 17.682ns (76.344%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 17.938 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.218    19.289    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    19.413 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.426    19.839    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I4_O)        0.124    19.963 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.775    20.739    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.477    17.938    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.509    17.430    
                         clock uncertainty           -0.087    17.342    
    SLICE_X54Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.093    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                         -20.739    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.198ns  (logic 5.479ns (23.619%)  route 17.719ns (76.381%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    15.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    16.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    16.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    16.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    17.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    17.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    18.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    18.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    19.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    19.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    20.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    20.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.540    20.775    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    17.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    17.434    
                         clock uncertainty           -0.087    17.346    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.185    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.185    
                         arrival time                         -20.775    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.556ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.657%)  route 17.682ns (76.343%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    15.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    16.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    16.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    16.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    17.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    17.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    18.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    18.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    19.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    19.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    20.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    20.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.503    20.738    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    17.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    17.431    
                         clock uncertainty           -0.087    17.343    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.182    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                         -20.738    
  -------------------------------------------------------------------
                         slack                                 -3.556    

Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.139ns  (logic 5.479ns (23.678%)  route 17.660ns (76.322%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.559    15.788    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/A6
    SLICE_X42Y141        MUXF7 (Prop_muxf7_S_O)       0.314    16.102 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.B/O
                         net (fo=1, routed)           0.000    16.102    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098    16.200 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.871    17.071    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I5_O)        0.319    17.390 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=3, routed)           1.090    18.481    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[22]
    SLICE_X49Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.605 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=2, routed)           0.593    19.197    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13_n_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I4_O)        0.124    19.321 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_comp_1/O
                         net (fo=1, routed)           0.586    19.907    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I3_O)        0.124    20.031 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2_comp_1/O
                         net (fo=2, routed)           0.685    20.716    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    17.939    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    17.431    
                         clock uncertainty           -0.087    17.343    
    SLICE_X56Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.182    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                         -20.716    
  -------------------------------------------------------------------
                         slack                                 -3.534    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.027ns  (logic 5.479ns (23.793%)  route 17.548ns (76.207%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 17.939 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    19.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    19.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    19.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.629    20.605    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    17.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    17.431    
                         clock uncertainty           -0.087    17.343    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.085    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                         -20.605    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.511ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.022ns  (logic 5.479ns (23.799%)  route 17.543ns (76.201%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 17.942 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    19.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    19.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    19.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.624    20.599    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    17.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    17.434    
                         clock uncertainty           -0.087    17.346    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.088    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -20.599    
  -------------------------------------------------------------------
                         slack                                 -3.511    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.040ns  (logic 5.447ns (23.641%)  route 17.593ns (76.359%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 17.937 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.568    15.797    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A6
    SLICE_X30Y137        MUXF7 (Prop_muxf7_S_O)       0.292    16.089 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    16.089    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X30Y137        MUXF8 (Prop_muxf8_I1_O)      0.088    16.177 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.121    17.297    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.319    17.616 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.173    17.790    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[31]
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.124    17.914 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=18, routed)          0.738    18.651    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I4_O)        0.124    18.775 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_replica/O
                         net (fo=23, routed)          1.079    19.854    cpu/u_regfile/conf_rdata_reg_reg[15]_repN
    SLICE_X51Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.978 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.639    20.617    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.476    17.937    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.509    17.429    
                         clock uncertainty           -0.087    17.341    
    SLICE_X54Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.113    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.113    
                         arrival time                         -20.617    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.095ns  (logic 5.355ns (23.187%)  route 17.740ns (76.813%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 17.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.562    15.791    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/A6
    SLICE_X38Y142        MUXF7 (Prop_muxf7_S_O)       0.314    16.105 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F7.B/O
                         net (fo=1, routed)           0.000    16.105    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/O0
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I0_O)      0.098    16.203 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F8/O
                         net (fo=1, routed)           1.361    17.564    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.319    17.883 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=3, routed)           0.581    18.464    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[12]
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.588 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.947    19.535    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.659 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7_comp_1/O
                         net (fo=2, routed)           1.013    20.672    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    17.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.509    17.437    
                         clock uncertainty           -0.087    17.349    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    17.174    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -20.672    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.013ns  (logic 5.479ns (23.808%)  route 17.534ns (76.192%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 17.940 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          0.750    18.821    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.945 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.451    19.396    cpu/u_regfile/conf_rdata_reg_reg[15]
    SLICE_X41Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.520 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           1.071    20.591    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.479    17.940    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.509    17.432    
                         clock uncertainty           -0.087    17.344    
    SLICE_X56Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.095    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                 -3.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.585    -0.527    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.330    u_confreg/timer_r1[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/C
                         clock pessimism             -0.228    -0.527    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.075    -0.452    u_confreg/timer_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.588    -0.524    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  u_confreg/timer_r1_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.247    u_confreg/timer_r1[1]
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/C
                         clock pessimism             -0.194    -0.490    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070    -0.420    u_confreg/timer_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X2Y125    cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X53Y113   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X51Y90    cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X51Y92    cpu/pc_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X51Y90    cpu/pc_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X51Y89    cpu/pc_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X51Y106   cpu/pc_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X51Y106   cpu/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.446ns (32.146%)  route 3.052ns (67.854%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 8.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.142 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.142    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578     8.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.429     7.610    
                         clock uncertainty           -0.077     7.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062     7.595    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.425ns (31.828%)  route 3.052ns (68.172%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 8.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.121 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.121    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578     8.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.429     7.610    
                         clock uncertainty           -0.077     7.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062     7.595    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.351ns (30.682%)  route 3.052ns (69.318%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 8.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.047 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.047    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578     8.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.429     7.610    
                         clock uncertainty           -0.077     7.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062     7.595    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.335ns (30.430%)  route 3.052ns (69.570%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 8.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.031 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.031    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578     8.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.429     7.610    
                         clock uncertainty           -0.077     7.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062     7.595    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 2.034ns (46.721%)  route 2.319ns (53.279%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.997 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.429     7.609    
                         clock uncertainty           -0.077     7.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062     7.594    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 2.013ns (46.463%)  route 2.319ns (53.537%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.976 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.429     7.609    
                         clock uncertainty           -0.077     7.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062     7.594    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.939ns (45.533%)  route 2.319ns (54.467%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.902 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.429     7.609    
                         clock uncertainty           -0.077     7.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062     7.594    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.923ns (45.327%)  route 2.319ns (54.673%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.886 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.429     7.609    
                         clock uncertainty           -0.077     7.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062     7.594    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.920ns (45.288%)  route 2.319ns (54.712%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.883 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.883    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.429     7.607    
                         clock uncertainty           -0.077     7.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062     7.592    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.899ns (45.016%)  route 2.319ns (54.984%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.862 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.429     7.607    
                         clock uncertainty           -0.077     7.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062     7.592    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X13Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.168    -0.247    u_confreg/conf_wdata_r1[17]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.076    -0.445    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.238    u_confreg/conf_wdata_r1[7]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.452    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.238    u_confreg/conf_wdata_r1[4]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.452    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.242    u_confreg/conf_wdata_r1[1]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.059    -0.458    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.240    u_confreg/conf_wdata_r1[0]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.059    -0.456    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.045%)  route 0.179ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X15Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.179    -0.236    u_confreg/conf_wdata_r1[25]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.064    -0.457    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.242    u_confreg/conf_wdata_r1[3]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.052    -0.465    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.168    -0.240    u_confreg/conf_wdata_r1[2]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.052    -0.463    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.076%)  route 0.177ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.565    -0.547    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.177    -0.206    u_confreg/conf_wdata_r1[12]
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.319    u_confreg/timer_clk
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.059    -0.454    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.251ns (65.514%)  route 0.132ns (34.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X0Y129         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          0.132    -0.250    u_confreg/write_timer_begin_r3
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.045    -0.205 r  u_confreg/timer[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.205    u_confreg/timer[28]_i_4_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.140 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.140    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.292    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.218    -0.510    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105    -0.405    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X15Y125   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         15.000      13.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        15.000      37.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         7.500       5.500      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         7.500       5.500      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         7.500       5.500      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         7.500       5.500      PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll_1
  To Clock:  clkfbout_clk_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll_1
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         15.000      12.845     BUFGCTRL_X0Y18  pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         15.000      13.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         15.000      13.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        15.000      37.633     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       15.000      145.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        6.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.218ns  (logic 5.355ns (23.064%)  route 17.863ns (76.936%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 27.945 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.599    15.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/A6
    SLICE_X38Y139        MUXF7 (Prop_muxf7_S_O)       0.314    16.142 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F7.B/O
                         net (fo=1, routed)           0.000    16.142    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/O0
    SLICE_X38Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    16.240 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F8/O
                         net (fo=1, routed)           1.172    17.412    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.319    17.731 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           1.222    18.953    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[9]
    SLICE_X47Y121        LUT6 (Prop_lut6_I4_O)        0.124    19.077 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.566    19.643    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I4_O)        0.124    19.767 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.029    20.796    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    27.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.509    27.437    
                         clock uncertainty           -0.085    27.351    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    27.093    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.093    
                         arrival time                         -20.796    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.656%)  route 17.682ns (76.344%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 27.938 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.218    19.289    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    19.413 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.426    19.839    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I4_O)        0.124    19.963 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.775    20.739    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.477    27.938    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.509    27.430    
                         clock uncertainty           -0.085    27.344    
    SLICE_X54Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    27.095    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         27.095    
                         arrival time                         -20.739    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.198ns  (logic 5.479ns (23.619%)  route 17.719ns (76.381%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 27.942 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    15.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    16.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    16.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    16.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    17.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    17.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    18.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    18.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    19.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    19.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    20.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    20.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.540    20.775    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    27.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    27.434    
                         clock uncertainty           -0.085    27.348    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    27.187    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -20.775    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.657%)  route 17.682ns (76.343%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 27.939 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    15.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    16.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    16.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    16.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    17.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    17.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    18.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    18.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    19.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    19.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    20.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    20.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.503    20.738    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    27.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    27.431    
                         clock uncertainty           -0.085    27.345    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    27.184    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         27.184    
                         arrival time                         -20.738    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.139ns  (logic 5.479ns (23.678%)  route 17.660ns (76.322%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 27.939 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.559    15.788    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/A6
    SLICE_X42Y141        MUXF7 (Prop_muxf7_S_O)       0.314    16.102 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.B/O
                         net (fo=1, routed)           0.000    16.102    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098    16.200 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.871    17.071    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I5_O)        0.319    17.390 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=3, routed)           1.090    18.481    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[22]
    SLICE_X49Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.605 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=2, routed)           0.593    19.197    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13_n_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I4_O)        0.124    19.321 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_comp_1/O
                         net (fo=1, routed)           0.586    19.907    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I3_O)        0.124    20.031 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2_comp_1/O
                         net (fo=2, routed)           0.685    20.716    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    27.939    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    27.431    
                         clock uncertainty           -0.085    27.345    
    SLICE_X56Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    27.184    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         27.184    
                         arrival time                         -20.716    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.027ns  (logic 5.479ns (23.793%)  route 17.548ns (76.207%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 27.939 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    19.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    19.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    19.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.629    20.605    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    27.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    27.431    
                         clock uncertainty           -0.085    27.345    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    27.087    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.087    
                         arrival time                         -20.605    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.022ns  (logic 5.479ns (23.799%)  route 17.543ns (76.201%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 27.942 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    19.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    19.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    19.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    19.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.624    20.599    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    27.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    27.434    
                         clock uncertainty           -0.085    27.348    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    27.090    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.090    
                         arrival time                         -20.599    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.040ns  (logic 5.447ns (23.641%)  route 17.593ns (76.359%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 27.937 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.568    15.797    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A6
    SLICE_X30Y137        MUXF7 (Prop_muxf7_S_O)       0.292    16.089 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    16.089    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X30Y137        MUXF8 (Prop_muxf8_I1_O)      0.088    16.177 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.121    17.297    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.319    17.616 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.173    17.790    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[31]
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.124    17.914 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=18, routed)          0.738    18.651    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I4_O)        0.124    18.775 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_replica/O
                         net (fo=23, routed)          1.079    19.854    cpu/u_regfile/conf_rdata_reg_reg[15]_repN
    SLICE_X51Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.978 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.639    20.617    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.476    27.937    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.509    27.429    
                         clock uncertainty           -0.085    27.343    
    SLICE_X54Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    27.115    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         27.115    
                         arrival time                         -20.617    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.095ns  (logic 5.355ns (23.187%)  route 17.740ns (76.813%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 27.945 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.562    15.791    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/A6
    SLICE_X38Y142        MUXF7 (Prop_muxf7_S_O)       0.314    16.105 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F7.B/O
                         net (fo=1, routed)           0.000    16.105    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/O0
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I0_O)      0.098    16.203 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F8/O
                         net (fo=1, routed)           1.361    17.564    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.319    17.883 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=3, routed)           0.581    18.464    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[12]
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.588 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.947    19.535    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I2_O)        0.124    19.659 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7_comp_1/O
                         net (fo=2, routed)           1.013    20.672    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    27.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.509    27.437    
                         clock uncertainty           -0.085    27.351    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    27.176    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         27.176    
                         arrival time                         -20.672    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        23.013ns  (logic 5.479ns (23.808%)  route 17.534ns (76.192%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 27.940 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    -2.423    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    -1.945 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156     0.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298     0.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     0.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000     0.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098     0.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634     2.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319     2.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     3.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104     3.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     3.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316     4.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100     5.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124     5.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790     6.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124     6.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502     6.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124     7.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236     8.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970     9.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348     9.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    10.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    10.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    12.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    12.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    13.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    14.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    14.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    15.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    15.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    15.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    15.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    17.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    17.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    18.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          0.750    18.821    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    18.945 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.451    19.396    cpu/u_regfile/conf_rdata_reg_reg[15]
    SLICE_X41Y120        LUT6 (Prop_lut6_I1_O)        0.124    19.520 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           1.071    20.591    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.479    27.940    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.509    27.432    
                         clock uncertainty           -0.085    27.346    
    SLICE_X56Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    27.097    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         27.097    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                  6.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.585    -0.527    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.330    u_confreg/timer_r1[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/C
                         clock pessimism             -0.228    -0.527    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.075    -0.452    u_confreg/timer_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.535    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.421    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.511    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.201    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.588    -0.524    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  u_confreg/timer_r1_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.247    u_confreg/timer_r1[1]
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/C
                         clock pessimism             -0.194    -0.490    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070    -0.420    u_confreg/timer_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         30.000      27.845     BUFGCTRL_X0Y16  pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         30.000      29.000     SLICE_X2Y125    cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         30.000      29.000     SLICE_X53Y113   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         30.000      29.000     SLICE_X51Y90    cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         30.000      29.000     SLICE_X51Y92    cpu/pc_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         30.000      29.000     SLICE_X51Y90    cpu/pc_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         30.000      29.000     SLICE_X51Y89    cpu/pc_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         30.000      29.000     SLICE_X51Y106   cpu/pc_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         30.000      29.000     SLICE_X51Y106   cpu/pc_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         15.000      13.750     SLICE_X54Y112   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       10.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.453ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.446ns (32.146%)  route 3.052ns (67.854%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.142 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.142    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 10.453    

Slack (MET) :             10.474ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.425ns (31.828%)  route 3.052ns (68.172%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.121 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.121    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                 10.474    

Slack (MET) :             10.548ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.351ns (30.682%)  route 3.052ns (69.318%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.047 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.047    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                 10.548    

Slack (MET) :             10.564ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.335ns (30.430%)  route 3.052ns (69.570%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052     1.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124     1.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.031 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.031    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                 10.564    

Slack (MET) :             10.597ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 2.034ns (46.721%)  route 2.319ns (53.279%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.997 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 10.597    

Slack (MET) :             10.618ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 2.013ns (46.463%)  route 2.319ns (53.537%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.976 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             10.692ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.939ns (45.533%)  route 2.319ns (54.467%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.902 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 10.692    

Slack (MET) :             10.708ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.923ns (45.327%)  route 2.319ns (54.673%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.886 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                 10.708    

Slack (MET) :             10.709ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.920ns (45.288%)  route 2.319ns (54.712%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.883 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.883    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.429    12.607    
                         clock uncertainty           -0.077    12.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    12.592    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                 10.709    

Slack (MET) :             10.730ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.899ns (45.016%)  route 2.319ns (54.984%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    -2.356    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310     0.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     0.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.862 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.429    12.607    
                         clock uncertainty           -0.077    12.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    12.592    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 10.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X13Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.168    -0.247    u_confreg/conf_wdata_r1[17]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.076    -0.445    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.238    u_confreg/conf_wdata_r1[7]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.452    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.238    u_confreg/conf_wdata_r1[4]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.452    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.242    u_confreg/conf_wdata_r1[1]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.059    -0.458    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.240    u_confreg/conf_wdata_r1[0]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.059    -0.456    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.045%)  route 0.179ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X15Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.179    -0.236    u_confreg/conf_wdata_r1[25]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.194    -0.521    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.064    -0.457    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.242    u_confreg/conf_wdata_r1[3]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.194    -0.517    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.052    -0.465    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.168    -0.240    u_confreg/conf_wdata_r1[2]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.052    -0.463    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.076%)  route 0.177ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.565    -0.547    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.177    -0.206    u_confreg/conf_wdata_r1[12]
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.319    u_confreg/timer_clk
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.059    -0.454    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.251ns (65.514%)  route 0.132ns (34.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X0Y129         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          0.132    -0.250    u_confreg/write_timer_begin_r3
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.045    -0.205 r  u_confreg/timer[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.205    u_confreg/timer[28]_i_4_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.140 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.140    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.292    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.218    -0.510    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105    -0.405    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll_1
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.000      12.845     BUFGCTRL_X0Y17  pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.000      13.751     PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X15Y125   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.000      14.000     SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.000      145.000    PLLE2_ADV_X1Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y117   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X13Y125   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y134   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.500       7.000      SLICE_X14Y131   u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.217%)  route 1.693ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 7.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689     7.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     8.098 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           1.693     9.791    u_confreg/timer_reg[13]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.095    17.138    u_confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.145ns  (logic 0.456ns (21.258%)  route 1.689ns (78.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 7.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689     7.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     8.098 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           1.689     9.787    u_confreg/timer_reg[14]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.093    17.140    u_confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.092ns  (logic 0.456ns (21.794%)  route 1.636ns (78.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 7.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689     7.642    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     8.098 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.636     9.734    u_confreg/timer_reg[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)       -0.095    17.138    u_confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.062ns  (logic 0.456ns (22.116%)  route 1.606ns (77.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 7.649 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.696     7.649    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.456     8.105 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           1.606     9.711    u_confreg/timer_reg[29]
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)       -0.067    17.169    u_confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.049ns  (logic 0.456ns (22.251%)  route 1.593ns (77.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 7.645 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692     7.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     8.101 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           1.593     9.694    u_confreg/timer_reg[3]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)       -0.067    17.169    u_confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.834%)  route 1.541ns (77.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 7.645 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692     7.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     8.101 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.541     9.642    u_confreg/timer_reg[2]
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X7Y121         FDRE (Setup_fdre_C_D)       -0.067    17.169    u_confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.979ns  (logic 0.456ns (23.036%)  route 1.523ns (76.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 7.648 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.695     7.648    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.456     8.104 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           1.523     9.627    u_confreg/timer_reg[25]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)       -0.081    17.155    u_confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.929%)  route 1.533ns (77.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.533     9.633    u_confreg/timer_reg[6]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)       -0.067    17.166    u_confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.839%)  route 1.541ns (77.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 7.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689     7.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     8.098 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.541     9.639    u_confreg/timer_reg[12]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)       -0.045    17.188    u_confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.188    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.148%)  route 1.514ns (76.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 18.035 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.514     9.614    u_confreg/timer_reg[19]
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.574    18.035    u_confreg/cpu_clk
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.593    17.442    
                         clock uncertainty           -0.207    17.235    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.067    17.168    u_confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.141ns (18.738%)  route 0.611ns (81.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.611     0.228    u_confreg/timer_reg[26]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.070     0.070    u_confreg/timer_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.627     0.241    u_confreg/timer_reg[5]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.207     0.002    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.066     0.068    u_confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.620     0.237    u_confreg/timer_reg[23]
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.207     0.002    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.059     0.061    u_confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.460%)  route 0.623ns (81.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.623     0.240    u_confreg/timer_reg[20]
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.059     0.059    u_confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.310%)  route 0.629ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.629     0.244    u_confreg/timer_reg[7]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
                         clock pessimism              0.089    -0.211    
                         clock uncertainty            0.207    -0.003    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.066     0.063    u_confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.627     0.244    u_confreg/timer_reg[30]
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.860    -0.292    u_confreg/cpu_clk
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/C
                         clock pessimism              0.089    -0.204    
                         clock uncertainty            0.207     0.004    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.059     0.063    u_confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.620     0.234    u_confreg/timer_reg[15]
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.052     0.051    u_confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.417%)  route 0.625ns (81.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.625     0.241    u_confreg/timer_reg[1]
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.859    -0.293    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
                         clock pessimism              0.089    -0.205    
                         clock uncertainty            0.207     0.003    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.052     0.055    u_confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.809%)  route 0.651ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.651     0.266    u_confreg/timer_reg[18]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.070     0.069    u_confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.959%)  route 0.644ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.644     0.258    u_confreg/timer_reg[10]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.059     0.058    u_confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Setup :         6866  Failing Endpoints,  Worst Slack      -13.704ns,  Total Violation   -59776.099ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.704ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.218ns  (logic 5.355ns (23.064%)  route 17.863ns (76.936%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.599    45.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/A6
    SLICE_X38Y139        MUXF7 (Prop_muxf7_S_O)       0.314    46.142 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F7.B/O
                         net (fo=1, routed)           0.000    46.142    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/O0
    SLICE_X38Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    46.240 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F8/O
                         net (fo=1, routed)           1.172    47.412    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.319    47.731 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           1.222    48.953    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[9]
    SLICE_X47Y121        LUT6 (Prop_lut6_I4_O)        0.124    49.077 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.566    49.643    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I4_O)        0.124    49.767 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.029    50.796    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    37.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.509    37.437    
                         clock uncertainty           -0.087    37.349    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    37.091    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -50.796    
  -------------------------------------------------------------------
                         slack                                -13.704    

Slack (VIOLATED) :        -13.645ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.656%)  route 17.682ns (76.344%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.938 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    45.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    45.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    45.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    45.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    47.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    47.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    47.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    48.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.218    49.289    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    49.413 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.426    49.839    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I4_O)        0.124    49.963 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.775    50.739    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.477    37.938    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.509    37.430    
                         clock uncertainty           -0.087    37.342    
    SLICE_X54Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.093    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.093    
                         arrival time                         -50.739    
  -------------------------------------------------------------------
                         slack                                -13.645    

Slack (VIOLATED) :        -13.590ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.198ns  (logic 5.479ns (23.619%)  route 17.719ns (76.381%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    45.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    46.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    46.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    46.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    47.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    47.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    48.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    48.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    49.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    49.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    50.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    50.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.540    50.775    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    37.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    37.434    
                         clock uncertainty           -0.087    37.346    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    37.185    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         37.185    
                         arrival time                         -50.775    
  -------------------------------------------------------------------
                         slack                                -13.590    

Slack (VIOLATED) :        -13.556ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.657%)  route 17.682ns (76.343%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    45.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    46.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    46.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    46.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    47.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    47.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    48.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    48.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    49.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    49.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    50.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    50.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.503    50.738    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    37.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    37.431    
                         clock uncertainty           -0.087    37.343    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    37.182    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                         -50.738    
  -------------------------------------------------------------------
                         slack                                -13.556    

Slack (VIOLATED) :        -13.534ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.139ns  (logic 5.479ns (23.678%)  route 17.660ns (76.322%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.559    45.788    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/A6
    SLICE_X42Y141        MUXF7 (Prop_muxf7_S_O)       0.314    46.102 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.B/O
                         net (fo=1, routed)           0.000    46.102    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098    46.200 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.871    47.071    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I5_O)        0.319    47.390 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=3, routed)           1.090    48.481    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[22]
    SLICE_X49Y122        LUT6 (Prop_lut6_I3_O)        0.124    48.605 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=2, routed)           0.593    49.197    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13_n_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I4_O)        0.124    49.321 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_comp_1/O
                         net (fo=1, routed)           0.586    49.907    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I3_O)        0.124    50.031 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2_comp_1/O
                         net (fo=2, routed)           0.685    50.716    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    37.939    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    37.431    
                         clock uncertainty           -0.087    37.343    
    SLICE_X56Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    37.182    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                         -50.716    
  -------------------------------------------------------------------
                         slack                                -13.534    

Slack (VIOLATED) :        -13.519ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.027ns  (logic 5.479ns (23.793%)  route 17.548ns (76.207%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 37.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    45.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    45.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    45.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    45.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    47.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    47.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    47.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    48.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    49.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    49.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    49.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    49.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.629    50.605    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    37.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    37.431    
                         clock uncertainty           -0.087    37.343    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    37.085    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                         -50.605    
  -------------------------------------------------------------------
                         slack                                -13.519    

Slack (VIOLATED) :        -13.511ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.022ns  (logic 5.479ns (23.799%)  route 17.543ns (76.201%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 37.942 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    45.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    45.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    45.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    45.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    47.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    47.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    47.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    48.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    49.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    49.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    49.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    49.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.624    50.599    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    37.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    37.434    
                         clock uncertainty           -0.087    37.346    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    37.088    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.088    
                         arrival time                         -50.599    
  -------------------------------------------------------------------
                         slack                                -13.511    

Slack (VIOLATED) :        -13.504ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.040ns  (logic 5.447ns (23.641%)  route 17.593ns (76.359%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.937 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.568    45.797    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A6
    SLICE_X30Y137        MUXF7 (Prop_muxf7_S_O)       0.292    46.089 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    46.089    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X30Y137        MUXF8 (Prop_muxf8_I1_O)      0.088    46.177 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.121    47.297    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.319    47.616 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.173    47.790    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[31]
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.124    47.914 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=18, routed)          0.738    48.651    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I4_O)        0.124    48.775 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_replica/O
                         net (fo=23, routed)          1.079    49.854    cpu/u_regfile/conf_rdata_reg_reg[15]_repN
    SLICE_X51Y118        LUT6 (Prop_lut6_I2_O)        0.124    49.978 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.639    50.617    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.476    37.937    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.509    37.429    
                         clock uncertainty           -0.087    37.341    
    SLICE_X54Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    37.113    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.113    
                         arrival time                         -50.617    
  -------------------------------------------------------------------
                         slack                                -13.504    

Slack (VIOLATED) :        -13.498ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.095ns  (logic 5.355ns (23.187%)  route 17.740ns (76.813%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.562    45.791    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/A6
    SLICE_X38Y142        MUXF7 (Prop_muxf7_S_O)       0.314    46.105 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F7.B/O
                         net (fo=1, routed)           0.000    46.105    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/O0
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I0_O)      0.098    46.203 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F8/O
                         net (fo=1, routed)           1.361    47.564    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.319    47.883 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=3, routed)           0.581    48.464    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[12]
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    48.588 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.947    49.535    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I2_O)        0.124    49.659 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7_comp_1/O
                         net (fo=2, routed)           1.013    50.672    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    37.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.509    37.437    
                         clock uncertainty           -0.087    37.349    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    37.174    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                         -50.672    
  -------------------------------------------------------------------
                         slack                                -13.498    

Slack (VIOLATED) :        -13.495ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@40.000ns - cpu_clk_clk_pll_1 rise@30.000ns)
  Data Path Delay:        23.013ns  (logic 5.479ns (23.808%)  route 17.534ns (76.192%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 37.940 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 27.577 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    24.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    25.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    25.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    27.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    28.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    30.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    30.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    30.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    30.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    30.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    30.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    32.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    32.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    32.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    33.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    33.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    33.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    33.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    34.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    35.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    35.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    36.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    36.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    36.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    37.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    38.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    38.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    39.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    39.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    40.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    40.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    40.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    41.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    42.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    42.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    43.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    43.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    44.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    44.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    45.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    45.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    45.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    45.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    47.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    47.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    47.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    48.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          0.750    48.821    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    48.945 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.451    49.396    cpu/u_regfile/conf_rdata_reg_reg[15]
    SLICE_X41Y120        LUT6 (Prop_lut6_I1_O)        0.124    49.520 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           1.071    50.591    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.479    37.940    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.509    37.432    
                         clock uncertainty           -0.087    37.344    
    SLICE_X56Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.095    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.095    
                         arrival time                         -50.591    
  -------------------------------------------------------------------
                         slack                                -13.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.585    -0.527    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.330    u_confreg/timer_r1[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/C
                         clock pessimism             -0.228    -0.527    
                         clock uncertainty            0.087    -0.440    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.075    -0.365    u_confreg/timer_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.588    -0.524    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  u_confreg/timer_r1_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.247    u_confreg/timer_r1[1]
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/C
                         clock pessimism             -0.194    -0.490    
                         clock uncertainty            0.087    -0.403    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070    -0.333    u_confreg/timer_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.217%)  route 1.693ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           1.693    14.791    u_confreg/timer_reg[13]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.095    17.138    u_confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.145ns  (logic 0.456ns (21.258%)  route 1.689ns (78.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           1.689    14.787    u_confreg/timer_reg[14]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.093    17.140    u_confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.092ns  (logic 0.456ns (21.794%)  route 1.636ns (78.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.636    14.734    u_confreg/timer_reg[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)       -0.095    17.138    u_confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.062ns  (logic 0.456ns (22.116%)  route 1.606ns (77.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 12.649 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.696    12.649    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.456    13.105 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           1.606    14.711    u_confreg/timer_reg[29]
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)       -0.067    17.169    u_confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.049ns  (logic 0.456ns (22.251%)  route 1.593ns (77.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 12.645 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692    12.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456    13.101 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           1.593    14.694    u_confreg/timer_reg[3]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)       -0.067    17.169    u_confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                         -14.694    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.834%)  route 1.541ns (77.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 12.645 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692    12.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456    13.101 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.541    14.642    u_confreg/timer_reg[2]
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X7Y121         FDRE (Setup_fdre_C_D)       -0.067    17.169    u_confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.979ns  (logic 0.456ns (23.036%)  route 1.523ns (76.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.695    12.648    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.456    13.104 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           1.523    14.627    u_confreg/timer_reg[25]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    18.036    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/C
                         clock pessimism             -0.593    17.443    
                         clock uncertainty           -0.207    17.236    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)       -0.081    17.155    u_confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.929%)  route 1.533ns (77.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.533    14.633    u_confreg/timer_reg[6]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)       -0.067    17.166    u_confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.839%)  route 1.541ns (77.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 18.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.541    14.639    u_confreg/timer_reg[12]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    18.033    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/C
                         clock pessimism             -0.593    17.440    
                         clock uncertainty           -0.207    17.233    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)       -0.045    17.188    u_confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.188    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.148%)  route 1.514ns (76.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 18.035 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.514    14.614    u_confreg/timer_reg[19]
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.574    18.035    u_confreg/cpu_clk
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.593    17.442    
                         clock uncertainty           -0.207    17.235    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.067    17.168    u_confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  2.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.141ns (18.738%)  route 0.611ns (81.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.611     0.228    u_confreg/timer_reg[26]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.070     0.070    u_confreg/timer_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.627     0.241    u_confreg/timer_reg[5]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.207     0.002    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.066     0.068    u_confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.620     0.237    u_confreg/timer_reg[23]
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.207     0.002    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.059     0.061    u_confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.460%)  route 0.623ns (81.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.623     0.240    u_confreg/timer_reg[20]
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.059     0.059    u_confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.310%)  route 0.629ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.629     0.244    u_confreg/timer_reg[7]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
                         clock pessimism              0.089    -0.211    
                         clock uncertainty            0.207    -0.003    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.066     0.063    u_confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.627     0.244    u_confreg/timer_reg[30]
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.860    -0.292    u_confreg/cpu_clk
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/C
                         clock pessimism              0.089    -0.204    
                         clock uncertainty            0.207     0.004    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.059     0.063    u_confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.620     0.234    u_confreg/timer_reg[15]
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.052     0.051    u_confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.417%)  route 0.625ns (81.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.625     0.241    u_confreg/timer_reg[1]
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.859    -0.293    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
                         clock pessimism              0.089    -0.205    
                         clock uncertainty            0.207     0.003    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.052     0.055    u_confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.809%)  route 0.651ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.651     0.266    u_confreg/timer_reg[18]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.070     0.069    u_confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.959%)  route 0.644ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.644     0.258    u_confreg/timer_reg[10]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.059     0.058    u_confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.207     7.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.207     7.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.207     7.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.207     7.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.207     7.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.604    u_confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.207     7.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.604    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.207     7.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.604    u_confreg/timer_reg[22]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.207     7.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.604    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483     0.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574     8.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/C
                         clock pessimism             -0.593     7.442    
                         clock uncertainty           -0.207     7.235    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632     6.603    u_confreg/timer_reg[16]
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483     0.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574     8.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/C
                         clock pessimism             -0.593     7.442    
                         clock uncertainty           -0.207     7.235    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632     6.603    u_confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  5.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.665%)  route 0.614ns (81.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.614     0.195    u_confreg/conf_wdata_r[7]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.207    -0.024    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.072     0.048    u_confreg/conf_wdata_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.792%)  route 0.609ns (81.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.609     0.193    u_confreg/conf_wdata_r[31]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.064     0.042    u_confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.113%)  route 0.597ns (80.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.597     0.181    u_confreg/conf_wdata_r[26]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.053     0.028    u_confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.576%)  route 0.618ns (81.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.618     0.199    u_confreg/conf_wdata_r[4]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.207    -0.024    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.070     0.046    u_confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.624     0.208    u_confreg/conf_wdata_r[20]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.054    u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.325%)  route 0.628ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.628     0.213    u_confreg/conf_wdata_r[12]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.075     0.053    u_confreg/conf_wdata_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.985%)  route 0.643ns (82.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X33Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.643     0.227    u_confreg/conf_wdata_r[14]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.090     0.065    u_confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.618     0.202    u_confreg/conf_wdata_r[22]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.063     0.038    u_confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.884%)  route 0.647ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y127        FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.647     0.231    u_confreg/conf_wdata_r[13]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.089     0.064    u_confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.042%)  route 0.641ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.641     0.225    u_confreg/conf_wdata_r[21]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.054    u_confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.205     7.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.608    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.205     7.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.608    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.205     7.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.608    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 8.038 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577     8.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.593     7.445    
                         clock uncertainty           -0.205     7.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632     6.608    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.205     7.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.205     7.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.205     7.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[22]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575     8.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.593     7.443    
                         clock uncertainty           -0.205     7.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632     6.606    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483     0.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574     8.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/C
                         clock pessimism             -0.593     7.442    
                         clock uncertainty           -0.205     7.237    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632     6.605    u_confreg/timer_reg[16]
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483     0.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574     8.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/C
                         clock pessimism             -0.593     7.442    
                         clock uncertainty           -0.205     7.237    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632     6.605    u_confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.665%)  route 0.614ns (81.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.614     0.195    u_confreg/conf_wdata_r[7]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.205    -0.027    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.072     0.045    u_confreg/conf_wdata_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.792%)  route 0.609ns (81.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.609     0.193    u_confreg/conf_wdata_r[31]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.064     0.039    u_confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.113%)  route 0.597ns (80.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.597     0.181    u_confreg/conf_wdata_r[26]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.053     0.025    u_confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.576%)  route 0.618ns (81.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.618     0.199    u_confreg/conf_wdata_r[4]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.205    -0.027    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.070     0.043    u_confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.624     0.208    u_confreg/conf_wdata_r[20]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.051    u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.325%)  route 0.628ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.628     0.213    u_confreg/conf_wdata_r[12]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.075     0.050    u_confreg/conf_wdata_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.985%)  route 0.643ns (82.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X33Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.643     0.227    u_confreg/conf_wdata_r[14]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.090     0.062    u_confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.618     0.202    u_confreg/conf_wdata_r[22]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.063     0.035    u_confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.884%)  route 0.647ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y127        FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.647     0.231    u_confreg/conf_wdata_r[13]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.089     0.061    u_confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.042%)  route 0.641ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.641     0.225    u_confreg/conf_wdata_r[21]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.051    u_confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.498ns  (logic 1.446ns (32.146%)  route 3.052ns (67.854%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 18.039 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    16.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    16.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    16.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.142 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.142    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    18.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.429    17.610    
                         clock uncertainty           -0.077    17.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    17.595    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.142    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.477ns  (logic 1.425ns (31.828%)  route 3.052ns (68.172%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 18.039 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    16.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    16.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    16.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.121 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.121    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    18.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.429    17.610    
                         clock uncertainty           -0.077    17.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    17.595    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.121    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.403ns  (logic 1.351ns (30.682%)  route 3.052ns (69.318%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 18.039 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    16.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    16.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    16.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.047 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.047    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    18.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.429    17.610    
                         clock uncertainty           -0.077    17.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    17.595    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.047    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.387ns  (logic 1.335ns (30.430%)  route 3.052ns (69.570%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 18.039 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    16.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    16.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    16.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.031 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.031    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    18.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.429    17.610    
                         clock uncertainty           -0.077    17.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    17.595    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.353ns  (logic 2.034ns (46.721%)  route 2.319ns (53.279%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 18.038 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    15.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    15.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    15.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.997 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.997    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    18.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.429    17.609    
                         clock uncertainty           -0.077    17.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    17.594    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         17.594    
                         arrival time                         -16.997    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.332ns  (logic 2.013ns (46.463%)  route 2.319ns (53.537%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 18.038 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    15.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    15.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    15.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.976 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.976    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    18.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.429    17.609    
                         clock uncertainty           -0.077    17.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    17.594    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         17.594    
                         arrival time                         -16.976    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.258ns  (logic 1.939ns (45.533%)  route 2.319ns (54.467%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 18.038 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    15.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    15.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    15.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.902 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.902    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    18.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.429    17.609    
                         clock uncertainty           -0.077    17.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    17.594    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         17.594    
                         arrival time                         -16.902    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.242ns  (logic 1.923ns (45.327%)  route 2.319ns (54.673%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 18.038 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    15.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    15.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    15.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.886 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.886    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    18.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.429    17.609    
                         clock uncertainty           -0.077    17.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    17.594    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         17.594    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.239ns  (logic 1.920ns (45.288%)  route 2.319ns (54.712%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    15.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    15.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    15.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.883 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.883    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    18.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.077    17.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    17.592    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         17.592    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll rise@20.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        4.218ns  (logic 1.899ns (45.016%)  route 2.319ns (54.984%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    15.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    15.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    15.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.862 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.862    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    18.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.429    17.607    
                         clock uncertainty           -0.077    17.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    17.592    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         17.592    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                  0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X13Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.168    -0.247    u_confreg/conf_wdata_r1[17]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.076    -0.368    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.238    u_confreg/conf_wdata_r1[7]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.375    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.238    u_confreg/conf_wdata_r1[4]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.375    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.242    u_confreg/conf_wdata_r1[1]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.077    -0.440    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.059    -0.381    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.240    u_confreg/conf_wdata_r1[0]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.059    -0.379    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.045%)  route 0.179ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X15Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.179    -0.236    u_confreg/conf_wdata_r1[25]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.064    -0.380    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.242    u_confreg/conf_wdata_r1[3]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.077    -0.440    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.052    -0.388    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.168    -0.240    u_confreg/conf_wdata_r1[2]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.052    -0.386    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.076%)  route 0.177ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.565    -0.547    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.177    -0.206    u_confreg/conf_wdata_r1[12]
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.319    u_confreg/timer_clk
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.077    -0.436    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.059    -0.377    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.251ns (65.514%)  route 0.132ns (34.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X0Y129         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          0.132    -0.250    u_confreg/write_timer_begin_r3
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.045    -0.205 r  u_confreg/timer[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.205    u_confreg/timer[28]_i_4_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.140 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.140    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.292    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.218    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105    -0.328    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Setup :         6866  Failing Endpoints,  Worst Slack      -13.704ns,  Total Violation   -59776.110ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.704ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.218ns  (logic 5.355ns (23.064%)  route 17.863ns (76.936%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 27.945 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.599    35.828    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/A6
    SLICE_X38Y139        MUXF7 (Prop_muxf7_S_O)       0.314    36.142 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F7.B/O
                         net (fo=1, routed)           0.000    36.142    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/O0
    SLICE_X38Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    36.240 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9/F8/O
                         net (fo=1, routed)           1.172    37.412    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_9_9_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.319    37.731 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           1.222    38.953    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[9]
    SLICE_X47Y121        LUT6 (Prop_lut6_I4_O)        0.124    39.077 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.566    39.643    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X48Y121        LUT6 (Prop_lut6_I4_O)        0.124    39.767 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.029    40.796    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    27.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.509    27.437    
                         clock uncertainty           -0.087    27.349    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    27.091    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.091    
                         arrival time                         -40.796    
  -------------------------------------------------------------------
                         slack                                -13.704    

Slack (VIOLATED) :        -13.645ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.656%)  route 17.682ns (76.344%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 27.938 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    35.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    35.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    35.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    35.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    37.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    37.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    37.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    38.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.218    39.289    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I1_O)        0.124    39.413 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20/O
                         net (fo=1, routed)           0.426    39.839    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_20_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I4_O)        0.124    39.963 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.775    40.739    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.477    27.938    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X54Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.509    27.430    
                         clock uncertainty           -0.087    27.342    
    SLICE_X54Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    27.093    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         27.093    
                         arrival time                         -40.739    
  -------------------------------------------------------------------
                         slack                                -13.645    

Slack (VIOLATED) :        -13.590ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.198ns  (logic 5.479ns (23.619%)  route 17.719ns (76.381%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 27.942 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    35.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    36.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    36.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    36.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    37.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    37.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    38.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    38.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    39.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    39.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    40.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    40.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.540    40.775    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    27.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    27.434    
                         clock uncertainty           -0.087    27.346    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    27.185    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         27.185    
                         arrival time                         -40.775    
  -------------------------------------------------------------------
                         slack                                -13.590    

Slack (VIOLATED) :        -13.556ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.161ns  (logic 5.479ns (23.657%)  route 17.682ns (76.343%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 27.939 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.565    35.794    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/A6
    SLICE_X30Y135        MUXF7 (Prop_muxf7_S_O)       0.314    36.108 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F7.B/O
                         net (fo=1, routed)           0.000    36.108    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    36.206 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/F8/O
                         net (fo=1, routed)           1.253    37.459    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I1_O)        0.319    37.778 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           0.681    38.459    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[18]
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    38.583 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.719    39.302    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I4_O)        0.124    39.426 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.685    40.111    u_confreg/rf_reg_r2_0_31_18_23_0
    SLICE_X51Y119        LUT6 (Prop_lut6_I4_O)        0.124    40.235 r  u_confreg/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.503    40.738    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    27.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.509    27.431    
                         clock uncertainty           -0.087    27.343    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    27.182    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         27.182    
                         arrival time                         -40.738    
  -------------------------------------------------------------------
                         slack                                -13.556    

Slack (VIOLATED) :        -13.534ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.139ns  (logic 5.479ns (23.678%)  route 17.660ns (76.322%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 27.939 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.559    35.789    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/A6
    SLICE_X42Y141        MUXF7 (Prop_muxf7_S_O)       0.314    36.103 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.B/O
                         net (fo=1, routed)           0.000    36.103    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.098    36.201 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.871    37.071    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I5_O)        0.319    37.390 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=3, routed)           1.090    38.481    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[22]
    SLICE_X49Y122        LUT6 (Prop_lut6_I3_O)        0.124    38.605 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13/O
                         net (fo=2, routed)           0.593    39.197    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_13_n_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I4_O)        0.124    39.321 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_comp_1/O
                         net (fo=1, routed)           0.586    39.907    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X53Y121        LUT6 (Prop_lut6_I3_O)        0.124    40.031 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_2_comp_1/O
                         net (fo=2, routed)           0.685    40.716    cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    27.939    cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y120        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.509    27.431    
                         clock uncertainty           -0.087    27.343    
    SLICE_X56Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    27.182    cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         27.182    
                         arrival time                         -40.716    
  -------------------------------------------------------------------
                         slack                                -13.534    

Slack (VIOLATED) :        -13.519ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.027ns  (logic 5.479ns (23.793%)  route 17.548ns (76.207%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 27.939 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    35.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    35.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    35.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    35.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    37.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    37.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    37.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    38.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    39.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    39.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    39.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    39.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.629    40.605    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.478    27.939    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y119        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    27.431    
                         clock uncertainty           -0.087    27.343    
    SLICE_X56Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    27.085    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.085    
                         arrival time                         -40.605    
  -------------------------------------------------------------------
                         slack                                -13.519    

Slack (VIOLATED) :        -13.511ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.022ns  (logic 5.479ns (23.799%)  route 17.543ns (76.201%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 27.942 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    35.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    35.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    35.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    35.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    37.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    37.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    37.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    38.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          1.111    39.183    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I1_O)        0.124    39.307 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.545    39.851    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X51Y118        LUT6 (Prop_lut6_I4_O)        0.124    39.975 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.624    40.599    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.481    27.942    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X54Y116        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.509    27.434    
                         clock uncertainty           -0.087    27.346    
    SLICE_X54Y116        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    27.088    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         27.088    
                         arrival time                         -40.599    
  -------------------------------------------------------------------
                         slack                                -13.511    

Slack (VIOLATED) :        -13.504ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.040ns  (logic 5.447ns (23.641%)  route 17.593ns (76.359%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 27.937 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.568    35.797    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A6
    SLICE_X30Y137        MUXF7 (Prop_muxf7_S_O)       0.292    36.089 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.A/O
                         net (fo=1, routed)           0.000    36.089    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O1
    SLICE_X30Y137        MUXF8 (Prop_muxf8_I1_O)      0.088    36.177 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.121    37.297    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.319    37.616 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.173    37.790    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[31]
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.124    37.914 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34/O
                         net (fo=18, routed)          0.738    38.651    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_34_n_0
    SLICE_X40Y120        LUT6 (Prop_lut6_I4_O)        0.124    38.775 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_replica/O
                         net (fo=23, routed)          1.079    39.854    cpu/u_regfile/conf_rdata_reg_reg[15]_repN
    SLICE_X51Y118        LUT6 (Prop_lut6_I2_O)        0.124    39.978 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.639    40.617    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.476    27.937    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X54Y121        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.509    27.429    
                         clock uncertainty           -0.087    27.341    
    SLICE_X54Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    27.113    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         27.113    
                         arrival time                         -40.617    
  -------------------------------------------------------------------
                         slack                                -13.504    

Slack (VIOLATED) :        -13.498ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.095ns  (logic 5.355ns (23.187%)  route 17.740ns (76.813%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=1 LUT6=11 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 27.945 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.562    35.791    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/A6
    SLICE_X38Y142        MUXF7 (Prop_muxf7_S_O)       0.314    36.105 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F7.B/O
                         net (fo=1, routed)           0.000    36.105    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/O0
    SLICE_X38Y142        MUXF8 (Prop_muxf8_I0_O)      0.098    36.203 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12/F8/O
                         net (fo=1, routed)           1.361    37.564    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_12_12_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I0_O)        0.319    37.883 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=3, routed)           0.581    38.464    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[12]
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.124    38.588 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           0.947    39.535    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I2_O)        0.124    39.659 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_7_comp_1/O
                         net (fo=2, routed)           1.013    40.672    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.484    27.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X54Y112        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.509    27.437    
                         clock uncertainty           -0.087    27.349    
    SLICE_X54Y112        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    27.174    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         27.174    
                         arrival time                         -40.672    
  -------------------------------------------------------------------
                         slack                                -13.498    

Slack (VIOLATED) :        -13.495ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_5/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - cpu_clk_clk_pll rise@20.000ns)
  Data Path Delay:        23.013ns  (logic 5.479ns (23.808%)  route 17.534ns (76.192%))
  Logic Levels:           25  (CARRY4=3 LUT2=1 LUT3=1 LUT6=12 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.060ns = ( 27.940 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 17.577 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.624    17.577    cpu/cpu_clk
    SLICE_X54Y57         FDSE                                         r  cpu/pc_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDSE (Prop_fdse_C_Q)         0.478    18.055 r  cpu/pc_reg[2]_replica_5/Q
                         net (fo=916, routed)         2.156    20.211    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/A0
    SLICE_X58Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.298    20.509 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.509    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/OD
    SLICE_X58Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    20.750 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F7.B/O
                         net (fo=1, routed)           0.000    20.750    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/O0
    SLICE_X58Y76         MUXF8 (Prop_muxf8_I0_O)      0.098    20.848 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27/F8/O
                         net (fo=1, routed)           1.634    22.482    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_27_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I0_O)        0.319    22.801 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    22.801    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X57Y101        MUXF7 (Prop_muxf7_I1_O)      0.245    23.046 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    23.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_9_n_0
    SLICE_X57Y101        MUXF8 (Prop_muxf8_I0_O)      0.104    23.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.802    23.952    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.316    24.268 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.100    25.368    cpu/u_regfile/spo[27]
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.124    25.492 f  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=14, routed)          0.790    26.282    cpu/u_regfile/bbstub_spo[28]
    SLICE_X55Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.406 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.502    26.908    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_10_n_0
    SLICE_X55Y114        LUT3 (Prop_lut3_I1_O)        0.124    27.032 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.236    28.268    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X56Y121        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    28.420 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.970    29.391    cpu/u_regfile/rdata20[2]
    SLICE_X57Y120        LUT6 (Prop_lut6_I0_O)        0.348    29.739 r  cpu/u_regfile/data_ram_i_126/O
                         net (fo=77, routed)          0.789    30.527    cpu/u_regfile/data_ram_i_126_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I5_O)        0.124    30.651 r  cpu/u_regfile/data_ram_i_298/O
                         net (fo=1, routed)           0.000    30.651    cpu/u_regfile/data_ram_i_298_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.049 r  cpu/u_regfile/data_ram_i_256/CO[3]
                         net (fo=1, routed)           0.000    31.049    cpu/u_regfile/data_ram_i_256_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.163 r  cpu/u_regfile/data_ram_i_235/CO[3]
                         net (fo=1, routed)           0.000    31.163    cpu/u_regfile/data_ram_i_235_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.385 r  cpu/u_regfile/data_ram_i_221/O[0]
                         net (fo=1, routed)           1.061    32.447    cpu/u_regfile/data_ram_i_221_n_7
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.299    32.746 r  cpu/u_regfile/data_ram_i_229/O
                         net (fo=1, routed)           0.640    33.386    cpu/u_regfile/data_ram_i_229_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.124    33.510 r  cpu/u_regfile/data_ram_i_143/O
                         net (fo=1, routed)           0.595    34.105    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    34.229 r  cpu/u_regfile/data_ram_i_51/O
                         net (fo=780, routed)         1.308    35.537    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/A6
    SLICE_X30Y127        MUXF7 (Prop_muxf7_S_O)       0.314    35.851 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    35.851    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/O0
    SLICE_X30Y127        MUXF8 (Prop_muxf8_I0_O)      0.098    35.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           1.192    37.140    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_15_15_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.319    37.459 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=4, routed)           0.488    37.947    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9_1[15]
    SLICE_X40Y121        LUT6 (Prop_lut6_I5_O)        0.124    38.071 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32/O
                         net (fo=18, routed)          0.750    38.821    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_32_n_0
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    38.945 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.451    39.396    cpu/u_regfile/conf_rdata_reg_reg[15]
    SLICE_X41Y120        LUT6 (Prop_lut6_I1_O)        0.124    39.520 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           1.071    40.591    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC1
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.479    27.940    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y118        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.509    27.432    
                         clock uncertainty           -0.087    27.344    
    SLICE_X56Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    27.095    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         27.095    
                         arrival time                         -40.591    
  -------------------------------------------------------------------
                         slack                                -13.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.585    -0.527    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.330    u_confreg/timer_r1[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r2_reg[9]/C
                         clock pessimism             -0.228    -0.527    
                         clock uncertainty            0.087    -0.440    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.075    -0.365    u_confreg/timer_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.564    -0.548    cpu/cpu_clk
    SLICE_X39Y84         FDSE                                         r  cpu/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.407 r  cpu/pc_reg[8]/Q
                         net (fo=18, routed)          0.145    -0.262    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/A6
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.834    -0.318    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/WCLK
    SLICE_X38Y84         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.087    -0.448    
    SLICE_X38Y84         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.114    -0.334    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.378%)  route 0.356ns (71.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.587    -0.525    cpu/cpu_clk
    SLICE_X75Y72         FDSE                                         r  cpu/pc_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  cpu/pc_reg[2]_replica_1/Q
                         net (fo=808, routed)         0.356    -0.028    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/A0
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/WCLK
    SLICE_X74Y71         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.217    -0.511    
                         clock uncertainty            0.087    -0.424    
    SLICE_X74Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.114    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.588    -0.524    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  u_confreg/timer_r1_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.247    u_confreg/timer_r1[1]
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y121         FDRE                                         r  u_confreg/timer_r2_reg[1]/C
                         clock pessimism             -0.194    -0.490    
                         clock uncertainty            0.087    -0.403    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070    -0.333    u_confreg/timer_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        7.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.217%)  route 1.693ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    17.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    18.098 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           1.693    19.791    u_confreg/timer_reg[13]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.095    27.140    u_confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                         -19.791    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.145ns  (logic 0.456ns (21.258%)  route 1.689ns (78.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    17.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    18.098 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           1.689    19.787    u_confreg/timer_reg[14]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.093    27.142    u_confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         27.142    
                         arrival time                         -19.787    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.092ns  (logic 0.456ns (21.794%)  route 1.636ns (78.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    17.642    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456    18.098 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.636    19.734    u_confreg/timer_reg[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)       -0.095    27.140    u_confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                         -19.734    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.062ns  (logic 0.456ns (22.116%)  route 1.606ns (77.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 17.649 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.696    17.649    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.456    18.105 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           1.606    19.711    u_confreg/timer_reg[29]
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)       -0.067    27.171    u_confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -19.711    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        2.049ns  (logic 0.456ns (22.251%)  route 1.593ns (77.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 17.645 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692    17.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456    18.101 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           1.593    19.694    u_confreg/timer_reg[3]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)       -0.067    27.171    u_confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -19.694    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.834%)  route 1.541ns (77.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 17.645 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692    17.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456    18.101 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.541    19.642    u_confreg/timer_reg[2]
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X7Y121         FDRE (Setup_fdre_C_D)       -0.067    27.171    u_confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.979ns  (logic 0.456ns (23.036%)  route 1.523ns (76.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 17.648 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.695    17.648    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.456    18.104 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           1.523    19.627    u_confreg/timer_reg[25]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)       -0.081    27.157    u_confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         27.157    
                         arrival time                         -19.627    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.929%)  route 1.533ns (77.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 17.644 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    17.644    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456    18.100 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.533    19.633    u_confreg/timer_reg[6]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)       -0.067    27.168    u_confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         27.168    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.839%)  route 1.541ns (77.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    17.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    18.098 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.541    19.639    u_confreg/timer_reg[12]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)       -0.045    27.190    u_confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         27.190    
                         arrival time                         -19.639    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll rise@20.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.148%)  route 1.514ns (76.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 28.035 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 17.644 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    14.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    15.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    15.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    17.644    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456    18.100 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.514    19.614    u_confreg/timer_reg[19]
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.574    28.035    u_confreg/cpu_clk
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.593    27.442    
                         clock uncertainty           -0.205    27.237    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.067    27.170    u_confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         27.170    
                         arrival time                         -19.614    
  -------------------------------------------------------------------
                         slack                                  7.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.141ns (18.738%)  route 0.611ns (81.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.611     0.228    u_confreg/timer_reg[26]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.205    -0.003    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.070     0.067    u_confreg/timer_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.627     0.241    u_confreg/timer_reg[5]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.205    -0.001    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.066     0.065    u_confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.620     0.237    u_confreg/timer_reg[23]
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.205    -0.001    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.059     0.058    u_confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.460%)  route 0.623ns (81.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.623     0.240    u_confreg/timer_reg[20]
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.205    -0.003    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.059     0.056    u_confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.310%)  route 0.629ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.629     0.244    u_confreg/timer_reg[7]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
                         clock pessimism              0.089    -0.211    
                         clock uncertainty            0.205    -0.006    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.066     0.060    u_confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.627     0.244    u_confreg/timer_reg[30]
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.860    -0.292    u_confreg/cpu_clk
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/C
                         clock pessimism              0.089    -0.204    
                         clock uncertainty            0.205     0.001    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.059     0.060    u_confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.620     0.234    u_confreg/timer_reg[15]
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.205    -0.004    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.052     0.048    u_confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.417%)  route 0.625ns (81.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.625     0.241    u_confreg/timer_reg[1]
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.859    -0.293    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
                         clock pessimism              0.089    -0.205    
                         clock uncertainty            0.205     0.000    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.052     0.052    u_confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.809%)  route 0.651ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.651     0.266    u_confreg/timer_reg[18]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.205    -0.004    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.070     0.066    u_confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.959%)  route 0.644ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.644     0.258    u_confreg/timer_reg[10]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.205    -0.004    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.059     0.055    u_confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll_1
  To Clock:  cpu_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       12.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.349ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.217%)  route 1.693ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           1.693    14.791    u_confreg/timer_reg[13]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[13]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.095    27.140    u_confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                 12.349    

Slack (MET) :             12.355ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.145ns  (logic 0.456ns (21.258%)  route 1.689ns (78.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           1.689    14.787    u_confreg/timer_reg[14]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[14]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.093    27.142    u_confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         27.142    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 12.355    

Slack (MET) :             12.406ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.092ns  (logic 0.456ns (21.794%)  route 1.636ns (78.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.636    14.734    u_confreg/timer_reg[9]
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X5Y123         FDRE                                         r  u_confreg/timer_r1_reg[9]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)       -0.095    27.140    u_confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 12.406    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.062ns  (logic 0.456ns (22.116%)  route 1.606ns (77.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.351ns = ( 12.649 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.696    12.649    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.456    13.105 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           1.606    14.711    u_confreg/timer_reg[29]
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X7Y128         FDRE                                         r  u_confreg/timer_r1_reg[29]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)       -0.067    27.171    u_confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                 12.460    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        2.049ns  (logic 0.456ns (22.251%)  route 1.593ns (77.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 12.645 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692    12.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456    13.101 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           1.593    14.694    u_confreg/timer_reg[3]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[3]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)       -0.067    27.171    u_confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -14.694    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.529ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.834%)  route 1.541ns (77.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 12.645 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.692    12.645    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456    13.101 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.541    14.642    u_confreg/timer_reg[2]
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X7Y121         FDRE                                         r  u_confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X7Y121         FDRE (Setup_fdre_C_D)       -0.067    27.171    u_confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                 12.529    

Slack (MET) :             12.530ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.979ns  (logic 0.456ns (23.036%)  route 1.523ns (76.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 28.036 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 12.648 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.695    12.648    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.456    13.104 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           1.523    14.627    u_confreg/timer_reg[25]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.575    28.036    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[25]/C
                         clock pessimism             -0.593    27.443    
                         clock uncertainty           -0.205    27.238    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)       -0.081    27.157    u_confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         27.157    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 12.530    

Slack (MET) :             12.536ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.929%)  route 1.533ns (77.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.533    14.633    u_confreg/timer_reg[6]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)       -0.067    27.168    u_confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         27.168    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 12.536    

Slack (MET) :             12.552ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.997ns  (logic 0.456ns (22.839%)  route 1.541ns (77.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 28.033 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 12.642 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.689    12.642    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456    13.098 r  u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.541    14.639    u_confreg/timer_reg[12]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.572    28.033    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[12]/C
                         clock pessimism             -0.593    27.440    
                         clock uncertainty           -0.205    27.235    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)       -0.045    27.190    u_confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         27.190    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                 12.552    

Slack (MET) :             12.556ns  (required time - arrival time)
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (cpu_clk_clk_pll_1 rise@30.000ns - timer_clk_clk_pll_1 rise@15.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.148%)  route 1.514ns (76.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 28.035 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 12.644 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    17.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     9.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    10.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691    12.644    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456    13.100 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.514    14.614    u_confreg/timer_reg[19]
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    32.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    24.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    26.370    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.461 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.574    28.035    u_confreg/cpu_clk
    SLICE_X0Y126         FDRE                                         r  u_confreg/timer_r1_reg[19]/C
                         clock pessimism             -0.593    27.442    
                         clock uncertainty           -0.205    27.237    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.067    27.170    u_confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         27.170    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                 12.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.141ns (18.738%)  route 0.611ns (81.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.611     0.228    u_confreg/timer_reg[26]
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X5Y128         FDRE                                         r  u_confreg/timer_r1_reg[26]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.205    -0.003    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.070     0.067    u_confreg/timer_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.627     0.241    u_confreg/timer_reg[5]
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X3Y122         FDRE                                         r  u_confreg/timer_r1_reg[5]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.205    -0.001    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.066     0.065    u_confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.620     0.237    u_confreg/timer_reg[23]
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.858    -0.294    u_confreg/cpu_clk
    SLICE_X2Y127         FDRE                                         r  u_confreg/timer_r1_reg[23]/C
                         clock pessimism              0.089    -0.206    
                         clock uncertainty            0.205    -0.001    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.059     0.058    u_confreg/timer_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.460%)  route 0.623ns (81.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.623     0.240    u_confreg/timer_reg[20]
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X2Y126         FDRE                                         r  u_confreg/timer_r1_reg[20]/C
                         clock pessimism              0.089    -0.208    
                         clock uncertainty            0.205    -0.003    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.059     0.056    u_confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.310%)  route 0.629ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y123         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.629     0.244    u_confreg/timer_reg[7]
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.852    -0.299    u_confreg/cpu_clk
    SLICE_X4Y123         FDRE                                         r  u_confreg/timer_r1_reg[7]/C
                         clock pessimism              0.089    -0.211    
                         clock uncertainty            0.205    -0.006    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.066     0.060    u_confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.369%)  route 0.627ns (81.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.627     0.244    u_confreg/timer_reg[30]
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.860    -0.292    u_confreg/cpu_clk
    SLICE_X2Y129         FDRE                                         r  u_confreg/timer_r1_reg[30]/C
                         clock pessimism              0.089    -0.204    
                         clock uncertainty            0.205     0.001    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.059     0.060    u_confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y125         FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.620     0.234    u_confreg/timer_reg[15]
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y125         FDRE                                         r  u_confreg/timer_r1_reg[15]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.205    -0.004    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.052     0.048    u_confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.417%)  route 0.625ns (81.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.588    -0.524    u_confreg/timer_clk
    SLICE_X1Y122         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.625     0.241    u_confreg/timer_reg[1]
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.859    -0.293    u_confreg/cpu_clk
    SLICE_X2Y121         FDRE                                         r  u_confreg/timer_r1_reg[1]/C
                         clock pessimism              0.089    -0.205    
                         clock uncertainty            0.205     0.000    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.052     0.052    u_confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.809%)  route 0.651ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.526    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.651     0.266    u_confreg/timer_reg[18]
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X0Y125         FDRE                                         r  u_confreg/timer_r1_reg[18]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.205    -0.004    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.070     0.066    u_confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             cpu_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.959%)  route 0.644ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.527    u_confreg/timer_clk
    SLICE_X1Y124         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.644     0.258    u_confreg/timer_reg[10]
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    u_confreg/cpu_clk
    SLICE_X2Y124         FDRE                                         r  u_confreg/timer_r1_reg[10]/C
                         clock pessimism              0.089    -0.209    
                         clock uncertainty            0.205    -0.004    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.059     0.055    u_confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 43.038 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631    40.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    43.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.593    42.445    
                         clock uncertainty           -0.207    42.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    41.606    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         41.606    
                         arrival time                         -40.911    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 43.038 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631    40.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    43.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.593    42.445    
                         clock uncertainty           -0.207    42.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    41.606    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         41.606    
                         arrival time                         -40.911    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 43.038 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631    40.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    43.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.593    42.445    
                         clock uncertainty           -0.207    42.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    41.606    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         41.606    
                         arrival time                         -40.911    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 43.038 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631    40.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    43.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.593    42.445    
                         clock uncertainty           -0.207    42.238    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    41.606    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         41.606    
                         arrival time                         -40.911    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 43.036 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492    40.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    43.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
                         clock pessimism             -0.593    42.443    
                         clock uncertainty           -0.207    42.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    41.604    u_confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         41.604    
                         arrival time                         -40.773    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 43.036 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492    40.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    43.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.593    42.443    
                         clock uncertainty           -0.207    42.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    41.604    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         41.604    
                         arrival time                         -40.773    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 43.036 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492    40.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    43.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/C
                         clock pessimism             -0.593    42.443    
                         clock uncertainty           -0.207    42.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    41.604    u_confreg/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         41.604    
                         arrival time                         -40.773    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 43.036 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492    40.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    43.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.593    42.443    
                         clock uncertainty           -0.207    42.236    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    41.604    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         41.604    
                         arrival time                         -40.773    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 43.035 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483    40.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574    43.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/C
                         clock pessimism             -0.593    42.442    
                         clock uncertainty           -0.207    42.235    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632    41.603    u_confreg/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         41.603    
                         arrival time                         -40.764    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@45.000ns - cpu_clk_clk_pll rise@40.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 43.035 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.358ns = ( 37.642 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    42.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    34.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    35.857    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.953 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    37.642    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    38.160 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    39.128    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    39.281 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483    40.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     45.000    45.000 r  
    E3                                                0.000    45.000 r  clk (IN)
                         net (fo=0)                   0.000    45.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    47.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    39.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    41.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574    43.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/C
                         clock pessimism             -0.593    42.442    
                         clock uncertainty           -0.207    42.235    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632    41.603    u_confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         41.603    
                         arrival time                         -40.764    
  -------------------------------------------------------------------
                         slack                                  0.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.665%)  route 0.614ns (81.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.614     0.195    u_confreg/conf_wdata_r[7]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.207    -0.024    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.072     0.048    u_confreg/conf_wdata_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.792%)  route 0.609ns (81.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.609     0.193    u_confreg/conf_wdata_r[31]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.064     0.042    u_confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.113%)  route 0.597ns (80.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.597     0.181    u_confreg/conf_wdata_r[26]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.053     0.028    u_confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.576%)  route 0.618ns (81.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.618     0.199    u_confreg/conf_wdata_r[4]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.207    -0.024    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.070     0.046    u_confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.624     0.208    u_confreg/conf_wdata_r[20]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.054    u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.325%)  route 0.628ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.628     0.213    u_confreg/conf_wdata_r[12]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.075     0.053    u_confreg/conf_wdata_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.985%)  route 0.643ns (82.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X33Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.643     0.227    u_confreg/conf_wdata_r[14]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.090     0.065    u_confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.618     0.202    u_confreg/conf_wdata_r[22]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.063     0.038    u_confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.884%)  route 0.647ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y127        FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.647     0.231    u_confreg/conf_wdata_r[13]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.207    -0.025    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.089     0.064    u_confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.042%)  route 0.641ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.641     0.225    u_confreg/conf_wdata_r[21]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.207    -0.022    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.054    u_confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.498ns  (logic 1.446ns (32.146%)  route 3.052ns (67.854%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    11.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    11.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    11.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.142 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.142    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.477ns  (logic 1.425ns (31.828%)  route 3.052ns (68.172%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    11.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    11.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    11.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.121 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.121    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.403ns  (logic 1.351ns (30.682%)  route 3.052ns (69.318%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    11.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    11.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    11.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.047 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.047    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.387ns  (logic 1.335ns (30.430%)  route 3.052ns (69.570%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 13.039 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          3.052    11.152    u_confreg/write_timer_begin_r2
    SLICE_X1Y128         LUT4 (Prop_lut4_I2_O)        0.124    11.276 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000    11.276    u_confreg/timer[24]_i_5_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.808 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.808    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.031 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.031    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.578    13.039    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.429    12.610    
                         clock uncertainty           -0.077    12.533    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.062    12.595    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.353ns  (logic 2.034ns (46.721%)  route 2.319ns (53.279%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    10.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    10.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    10.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.997    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.332ns  (logic 2.013ns (46.463%)  route 2.319ns (53.537%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    10.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    10.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    10.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.976 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.976    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.258ns  (logic 1.939ns (45.533%)  route 2.319ns (54.467%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    10.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    10.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    10.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.902 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.902    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.242ns  (logic 1.923ns (45.327%)  route 2.319ns (54.673%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    10.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    10.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    10.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.886 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.886    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.429    12.609    
                         clock uncertainty           -0.077    12.532    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    12.594    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.239ns  (logic 1.920ns (45.288%)  route 2.319ns (54.712%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    10.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    10.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    10.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.883 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.883    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.429    12.607    
                         clock uncertainty           -0.077    12.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    12.592    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (timer_clk_clk_pll_1 rise@15.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        4.218ns  (logic 1.899ns (45.016%)  route 2.319ns (54.984%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 7.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.953 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.691     7.644    u_confreg/timer_clk
    SLICE_X5Y122         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     8.100 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.310    10.410    u_confreg/write_timer_begin_r2
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124    10.534 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    10.534    u_confreg/timer[0]_i_5_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.084 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.084    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.198    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.321    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.862 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.862    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.429    12.607    
                         clock uncertainty           -0.077    12.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    12.592    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X13Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.168    -0.247    u_confreg/conf_wdata_r1[17]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.076    -0.368    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.238    u_confreg/conf_wdata_r1[7]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.375    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.238    u_confreg/conf_wdata_r1[4]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.063    -0.375    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.242    u_confreg/conf_wdata_r1[1]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.077    -0.440    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.059    -0.381    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.551%)  route 0.169ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.240    u_confreg/conf_wdata_r1[0]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.059    -0.379    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.045%)  route 0.179ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.556    -0.556    u_confreg/timer_clk
    SLICE_X15Y125        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.179    -0.236    u_confreg/conf_wdata_r1[25]
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.825    -0.327    u_confreg/timer_clk
    SLICE_X10Y126        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.194    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.064    -0.380    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.551    u_confreg/timer_clk
    SLICE_X13Y119        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.242    u_confreg/conf_wdata_r1[3]
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.323    u_confreg/timer_clk
    SLICE_X10Y120        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.077    -0.440    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.052    -0.388    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.549    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.168    -0.240    u_confreg/conf_wdata_r1[2]
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X10Y118        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X10Y118        FDRE (Hold_fdre_C_D)         0.052    -0.386    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.076%)  route 0.177ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.565    -0.547    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.177    -0.206    u_confreg/conf_wdata_r1[12]
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.319    u_confreg/timer_clk
    SLICE_X10Y133        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.077    -0.436    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.059    -0.377    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.251ns (65.514%)  route 0.132ns (34.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.589    -0.523    u_confreg/timer_clk
    SLICE_X0Y129         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          0.132    -0.250    u_confreg/write_timer_begin_r3
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.045    -0.205 r  u_confreg/timer[28]_i_4/O
                         net (fo=1, routed)           0.000    -0.205    u_confreg/timer[28]_i_4_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.140 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.140    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.292    u_confreg/timer_clk
    SLICE_X1Y129         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.218    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105    -0.328    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll_1
  To Clock:  timer_clk_clk_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       10.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.593    12.445    
                         clock uncertainty           -0.205    12.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    11.608    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 10.697    

Slack (MET) :             10.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.593    12.445    
                         clock uncertainty           -0.205    12.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    11.608    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 10.697    

Slack (MET) :             10.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.593    12.445    
                         clock uncertainty           -0.205    12.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    11.608    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 10.697    

Slack (MET) :             10.697ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.671ns (20.523%)  route 2.599ns (79.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 13.038 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.631     0.911    u_confreg/clear
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.577    13.038    u_confreg/timer_clk
    SLICE_X1Y128         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.593    12.445    
                         clock uncertainty           -0.205    12.240    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.632    11.608    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 10.697    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[20]/C
                         clock pessimism             -0.593    12.443    
                         clock uncertainty           -0.205    12.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    11.606    u_confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 10.833    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.593    12.443    
                         clock uncertainty           -0.205    12.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    11.606    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 10.833    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[22]/C
                         clock pessimism             -0.593    12.443    
                         clock uncertainty           -0.205    12.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    11.606    u_confreg/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 10.833    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.671ns (21.430%)  route 2.460ns (78.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 13.036 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.492     0.773    u_confreg/clear
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.575    13.036    u_confreg/timer_clk
    SLICE_X1Y127         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.593    12.443    
                         clock uncertainty           -0.205    12.238    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.632    11.606    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 10.833    

Slack (MET) :             10.841ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 13.035 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483     0.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574    13.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[16]/C
                         clock pessimism             -0.593    12.442    
                         clock uncertainty           -0.205    12.237    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632    11.605    u_confreg/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 10.841    

Slack (MET) :             10.841ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (timer_clk_clk_pll_1 rise@15.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.671ns (21.493%)  route 2.451ns (78.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 13.035 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.689    -2.358    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518    -1.840 f  cpu_resetn_reg/Q
                         net (fo=6, routed)           0.968    -0.872    u_confreg/cpu_resetn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.153    -0.719 r  u_confreg/reset_i_1/O
                         net (fo=553, routed)         1.483     0.764    u_confreg/clear
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     9.736 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    11.370    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.461 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.574    13.035    u_confreg/timer_clk
    SLICE_X1Y126         FDRE                                         r  u_confreg/timer_reg[17]/C
                         clock pessimism             -0.593    12.442    
                         clock uncertainty           -0.205    12.237    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.632    11.605    u_confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 10.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.665%)  route 0.614ns (81.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.614     0.195    u_confreg/conf_wdata_r[7]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.205    -0.027    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.072     0.045    u_confreg/conf_wdata_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.792%)  route 0.609ns (81.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.609     0.193    u_confreg/conf_wdata_r[31]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.064     0.039    u_confreg/conf_wdata_r1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.113%)  route 0.597ns (80.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.597     0.181    u_confreg/conf_wdata_r[26]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.053     0.025    u_confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.576%)  route 0.618ns (81.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.552    -0.560    u_confreg/cpu_clk
    SLICE_X31Y124        FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.618     0.199    u_confreg/conf_wdata_r[4]
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.832    -0.320    u_confreg/timer_clk
    SLICE_X13Y117        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.089    -0.232    
                         clock uncertainty            0.205    -0.027    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.070     0.043    u_confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.624     0.208    u_confreg/conf_wdata_r[20]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.051    u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.325%)  route 0.628ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[12]/Q
                         net (fo=1, routed)           0.628     0.213    u_confreg/conf_wdata_r[12]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.075     0.050    u_confreg/conf_wdata_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.985%)  route 0.643ns (82.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X33Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.643     0.227    u_confreg/conf_wdata_r[14]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.090     0.062    u_confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X32Y128        FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.618     0.202    u_confreg/conf_wdata_r[22]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.063     0.035    u_confreg/conf_wdata_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.884%)  route 0.647ns (82.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.555    -0.557    u_confreg/cpu_clk
    SLICE_X31Y127        FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.647     0.231    u_confreg/conf_wdata_r[13]
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.321    u_confreg/timer_clk
    SLICE_X14Y131        FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.205    -0.028    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.089     0.061    u_confreg/conf_wdata_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             timer_clk_clk_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll_1 rise@0.000ns - cpu_clk_clk_pll_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.042%)  route 0.641ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.556    -0.556    u_confreg/cpu_clk
    SLICE_X32Y129        FDRE                                         r  u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.641     0.225    u_confreg/conf_wdata_r[21]
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.318    u_confreg/timer_clk
    SLICE_X14Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.089    -0.230    
                         clock uncertainty            0.205    -0.025    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.076     0.051    u_confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.174    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk (IN)
                         net (fo=0)                   0.000     7.500    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     7.938 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     8.419    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     5.760 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     6.319    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.348 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     7.177    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll_1'  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.036ns (47.650%)  route 4.434ns (52.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.695    -2.352    u_confreg/cpu_clk
    SLICE_X6Y120         FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.518    -1.834 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           4.434     2.599    num_csn_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.117 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.117    num_csn[6]
    K2                                                                r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 4.202ns (50.335%)  route 4.147ns (49.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.695    -2.352    u_confreg/cpu_clk
    SLICE_X6Y120         FDSE                                         r  u_confreg/num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.478    -1.874 r  u_confreg/num_csn_reg[7]/Q
                         net (fo=1, routed)           4.147     2.272    num_csn_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.724     5.997 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.997    num_csn[7]
    U13                                                               r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_gn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.033ns (48.661%)  route 4.255ns (51.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.697    -2.350    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.456    -1.894 r  u_confreg/num_a_g_reg[6]_inv/Q
                         net (fo=1, routed)           4.255     2.361    num_a_gn_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     5.938 r  num_a_gn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.938    num_a_gn[6]
    T10                                                               r  num_a_gn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.070ns (49.638%)  route 4.130ns (50.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.691    -2.356    u_confreg/cpu_clk
    SLICE_X6Y122         FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518    -1.838 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.130     2.292    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.552     5.844 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.844    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.270ns  (logic 4.111ns (49.712%)  route 4.159ns (50.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.603    -2.444    u_confreg/cpu_clk
    SLICE_X41Y125        FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.419    -2.025 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.159     2.134    lopt_17
    N15                  OBUF (Prop_obuf_I_O)         3.692     5.826 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.826    led_rg0[1]
    N15                                                               r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.088ns (50.061%)  route 4.078ns (49.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.690    -2.357    u_confreg/cpu_clk
    SLICE_X6Y123         FDRE                                         r  u_confreg/led_data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.518    -1.839 r  u_confreg/led_data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           4.078     2.239    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.570     5.810 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.810    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 4.092ns (50.599%)  route 3.996ns (49.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.697    -2.350    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.518    -1.832 r  u_confreg/num_csn_reg[2]/Q
                         net (fo=1, routed)           3.996     2.163    num_csn_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     5.738 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.738    num_csn[2]
    T9                                                                r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_gn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.021ns  (logic 4.155ns (51.800%)  route 3.866ns (48.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.697    -2.350    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.419    -1.931 r  u_confreg/num_a_g_reg[1]_inv/Q
                         net (fo=1, routed)           3.866     1.935    num_a_gn_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.736     5.671 r  num_a_gn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.671    num_a_gn[1]
    T11                                                               r  num_a_gn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.025ns (49.718%)  route 4.071ns (50.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.613    -2.434    u_confreg/cpu_clk
    SLICE_X9Y122         FDRE                                         r  u_confreg/led_data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.978 r  u_confreg/led_data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           4.071     2.093    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.569     5.662 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.662    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.204ns (52.375%)  route 3.823ns (47.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.616    -2.431    u_confreg/cpu_clk
    SLICE_X8Y121         FDRE                                         r  u_confreg/led_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  u_confreg/led_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.823     1.870    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         3.726     5.596 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.596    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[3]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_gn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.432ns (78.051%)  route 0.403ns (21.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  u_confreg/num_a_g_reg[3]_inv/Q
                         net (fo=1, routed)           0.403     0.009    num_a_gn_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     1.312 r  num_a_gn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.312    num_a_gn[3]
    K13                                                               r  num_a_gn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.455ns (75.451%)  route 0.473ns (24.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.148    -0.374 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           0.473     0.099    num_csn_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.307     1.406 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.406    num_csn[3]
    J14                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.362ns (69.278%)  route 0.604ns (30.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.559    -0.553    u_confreg/cpu_clk
    SLICE_X11Y122        FDRE                                         r  u_confreg/led_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u_confreg/led_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.604     0.192    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.413 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.413    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.417ns (72.089%)  route 0.549ns (27.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.560    -0.552    u_confreg/cpu_clk
    SLICE_X8Y120         FDRE                                         r  u_confreg/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  u_confreg/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.549     0.161    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.414 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.414    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[4]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_gn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.335ns (67.750%)  route 0.636ns (32.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  u_confreg/num_a_g_reg[4]_inv/Q
                         net (fo=1, routed)           0.636     0.254    num_a_gn_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.449 r  num_a_gn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.449    num_a_gn[4]
    K16                                                               r  num_a_gn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.400ns (70.306%)  route 0.591ns (29.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.164    -0.358 r  u_confreg/num_csn_reg[0]/Q
                         net (fo=1, routed)           0.591     0.233    num_csn_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.470 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.470    num_csn[0]
    J17                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.437ns (70.779%)  route 0.593ns (29.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.148    -0.374 r  u_confreg/num_csn_reg[1]/Q
                         net (fo=1, routed)           0.593     0.219    num_csn_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.289     1.509 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.509    num_csn[1]
    J18                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_gn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.379ns (64.756%)  route 0.751ns (35.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  u_confreg/num_a_g_reg[0]_inv/Q
                         net (fo=1, routed)           0.751     0.369    num_a_gn_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.608 r  num_a_gn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.608    num_a_gn[0]
    L18                                                               r  num_a_gn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.406ns (64.790%)  route 0.764ns (35.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.559    -0.553    u_confreg/cpu_clk
    SLICE_X8Y122         FDRE                                         r  u_confreg/led_rg1_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  u_confreg/led_rg1_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.764     0.375    lopt_18
    R11                  OBUF (Prop_obuf_I_O)         1.242     1.617 r  led_rg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.617    led_rg1[0]
    R11                                                               r  led_rg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.377ns (62.913%)  route 0.812ns (37.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.559    -0.553    u_confreg/cpu_clk
    SLICE_X9Y122         FDRE                                         r  u_confreg/led_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u_confreg/led_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.812     0.400    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.636 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.636    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll_1
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 4.036ns (47.650%)  route 4.434ns (52.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.695    -2.352    u_confreg/cpu_clk
    SLICE_X6Y120         FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.518    -1.834 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           4.434     2.599    num_csn_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.117 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.117    num_csn[6]
    K2                                                                r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 4.202ns (50.335%)  route 4.147ns (49.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.695    -2.352    u_confreg/cpu_clk
    SLICE_X6Y120         FDSE                                         r  u_confreg/num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.478    -1.874 r  u_confreg/num_csn_reg[7]/Q
                         net (fo=1, routed)           4.147     2.272    num_csn_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.724     5.997 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.997    num_csn[7]
    U13                                                               r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_a_gn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.033ns (48.661%)  route 4.255ns (51.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.697    -2.350    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.456    -1.894 r  u_confreg/num_a_g_reg[6]_inv/Q
                         net (fo=1, routed)           4.255     2.361    num_a_gn_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     5.938 r  num_a_gn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.938    num_a_gn[6]
    T10                                                               r  num_a_gn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.070ns (49.638%)  route 4.130ns (50.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.691    -2.356    u_confreg/cpu_clk
    SLICE_X6Y122         FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518    -1.838 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.130     2.292    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.552     5.844 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.844    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.270ns  (logic 4.111ns (49.712%)  route 4.159ns (50.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.603    -2.444    u_confreg/cpu_clk
    SLICE_X41Y125        FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.419    -2.025 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.159     2.134    lopt_17
    N15                  OBUF (Prop_obuf_I_O)         3.692     5.826 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.826    led_rg0[1]
    N15                                                               r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.088ns (50.061%)  route 4.078ns (49.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.690    -2.357    u_confreg/cpu_clk
    SLICE_X6Y123         FDRE                                         r  u_confreg/led_data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.518    -1.839 r  u_confreg/led_data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           4.078     2.239    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.570     5.810 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.810    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 4.092ns (50.599%)  route 3.996ns (49.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.697    -2.350    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.518    -1.832 r  u_confreg/num_csn_reg[2]/Q
                         net (fo=1, routed)           3.996     2.163    num_csn_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     5.738 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.738    num_csn[2]
    T9                                                                r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_a_gn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.021ns  (logic 4.155ns (51.800%)  route 3.866ns (48.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.697    -2.350    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.419    -1.931 r  u_confreg/num_a_g_reg[1]_inv/Q
                         net (fo=1, routed)           3.866     1.935    num_a_gn_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.736     5.671 r  num_a_gn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.671    num_a_gn[1]
    T11                                                               r  num_a_gn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.025ns (49.718%)  route 4.071ns (50.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.613    -2.434    u_confreg/cpu_clk
    SLICE_X9Y122         FDRE                                         r  u_confreg/led_data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.456    -1.978 r  u_confreg/led_data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           4.071     2.093    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.569     5.662 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.662    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.204ns (52.375%)  route 3.823ns (47.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.616    -2.431    u_confreg/cpu_clk
    SLICE_X8Y121         FDRE                                         r  u_confreg/led_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.478    -1.953 r  u_confreg/led_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.823     1.870    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         3.726     5.596 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.596    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[3]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_a_gn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.432ns (78.051%)  route 0.403ns (21.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  u_confreg/num_a_g_reg[3]_inv/Q
                         net (fo=1, routed)           0.403     0.009    num_a_gn_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     1.312 r  num_a_gn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.312    num_a_gn[3]
    K13                                                               r  num_a_gn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.455ns (75.451%)  route 0.473ns (24.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.148    -0.374 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           0.473     0.099    num_csn_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.307     1.406 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.406    num_csn[3]
    J14                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.362ns (69.278%)  route 0.604ns (30.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.559    -0.553    u_confreg/cpu_clk
    SLICE_X11Y122        FDRE                                         r  u_confreg/led_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u_confreg/led_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.604     0.192    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.413 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.413    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.417ns (72.089%)  route 0.549ns (27.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.560    -0.552    u_confreg/cpu_clk
    SLICE_X8Y120         FDRE                                         r  u_confreg/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  u_confreg/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.549     0.161    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.414 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.414    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[4]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_a_gn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.335ns (67.750%)  route 0.636ns (32.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  u_confreg/num_a_g_reg[4]_inv/Q
                         net (fo=1, routed)           0.636     0.254    num_a_gn_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.449 r  num_a_gn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.449    num_a_gn[4]
    K16                                                               r  num_a_gn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.400ns (70.306%)  route 0.591ns (29.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.164    -0.358 r  u_confreg/num_csn_reg[0]/Q
                         net (fo=1, routed)           0.591     0.233    num_csn_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.470 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.470    num_csn[0]
    J17                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.437ns (70.779%)  route 0.593ns (29.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X2Y119         FDSE                                         r  u_confreg/num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.148    -0.374 r  u_confreg/num_csn_reg[1]/Q
                         net (fo=1, routed)           0.593     0.219    num_csn_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.289     1.509 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.509    num_csn[1]
    J18                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            num_a_gn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.379ns (64.756%)  route 0.751ns (35.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.590    -0.522    u_confreg/cpu_clk
    SLICE_X3Y119         FDSE                                         r  u_confreg/num_a_g_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  u_confreg/num_a_g_reg[0]_inv/Q
                         net (fo=1, routed)           0.751     0.369    num_a_gn_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.608 r  num_a_gn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.608    num_a_gn[0]
    L18                                                               r  num_a_gn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led_rg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.406ns (64.790%)  route 0.764ns (35.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.559    -0.553    u_confreg/cpu_clk
    SLICE_X8Y122         FDRE                                         r  u_confreg/led_rg1_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  u_confreg/led_rg1_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.764     0.375    lopt_18
    R11                  OBUF (Prop_obuf_I_O)         1.242     1.617 r  led_rg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.617    led_rg1[0]
    R11                                                               r  led_rg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.377ns (62.913%)  route 0.812ns (37.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.559    -0.553    u_confreg/cpu_clk
    SLICE_X9Y122         FDRE                                         r  u_confreg/led_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u_confreg/led_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.812     0.400    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.636 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.636    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.991ns  (logic 1.866ns (26.695%)  route 5.124ns (73.305%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           3.771     5.265    cpu/u_regfile/switch_IBUF[6]
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.124     5.389 f  cpu/u_regfile/conf_rdata_reg[6]_i_8/O
                         net (fo=1, routed)           0.522     5.911    cpu/u_regfile/conf_rdata_reg[6]_i_8_n_0
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.124     6.035 f  cpu/u_regfile/conf_rdata_reg[6]_i_4/O
                         net (fo=1, routed)           0.831     6.867    cpu/u_regfile/conf_rdata_reg[6]_i_4_n_0
    SLICE_X13Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.991 r  cpu/u_regfile/conf_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.991    u_confreg/conf_rdata_reg_reg[31]_1[6]
    SLICE_X13Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.496    -2.043    u_confreg/cpu_clk
    SLICE_X13Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.865ns (28.472%)  route 4.684ns (71.528%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           3.327     4.819    cpu/u_regfile/switch_IBUF[4]
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.124     4.943 f  cpu/u_regfile/conf_rdata_reg[4]_i_8/O
                         net (fo=1, routed)           0.846     5.789    cpu/u_regfile/conf_rdata_reg[4]_i_8_n_0
    SLICE_X13Y119        LUT5 (Prop_lut5_I2_O)        0.124     5.913 f  cpu/u_regfile/conf_rdata_reg[4]_i_4/O
                         net (fo=1, routed)           0.512     6.425    cpu/u_regfile/conf_rdata_reg[4]_i_4_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.549 r  cpu/u_regfile/conf_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.549    u_confreg/conf_rdata_reg_reg[31]_1[4]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.850ns (29.391%)  route 4.443ns (70.609%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.629     4.107    cpu/u_regfile/switch_IBUF[0]
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     4.231 f  cpu/u_regfile/conf_rdata_reg[0]_i_7/O
                         net (fo=1, routed)           0.656     4.887    cpu/u_regfile/conf_rdata_reg[0]_i_7_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.011 f  cpu/u_regfile/conf_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           1.158     6.169    cpu/u_regfile/conf_rdata_reg[0]_i_2_n_0
    SLICE_X15Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.293 r  cpu/u_regfile/conf_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.293    u_confreg/conf_rdata_reg_reg[31]_1[0]
    SLICE_X15Y119        FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.497    -2.042    u_confreg/cpu_clk
    SLICE_X15Y119        FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.849ns (29.732%)  route 4.370ns (70.268%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           3.206     4.683    cpu/u_regfile/switch_IBUF[3]
    SLICE_X11Y120        LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  cpu/u_regfile/conf_rdata_reg[3]_i_6/O
                         net (fo=1, routed)           0.426     5.233    cpu/u_regfile/conf_rdata_reg[3]_i_6_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I4_O)        0.124     5.357 r  cpu/u_regfile/conf_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.738     6.095    cpu/u_regfile/conf_rdata_reg[3]_i_2_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.219 r  cpu/u_regfile/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.219    u_confreg/conf_rdata_reg_reg[31]_1[3]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.497    -2.042    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 1.742ns (29.059%)  route 4.253ns (70.941%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           3.588     5.082    cpu/u_regfile/switch_IBUF[6]
    SLICE_X15Y117        LUT5 (Prop_lut5_I3_O)        0.124     5.206 r  cpu/u_regfile/conf_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.665     5.871    cpu/u_regfile/conf_rdata_reg[13]_i_2_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.995 r  cpu/u_regfile/conf_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     5.995    u_confreg/conf_rdata_reg_reg[31]_1[13]
    SLICE_X15Y117        FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.500    -2.039    u_confreg/cpu_clk
    SLICE_X15Y117        FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.880ns (32.083%)  route 3.980ns (67.917%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           2.404     3.912    cpu/u_regfile/switch_IBUF[7]
    SLICE_X11Y123        LUT6 (Prop_lut6_I4_O)        0.124     4.036 f  cpu/u_regfile/conf_rdata_reg[7]_i_9/O
                         net (fo=1, routed)           0.574     4.610    cpu/u_regfile/conf_rdata_reg[7]_i_9_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     4.734 f  cpu/u_regfile/conf_rdata_reg[7]_i_4/O
                         net (fo=1, routed)           1.002     5.736    cpu/u_regfile/conf_rdata_reg[7]_i_4_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.124     5.860 r  cpu/u_regfile/conf_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.860    u_confreg/conf_rdata_reg_reg[31]_1[7]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.497    -2.042    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.683ns  (logic 1.869ns (32.891%)  route 3.814ns (67.109%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           2.532     4.030    cpu/u_regfile/switch_IBUF[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     4.154 f  cpu/u_regfile/conf_rdata_reg[5]_i_7/O
                         net (fo=1, routed)           0.688     4.842    cpu/u_regfile/conf_rdata_reg[5]_i_7_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I5_O)        0.124     4.966 r  cpu/u_regfile/conf_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.593     5.559    cpu/u_regfile/conf_rdata_reg[5]_i_2_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I4_O)        0.124     5.683 r  cpu/u_regfile/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.683    u_confreg/conf_rdata_reg_reg[31]_1[5]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.659ns  (logic 1.852ns (32.720%)  route 3.807ns (67.280%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           2.137     3.616    cpu/u_regfile/switch_IBUF[1]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124     3.740 f  cpu/u_regfile/conf_rdata_reg[1]_i_7/O
                         net (fo=1, routed)           0.573     4.313    cpu/u_regfile/conf_rdata_reg[1]_i_7_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I2_O)        0.124     4.437 f  cpu/u_regfile/conf_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           1.098     5.535    cpu/u_regfile/conf_rdata_reg[1]_i_3_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I1_O)        0.124     5.659 r  cpu/u_regfile/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.659    u_confreg/conf_rdata_reg_reg[31]_1[1]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.490ns  (logic 1.741ns (31.703%)  route 3.750ns (68.297%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           3.177     4.669    cpu/u_regfile/switch_IBUF[4]
    SLICE_X15Y115        LUT5 (Prop_lut5_I3_O)        0.124     4.793 r  cpu/u_regfile/conf_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.573     5.366    cpu/u_regfile/conf_rdata_reg[9]_i_2_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I1_O)        0.124     5.490 r  cpu/u_regfile/conf_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.490    u_confreg/conf_rdata_reg_reg[31]_1[9]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.475ns  (logic 1.857ns (33.923%)  route 3.617ns (66.077%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           2.317     3.802    cpu/u_regfile/switch_IBUF[2]
    SLICE_X10Y121        LUT6 (Prop_lut6_I4_O)        0.124     3.926 f  cpu/u_regfile/conf_rdata_reg[2]_i_7/O
                         net (fo=1, routed)           0.733     4.659    cpu/u_regfile/conf_rdata_reg[2]_i_7_n_0
    SLICE_X13Y123        LUT5 (Prop_lut5_I2_O)        0.124     4.783 f  cpu/u_regfile/conf_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           0.567     5.351    cpu/u_regfile/conf_rdata_reg[2]_i_3_n_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I3_O)        0.124     5.475 r  cpu/u_regfile/conf_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.475    u_confreg/conf_rdata_reg_reg[31]_1[2]
    SLICE_X15Y123        FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.493    -2.046    u_confreg/cpu_clk
    SLICE_X15Y123        FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.275ns (31.571%)  route 0.595ns (68.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.595     0.870    resetn_IBUF
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.244ns (23.397%)  route 0.800ns (76.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.800     1.045    u_confreg/btn_step_IBUF[0]
    SLICE_X7Y118         FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.859    -0.293    u_confreg/cpu_clk
    SLICE_X7Y118         FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.289ns (24.136%)  route 0.910ns (75.864%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.910     1.154    u_confreg/btn_step_IBUF[0]
    SLICE_X7Y119         LUT5 (Prop_lut5_I2_O)        0.045     1.199 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     1.199    u_confreg/step0_flag_i_1_n_0
    SLICE_X7Y119         FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.857    -0.294    u_confreg/cpu_clk
    SLICE_X7Y119         FDRE                                         r  u_confreg/step0_flag_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.254ns (20.181%)  route 1.003ns (79.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.003     1.257    u_confreg/btn_step_IBUF[1]
    SLICE_X6Y119         FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.857    -0.294    u_confreg/cpu_clk
    SLICE_X6Y119         FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.299ns (23.280%)  route 0.984ns (76.720%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           0.984     1.238    u_confreg/btn_step_IBUF[1]
    SLICE_X7Y119         LUT5 (Prop_lut5_I2_O)        0.045     1.283 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     1.283    u_confreg/step1_flag_i_1_n_0
    SLICE_X7Y119         FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.857    -0.294    u_confreg/cpu_clk
    SLICE_X7Y119         FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.335ns (25.809%)  route 0.964ns (74.191%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           0.800     1.045    cpu/u_regfile/switch_IBUF[0]
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.090 r  cpu/u_regfile/conf_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.164     1.255    cpu/u_regfile/conf_rdata_reg[1]_i_2_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I0_O)        0.045     1.300 r  cpu/u_regfile/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.300    u_confreg/conf_rdata_reg_reg[31]_1[1]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.292ns (21.503%)  route 1.068ns (78.497%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           1.068     1.315    cpu/u_regfile/switch_IBUF[1]
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.360 r  cpu/u_regfile/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.360    u_confreg/conf_rdata_reg_reg[31]_1[3]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.829    -0.323    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.298ns (18.936%)  route 1.275ns (81.064%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           1.275     1.528    cpu/u_regfile/switch_IBUF[2]
    SLICE_X15Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.573 r  cpu/u_regfile/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.573    u_confreg/conf_rdata_reg_reg[31]_1[5]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.660ns  (logic 0.290ns (17.469%)  route 1.370ns (82.531%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           1.370     1.615    cpu/u_regfile/switch_IBUF[3]
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.660 r  cpu/u_regfile/conf_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.660    u_confreg/conf_rdata_reg_reg[31]_1[7]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.829    -0.323    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.365ns (21.900%)  route 1.303ns (78.100%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           1.082     1.358    cpu/u_regfile/switch_IBUF[7]
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.045     1.403 r  cpu/u_regfile/conf_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.221     1.624    cpu/u_regfile/conf_rdata_reg[15]_i_2_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I1_O)        0.045     1.669 r  cpu/u_regfile/conf_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.669    u_confreg/conf_rdata_reg_reg[31]_1[15]
    SLICE_X11Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.828    -0.324    u_confreg/cpu_clk
    SLICE_X11Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.991ns  (logic 1.866ns (26.695%)  route 5.124ns (73.305%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           3.771     5.265    cpu/u_regfile/switch_IBUF[6]
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.124     5.389 f  cpu/u_regfile/conf_rdata_reg[6]_i_8/O
                         net (fo=1, routed)           0.522     5.911    cpu/u_regfile/conf_rdata_reg[6]_i_8_n_0
    SLICE_X10Y121        LUT4 (Prop_lut4_I3_O)        0.124     6.035 f  cpu/u_regfile/conf_rdata_reg[6]_i_4/O
                         net (fo=1, routed)           0.831     6.867    cpu/u_regfile/conf_rdata_reg[6]_i_4_n_0
    SLICE_X13Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.991 r  cpu/u_regfile/conf_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.991    u_confreg/conf_rdata_reg_reg[31]_1[6]
    SLICE_X13Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.496    -2.043    u_confreg/cpu_clk
    SLICE_X13Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[6]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.865ns (28.472%)  route 4.684ns (71.528%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           3.327     4.819    cpu/u_regfile/switch_IBUF[4]
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.124     4.943 f  cpu/u_regfile/conf_rdata_reg[4]_i_8/O
                         net (fo=1, routed)           0.846     5.789    cpu/u_regfile/conf_rdata_reg[4]_i_8_n_0
    SLICE_X13Y119        LUT5 (Prop_lut5_I2_O)        0.124     5.913 f  cpu/u_regfile/conf_rdata_reg[4]_i_4/O
                         net (fo=1, routed)           0.512     6.425    cpu/u_regfile/conf_rdata_reg[4]_i_4_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.549 r  cpu/u_regfile/conf_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.549    u_confreg/conf_rdata_reg_reg[31]_1[4]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[4]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.293ns  (logic 1.850ns (29.391%)  route 4.443ns (70.609%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.629     4.107    cpu/u_regfile/switch_IBUF[0]
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     4.231 f  cpu/u_regfile/conf_rdata_reg[0]_i_7/O
                         net (fo=1, routed)           0.656     4.887    cpu/u_regfile/conf_rdata_reg[0]_i_7_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.124     5.011 f  cpu/u_regfile/conf_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           1.158     6.169    cpu/u_regfile/conf_rdata_reg[0]_i_2_n_0
    SLICE_X15Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.293 r  cpu/u_regfile/conf_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.293    u_confreg/conf_rdata_reg_reg[31]_1[0]
    SLICE_X15Y119        FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.497    -2.042    u_confreg/cpu_clk
    SLICE_X15Y119        FDRE                                         r  u_confreg/conf_rdata_reg_reg[0]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.849ns (29.732%)  route 4.370ns (70.268%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           3.206     4.683    cpu/u_regfile/switch_IBUF[3]
    SLICE_X11Y120        LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  cpu/u_regfile/conf_rdata_reg[3]_i_6/O
                         net (fo=1, routed)           0.426     5.233    cpu/u_regfile/conf_rdata_reg[3]_i_6_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I4_O)        0.124     5.357 r  cpu/u_regfile/conf_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.738     6.095    cpu/u_regfile/conf_rdata_reg[3]_i_2_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I4_O)        0.124     6.219 r  cpu/u_regfile/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.219    u_confreg/conf_rdata_reg_reg[31]_1[3]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.497    -2.042    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 1.742ns (29.059%)  route 4.253ns (70.941%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switch_IBUF[6]_inst/O
                         net (fo=2, routed)           3.588     5.082    cpu/u_regfile/switch_IBUF[6]
    SLICE_X15Y117        LUT5 (Prop_lut5_I3_O)        0.124     5.206 r  cpu/u_regfile/conf_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.665     5.871    cpu/u_regfile/conf_rdata_reg[13]_i_2_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.995 r  cpu/u_regfile/conf_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     5.995    u_confreg/conf_rdata_reg_reg[31]_1[13]
    SLICE_X15Y117        FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.500    -2.039    u_confreg/cpu_clk
    SLICE_X15Y117        FDRE                                         r  u_confreg/conf_rdata_reg_reg[13]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.880ns (32.083%)  route 3.980ns (67.917%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           2.404     3.912    cpu/u_regfile/switch_IBUF[7]
    SLICE_X11Y123        LUT6 (Prop_lut6_I4_O)        0.124     4.036 f  cpu/u_regfile/conf_rdata_reg[7]_i_9/O
                         net (fo=1, routed)           0.574     4.610    cpu/u_regfile/conf_rdata_reg[7]_i_9_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124     4.734 f  cpu/u_regfile/conf_rdata_reg[7]_i_4/O
                         net (fo=1, routed)           1.002     5.736    cpu/u_regfile/conf_rdata_reg[7]_i_4_n_0
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.124     5.860 r  cpu/u_regfile/conf_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.860    u_confreg/conf_rdata_reg_reg[31]_1[7]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.497    -2.042    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.683ns  (logic 1.869ns (32.891%)  route 3.814ns (67.109%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switch_IBUF[5]_inst/O
                         net (fo=2, routed)           2.532     4.030    cpu/u_regfile/switch_IBUF[5]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124     4.154 f  cpu/u_regfile/conf_rdata_reg[5]_i_7/O
                         net (fo=1, routed)           0.688     4.842    cpu/u_regfile/conf_rdata_reg[5]_i_7_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I5_O)        0.124     4.966 r  cpu/u_regfile/conf_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.593     5.559    cpu/u_regfile/conf_rdata_reg[5]_i_2_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I4_O)        0.124     5.683 r  cpu/u_regfile/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.683    u_confreg/conf_rdata_reg_reg[31]_1[5]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.659ns  (logic 1.852ns (32.720%)  route 3.807ns (67.280%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           2.137     3.616    cpu/u_regfile/switch_IBUF[1]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124     3.740 f  cpu/u_regfile/conf_rdata_reg[1]_i_7/O
                         net (fo=1, routed)           0.573     4.313    cpu/u_regfile/conf_rdata_reg[1]_i_7_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I2_O)        0.124     4.437 f  cpu/u_regfile/conf_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           1.098     5.535    cpu/u_regfile/conf_rdata_reg[1]_i_3_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I1_O)        0.124     5.659 r  cpu/u_regfile/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.659    u_confreg/conf_rdata_reg_reg[31]_1[1]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 switch[4]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.490ns  (logic 1.741ns (31.703%)  route 3.750ns (68.297%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch[4] (IN)
                         net (fo=0)                   0.000     0.000    switch[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_IBUF[4]_inst/O
                         net (fo=2, routed)           3.177     4.669    cpu/u_regfile/switch_IBUF[4]
    SLICE_X15Y115        LUT5 (Prop_lut5_I3_O)        0.124     4.793 r  cpu/u_regfile/conf_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.573     5.366    cpu/u_regfile/conf_rdata_reg[9]_i_2_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I1_O)        0.124     5.490 r  cpu/u_regfile/conf_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.490    u_confreg/conf_rdata_reg_reg[31]_1[9]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.498    -2.041    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[9]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.475ns  (logic 1.857ns (33.923%)  route 3.617ns (66.077%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           2.317     3.802    cpu/u_regfile/switch_IBUF[2]
    SLICE_X10Y121        LUT6 (Prop_lut6_I4_O)        0.124     3.926 f  cpu/u_regfile/conf_rdata_reg[2]_i_7/O
                         net (fo=1, routed)           0.733     4.659    cpu/u_regfile/conf_rdata_reg[2]_i_7_n_0
    SLICE_X13Y123        LUT5 (Prop_lut5_I2_O)        0.124     4.783 f  cpu/u_regfile/conf_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           0.567     5.351    cpu/u_regfile/conf_rdata_reg[2]_i_3_n_0
    SLICE_X15Y123        LUT5 (Prop_lut5_I3_O)        0.124     5.475 r  cpu/u_regfile/conf_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.475    u_confreg/conf_rdata_reg_reg[31]_1[2]
    SLICE_X15Y123        FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        1.493    -2.046    u_confreg/cpu_clk
    SLICE_X15Y123        FDRE                                         r  u_confreg/conf_rdata_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.275ns (31.571%)  route 0.595ns (68.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.595     0.870    resetn_IBUF
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.855    -0.297    cpu_clk
    SLICE_X2Y125         FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.244ns (23.397%)  route 0.800ns (76.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.800     1.045    u_confreg/btn_step_IBUF[0]
    SLICE_X7Y118         FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.859    -0.293    u_confreg/cpu_clk
    SLICE_X7Y118         FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.289ns (24.136%)  route 0.910ns (75.864%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           0.910     1.154    u_confreg/btn_step_IBUF[0]
    SLICE_X7Y119         LUT5 (Prop_lut5_I2_O)        0.045     1.199 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     1.199    u_confreg/step0_flag_i_1_n_0
    SLICE_X7Y119         FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.857    -0.294    u_confreg/cpu_clk
    SLICE_X7Y119         FDRE                                         r  u_confreg/step0_flag_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.254ns (20.181%)  route 1.003ns (79.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.003     1.257    u_confreg/btn_step_IBUF[1]
    SLICE_X6Y119         FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.857    -0.294    u_confreg/cpu_clk
    SLICE_X6Y119         FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.299ns (23.280%)  route 0.984ns (76.720%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           0.984     1.238    u_confreg/btn_step_IBUF[1]
    SLICE_X7Y119         LUT5 (Prop_lut5_I2_O)        0.045     1.283 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     1.283    u_confreg/step1_flag_i_1_n_0
    SLICE_X7Y119         FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.857    -0.294    u_confreg/cpu_clk
    SLICE_X7Y119         FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.335ns (25.809%)  route 0.964ns (74.191%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           0.800     1.045    cpu/u_regfile/switch_IBUF[0]
    SLICE_X15Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.090 r  cpu/u_regfile/conf_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.164     1.255    cpu/u_regfile/conf_rdata_reg[1]_i_2_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I0_O)        0.045     1.300 r  cpu/u_regfile/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.300    u_confreg/conf_rdata_reg_reg[31]_1[1]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.292ns (21.503%)  route 1.068ns (78.497%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[1]_inst/O
                         net (fo=2, routed)           1.068     1.315    cpu/u_regfile/switch_IBUF[1]
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.360 r  cpu/u_regfile/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.360    u_confreg/conf_rdata_reg_reg[31]_1[3]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.829    -0.323    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[3]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.298ns (18.936%)  route 1.275ns (81.064%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           1.275     1.528    cpu/u_regfile/switch_IBUF[2]
    SLICE_X15Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.573 r  cpu/u_regfile/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.573    u_confreg/conf_rdata_reg_reg[31]_1[5]
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.831    -0.321    u_confreg/cpu_clk
    SLICE_X15Y118        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.660ns  (logic 0.290ns (17.469%)  route 1.370ns (82.531%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switch_IBUF[3]_inst/O
                         net (fo=2, routed)           1.370     1.615    cpu/u_regfile/switch_IBUF[3]
    SLICE_X13Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.660 r  cpu/u_regfile/conf_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.660    u_confreg/conf_rdata_reg_reg[31]_1[7]
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.829    -0.323    u_confreg/cpu_clk
    SLICE_X13Y120        FDRE                                         r  u_confreg/conf_rdata_reg_reg[7]/C

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.365ns (21.900%)  route 1.303ns (78.100%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           1.082     1.358    cpu/u_regfile/switch_IBUF[7]
    SLICE_X11Y121        LUT5 (Prop_lut5_I3_O)        0.045     1.403 r  cpu/u_regfile/conf_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.221     1.624    cpu/u_regfile/conf_rdata_reg[15]_i_2_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I1_O)        0.045     1.669 r  cpu/u_regfile/conf_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.669    u_confreg/conf_rdata_reg_reg[31]_1[15]
    SLICE_X11Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9586, routed)        0.828    -0.324    u_confreg/cpu_clk
    SLICE_X11Y121        FDRE                                         r  u_confreg/conf_rdata_reg_reg[15]/C





