var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[31.3478, 15.2086, 16.8565, 10.0418, 1.14583], "total":[273749, 629167, 1177, 66, 504], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[16956, 19160, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 5 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 5 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:66 (_aLoader_aFeeder_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:67 (_aFeeder_uA_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:68 (_xLoader_xFeeder_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:69 (_xFeeder_uX_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":69}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:70 (_Out_unloader_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":70}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[1.44004, 0.850212, 0.658329, 1.749, 1.11111], "total_kernel_resources":[12027, 24572, 205, 64, 192], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:272)\\n - \'_89\' (a.cl:339)", "type":"resource", "data":[961, 1376, 64, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":272}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":339}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 7 and depth 1"}, {"type":"text", "text":"64 registers of width 32 and depth 64"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 7 width by 1 depth,\\n64 regs, 32 width by 64 depth"}]}, {"name":"Private Variable: \\n - \'_Out_unloader_channel_array\' (a.cl:278)", "type":"resource", "data":[669, 3149, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":278}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:282)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:285)", "type":"resource", "data":[31, 138, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_kk_iii\' (a.cl:287)", "type":"resource", "data":[14, 57, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":287}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 17 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 17 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 292, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:282", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]]}, {"name":"a.cl:285", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]]}, {"name":"a.cl:364", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":364}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:268", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":268}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:282", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:364", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":364}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:384", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":384}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:278", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":278}]]}, {"name":"a.cl:282", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]]}, {"name":"a.cl:285", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]]}, {"name":"a.cl:370", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":370}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 11, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:278", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":278}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:370", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":370}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 47, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 47, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:278", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":278}]]}, {"name":"a.cl:282", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]]}, {"name":"a.cl:285", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]]}, {"name":"a.cl:370", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":370}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[36, 51, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:278", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":278}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:365", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":365}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:370", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":370}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1679, 12727, 89, 0, 178], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1679, 12727, 89, 0, 178]}]}, {"name":"Feedback", "type":"resource", "data":[1042, 534, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:272", "type":"resource", "data":[224, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":272}]]}, {"name":"a.cl:278", "type":"resource", "data":[26.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":278}]]}, {"name":"a.cl:282", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]]}, {"name":"a.cl:285", "type":"resource", "data":[41, 59, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]]}, {"name":"a.cl:287", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":287}]]}, {"name":"a.cl:299", "type":"resource", "data":[224, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":299}]]}, {"name":"a.cl:358", "type":"resource", "data":[236.333, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":358}]]}, {"name":"a.cl:359", "type":"resource", "data":[224, 112, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":359}]]}, {"name":"a.cl:365", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":365}]]}, {"name":"a.cl:370", "type":"resource", "data":[26.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":370}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1078, 2115, 52, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"a.cl:272", "type":"resource", "data":[128.25, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":272}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":287}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"17-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"17-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:299", "type":"resource", "data":[128.25, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":299}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":309}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":312}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:343", "type":"resource", "data":[43, 33, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":343}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:344", "type":"resource", "data":[2048, 2048, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":344}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 2048, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:358", "type":"resource", "data":[128.25, 0.25, 0, 64, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":358}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}], "replace_name":"true"}, {"name":"a.cl:359", "type":"resource", "data":[128.25, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":359}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"7-bit Integer Subtract", "type":"resource", "count":64, "data":[112, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:362", "type":"resource", "data":[9, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":362}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[9, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:366", "type":"resource", "data":[1.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":366}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:367", "type":"resource", "data":[1742, 416, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":367}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1742, 416, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:378", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":378}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder", "compute_units":1, "type":"function", "total_percent":[0.16593, 0.12619, 0.0542535, 0, 0], "total_kernel_resources":[2155, 2025, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_aFeeder_s0_i\' (a.cl:143)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_aFeeder_s0_k\' (a.cl:146)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":146}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_aFeeder_s0_kk_iii\' (a.cl:148)", "type":"resource", "data":[8, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":148}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 17"}, {"type":"brief", "text":"Register,\\n1 reg, 17 width"}]}, {"name":"kernel_aFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:143", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]]}, {"name":"a.cl:146", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":146}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:137", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":137}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:143", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:146", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":146}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:165", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":165}]]}]}]}, {"name":"kernel_aFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:143", "type":"resource", "data":[33, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:143", "type":"resource", "data":[73, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aFeeder.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 11, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:143", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]]}, {"name":"a.cl:146", "type":"resource", "data":[33, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":146}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 11, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:146", "type":"resource", "data":[73, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":146}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aFeeder.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 22, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[43, 13, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:143", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]]}, {"name":"a.cl:146", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":146}]]}, {"name":"a.cl:148", "type":"resource", "data":[25, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":148}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 13, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:148", "type":"resource", "data":[25, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":148}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"17-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"17-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:150", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":150}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:160", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":160}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[8.93452, 1.50484, 6.97041, 2.37181, 0], "total_kernel_resources":[25564, 260169, 278, 0, 126], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:85)\\n - \'_14\' (a.cl:115)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":85}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":115}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:88)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:91)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":91}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_iii\' (a.cl:93)", "type":"resource", "data":[7, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":93}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 17 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 17 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 260, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:88", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]]}, {"name":"a.cl:91", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":91}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:77", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":77}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:88", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":91}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:130", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":130}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:85", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":85}]]}, {"name":"a.cl:86", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":86}]]}, {"name":"a.cl:88", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:85", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":85}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":86}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 19, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[60, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:85", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":85}]]}, {"name":"a.cl:86", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":86}]]}, {"name":"a.cl:88", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]]}, {"name":"a.cl:91", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 16, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:85", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":85}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":86}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":91}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[187, 627, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[187, 627, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[59, 43, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:102", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":102}]]}, {"name":"a.cl:106", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":106}]]}, {"name":"a.cl:110", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":110}]]}, {"name":"a.cl:114", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":114}]]}, {"name":"a.cl:115", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":115}]]}, {"name":"a.cl:116", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":116}]]}, {"name":"a.cl:85", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":85}]]}, {"name":"a.cl:86", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":86}]]}, {"name":"a.cl:88", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]]}, {"name":"a.cl:91", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":91}]]}, {"name":"a.cl:93", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":93}]]}, {"name":"a.cl:99", "type":"resource", "data":[0.222222, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1175, 2325, 0, 0, 117], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:93", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"17-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"17-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:100", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":100}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:103", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":103}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":107}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:111", "type":"resource", "data":[5497, 63789, 69, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":111}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[5497, 63789, 69, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:115", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":115}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:125", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":125}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.540813, 0.369567, 0.208762, 0.145039, 0], "total_kernel_resources":[3917, 7792, 17, 0, 149], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:392)\\n - \'_118\' (a.cl:408)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":392}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":408}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:395)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii\' (a.cl:397)", "type":"resource", "data":[8, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":397}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_vi\' (a.cl:402)", "type":"resource", "data":[14, 47, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":402}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:391 (_Out_unloader_channel_array.s)", "type":"resource", "data":[0, 0, 0, 0, 128], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":391}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"32 (banked on bits 3, 4, 5, 6, 7)", "Bank width":"64 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 33 writes. "}, {"type":"text", "text":"Banked on bits 3, 4, 5, 6, 7 into 32 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n256B requested,\\n256B implemented."}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 97, 0, 0, 0]}, {"name":"a.cl:395", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:388", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":388}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:395", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 10, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 10, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:392", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":392}]]}, {"name":"a.cl:395", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]]}, {"name":"a.cl:404", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:392", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":392}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:395", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:413", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":413}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:400", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"391"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:404", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[71, 2201, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[71, 2168, 0, 0, 2]}, {"name":"a.cl:395", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]]}, {"name":"a.cl:399", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":399}]]}]}, {"name":"Feedback", "type":"resource", "data":[63, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:392", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":392}]]}, {"name":"a.cl:395", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]]}, {"name":"a.cl:397", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":397}]]}, {"name":"a.cl:404", "type":"resource", "data":[16, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[54, 65, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:397", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":397}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:399", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":399}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:400", "type":"resource", "data":[1088, 768, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "children":[{"name":"Store", "type":"resource", "count":32, "data":[1088, 768, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"391"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:404", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[47, 347, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[47, 347, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[102, 157, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:395", "type":"resource", "data":[41, 33, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]]}, {"name":"a.cl:397", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":397}]]}, {"name":"a.cl:402", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":402}]]}, {"name":"a.cl:404", "type":"resource", "data":[34, 106, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]]}, {"name":"a.cl:405", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":405}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[68, 115, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:395", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:402", "type":"resource", "data":[41, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":402}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:404", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"391"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:406", "type":"resource", "data":[391, 2128, 17, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":406}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:408", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":408}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:404", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]]}]}]}]}, {"name":"kernel_xFeeder", "compute_units":1, "type":"function", "total_percent":[0.190438, 0.13846, 0.0671403, 0.0341268, 0.0347222], "total_kernel_resources":[2264, 2506, 4, 1.5, 16], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_xFeeder_cycle_temp\' (a.cl:206)\\n - \'_68\' (a.cl:262)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":206}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":262}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_xFeeder_s0_outermost_loop\' (a.cl:214)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":214}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_xFeeder_uX_channel_array\' (a.cl:202)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":202}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"a.cl:207 (_xFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":207}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"8192 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 8192 bytes, implemented size 8192 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n8192B requested,\\n8192B implemented."}]}, {"name":"kernel_xFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 236, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 170, 0, 0, 0]}, {"name":"a.cl:205", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":205}]]}, {"name":"a.cl:214", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":214}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:199", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":199}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:205", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":205}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:213", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":213}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:214", "type":"resource", "data":[143, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":214}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:265", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":265}]]}]}]}, {"name":"kernel_xFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[34, 280, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 280, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[91, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:202", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":202}]]}, {"name":"a.cl:206", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":206}]]}, {"name":"a.cl:214", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":214}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[91, 150, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:202", "type":"resource", "data":[53, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":202}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:214", "type":"resource", "data":[48, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":214}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":218}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:220", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":220}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:221", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":221}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:224", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":224}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:231", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":231}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"207"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:235", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":235}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:236", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":236}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:237", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":237}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:247", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":247}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"207"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:258", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":258}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:262", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":262}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[1.05955, 0.590974, 0.510867, 0.392458, 0], "total_kernel_resources":[10809, 19068, 46, 0, 11], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:173)\\n - \'_27\' (a.cl:190)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":173}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":190}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:176)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:179)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":179}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:181)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":181}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 282, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 192, 0, 0, 0]}, {"name":"a.cl:176", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]]}, {"name":"a.cl:179", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":179}]]}, {"name":"a.cl:185", "type":"resource", "data":[0, 22, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":185}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:169", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":169}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:176", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:179", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":179}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:195", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":195}]]}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:173", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":173}]]}, {"name":"a.cl:174", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":174}]]}, {"name":"a.cl:176", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]]}, {"name":"a.cl:191", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":191}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:173", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":173}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:174", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":174}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:176", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:191", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":191}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 19, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[60, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:173", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":173}]]}, {"name":"a.cl:174", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":174}]]}, {"name":"a.cl:176", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]]}, {"name":"a.cl:179", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":179}]]}, {"name":"a.cl:191", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":191}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 16, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:173", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":173}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:174", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":174}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:179", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":179}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:191", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":191}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[678, 12482, 2, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[678, 12482, 2, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[59, 43, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:173", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":173}]]}, {"name":"a.cl:174", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":174}]]}, {"name":"a.cl:176", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]]}, {"name":"a.cl:179", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":179}]]}, {"name":"a.cl:181", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":181}]]}, {"name":"a.cl:183", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":183}]]}, {"name":"a.cl:190", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":190}]]}, {"name":"a.cl:191", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":191}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[51, 82, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:181", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":181}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:186", "type":"resource", "data":[4833, 128, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":186}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4833, 128, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:187", "type":"resource", "data":[3040, 4299, 42, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":187}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:188", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":188}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:190", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":190}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[16956,19160,0,0,0],"details":[{"text":"Global interconnect for 5 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 5 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,6150,52,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":66}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_aLoader_aFeeder_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":67}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_aFeeder_uA_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":68}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_xLoader_xFeeder_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":69}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:69 (_xFeeder_uX_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":70}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:70 (_Out_unloader_channel)","type":"resource"}],"data":[55,18654,158,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[2246,2768,52,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[961,1376,64,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 7 and depth 1","type":"text"},{"text":"64 registers of width 32 and depth 64","type":"text"},{"text":"Shift Register,\\n64 regs, 7 width by 1 depth,\\n64 regs, 32 width by 64 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:272)\\n - \'_89\' (a.cl:339)","type":"resource"},{"data":[669,3149,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Out_unloader_channel_array\' (a.cl:278)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:282)","type":"resource"},{"data":[31,138,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:285)","type":"resource"},{"data":[14,57,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 17 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 17 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_kk_iii\' (a.cl:287)","type":"resource"},{"children":[{"count":4,"data":[1692,12972,89,0,178],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1696,12974,89,0,178],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[312,70,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":282}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:282","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":285}]],"name":"State","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":285}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":285}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":285}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":285}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":285}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[113.5,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":285}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:285","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":364}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":364}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":364}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:364","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":278}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":278}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":370}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":370}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:370","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":365}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":365}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:365","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":272}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":272}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":272}]],"name":"7-bit Select","type":"resource"}],"data":[128.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":272}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:272","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":287}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":287}]],"name":"17-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":287}]],"name":"17-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":287}]],"name":"32-bit Integer Add","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":287}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:287","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":299}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":299}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":299}]],"name":"7-bit Select","type":"resource"}],"data":[128.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":299}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:299","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":309}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":309}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":312}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":312}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":343}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":343}]],"name":"32-bit Or","type":"resource"}],"data":[43,33,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":343}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:343","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,2048,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":344}]],"name":"32-bit Select","type":"resource"}],"data":[2048,2048,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":344}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:344","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":358}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":358}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":358}]],"name":"7-bit Select","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":358}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[128.25,0.25,0,64,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":358}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:358","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":359}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[112,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":359}]],"name":"7-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":359}]],"name":"7-bit Select","type":"resource"}],"data":[128.25,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":359}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:359","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":362}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[9,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":362}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:362","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":366}]],"name":"1-bit And","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":366}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:366","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1742,416,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":367}]],"name":"32-bit Select","type":"resource"}],"data":[1742,416,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":367}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:367","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":378}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":378}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:378","replace_name":"true","type":"resource"}],"compute_units":1,"data":[12027,24572,205,64,192],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":272}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[12027,24572,205,64,192],"total_percent":[1.44004,0.850212,0.658329,1.749,1.11111],"type":"function"},{"children":[{"data":[180,83,0,0,4],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_s0_i\' (a.cl:143)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_s0_k\' (a.cl:146)","type":"resource"},{"data":[8,34,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 17","type":"text"},{"text":"Register,\\n1 reg, 17 width","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_s0_kk_iii\' (a.cl:148)","type":"resource"},{"children":[{"count":4,"data":[9,232,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[9,232,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"33-bit Select","type":"resource"}],"data":[340,71,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:143","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":146}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":146}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":146}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":146}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":146}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":146}]],"name":"33-bit Select","type":"resource"}],"data":[109,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":146}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:146","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":148}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":148}]],"name":"17-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":148}]],"name":"17-bit Integer Compare","type":"resource"}],"data":[25,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":148}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:148","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":150}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":150}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:150","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":160}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":160}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:160","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2155,2025,0,0,10],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":143}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[2155,2025,0,0,10],"total_percent":[0.16593,0.12619,0.0542535,0,0],"type":"function"},{"children":[{"data":[1379,2435,0,0,120],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:85)\\n - \'_14\' (a.cl:115)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:88)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:91)","type":"resource"},{"data":[7,21,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 17 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 17 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_iii\' (a.cl:93)","type":"resource"},{"children":[{"count":4,"data":[192,845,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[196,846,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[313,71,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":88}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:88","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":91}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":91}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":91}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":91}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":91}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[82,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":91}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:91","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":85}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":85}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":86}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":86}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":93}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":93}]],"name":"17-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":93}]],"name":"17-bit Integer Compare","type":"resource"}],"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":93}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":100}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":100}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":103}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":103}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":107}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":107}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":111}]],"name":"Load","type":"resource"}],"data":[5497,63789,69,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":111}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":115}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":115}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":125}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":125}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:125","replace_name":"true","type":"resource"}],"compute_units":1,"data":[25564,260169,278,0,126],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":85}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[25564,260169,278,0,126],"total_percent":[8.93452,1.50484,6.97041,2.37181,0],"type":"function"},{"children":[{"data":[424,440,0,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:392)\\n - \'_118\' (a.cl:408)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:395)","type":"resource"},{"data":[8,14,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7","type":"text"},{"text":"Register,\\n1 reg, 7 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii\' (a.cl:397)","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_vi\' (a.cl:402)","type":"resource"},{"data":[0,0,0,0,128],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 33 writes. ","type":"text"},{"text":"Banked on bits 3, 4, 5, 6, 7 into 32 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"64 bits","Implemented size":"256 bytes","Number of banks":"32 (banked on bits 3, 4, 5, 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n256B requested,\\n256B implemented.","type":"brief"}],"name":"a.cl:391 (_Out_unloader_channel_array.s)","type":"resource"},{"children":[{"count":5,"data":[122,2623,0,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[126,2624,0,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[0,35,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[198,38,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":395}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:395","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":392}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":392}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:392","replace_name":"true","type":"resource"},{"children":[{"count":33,"data":[1122,792,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":400}]],"name":"Store","type":"resource"}],"data":[1122,792,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":400}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:400","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":399}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":399}]],"name":"Channel Read","type":"resource"}],"data":[1,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":399}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:399","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":397}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":397}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":397}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":397}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:397","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":404}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":404}]],"name":"Load","type":"resource"}],"data":[27,42,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":404}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:404","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":402}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":402}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":402}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":402}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:402","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":406}]],"name":"Store","type":"resource"}],"data":[391,2128,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":406}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:406","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":408}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":408}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:408","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3917,7792,17,0,149],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":391}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3917,7792,17,0,149],"total_percent":[0.540813,0.369567,0.208762,0.145039,0],"type":"function"},{"children":[{"data":[203,209,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_xFeeder_cycle_temp\' (a.cl:206)\\n - \'_68\' (a.cl:262)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_xFeeder_s0_outermost_loop\' (a.cl:214)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_xFeeder_uX_channel_array\' (a.cl:202)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 8192 bytes, implemented size 8192 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"32 bits","Implemented size":"8192 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"8192 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n8192B requested,\\n8192B implemented.","type":"brief"}],"name":"a.cl:207 (_xFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[38,450,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[38,450,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":205}]],"name":"State","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":205}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[55,78,0,1.5,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":205}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:205","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[191,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":214}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:214","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":213}]],"name":"32-bit Integer Add","type":"resource"}],"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":213}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":202}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":202}]],"name":"33-bit Select","type":"resource"}],"data":[53,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":202}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":218}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":218}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:218","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":220}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":220}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:220","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":221}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":221}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:221","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":224}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":224}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:224","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":231}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":231}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":235}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":235}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:235","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":236}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":236}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:236","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":237}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":237}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":247}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":247}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:247","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":258}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":258}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:258","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":262}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":262}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:262","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2264,2506,4,1.5,16],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":202}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xFeeder","total_kernel_resources":[2264,2506,4,1.5,16],"total_percent":[0.190438,0.13846,0.0671403,0.0341268,0.0347222],"type":"function"},{"children":[{"data":[255,192,2,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:173)\\n - \'_27\' (a.cl:190)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:176)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:179)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:181)","type":"resource"},{"children":[{"count":4,"data":[683,12700,2,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[687,12701,2,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[313,71,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":176}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:176","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":179}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":179}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":179}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":179}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":179}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[82,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":179}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:179","type":"resource"},{"children":[{"count":1,"data":[0,22,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":185}]],"name":"State","type":"resource"}],"data":[0,22,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":185}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:185","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":173}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":173}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":174}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":174}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:174","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":191}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":191}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:191","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":181}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":181}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":181}]],"name":"11-bit Integer Compare","type":"resource"}],"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":181}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:181","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4833,128,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":186}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4833,128,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":186}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:186","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":187}]],"name":"Load","type":"resource"}],"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":187}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:187","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":188}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":188}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:188","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":190}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":190}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl:190","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10809,19068,46,0,11],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl","line":173}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[10809,19068,46,0,11],"total_percent":[1.05955,0.590974,0.510867,0.392458,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[73749,354017,710,65.5,504],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[273749,629167,1177,66,504],"total_percent":[31.3478,15.2086,16.8565,10.0418,1.14583],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_aLoader", "children":[{"type":"bb", "id":3, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":4, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"7"}]}, {"type":"bb", "id":6, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"8"}]}, {"type":"bb", "id":7, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"kernel_aLoader.B6", "children":[{"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":100}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":103}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":107}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":111}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"234", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":125}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"252", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":16, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":93}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"17"}]}, {"type":"inst", "id":17, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"252", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"252", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":19, "name":"kernel_aFeeder", "children":[{"type":"bb", "id":20, "name":"kernel_aFeeder.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":21, "name":"kernel_aFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":22, "name":"kernel_aFeeder.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"24"}]}, {"type":"bb", "id":23, "name":"kernel_aFeeder.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"25"}]}, {"type":"bb", "id":24, "name":"kernel_aFeeder.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":25, "name":"kernel_aFeeder.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":26, "name":"kernel_aFeeder.B6", "children":[{"type":"inst", "id":27, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":150}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":28, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":160}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":30, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":148}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":32, "name":"kernel_xLoader", "children":[{"type":"bb", "id":33, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":34, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":35, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"37"}]}, {"type":"bb", "id":36, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"38"}]}, {"type":"bb", "id":37, "name":"kernel_xLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":38, "name":"kernel_xLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":39, "name":"kernel_xLoader.B6", "children":[{"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":187}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"110", "Latency":"186", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":188}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"297", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":43, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":181}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"44"}]}, {"type":"inst", "id":44, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"297", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"297", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":45, "name":"kernel_xFeeder", "children":[{"type":"bb", "id":46, "name":"kernel_xFeeder.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":47, "name":"kernel_xFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":48, "name":"kernel_xFeeder.B2", "children":[{"type":"inst", "id":49, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":224}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"13", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":231}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_xFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":247}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_xFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":258}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":54, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":214}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"55"}]}, {"type":"inst", "id":55, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":56, "name":"Local Memory", "children":[{"type":"memsys", "id":57, "name":"_xFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":207}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"8192B requested\\n8192B implemented"}], "Requested size":"8192 bytes", "Implemented size":"8192 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":61, "name":"kernel_Out", "children":[{"type":"bb", "id":62, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":63, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":64, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"66"}]}, {"type":"bb", "id":65, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"68"}]}, {"type":"bb", "id":66, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":67, "name":"kernel_Out.B5", "children":[{"type":"inst", "id":69, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":309}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":70, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":312}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":71, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":378}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"147", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":73, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":287}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"74"}]}, {"type":"inst", "id":74, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"147", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"147", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":68, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":75, "name":"kernel_unloader", "children":[{"type":"bb", "id":76, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":77, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"79"}]}, {"type":"bb", "id":78, "name":"kernel_unloader.B2", "children":[{"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":120, "name":"End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8"}]}, {"type":"bb", "id":79, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":80, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":84, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":399}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":85, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":92, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":93, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":94, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":95, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":96, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":97, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":98, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":105, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":106, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":107, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":108, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":109, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":400}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":397}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"82"}]}, {"type":"inst", "id":122, "name":"End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":81, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":117, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":404}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_Out_unloader_channel_array.s", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":406}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":402}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"124"}]}, {"type":"inst", "id":124, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":82, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":125, "name":"Local Memory", "children":[{"type":"memsys", "id":126, "name":"_Out_unloader_channel_array.s", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":391}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"256B requested\\n256B implemented"}], "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"32", "Bank width":"64 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":18, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":72, "name":"_Out_unloader_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":267}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":29, "name":"_aFeeder_uA_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":136}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":15, "name":"_aLoader_aFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":76}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":53, "name":"_xFeeder_uX_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":198}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":42, "name":"_xLoader_xFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":14, "to":15}, {"from":7, "to":4}, {"from":7, "to":5}, {"from":3, "to":5}, {"from":8, "to":6}, {"from":5, "to":6}, {"from":8, "to":7}, {"from":17, "to":8}, {"from":17, "to":16}, {"from":6, "to":16}, {"from":10, "to":17}, {"from":11, "to":17}, {"from":12, "to":17}, {"from":13, "to":17}, {"from":14, "to":17}, {"from":16, "to":10}, {"from":16, "to":11}, {"from":16, "to":12}, {"from":16, "to":13}, {"from":10, "to":14}, {"from":11, "to":14}, {"from":12, "to":14}, {"from":13, "to":14}, {"from":18, "to":10}, {"from":18, "to":13}, {"from":18, "to":11}, {"from":18, "to":12}, {"from":15, "to":27}, {"from":28, "to":29}, {"from":24, "to":21}, {"from":24, "to":22}, {"from":20, "to":22}, {"from":25, "to":23}, {"from":22, "to":23}, {"from":25, "to":24}, {"from":31, "to":25}, {"from":31, "to":30}, {"from":23, "to":30}, {"from":27, "to":31}, {"from":28, "to":31}, {"from":30, "to":27}, {"from":27, "to":28}, {"from":41, "to":42}, {"from":37, "to":34}, {"from":37, "to":35}, {"from":33, "to":35}, {"from":38, "to":36}, {"from":35, "to":36}, {"from":38, "to":37}, {"from":44, "to":38}, {"from":44, "to":43}, {"from":36, "to":43}, {"from":40, "to":44}, {"from":41, "to":44}, {"from":43, "to":40}, {"from":40, "to":41}, {"from":18, "to":40}, {"from":42, "to":49}, {"from":52, "to":53}, {"from":57, "to":51}, {"from":50, "to":57}, {"from":55, "to":47}, {"from":55, "to":54}, {"from":46, "to":54}, {"from":49, "to":55}, {"from":50, "to":55}, {"from":51, "to":55}, {"from":52, "to":55}, {"from":54, "to":49}, {"from":49, "to":50}, {"from":49, "to":51}, {"from":50, "to":52}, {"from":51, "to":52}, {"from":53, "to":69}, {"from":29, "to":70}, {"from":71, "to":72}, {"from":66, "to":63}, {"from":66, "to":64}, {"from":62, "to":64}, {"from":68, "to":65}, {"from":64, "to":65}, {"from":68, "to":66}, {"from":74, "to":73}, {"from":65, "to":73}, {"from":69, "to":74}, {"from":70, "to":74}, {"from":71, "to":74}, {"from":74, "to":68}, {"from":73, "to":69}, {"from":73, "to":70}, {"from":69, "to":71}, {"from":70, "to":71}, {"from":72, "to":84}, {"from":126, "to":117}, {"from":83, "to":126}, {"from":85, "to":126}, {"from":86, "to":126}, {"from":87, "to":126}, {"from":88, "to":126}, {"from":89, "to":126}, {"from":90, "to":126}, {"from":91, "to":126}, {"from":92, "to":126}, {"from":93, "to":126}, {"from":94, "to":126}, {"from":95, "to":126}, {"from":96, "to":126}, {"from":97, "to":126}, {"from":98, "to":126}, {"from":99, "to":126}, {"from":100, "to":126}, {"from":101, "to":126}, {"from":102, "to":126}, {"from":103, "to":126}, {"from":104, "to":126}, {"from":105, "to":126}, {"from":106, "to":126}, {"from":107, "to":126}, {"from":108, "to":126}, {"from":109, "to":126}, {"from":110, "to":126}, {"from":111, "to":126}, {"from":112, "to":126}, {"from":113, "to":126}, {"from":114, "to":126}, {"from":115, "to":126}, {"from":116, "to":126}, {"from":79, "to":77}, {"from":76, "to":77}, {"from":79, "to":119}, {"from":83, "to":120}, {"from":82, "to":79}, {"from":82, "to":121}, {"from":77, "to":121}, {"from":84, "to":122}, {"from":85, "to":122}, {"from":86, "to":122}, {"from":87, "to":122}, {"from":88, "to":122}, {"from":89, "to":122}, {"from":90, "to":122}, {"from":91, "to":122}, {"from":92, "to":122}, {"from":93, "to":122}, {"from":94, "to":122}, {"from":95, "to":122}, {"from":96, "to":122}, {"from":97, "to":122}, {"from":98, "to":122}, {"from":99, "to":122}, {"from":100, "to":122}, {"from":101, "to":122}, {"from":102, "to":122}, {"from":103, "to":122}, {"from":104, "to":122}, {"from":105, "to":122}, {"from":106, "to":122}, {"from":107, "to":122}, {"from":108, "to":122}, {"from":109, "to":122}, {"from":110, "to":122}, {"from":111, "to":122}, {"from":112, "to":122}, {"from":113, "to":122}, {"from":114, "to":122}, {"from":115, "to":122}, {"from":116, "to":122}, {"from":124, "to":123}, {"from":122, "to":123}, {"from":117, "to":124}, {"from":118, "to":124}, {"from":124, "to":82}, {"from":119, "to":83}, {"from":121, "to":84}, {"from":84, "to":85}, {"from":84, "to":86}, {"from":84, "to":87}, {"from":84, "to":88}, {"from":84, "to":89}, {"from":84, "to":90}, {"from":84, "to":91}, {"from":84, "to":92}, {"from":84, "to":93}, {"from":84, "to":94}, {"from":84, "to":95}, {"from":84, "to":96}, {"from":84, "to":97}, {"from":84, "to":98}, {"from":84, "to":99}, {"from":84, "to":100}, {"from":84, "to":101}, {"from":84, "to":102}, {"from":84, "to":103}, {"from":84, "to":104}, {"from":84, "to":105}, {"from":84, "to":106}, {"from":84, "to":107}, {"from":84, "to":108}, {"from":84, "to":109}, {"from":84, "to":110}, {"from":84, "to":111}, {"from":84, "to":112}, {"from":84, "to":113}, {"from":84, "to":114}, {"from":84, "to":115}, {"from":84, "to":116}, {"from":123, "to":117}, {"from":117, "to":118}, {"from":118, "to":18}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":76}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_aLoader.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":88}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":91}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":93}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"100"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"103"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"107"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"111"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"125"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":97}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":119}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_aFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":136}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":143}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aFeeder.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":146}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aFeeder.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":148}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"150"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"160"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":154}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":168}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_xLoader.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":176}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":179}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":181}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"187"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"188"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_xFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":198}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xFeeder.B2", "data":["Yes", "~1", "7"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":214}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"224"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"258"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":267}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck blocks: kernel_Out.B2, kernel_Out.B3, kernel_Out.B5"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":282}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":285}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":287}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"309"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"312"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"378"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":290}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":295}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":316}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":387}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_unloader.B5"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":395}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"406"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":397}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"400"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"404"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":402}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"406"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_aLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":267}]]}, {"name":"kernel_aFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_aLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":136}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_aLoader.B6."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":76}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_aLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":387}]]}, {"name":"kernel_xFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_aLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":198}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_aLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":168}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[12027, 24572, 205, 64, 192], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":267}]]}, {"name":"kernel_aFeeder", "data":[2155, 2025, 0, 0, 10], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":136}]]}, {"name":"kernel_aLoader", "data":[25564, 260169, 278, 0, 126], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":76}]]}, {"name":"kernel_unloader", "data":[3917, 7792, 17, 0, 149], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":387}]]}, {"name":"kernel_xFeeder", "data":[2264, 2506, 4, 1.5, 16], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":198}]]}, {"name":"kernel_xLoader", "data":[10809, 19068, 46, 0, 11], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":168}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[56736, 316132, 550, 65, 504]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[16956, 19160, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 18654, 158, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[273749, 629167, 1177, 65, 504], "data_percent":[14.6685, 16.8565, 10.0418, 1.14583]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":100}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":103}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":107}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":111}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":187}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.2.0 Build 57"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_s10_dc -no-interleaving=DDR -g a.cl -o a.aocx"],"name":"Command"},{"data":["Sat Dec 16 11:04:27 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"88"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"91"}]}]}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":252, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"93"}]}]}}, "kernel_aFeeder.B0":{"name":"kernel_aFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B1":{"name":"kernel_aFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B2":{"name":"kernel_aFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"143"}]}]}}, "kernel_aFeeder.B3":{"name":"kernel_aFeeder.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"146"}]}]}}, "kernel_aFeeder.B4":{"name":"kernel_aFeeder.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aFeeder.B5":{"name":"kernel_aFeeder.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aFeeder.B6":{"name":"kernel_aFeeder.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"148"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"176"}]}]}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"179"}]}]}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B5":{"name":"kernel_xLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_xLoader.B6":{"name":"kernel_xLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":297, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"181"}]}]}}, "kernel_xFeeder.B0":{"name":"kernel_xFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B1":{"name":"kernel_xFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B2":{"name":"kernel_xFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"214"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"282"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"285"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":147, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"287"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"395"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"397"}]}]}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":"402"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}}, "functions":{"kernel_aLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":76}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B3", "kernel_aLoader.B4"], "kernel_aLoader.B3":["kernel_aLoader.B3", "kernel_aLoader.B6", "kernel_aLoader.B5"], "kernel_aLoader.B6":["kernel_aLoader.B6"]}}, "kernel_aFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":136}], "loop_hierachy":{"kernel_aFeeder__no_loop":["kernel_aFeeder.B0", "kernel_aFeeder.B1"], "kernel_aFeeder.B2":["kernel_aFeeder.B2", "kernel_aFeeder.B3", "kernel_aFeeder.B4"], "kernel_aFeeder.B3":["kernel_aFeeder.B3", "kernel_aFeeder.B6", "kernel_aFeeder.B5"], "kernel_aFeeder.B6":["kernel_aFeeder.B6"]}}, "kernel_xLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":168}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B1"], "kernel_xLoader.B2":["kernel_xLoader.B2", "kernel_xLoader.B3", "kernel_xLoader.B4"], "kernel_xLoader.B3":["kernel_xLoader.B3", "kernel_xLoader.B6", "kernel_xLoader.B5"], "kernel_xLoader.B6":["kernel_xLoader.B6"]}}, "kernel_xFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":198}], "loop_hierachy":{"kernel_xFeeder__no_loop":["kernel_xFeeder.B0", "kernel_xFeeder.B1"], "kernel_xFeeder.B2":["kernel_xFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":267}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5"]}}, "kernel_unloader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "line":387}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}}}';
var fileJSON=[{"path":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/t2sp-s10/t2s/tests/performance/gemv/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct { float s[64]; } _cga;\012typedef struct { float s; } _cga__1;\012channel _cga _aLoader_aFeeder_channel __attribute__((depth(256))) ;\012channel _cga _aFeeder_uA_channel __attribute__((depth(256))) ;\012channel float _xLoader_xFeeder_channel __attribute__((depth(256))) ;\012channel _cga__1 _xFeeder_uX_channel __attribute__((depth(256))) ;\012channel _cga _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_uA_serializer_c0_mem_channel __global\012#define __address_space__A_uA_serializer_c1_mem_channel __global\012#define __address_space__A_uA_serializer_c2_mem_channel __global\012#define __address_space__A_uA_serializer_c3_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_uA_serializer_c0_mem_channel const float *restrict _A_uA_serializer_c0_mem_channel,\012 __address_space__A_uA_serializer_c1_mem_channel const float *restrict _A_uA_serializer_c1_mem_channel,\012 __address_space__A_uA_serializer_c2_mem_channel const float *restrict _A_uA_serializer_c2_mem_channel,\012 __address_space__A_uA_serializer_c3_mem_channel const float *restrict _A_uA_serializer_c3_mem_channel)\012{\012 _cga _aLoader_aFeeder_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_0 >> 12;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _0; _aLoader_s0_i++)\012 {\012  int _1 = _A_extent_1 >> 10;\012  for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _1; _aLoader_s0_k++)\012  {\012   for (int _aLoader_s0_kk_iii = 0; _aLoader_s0_kk_iii < 0 + 65536; _aLoader_s0_kk_iii++)\012   {\012    float _aLoader_temp[64];\012    #pragma unroll\012    for (int _aLoader_s0_vi_t = 0; _aLoader_s0_vi_t < 0 + 16; _aLoader_s0_vi_t++)\012    {\012     int _2 = _addr_temp;\012     float _3 = _A_uA_serializer_c0_mem_channel[_2];\012     _aLoader_temp[_aLoader_s0_vi_t] = _3;\012     int _4 = _addr_temp;\012     float _5 = _A_uA_serializer_c1_mem_channel[_4];\012     int _6 = _aLoader_s0_vi_t + 16;\012     _aLoader_temp[_6] = _5;\012     int _7 = _addr_temp;\012     float _8 = _A_uA_serializer_c2_mem_channel[_7];\012     int _9 = _aLoader_s0_vi_t + 32;\012     _aLoader_temp[_9] = _8;\012     int _10 = _addr_temp;\012     float _11 = _A_uA_serializer_c3_mem_channel[_10];\012     int _12 = _aLoader_s0_vi_t + 48;\012     _aLoader_temp[_12] = _11;\012     int _13 = _addr_temp;\012     int _14 = _13 + 1;\012     _addr_temp = _14;\012    } // for _aLoader_s0_vi_t\012    #pragma unroll\012    for (int _aLoader_s0_vi = 0; _aLoader_s0_vi < 0 + 64; _aLoader_s0_vi++)\012    {\012     float _15 = _aLoader_temp[_aLoader_s0_vi];\012     _aLoader_aFeeder_channel_array.s[_aLoader_s0_vi] = _15;\012     (void)_aLoader_s0_vi;\012    } // for _aLoader_s0_vi\012    write_channel_intel(_aLoader_aFeeder_channel, _aLoader_aFeeder_channel_array);\012    (void)_aLoader_aFeeder_channel_array;\012   } // for _aLoader_s0_kk_iii\012  } // for _aLoader_s0_k\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_uA_serializer_c0_mem_channel\012#undef __address_space__A_uA_serializer_c1_mem_channel\012#undef __address_space__A_uA_serializer_c2_mem_channel\012#undef __address_space__A_uA_serializer_c3_mem_channel\012// Address spaces for kernel_aFeeder\012__kernel void kernel_aFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _cga _aLoader_aFeeder_channel_array;\012 _cga _aFeeder_uA_channel_array;\012 int _16 = _A_extent_0 >> 12;\012 for (int _aFeeder_s0_i = 0; _aFeeder_s0_i < 0 + _16; _aFeeder_s0_i++)\012 {\012  int _17 = _A_extent_1 >> 10;\012  for (int _aFeeder_s0_k = 0; _aFeeder_s0_k < 0 + _17; _aFeeder_s0_k++)\012  {\012   for (int _aFeeder_s0_kk_iii = 0; _aFeeder_s0_kk_iii < 0 + 65536; _aFeeder_s0_kk_iii++)\012   {\012    _cga __18 = read_channel_intel(_aLoader_aFeeder_channel);\012    _aLoader_aFeeder_channel_array = __18;\012    (void)__18;\012    #pragma unroll\012    for (int _aFeeder_s0_vi = 0; _aFeeder_s0_vi < 0 + 64; _aFeeder_s0_vi++)\012    {\012     float __19 = _aLoader_aFeeder_channel_array.s[_aFeeder_s0_vi];\012     _aFeeder_uA_channel_array.s[_aFeeder_s0_vi] = __19;\012     (void)_aFeeder_s0_vi;\012    } // for _aFeeder_s0_vi\012    write_channel_intel(_aFeeder_uA_channel, _aFeeder_uA_channel_array);\012    (void)_aFeeder_uA_channel_array;\012   } // for _aFeeder_s0_kk_iii\012  } // for _aFeeder_s0_k\012 } // for _aFeeder_s0_i\012} // kernel kernel_aFeeder\012// Address spaces for kernel_xLoader\012#define __address_space__X_uA_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_uA_serializer_mem_channel const float *restrict _X_uA_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _20 = _A_extent_0 >> 12;\012 for (int _xLoader_s0_i = 0; _xLoader_s0_i < 0 + _20; _xLoader_s0_i++)\012 {\012  int _21 = _A_extent_1 >> 10;\012  for (int _xLoader_s0_k = 0; _xLoader_s0_k < 0 + _21; _xLoader_s0_k++)\012  {\012   for (int _xLoader_s0_kk = 0; _xLoader_s0_kk < 0 + 1024; _xLoader_s0_kk++)\012   {\012    int _22 = _addr_temp;\012    int _23 = _A_extent_1 >> 10;\012    int _24 = _23 * 1024;\012    int _25 = _22 % _24;\012    float _26 = _X_uA_serializer_mem_channel[_25];\012    write_channel_intel(_xLoader_xFeeder_channel, _26);\012    (void)_26;\012    int _27 = _22 + 1;\012    _addr_temp = _27;\012   } // for _xLoader_s0_kk\012  } // for _xLoader_s0_k\012 } // for _xLoader_s0_i\012} // kernel kernel_xLoader\012#undef __address_space__X_uA_serializer_mem_channel\012// Address spaces for kernel_xFeeder\012__kernel void kernel_xFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _cga__1 _xFeeder_uX_channel_array;\012 int _28 = _A_extent_0 >> 12;\012 int _29 = _A_extent_1 >> 10;\012 int _30 = _28 * _29;\012 int _xFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(1), singlepump)) _xFeeder_DB_0_ibuffer[2][1024];\012 _xFeeder_cycle_temp = 64512;\012 int _31 = _A_extent_0 >> 12;\012 int _32 = _A_extent_1 >> 10;\012 int _33 = _31 * _32;\012 int _34 = _33 * 65536;\012 int _35 = _34 + 65536;\012 for (int _xFeeder_s0_outermost_loop = 0; _xFeeder_s0_outermost_loop < 0 + _35; _xFeeder_s0_outermost_loop++)\012 {\012  int _36 = _xFeeder_cycle_temp;\012  int _37 = _36 & 65535;\012  bool _38 = 64512 <= _37;\012  int _39 = _36 >> 16;\012  bool _40 = _39 < _30;\012  bool _41 = _38 && _40;\012  if (_41)\012  {\012   float __42 = read_channel_intel(_xLoader_xFeeder_channel);\012   int _43 = _xFeeder_cycle_temp;\012   int _44 = _43 >> 16;\012   int _45 = _44 & 1;\012   bool _46 = (bool)(_45);\012   int _47 = _43 & 65535;\012   int _48 = _47 & 1023;\012   _xFeeder_DB_0_ibuffer[_46][_48] = __42;\012  } // if _41\012  int _49 = _xFeeder_cycle_temp;\012  int _50 = _49 >> 16;\012  bool _51 = _50 <= _30;\012  bool _52 = 65535 < _49;\012  bool _53 = _51 && _52;\012  if (_53)\012  {\012   int _54 = _xFeeder_cycle_temp;\012   int _55 = _54 >> 16;\012   int _56 = _55 & 1;\012   bool _57 = (bool)(_56);\012   bool _58 = !(_57);\012   int _59 = _54 >> 6;\012   int _60 = _59 & 1023;\012   float _61 = _xFeeder_DB_0_ibuffer[_58][_60];\012   _xFeeder_uX_channel_array.s = _61;\012   (void)_61;\012  } // if _53\012  int _62 = _xFeeder_cycle_temp;\012  int _63 = _62 >> 16;\012  bool _64 = _63 <= _30;\012  bool _65 = 65535 < _62;\012  bool _66 = _64 && _65;\012  if (_66)\012  {\012   write_channel_intel(_xFeeder_uX_channel, _xFeeder_uX_channel_array);\012   (void)_xFeeder_uX_channel_array;\012  } // if _66\012  int _67 = _xFeeder_cycle_temp;\012  int _68 = _67 + 1;\012  _xFeeder_cycle_temp = _68;\012 } // for _xFeeder_s0_outermost_loop\012} // kernel kernel_xFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 // produce uZ\012 float _uZ_shreg[64][64];\012 // produce uX\012 float _uX_shreg;\012 float _uZ_temp[64];\012 // produce uA\012 float _uA_shreg[64];\012 _cga _Out_unloader_channel_array;\012 _cga__1 _xFeeder_uX_channel_array;\012 _cga _aFeeder_uA_channel_array;\012 int _69 = _A_extent_0 >> 12;\012 for (int _uA_s0_i = 0; _uA_s0_i < 0 + _69; _uA_s0_i++)\012 {\012  int _70 = _A_extent_1 >> 10;\012  for (int _uA_s0_k = 0; _uA_s0_k < 0 + _70; _uA_s0_k++)\012  {\012   for (int _uA_s0_kk_iii = 0; _uA_s0_kk_iii < 0 + 65536; _uA_s0_kk_iii++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_vi = 0; _dummy_s0_vi < 0 + 64; _dummy_s0_vi++)\012    {\012     float _72 = _uZ_shreg[63][_dummy_s0_vi];\012     _uZ_temp[_dummy_s0_vi] = _72;\012     #pragma unroll\012     for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 63; _dummy__1_s0_l0++)\012     {\012      int _73 = 63 - _dummy__1_s0_l0;\012      int _74 = 62 - _dummy__1_s0_l0;\012      float _76 = _uZ_shreg[_74][_dummy_s0_vi];\012      _uZ_shreg[_73][_dummy_s0_vi] = _76;\012      (void)_76;\012     } // for _dummy__1_s0_l0\012     float _77 = _uZ_temp[_dummy_s0_vi];\012     _uZ_shreg[0][_dummy_s0_vi] = _77;\012     (void)_77;\012    } // for _dummy_s0_vi\012    bool _Out_unloader_channel_cond_temp;\012    _Out_unloader_channel_cond_temp = 0;\012    _cga__1 __78 = read_channel_intel(_xFeeder_uX_channel);\012    _xFeeder_uX_channel_array = __78;\012    (void)__78;\012    _cga __79 = read_channel_intel(_aFeeder_uA_channel);\012    _aFeeder_uA_channel_array = __79;\012    (void)__79;\012    #pragma unroll\012    for (int _uA_s0_vi = 0; _uA_s0_vi < 0 + 64; _uA_s0_vi++)\012    {\012     float __80 = _aFeeder_uA_channel_array.s[_uA_s0_vi];\012     _uA_shreg[_uA_s0_vi] = __80;\012     (void)__80;\012     float _81;\012     bool _82 = _uA_s0_vi == 0;\012     if (_82)\012     {\012      _81 = _xFeeder_uX_channel_array.s;\012     } // if _82\012     else\012     {\012      float _84 = _uX_shreg;\012      _81 = _84;\012     } // if _82 else\012     float _85 = _81;\012     _uX_shreg = _85;\012     (void)_85;\012     float _87 = _uX_shreg;\012     float _88 = __fpga_reg(__fpga_reg(_87));\012     _uX_shreg = _88;\012     (void)_88;\012     float _89;\012     int _90 = _uA_s0_kk_iii >> 6;\012     bool _91 = _90 == 0;\012     bool _92 = _uA_s0_k == 0;\012     bool _93 = _91 && _92;\012     if (_93)\012     {\012      float _94 = float_from_bits(0 /* 0 */);\012      _89 = _94;\012     } // if _93\012     else\012     {\012      float _96 = _uZ_shreg[0][_uA_s0_vi];\012      _89 = _96;\012     } // if _93 else\012     float _97 = _89;\012     float _99 = _uA_shreg[_uA_s0_vi];\012     float _101 = _uX_shreg;\012     float _102 = _99 * _101;\012     float _103 = _97 + _102;\012     _uZ_shreg[0][_uA_s0_vi] = _103;\012     (void)_103;\012     int _104 = _uA_s0_kk_iii >> 6;\012     bool _105 = _104 == 1023;\012     int _106 = _A_extent_1 >> 10;\012     int _107 = _106 + -1;\012     bool _108 = _uA_s0_k == _107;\012     bool _109 = _105 && _108;\012     if (_109)\012     {\012      float _111 = _uZ_shreg[0][_uA_s0_vi];\012      _Out_unloader_channel_array.s[_uA_s0_vi] = _111;\012      (void)_uA_s0_vi;\012      _Out_unloader_channel_cond_temp = 1;\012     } // if _109\012    } // for _uA_s0_vi\012    bool _112 = _Out_unloader_channel_cond_temp;\012    if (_112)\012    {\012     write_channel_intel(_Out_unloader_channel, _Out_unloader_channel_array);\012     (void)_Out_unloader_channel_array;\012    } // if _112\012   } // for _uA_s0_kk_iii\012  } // for _uA_s0_k\012 } // for _uA_s0_i\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _cga _Out_unloader_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _113 = _A_extent_0 >> 12;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _113; _unloader_s0_i++)\012 {\012  for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 64; _unloader_s0_iii++)\012  {\012   _cga __114 = read_channel_intel(_Out_unloader_channel);\012   _Out_unloader_channel_array = __114;\012   (void)__114;\012   for (int _unloader_s0_vi = 0; _unloader_s0_vi < 0 + 64; _unloader_s0_vi++)\012   {\012    float __115 = _Out_unloader_channel_array.s[_unloader_s0_vi];\012    int _116 = _addr_temp;\012    _unloader_mem_channel[_116] = __115;\012    int _117 = _addr_temp;\012    int _118 = _117 + 1;\012    _addr_temp = _118;\012   } // for _unloader_s0_vi\012  } // for _unloader_s0_iii\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
