// Seed: 1362162018
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  input id_12;
  inout id_11;
  output id_10;
  output id_9;
  output id_8;
  inout id_7;
  output id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_13 = 1 == 1;
  assign id_10[""] = id_11;
  type_16 id_14 (
      .id_0(id_10),
      .id_1(1),
      .id_2(1),
      .id_3(id_1),
      .id_4(0),
      .id_5(id_7),
      .id_6(id_13),
      .id_7(1),
      .id_8(id_3)
  );
endmodule
