module gates_tb;

reg a,b;
wire y1,y2,y3,y4,y5,y6 ;
integer i;

always @(a,b)
begin
for (i=0 ; i < 25 ; i=i+!)
begin
a= i;
b= i+1;
end

end

endmodule 