/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsAasPcs50Units.h
*
* @brief AAS PCS50 port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsAasPcs50Units_H
#define __mvHwsAasPcs50Units_H

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
  /*0*/  AAS_PCS50_CONTROL1_SPEED_SELECTION_E,
  /*1*/  AAS_PCS50_CONTROL1_SPEED_ALWAYS1_E,
  /*2*/  AAS_PCS50_CONTROL1_LOW_POWER_E,
  /*3*/  AAS_PCS50_CONTROL1_SPEED_SELECT_ALWAYS1_E,
  /*4*/  AAS_PCS50_CONTROL1_LOOPBACK_E,
  /*5*/  AAS_PCS50_CONTROL1_RESET_E,
  /*6*/  AAS_PCS50_STATUS1_LOW_POWER_ABILITY_E,
  /*7*/  AAS_PCS50_STATUS1_PCS_RECEIVE_LINK_E,
  /*8*/  AAS_PCS50_STATUS1_FAULT_E,
  /*9*/  AAS_PCS50_STATUS1_RX_LPI_ACTIVE_E,
  /*10*/  AAS_PCS50_STATUS1_TX_LPI_ACTIVE_E,
  /*11*/  AAS_PCS50_STATUS1_RX_LPI_E,
  /*12*/  AAS_PCS50_STATUS1_TX_LPI_E,
  /*13*/  AAS_PCS50_DEVICE_ID0_IDENTIFIER0_E,
  /*14*/  AAS_PCS50_DEVICE_ID1_IDENTIFIER1_E,
  /*15*/  AAS_PCS50_SPEED_ABILITY_C10GETH_E,
  /*16*/  AAS_PCS50_SPEED_ABILITY_C10PASS_TS_E,
  /*17*/  AAS_PCS50_SPEED_ABILITY_C40G_E,
  /*18*/  AAS_PCS50_SPEED_ABILITY_C100G_E,
  /*19*/  AAS_PCS50_SPEED_ABILITY_C25G_E,
  /*20*/  AAS_PCS50_SPEED_ABILITY_C50G_E,
  /*21*/  AAS_PCS50_DEVICES_IN_PKG1_CLAUSE22_E,
  /*22*/  AAS_PCS50_DEVICES_IN_PKG1_PMD_PMA_E,
  /*23*/  AAS_PCS50_DEVICES_IN_PKG1_WIS_PRES_E,
  /*24*/  AAS_PCS50_DEVICES_IN_PKG1_PCS_PRES_E,
  /*25*/  AAS_PCS50_DEVICES_IN_PKG1_PHY_XS_E,
  /*26*/  AAS_PCS50_DEVICES_IN_PKG1_DTE_XS_E,
  /*27*/  AAS_PCS50_DEVICES_IN_PKG1_TC_PRES_E,
  /*28*/  AAS_PCS50_DEVICES_IN_PKG2_CLAUSE22_E,
  /*29*/  AAS_PCS50_DEVICES_IN_PKG2_DEVICE1_E,
  /*30*/  AAS_PCS50_DEVICES_IN_PKG2_DEVICE2_E,
  /*31*/  AAS_PCS50_CONTROL2_PCS_TYPE_E,
  /*32*/  AAS_PCS50_STATUS2_C10GBASE_R_E,
  /*33*/  AAS_PCS50_STATUS2_C10GBASE_X_E,
  /*34*/  AAS_PCS50_STATUS2_C10GBASE_W_E,
  /*35*/  AAS_PCS50_STATUS2_C10GBASE_T_E,
  /*36*/  AAS_PCS50_STATUS2_C40GBASE_R_E,
  /*37*/  AAS_PCS50_STATUS2_C100GBASE_R_E,
  /*38*/  AAS_PCS50_STATUS2_C25GBASE_R_E,
  /*39*/  AAS_PCS50_STATUS2_C50GBASE_R_E,
  /*40*/  AAS_PCS50_STATUS2_RECEIVE_FAULT_E,
  /*41*/  AAS_PCS50_STATUS2_TRANSMIT_FAULT_E,
  /*42*/  AAS_PCS50_STATUS2_DEVICE_PRESENT_E,
  /*43*/  AAS_PCS50_PKG_ID0_IDENTIFIER_E,
  /*44*/  AAS_PCS50_PKG_ID1_IDENTIFIER_E,
  /*45*/  AAS_PCS50_BASER_STATUS1_BLOCK_LOCK_E,
  /*46*/  AAS_PCS50_BASER_STATUS1_HIGH_BER_E,
  /*47*/  AAS_PCS50_BASER_STATUS1_RECEIVE_LINK_E,
  /*48*/  AAS_PCS50_BASER_STATUS2_ERRORED_CNT_E,
  /*49*/  AAS_PCS50_BASER_STATUS2_BER_COUNTER_E,
  /*50*/  AAS_PCS50_BASER_STATUS2_HIGH_BER_E,
  /*51*/  AAS_PCS50_BASER_STATUS2_BLOCK_LOCK_E,
  /*52*/  AAS_PCS50_SEED_A0_SEED_E,
  /*53*/  AAS_PCS50_SEED_A1_SEED_E,
  /*54*/  AAS_PCS50_SEED_A2_SEED_E,
  /*55*/  AAS_PCS50_SEED_A3_SEED_E,
  /*56*/  AAS_PCS50_SEED_B0_SEED_E,
  /*57*/  AAS_PCS50_SEED_B1_SEED_E,
  /*58*/  AAS_PCS50_SEED_B2_SEED_E,
  /*59*/  AAS_PCS50_SEED_B3_SEED_E,
  /*60*/  AAS_PCS50_BASER_TEST_CONTROL_DATA_PATTERN_SEL_E,
  /*61*/  AAS_PCS50_BASER_TEST_CONTROL_SELECT_SQUARE_E,
  /*62*/  AAS_PCS50_BASER_TEST_CONTROL_RX_TESTPATTERN_E,
  /*63*/  AAS_PCS50_BASER_TEST_CONTROL_TX_TESTPATTERN_E,
  /*64*/  AAS_PCS50_BASER_TEST_CONTROL_SELECT_RANDOM_E,
  /*65*/  AAS_PCS50_BASER_TEST_ERR_CNT_COUNTER_E,
  /*66*/  AAS_PCS50_BER_HIGH_ORDER_CNT_BER_COUNTER_E,
  /*67*/  AAS_PCS50_ERR_BLK_HIGH_ORDER_CNT_ERRORED_BLOCKS_COUNTER_E,
  /*68*/  AAS_PCS50_ERR_BLK_HIGH_ORDER_CNT_HIGH_ORDER_PRESENT_E,
  /*69*/  AAS_PCS50_MULTILANE_ALIGN_STAT1_LANE0_BLOCK_LOCK_E,
  /*70*/  AAS_PCS50_MULTILANE_ALIGN_STAT1_LANE1_BLOCK_LOCK_E,
  /*71*/  AAS_PCS50_MULTILANE_ALIGN_STAT1_LANE2_BLOCK_LOCK_E,
  /*72*/  AAS_PCS50_MULTILANE_ALIGN_STAT1_LANE3_BLOCK_LOCK_E,
  /*73*/  AAS_PCS50_MULTILANE_ALIGN_STAT1_LANE_ALIGN_STATUS_E,
  /*74*/  AAS_PCS50_MULTILANE_ALIGN_STAT3_LANE0_MARKER_LOCK_E,
  /*75*/  AAS_PCS50_MULTILANE_ALIGN_STAT3_LANE1_MARKER_LOCK_E,
  /*76*/  AAS_PCS50_MULTILANE_ALIGN_STAT3_LANE2_MARKER_LOCK_E,
  /*77*/  AAS_PCS50_MULTILANE_ALIGN_STAT3_LANE3_MARKER_LOCK_E,
  /*78*/  AAS_PCS50_BIP_ERR_CNT_LANE0_BIP_ERROR_COUNTER_E,
  /*79*/  AAS_PCS50_BIP_ERR_CNT_LANE1_BIP_ERROR_COUNTER_E,
  /*80*/  AAS_PCS50_BIP_ERR_CNT_LANE2_BIP_ERROR_COUNTER_E,
  /*81*/  AAS_PCS50_BIP_ERR_CNT_LANE3_BIP_ERROR_COUNTER_E,
  /*82*/  AAS_PCS50_LANE0_MAPPING_LANE_MAPPING_E,
  /*83*/  AAS_PCS50_LANE1_MAPPING_LANE_MAPPING_E,
  /*84*/  AAS_PCS50_LANE2_MAPPING_LANE_MAPPING_E,
  /*85*/  AAS_PCS50_LANE3_MAPPING_LANE_MAPPING_E,
  /*86*/  AAS_PCS50_VENDOR_SCRATCH_SCRATCH_E,
  /*87*/  AAS_PCS50_VENDOR_CORE_REV_REVISION_E,
  /*88*/  AAS_PCS50_VENDOR_VL_INTVL_MARKER_COUNTER_E,
  /*89*/  AAS_PCS50_VENDOR_TXLANE_THRESH_THRESHOLD0_E,
  /*90*/  AAS_PCS50_VENDOR_TXLANE_THRESH_THRESHOLD1_E,
  /*91*/  AAS_PCS50_VENDOR_TXLANE_THRESH_THRESHOLD2_E,
  /*92*/  AAS_PCS50_VENDOR_TXLANE_THRESH_THRESHOLD3_E,
  /*93*/  AAS_PCS50_VENDOR_GENERAL_PURPOSE_GP_DATA_E,
  /*94*/  AAS_PCS50_VENDOR_MIRROR_VL0_0_MIRROR_M0_E,
  /*95*/  AAS_PCS50_VENDOR_MIRROR_VL0_0_MIRROR_M1_E,
  /*96*/  AAS_PCS50_VENDOR_MIRROR_VL0_1_MIRROR_M2_E,
  /*97*/  AAS_PCS50_VENDOR_MIRROR_VL1_0_MIRROR_M0_E,
  /*98*/  AAS_PCS50_VENDOR_MIRROR_VL1_0_MIRROR_M1_E,
  /*99*/  AAS_PCS50_VENDOR_MIRROR_VL1_1_MIRROR_M2_E,
  /*100*/  AAS_PCS50_VENDOR_MIRROR_VL2_0_MIRROR_M0_E,
  /*101*/  AAS_PCS50_VENDOR_MIRROR_VL2_0_MIRROR_M1_E,
  /*102*/  AAS_PCS50_VENDOR_MIRROR_VL2_1_MIRROR_M2_E,
  /*103*/  AAS_PCS50_VENDOR_MIRROR_VL3_0_MIRROR_M0_E,
  /*104*/  AAS_PCS50_VENDOR_MIRROR_VL3_0_MIRROR_M1_E,
  /*105*/  AAS_PCS50_VENDOR_MIRROR_VL3_1_MIRROR_M2_E,
  /*106*/  AAS_PCS50_VENDOR_PCS_MODE_ENA_CLAUSE49_E,
  /*107*/  AAS_PCS50_VENDOR_PCS_MODE_DISABLE_MLD_E,
  /*108*/  AAS_PCS50_VENDOR_PCS_MODE_HI_BER25_E,
  /*109*/  AAS_PCS50_VENDOR_PCS_MODE_HI_BER5_E,
  /*110*/  AAS_PCS50_VENDOR_PCS_MODE_ST_ENA_CLAUSE49_E,
  /*111*/  AAS_PCS50_VENDOR_PCS_MODE_ST_DISABLE_MLD_E,
  /*112*/  AAS_PCS50_VENDOR_PCS_MODE_ST_HI_BER25_E,
  /*113*/  AAS_PCS50_VENDOR_PCS_MODE_ST_HI_BER5_E,
  /*114*/  AAS_PCS50_VL0_0_VL0_0_E,
  /*115*/  AAS_PCS50_VL0_1_VL0_1_E,
  /*116*/  AAS_PCS50_VL1_0_VL1_0_E,
  /*117*/  AAS_PCS50_VL1_1_VL1_1_E,
  /*118*/  AAS_PCS50_VL2_0_VL2_0_E,
  /*119*/  AAS_PCS50_VL2_1_VL2_1_E,
  /*120*/  AAS_PCS50_VL3_0_VL3_0_E,
  /*121*/  AAS_PCS50_VL3_1_VL3_1_E,
           AAS_PCS50_REGISTER_LAST_E /* should be last */
} MV_HWS_AAS_PCS50_UNIT_FIELDS_ENT;

#ifdef __cplusplus
}
#endif

#endif /* __mvHwsAasPcs50Units_H */

