hdlc_rx_ram.v,verilog,xil_defaultlib,../../../../hdlc_rx_ram/sim/hdlc_rx_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
