C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/tb/main_tb.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/main.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/alu.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/fetch.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/control_decode.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/writeBack.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/counter.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/data_mem_intf.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/RAM.v
C:/git/Verilog/five_stage_pipeline_dev/verilog_zaid/main/src/registerfile.v
