<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p768" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_768{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_768{left:629px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_768{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_768{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_768{left:96px;bottom:1038px;}
#t6_768{left:124px;bottom:1038px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t7_768{left:302px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_768{left:124px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_768{left:96px;bottom:989px;}
#ta_768{left:124px;bottom:989px;letter-spacing:0.06px;word-spacing:-0.38px;}
#tb_768{left:283px;bottom:989px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tc_768{left:124px;bottom:968px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_768{left:124px;bottom:941px;}
#te_768{left:151px;bottom:941px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_768{left:124px;bottom:913px;}
#tg_768{left:151px;bottom:913px;letter-spacing:0.14px;word-spacing:-0.76px;}
#th_768{left:124px;bottom:886px;}
#ti_768{left:151px;bottom:886px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tj_768{left:124px;bottom:858px;}
#tk_768{left:151px;bottom:858px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tl_768{left:96px;bottom:831px;}
#tm_768{left:124px;bottom:831px;letter-spacing:0.15px;word-spacing:-0.46px;}
#tn_768{left:233px;bottom:831px;letter-spacing:0.13px;word-spacing:-0.51px;}
#to_768{left:124px;bottom:809px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tp_768{left:124px;bottom:788px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tq_768{left:124px;bottom:766px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tr_768{left:124px;bottom:745px;letter-spacing:0.12px;word-spacing:-0.92px;}
#ts_768{left:124px;bottom:724px;letter-spacing:0.04px;word-spacing:-0.37px;}
#tt_768{left:96px;bottom:696px;}
#tu_768{left:124px;bottom:696px;letter-spacing:0.11px;word-spacing:-0.41px;}
#tv_768{left:301px;bottom:696px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tw_768{left:124px;bottom:675px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tx_768{left:124px;bottom:653px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ty_768{left:124px;bottom:626px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_768{left:124px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_768{left:124px;bottom:583px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_768{left:124px;bottom:555px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t12_768{left:274px;bottom:555px;}
#t13_768{left:288px;bottom:555px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t14_768{left:400px;bottom:555px;}
#t15_768{left:413px;bottom:555px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t16_768{left:124px;bottom:528px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t17_768{left:124px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t18_768{left:124px;bottom:485px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t19_768{left:96px;bottom:458px;}
#t1a_768{left:124px;bottom:458px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1b_768{left:503px;bottom:458px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t1c_768{left:124px;bottom:436px;letter-spacing:0.09px;word-spacing:-0.44px;}
#t1d_768{left:124px;bottom:415px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1e_768{left:96px;bottom:380px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1f_768{left:778px;bottom:380px;letter-spacing:0.14px;}
#t1g_768{left:96px;bottom:358px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1h_768{left:391px;bottom:358px;letter-spacing:0.09px;}
#t1i_768{left:410px;bottom:358px;letter-spacing:0.09px;word-spacing:-0.39px;}
#t1j_768{left:732px;bottom:358px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1k_768{left:96px;bottom:337px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1l_768{left:96px;bottom:297px;letter-spacing:0.11px;}
#t1m_768{left:147px;bottom:297px;letter-spacing:0.16px;word-spacing:-0.2px;}
#t1n_768{left:96px;bottom:262px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t1o_768{left:96px;bottom:241px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1p_768{left:96px;bottom:206px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t1q_768{left:96px;bottom:184px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1r_768{left:96px;bottom:149px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t1s_768{left:96px;bottom:128px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t1t_768{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_768{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_768{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_768{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_768{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_768{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_768{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_768{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts768" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg768Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg768" style="-webkit-user-select: none;"><object width="935" height="1210" data="768/768.svg" type="image/svg+xml" id="pdf768" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_768" class="t s1_768">313 </span><span id="t2_768" class="t s2_768">Machine Check Architecture </span>
<span id="t3_768" class="t s1_768">AMD64 Technology </span><span id="t4_768" class="t s1_768">24593—Rev. 3.41—June 2023 </span>
<span id="t5_768" class="t s3_768">• </span><span id="t6_768" class="t s4_768">Counter Enable (CNTE)</span><span id="t7_768" class="t s5_768">—Bit 51. When set to 1, counting of implementation-dependent errors is </span>
<span id="t8_768" class="t s5_768">enabled; otherwise, counting is disabled. </span>
<span id="t9_768" class="t s3_768">• </span><span id="ta_768" class="t s4_768">Interrupt Type (INTT)</span><span id="tb_768" class="t s5_768">—Bits 50:49. The value of this field specifies the type of interrupt signaled </span>
<span id="tc_768" class="t s5_768">when the value of the overflow bit changes from 0 to 1. </span>
<span id="td_768" class="t s5_768">- </span><span id="te_768" class="t s5_768">00b = No interrupt </span>
<span id="tf_768" class="t s5_768">- </span><span id="tg_768" class="t s5_768">01b = APIC-based interrupt </span>
<span id="th_768" class="t s5_768">- </span><span id="ti_768" class="t s5_768">10b = Reserved </span>
<span id="tj_768" class="t s5_768">- </span><span id="tk_768" class="t s5_768">11b = Reserved </span>
<span id="tl_768" class="t s3_768">• </span><span id="tm_768" class="t s4_768">Overflow (OF)</span><span id="tn_768" class="t s5_768">—Bit 48. The value of this field is maintained through a warm reset. This bit is set </span>
<span id="to_768" class="t s5_768">by hardware when the error counter increments to its maximum implementation-supported value </span>
<span id="tp_768" class="t s5_768">(from FFFEh to FFFFh for the maximum implementation-supported value). This is defined as the </span>
<span id="tq_768" class="t s5_768">threshold level. When the overflow bit is set, the interrupt selected by the interrupt type field is </span>
<span id="tr_768" class="t s5_768">generated. Software must reset this bit to zero in the interrupt handler routine when they update the </span>
<span id="ts_768" class="t s5_768">error counter. </span>
<span id="tt_768" class="t s3_768">• </span><span id="tu_768" class="t s4_768">Error Counter (ERRCT)</span><span id="tv_768" class="t s5_768">—Bits 47:32. This field is maintained through a warm reset. The size of </span>
<span id="tw_768" class="t s5_768">the threshold counter is implementation-dependent. Implementations with less than 16 bits fill the </span>
<span id="tx_768" class="t s5_768">most significant unimplemented bits with zeros. </span>
<span id="ty_768" class="t s5_768">Software enumerates the counter bits to discover the size of the counter and the threshold level </span>
<span id="tz_768" class="t s5_768">(when counter increments to the maximum count implemented). Software sets the starting error </span>
<span id="t10_768" class="t s5_768">count as follows: </span>
<span id="t11_768" class="t s4_768">Starting error count </span><span id="t12_768" class="t s5_768">= </span><span id="t13_768" class="t s4_768">threshold level </span><span id="t14_768" class="t s5_768">– </span><span id="t15_768" class="t s4_768">desired software error count to cause overflow </span>
<span id="t16_768" class="t s5_768">The error counter is incremented by hardware when errors for the associated error counter are </span>
<span id="t17_768" class="t s5_768">logged. When this counter overflows, it stays at the maximum error count (with no rollover). </span>
<span id="t18_768" class="t s5_768">MCA_MISCx[ErrCt] will not increment on errors that set MCA_STATUS[Poison]. </span>
<span id="t19_768" class="t s3_768">• </span><span id="t1a_768" class="t s4_768">Block pointer for additional MISC registers (BLKP)</span><span id="t1b_768" class="t s5_768">—Bits 31:24. This field is only valid when </span>
<span id="t1c_768" class="t s5_768">valid (VAL) bit is set. When non-zero, this field is used to indicate the presence of additional </span>
<span id="t1d_768" class="t s5_768">MCi_MISC registers. </span>
<span id="t1e_768" class="t s5_768">Other formats for miscellaneous information registers are implementation-dependent, see the </span><span id="t1f_768" class="t s4_768">BIOS </span>
<span id="t1g_768" class="t s4_768">and Kernel Developer’s Guide (BKDG) </span><span id="t1h_768" class="t s5_768">or </span><span id="t1i_768" class="t s4_768">Processor Programming Reference Manual </span><span id="t1j_768" class="t s5_768">applicable to </span>
<span id="t1k_768" class="t s5_768">your product for more details. </span>
<span id="t1l_768" class="t s6_768">9.3.3 </span><span id="t1m_768" class="t s6_768">Machine-Check Architecture Extension Registers </span>
<span id="t1n_768" class="t s5_768">This section describes the Machine Check Architecture Extension (MCAX). MCAX is available on a </span>
<span id="t1o_768" class="t s5_768">processor when CPUID Fn8000_0007_EBX[ScalableMca] returns 1. </span>
<span id="t1p_768" class="t s5_768">A processor that supports MCAX supports up to 64 MCA banks per thread, with 16 MCAX registers </span>
<span id="t1q_768" class="t s5_768">per bank, at MSRs C000_2[3FF:000]. MSRs C000_2[FFF:400] are reserved for future use. </span>
<span id="t1r_768" class="t s5_768">Software can identify an MCA bank as MCAX-capable by checking for MCA_CONFIG[Mcax]=1. </span>
<span id="t1s_768" class="t s5_768">An MCAX bank contains the following MCAX registers: MCA_CTL, MCA_STATUS, </span>
<span id="t1t_768" class="t s7_768">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
