( ( nil
  version "2.1"
  mapType "incremental"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  hierDelim "."
 )
( net
( "JWi<12>" "JWi_12" )
( "JWi<6>" "JWi_6" )
( "JRi<16>" "JRi_16" )
( "JRi<3>" "JRi_3" )
( "I_Read<4>" "I_Read_4" )
( "JWi<1>" "JWi_1" )
( "JWi<11>" "JWi_11" )
( "JWi<29>" "JWi_29" )
( "JRi<13>" "JRi_13" )
( "JRi<1>" "JRi_1" )
( "JRi<7>" "JRi_7" )
( "JWi<26>" "JWi_26" )
( "JRi<29>" "JRi_29" )
( "JRi<26>" "JRi_26" )
( "I_Write<3>" "I_Write_3" )
( "JRi<5>" "JRi_5" )
( "JWi<23>" "JWi_23" )
( "JWi<9>" "JWi_9" )
( "JRi<2>" "JRi_2" )
( "JRi<14>" "JRi_14" )
( "JRi<4>" "JRi_4" )
( "I_Read<2>" "I_Read_2" )
( "JWi<10>" "JWi_10" )
( "JWi<20>" "JWi_20" )
( "JRi<15>" "JRi_15" )
( "JWi<8>" "JWi_8" )
( "JRi<11>" "JRi_11" )
( "I_Read<0>" "I_Read_0" )
( "JWi<24>" "JWi_24" )
( "JRi<18>" "JRi_18" )
( "JRi<10>" "JRi_10" )
( "JWi<0>" "JWi_0" )
( "JWi<15>" "JWi_15" )
( "JWi<25>" "JWi_25" )
( "JWi<5>" "JWi_5" )
( "JRi<20>" "JRi_20" )
( "JWi<21>" "JWi_21" )
( "I_Read<1>" "I_Read_1" )
( "RSel<0>" "RSel_0" )
( "WSel<1>" "WSel_1" )
( "JWi<31>" "JWi_31" )
( "JRi<22>" "JRi_22" )
( "JRi<25>" "JRi_25" )
( "I_Read<3>" "I_Read_3" )
( "I_Write<4>" "I_Write_4" )
( "JWi<30>" "JWi_30" )
( "JRi<30>" "JRi_30" )
( "JRi<6>" "JRi_6" )
( "JRi<0>" "JRi_0" )
( "JWi<22>" "JWi_22" )
( "JRi<27>" "JRi_27" )
( "JWi<18>" "JWi_18" )
( "JWi<28>" "JWi_28" )
( "RSel<1>" "RSel_1" )
( "I_Write<2>" "I_Write_2" )
( "JWi<27>" "JWi_27" )
( "JRi<23>" "JRi_23" )
( "JWi<2>" "JWi_2" )
( "JWi<3>" "JWi_3" )
( "JWi<19>" "JWi_19" )
( "JRi<24>" "JRi_24" )
( "I_Write<1>" "I_Write_1" )
( "JWi<17>" "JWi_17" )
( "JRi<12>" "JRi_12" )
( "JWi<7>" "JWi_7" )
( "JRi<9>" "JRi_9" )
( "JRi<19>" "JRi_19" )
( "I_Write<0>" "I_Write_0" )
( "WSel<0>" "WSel_0" )
( "JWi<4>" "JWi_4" )
( "JWi<14>" "JWi_14" )
( "JWi<16>" "JWi_16" )
( "JRi<28>" "JRi_28" )
( "JRi<8>" "JRi_8" )
( "JWi<13>" "JWi_13" )
( "JRi<17>" "JRi_17" )
( "JRi<21>" "JRi_21" )
( "JRi<31>" "JRi_31" )
 )
( inst
 )
( model
( "10T_DUAL_SRAM_AddrCtrl_aValid" "_sub132" )
 )
( term
 )
( param
 )
 )
