
<!--
This XML file (created on Wed Jun 21 09:50:30 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_tan.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Wed Jun 21 09:50:30 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/altera/FPGA_course/ex12/ex12</top_file>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off ex12 -c ex12 --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>on</smart_recompile>
</software_data>
<messages>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings</info>
	<info>Info: Elapsed time: 00:00:02</info>
	<info>Info: Processing ended: Wed Jun 21 09:50:29 2006</info>
	<info>Info: All timing requirements were met. See Report window for more details.</info>
	<info>Info: th for register &quot;cordic_core:inst1|ready&quot; (data pin = &quot;SWITCH1&quot;, clock pin = &quot;12_288MHz&quot;) is -1.812 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>12_288MHz</clock_node_name>
		<clock_setting_name>codec</clock_setting_name>
		<type>User Pin</type>
		<fmax_requirement units="MHz">12.9</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tsu</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>6.898 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>13.357 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case th</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>-1.812 ns</actual>
	</nonclk>
	<clk>
		<name>12_288MHz</name>
		<slack>61.062 ns</slack>
		<required>12.90 MHz ( period = 77.519 ns )</required>
		<actual>60.76 MHz ( period = 16.457 ns )</actual>
	</clk>
</performance>
<compile_id>90897ADB</compile_id>
</talkback>
