# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" \
"../../../../project_3.gen/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1_sim_netlist.v" \
"../../../../project_3.srcs/sources_1/imports/new/uart_tx.v" \
"../../../../project_3.srcs/sources_1/imports/new/uart_tx_clk.v" \
"../../../../project_3.srcs/sources_1/imports/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
