Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 10 17:07:39 2022
| Host         : SE106-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: Diviseur/clk25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.368        0.000                      0                    3        0.245        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.368        0.000                      0                    3        0.245        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 Diviseur/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.580ns (35.678%)  route 1.046ns (64.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.627     5.148    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  Diviseur/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  Diviseur/clk25_reg/Q
                         net (fo=23, routed)          1.046     6.650    Diviseur/CLK
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.124     6.774 r  Diviseur/clk25_i_1/O
                         net (fo=1, routed)           0.000     6.774    Diviseur/clk25_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  Diviseur/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk100 (IN)
                         net (fo=0)                   0.000    10.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.510    14.851    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  Diviseur/clk25_reg/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.029    15.142    Diviseur/clk25_reg
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  8.368    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 Diviseur/buff_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/buff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.580ns (36.288%)  route 1.018ns (63.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.626     5.147    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Diviseur/buff_reg/Q
                         net (fo=2, routed)           1.018     6.622    Diviseur/buff
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.746 r  Diviseur/buff_i_1/O
                         net (fo=1, routed)           0.000     6.746    Diviseur/buff_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  Diviseur/buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk100 (IN)
                         net (fo=0)                   0.000    10.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.509    14.850    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/buff_reg/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.029    15.141    Diviseur/buff_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 Diviseur/cpt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/cpt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.626     5.147    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/cpt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.419     5.566 f  Diviseur/cpt_reg/Q
                         net (fo=3, routed)           0.864     6.431    Diviseur/cpt
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.327     6.758 r  Diviseur/cpt_i_1/O
                         net (fo=1, routed)           0.000     6.758    Diviseur/p_1_in
    SLICE_X4Y32          FDCE                                         r  Diviseur/cpt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk100 (IN)
                         net (fo=0)                   0.000    10.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.509    14.850    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/cpt_reg/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.075    15.187    Diviseur/cpt_reg
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  8.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Diviseur/buff_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.934%)  route 0.165ns (47.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.587     1.470    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Diviseur/buff_reg/Q
                         net (fo=2, routed)           0.165     1.777    Diviseur/buff
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  Diviseur/clk25_i_1/O
                         net (fo=1, routed)           0.000     1.822    Diviseur/clk25_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  Diviseur/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.857     1.984    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  Diviseur/clk25_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.091     1.576    Diviseur/clk25_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Diviseur/cpt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/cpt_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.587     1.470    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/cpt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.128     1.598 f  Diviseur/cpt_reg/Q
                         net (fo=3, routed)           0.298     1.896    Diviseur/cpt
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.098     1.994 r  Diviseur/cpt_i_1/O
                         net (fo=1, routed)           0.000     1.994    Diviseur/p_1_in
    SLICE_X4Y32          FDCE                                         r  Diviseur/cpt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.856     1.983    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/cpt_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.107     1.577    Diviseur/cpt_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Diviseur/cpt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diviseur/buff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.208%)  route 0.298ns (56.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.587     1.470    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/cpt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  Diviseur/cpt_reg/Q
                         net (fo=3, routed)           0.298     1.896    Diviseur/cpt
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.099     1.995 r  Diviseur/buff_i_1/O
                         net (fo=1, routed)           0.000     1.995    Diviseur/buff_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  Diviseur/buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk100 (IN)
                         net (fo=0)                   0.000     0.000    Clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk100_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.856     1.983    Diviseur/Clk100_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Diviseur/buff_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.091     1.561    Diviseur/buff_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    Diviseur/buff_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    Diviseur/clk25_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    Diviseur/cpt_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/buff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    Diviseur/clk25_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/cpt_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/buff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    Diviseur/clk25_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/cpt_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/buff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    Diviseur/clk25_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/cpt_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/buff_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    Diviseur/clk25_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    Diviseur/cpt_reg/C



