# SystemVerilog_Constraints-Part3
1. Write a constraint that have array of 6 integers and each value should be odd , multiple of 3 . the ranges of values should be in between 15 to 75 and no duplicate values.
