--------------------------------------------------------------------------------
Release 14.4 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "sysclk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 673 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Paths for end point coldsys_rst_1 (SLICE_X58Y66.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_12 (FF)
  Destination:          coldsys_rst_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (0.278 - 0.693)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_12 to coldsys_rst_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AQ      Tcko                  0.408   coldsys_rst<15>
                                                       coldsys_rst_12
    SLICE_X59Y69.A2      net (fanout=2)        0.605   coldsys_rst<12>
    SLICE_X59Y69.A       Tilo                  0.259   RESET<20>2
                                                       RESET<20>3
    SLICE_X59Y68.B5      net (fanout=1)        0.352   RESET<20>2
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.455   coldsys_rst<3>
                                                       coldsys_rst_1
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (1.381ns logic, 1.422ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_16 (FF)
  Destination:          coldsys_rst_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (0.278 - 0.813)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_16 to coldsys_rst_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.408   coldsys_rst<19>
                                                       coldsys_rst_16
    SLICE_X59Y69.A4      net (fanout=2)        0.440   coldsys_rst<16>
    SLICE_X59Y69.A       Tilo                  0.259   RESET<20>2
                                                       RESET<20>3
    SLICE_X59Y68.B5      net (fanout=1)        0.352   RESET<20>2
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.455   coldsys_rst<3>
                                                       coldsys_rst_1
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (1.381ns logic, 1.257ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_6 (FF)
  Destination:          coldsys_rst_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.278 - 0.463)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_6 to coldsys_rst_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.CQ      Tcko                  0.408   coldsys_rst<7>
                                                       coldsys_rst_6
    SLICE_X59Y68.D1      net (fanout=2)        0.629   coldsys_rst<6>
    SLICE_X59Y68.D       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>2
    SLICE_X59Y68.B2      net (fanout=1)        0.438   RESET<20>1
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.455   coldsys_rst<3>
                                                       coldsys_rst_1
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.381ns logic, 1.532ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point coldsys_rst_0 (SLICE_X58Y66.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_12 (FF)
  Destination:          coldsys_rst_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (0.278 - 0.693)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_12 to coldsys_rst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AQ      Tcko                  0.408   coldsys_rst<15>
                                                       coldsys_rst_12
    SLICE_X59Y69.A2      net (fanout=2)        0.605   coldsys_rst<12>
    SLICE_X59Y69.A       Tilo                  0.259   RESET<20>2
                                                       RESET<20>3
    SLICE_X59Y68.B5      net (fanout=1)        0.352   RESET<20>2
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.444   coldsys_rst<3>
                                                       coldsys_rst_0
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (1.370ns logic, 1.422ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_16 (FF)
  Destination:          coldsys_rst_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (0.278 - 0.813)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_16 to coldsys_rst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.408   coldsys_rst<19>
                                                       coldsys_rst_16
    SLICE_X59Y69.A4      net (fanout=2)        0.440   coldsys_rst<16>
    SLICE_X59Y69.A       Tilo                  0.259   RESET<20>2
                                                       RESET<20>3
    SLICE_X59Y68.B5      net (fanout=1)        0.352   RESET<20>2
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.444   coldsys_rst<3>
                                                       coldsys_rst_0
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.370ns logic, 1.257ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_6 (FF)
  Destination:          coldsys_rst_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.278 - 0.463)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_6 to coldsys_rst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.CQ      Tcko                  0.408   coldsys_rst<7>
                                                       coldsys_rst_6
    SLICE_X59Y68.D1      net (fanout=2)        0.629   coldsys_rst<6>
    SLICE_X59Y68.D       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>2
    SLICE_X59Y68.B2      net (fanout=1)        0.438   RESET<20>1
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.444   coldsys_rst<3>
                                                       coldsys_rst_0
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.370ns logic, 1.532ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point coldsys_rst_2 (SLICE_X58Y66.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_12 (FF)
  Destination:          coldsys_rst_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (0.278 - 0.693)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_12 to coldsys_rst_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AQ      Tcko                  0.408   coldsys_rst<15>
                                                       coldsys_rst_12
    SLICE_X59Y69.A2      net (fanout=2)        0.605   coldsys_rst<12>
    SLICE_X59Y69.A       Tilo                  0.259   RESET<20>2
                                                       RESET<20>3
    SLICE_X59Y68.B5      net (fanout=1)        0.352   RESET<20>2
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.421   coldsys_rst<3>
                                                       coldsys_rst_2
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (1.347ns logic, 1.422ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_16 (FF)
  Destination:          coldsys_rst_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.535ns (0.278 - 0.813)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_16 to coldsys_rst_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y70.AQ      Tcko                  0.408   coldsys_rst<19>
                                                       coldsys_rst_16
    SLICE_X59Y69.A4      net (fanout=2)        0.440   coldsys_rst<16>
    SLICE_X59Y69.A       Tilo                  0.259   RESET<20>2
                                                       RESET<20>3
    SLICE_X59Y68.B5      net (fanout=1)        0.352   RESET<20>2
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.421   coldsys_rst<3>
                                                       coldsys_rst_2
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (1.347ns logic, 1.257ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               coldsys_rst_6 (FF)
  Destination:          coldsys_rst_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (0.278 - 0.463)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: coldsys_rst_6 to coldsys_rst_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.CQ      Tcko                  0.408   coldsys_rst<7>
                                                       coldsys_rst_6
    SLICE_X59Y68.D1      net (fanout=2)        0.629   coldsys_rst<6>
    SLICE_X59Y68.D       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>2
    SLICE_X59Y68.B2      net (fanout=1)        0.438   RESET<20>1
    SLICE_X59Y68.B       Tilo                  0.259   coldsys_rst<20>
                                                       RESET<20>4
    SLICE_X58Y66.SR      net (fanout=7)        0.465   RESET_OBUF
    SLICE_X58Y66.CLK     Tsrck                 0.421   coldsys_rst<3>
                                                       coldsys_rst_2
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.347ns logic, 1.532ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "sysclk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point coldsys_rst_12 (SLICE_X58Y69.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_2 (FF)
  Destination:          coldsys_rst_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 4)
  Clock Path Skew:      0.312ns (0.421 - 0.109)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_2 to coldsys_rst_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.CQ      Tcko                  0.200   coldsys_rst<3>
                                                       coldsys_rst_2
    SLICE_X58Y66.C5      net (fanout=2)        0.069   coldsys_rst<2>
    SLICE_X58Y66.COUT    Topcyc                0.195   coldsys_rst<3>
                                                       coldsys_rst<2>_rt
                                                       Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.COUT    Tbyp                  0.032   coldsys_rst<7>
                                                       Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.COUT    Tbyp                  0.032   coldsys_rst<11>
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CLK     Tckcin      (-Th)    -0.121   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
                                                       coldsys_rst_12
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.580ns logic, 0.072ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_10 (FF)
  Destination:          coldsys_rst_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 2)
  Clock Path Skew:      0.177ns (0.295 - 0.118)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_10 to coldsys_rst_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y68.CQ      Tcko                  0.200   coldsys_rst<11>
                                                       coldsys_rst_10
    SLICE_X58Y68.C5      net (fanout=2)        0.066   coldsys_rst<10>
    SLICE_X58Y68.COUT    Topcyc                0.195   coldsys_rst<11>
                                                       coldsys_rst<10>_rt
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CLK     Tckcin      (-Th)    -0.121   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
                                                       coldsys_rst_12
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.516ns logic, 0.067ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_6 (FF)
  Destination:          coldsys_rst_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 3)
  Clock Path Skew:      0.207ns (0.421 - 0.214)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_6 to coldsys_rst_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.CQ      Tcko                  0.200   coldsys_rst<7>
                                                       coldsys_rst_6
    SLICE_X58Y67.C5      net (fanout=2)        0.065   coldsys_rst<6>
    SLICE_X58Y67.COUT    Topcyc                0.195   coldsys_rst<7>
                                                       coldsys_rst<6>_rt
                                                       Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.COUT    Tbyp                  0.032   coldsys_rst<11>
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CLK     Tckcin      (-Th)    -0.121   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
                                                       coldsys_rst_12
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.548ns logic, 0.067ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

Paths for end point coldsys_rst_16 (SLICE_X58Y70.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_2 (FF)
  Destination:          coldsys_rst_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.685ns (Levels of Logic = 5)
  Clock Path Skew:      0.340ns (0.449 - 0.109)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_2 to coldsys_rst_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.CQ      Tcko                  0.200   coldsys_rst<3>
                                                       coldsys_rst_2
    SLICE_X58Y66.C5      net (fanout=2)        0.069   coldsys_rst<2>
    SLICE_X58Y66.COUT    Topcyc                0.195   coldsys_rst<3>
                                                       coldsys_rst<2>_rt
                                                       Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.COUT    Tbyp                  0.032   coldsys_rst<7>
                                                       Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.COUT    Tbyp                  0.032   coldsys_rst<11>
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.COUT    Tbyp                  0.032   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
    SLICE_X58Y70.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<15>
    SLICE_X58Y70.CLK     Tckcin      (-Th)    -0.121   coldsys_rst<19>
                                                       Mcount_coldsys_rst_cy<19>
                                                       coldsys_rst_16
    -------------------------------------------------  ---------------------------
    Total                                      0.685ns (0.612ns logic, 0.073ns route)
                                                       (89.3% logic, 10.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_10 (FF)
  Destination:          coldsys_rst_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.212ns (0.449 - 0.237)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_10 to coldsys_rst_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y68.CQ      Tcko                  0.200   coldsys_rst<11>
                                                       coldsys_rst_10
    SLICE_X58Y68.C5      net (fanout=2)        0.066   coldsys_rst<10>
    SLICE_X58Y68.COUT    Topcyc                0.195   coldsys_rst<11>
                                                       coldsys_rst<10>_rt
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.COUT    Tbyp                  0.032   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
    SLICE_X58Y70.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<15>
    SLICE_X58Y70.CLK     Tckcin      (-Th)    -0.121   coldsys_rst<19>
                                                       Mcount_coldsys_rst_cy<19>
                                                       coldsys_rst_16
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.548ns logic, 0.068ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_1 (FF)
  Destination:          coldsys_rst_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 5)
  Clock Path Skew:      0.340ns (0.449 - 0.109)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_1 to coldsys_rst_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.BQ      Tcko                  0.200   coldsys_rst<3>
                                                       coldsys_rst_1
    SLICE_X58Y66.B5      net (fanout=2)        0.079   coldsys_rst<1>
    SLICE_X58Y66.COUT    Topcyb                0.259   coldsys_rst<3>
                                                       coldsys_rst<1>_rt
                                                       Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.COUT    Tbyp                  0.032   coldsys_rst<7>
                                                       Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.COUT    Tbyp                  0.032   coldsys_rst<11>
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.COUT    Tbyp                  0.032   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
    SLICE_X58Y70.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<15>
    SLICE_X58Y70.CLK     Tckcin      (-Th)    -0.121   coldsys_rst<19>
                                                       Mcount_coldsys_rst_cy<19>
                                                       coldsys_rst_16
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.676ns logic, 0.083ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

Paths for end point coldsys_rst_14 (SLICE_X58Y69.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_2 (FF)
  Destination:          coldsys_rst_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 4)
  Clock Path Skew:      0.312ns (0.421 - 0.109)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_2 to coldsys_rst_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.CQ      Tcko                  0.200   coldsys_rst<3>
                                                       coldsys_rst_2
    SLICE_X58Y66.C5      net (fanout=2)        0.069   coldsys_rst<2>
    SLICE_X58Y66.COUT    Topcyc                0.195   coldsys_rst<3>
                                                       coldsys_rst<2>_rt
                                                       Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<3>
    SLICE_X58Y67.COUT    Tbyp                  0.032   coldsys_rst<7>
                                                       Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.COUT    Tbyp                  0.032   coldsys_rst<11>
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CLK     Tckcin      (-Th)    -0.143   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
                                                       coldsys_rst_14
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.602ns logic, 0.072ns route)
                                                       (89.3% logic, 10.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_10 (FF)
  Destination:          coldsys_rst_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 2)
  Clock Path Skew:      0.177ns (0.295 - 0.118)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_10 to coldsys_rst_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y68.CQ      Tcko                  0.200   coldsys_rst<11>
                                                       coldsys_rst_10
    SLICE_X58Y68.C5      net (fanout=2)        0.066   coldsys_rst<10>
    SLICE_X58Y68.COUT    Topcyc                0.195   coldsys_rst<11>
                                                       coldsys_rst<10>_rt
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CLK     Tckcin      (-Th)    -0.143   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
                                                       coldsys_rst_14
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.538ns logic, 0.067ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               coldsys_rst_6 (FF)
  Destination:          coldsys_rst_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.207ns (0.421 - 0.214)
  Source Clock:         sysclk rising at 10.000ns
  Destination Clock:    sysclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: coldsys_rst_6 to coldsys_rst_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.CQ      Tcko                  0.200   coldsys_rst<7>
                                                       coldsys_rst_6
    SLICE_X58Y67.C5      net (fanout=2)        0.065   coldsys_rst<6>
    SLICE_X58Y67.COUT    Topcyc                0.195   coldsys_rst<7>
                                                       coldsys_rst<6>_rt
                                                       Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<7>
    SLICE_X58Y68.COUT    Tbyp                  0.032   coldsys_rst<11>
                                                       Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CIN     net (fanout=1)        0.001   Mcount_coldsys_rst_cy<11>
    SLICE_X58Y69.CLK     Tckcin      (-Th)    -0.143   coldsys_rst<15>
                                                       Mcount_coldsys_rst_cy<15>
                                                       coldsys_rst_14
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.570ns logic, 0.067ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "sysclk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk125_gen/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk125_gen/clkin1
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk125_gen/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk125_gen/clkout0" derived from  
NET "sysclk" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4527 paths analyzed, 1022 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.009ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx/crc_gen/CRC_reg_11 (SLICE_X35Y10.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii_tx/txd_3 (FF)
  Destination:          gmii_tx/crc_gen/CRC_reg_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.237 - 0.259)
  Source Clock:         GTXCLK_OBUF rising at 0.000ns
  Destination Clock:    GTXCLK_OBUF falling at 4.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_tx/txd_3 to gmii_tx/crc_gen/CRC_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y15.CQ      Tcko                  0.447   gmii_tx/txd<3>
                                                       gmii_tx/txd_3
    SLICE_X35Y10.D5      net (fanout=7)        1.392   gmii_tx/txd<3>
    SLICE_X35Y10.DMUX    Tilo                  0.313   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mxor__n0242_xo<0>1
    SLICE_X35Y10.C5      net (fanout=5)        0.791   gmii_tx/crc_gen/_n0242
    SLICE_X35Y10.CLK     Tas                   0.322   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT3
                                                       gmii_tx/crc_gen/CRC_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.082ns logic, 2.183ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii_tx/txd_4 (FF)
  Destination:          gmii_tx/crc_gen/CRC_reg_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.237 - 0.257)
  Source Clock:         GTXCLK_OBUF rising at 0.000ns
  Destination Clock:    GTXCLK_OBUF falling at 4.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_tx/txd_4 to gmii_tx/crc_gen/CRC_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y13.AQ      Tcko                  0.447   gmii_tx/txd<5>
                                                       gmii_tx/txd_4
    SLICE_X35Y10.D4      net (fanout=8)        0.851   gmii_tx/txd<4>
    SLICE_X35Y10.DMUX    Tilo                  0.313   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mxor__n0242_xo<0>1
    SLICE_X35Y10.C5      net (fanout=5)        0.791   gmii_tx/crc_gen/_n0242
    SLICE_X35Y10.CLK     Tas                   0.322   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT3
                                                       gmii_tx/crc_gen/CRC_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (1.082ns logic, 1.642ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii_tx/crc_gen/CRC_reg_27 (FF)
  Destination:          gmii_tx/crc_gen/CRC_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         GTXCLK_OBUF falling at 4.000ns
  Destination Clock:    GTXCLK_OBUF falling at 12.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_tx/crc_gen/CRC_reg_27 to gmii_tx/crc_gen/CRC_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y11.CQ      Tcko                  0.391   gmii_tx/crc_gen/CRC_reg<27>
                                                       gmii_tx/crc_gen/CRC_reg_27
    SLICE_X35Y10.D2      net (fanout=10)       0.852   gmii_tx/crc_gen/CRC_reg<27>
    SLICE_X35Y10.DMUX    Tilo                  0.313   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mxor__n0242_xo<0>1
    SLICE_X35Y10.C5      net (fanout=5)        0.791   gmii_tx/crc_gen/_n0242
    SLICE_X35Y10.CLK     Tas                   0.322   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT3
                                                       gmii_tx/crc_gen/CRC_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (1.026ns logic, 1.643ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx/crc_gen/CRC_reg_29 (SLICE_X37Y11.D2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii_tx/txd_1 (FF)
  Destination:          gmii_tx/crc_gen/CRC_reg_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.240 - 0.256)
  Source Clock:         GTXCLK_OBUF rising at 0.000ns
  Destination Clock:    GTXCLK_OBUF falling at 4.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_tx/txd_1 to gmii_tx/crc_gen/CRC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y13.AQ      Tcko                  0.408   gmii_tx/txd<1>
                                                       gmii_tx/txd_1
    SLICE_X36Y10.D3      net (fanout=9)        1.054   gmii_tx/txd<1>
    SLICE_X36Y10.DMUX    Tilo                  0.251   gmii_tx/crc_gen/CRC_reg<13>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT22_SW0
    SLICE_X37Y11.D2      net (fanout=1)        1.111   N70
    SLICE_X37Y11.CLK     Tas                   0.322   gmii_tx/crc_gen/CRC_reg<29>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT22
                                                       gmii_tx/crc_gen/CRC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.981ns logic, 2.165ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii_tx/txd_4 (FF)
  Destination:          gmii_tx/crc_gen/CRC_reg_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.940ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.240 - 0.257)
  Source Clock:         GTXCLK_OBUF rising at 0.000ns
  Destination Clock:    GTXCLK_OBUF falling at 4.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_tx/txd_4 to gmii_tx/crc_gen/CRC_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y13.AQ      Tcko                  0.447   gmii_tx/txd<5>
                                                       gmii_tx/txd_4
    SLICE_X36Y10.D4      net (fanout=8)        0.809   gmii_tx/txd<4>
    SLICE_X36Y10.DMUX    Tilo                  0.251   gmii_tx/crc_gen/CRC_reg<13>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT22_SW0
    SLICE_X37Y11.D2      net (fanout=1)        1.111   N70
    SLICE_X37Y11.CLK     Tas                   0.322   gmii_tx/crc_gen/CRC_reg<29>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT22
                                                       gmii_tx/crc_gen/CRC_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (1.020ns logic, 1.920ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx/crc_gen/CRC_reg_6 (SLICE_X35Y11.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii_tx/txd_3 (FF)
  Destination:          gmii_tx/crc_gen/CRC_reg_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.240 - 0.259)
  Source Clock:         GTXCLK_OBUF rising at 0.000ns
  Destination Clock:    GTXCLK_OBUF falling at 4.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_tx/txd_3 to gmii_tx/crc_gen/CRC_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y15.CQ      Tcko                  0.447   gmii_tx/txd<3>
                                                       gmii_tx/txd_3
    SLICE_X35Y10.D5      net (fanout=7)        1.392   gmii_tx/txd<3>
    SLICE_X35Y10.D       Tilo                  0.259   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mxor_CRC_reg[12]_Frame_data[3]_XOR_390_o_xo<0>11
    SLICE_X35Y11.A1      net (fanout=3)        0.605   gmii_tx/crc_gen/Mxor_CRC_reg[12]_Frame_data[3]_XOR_390_o_xo<0>1
    SLICE_X35Y11.CLK     Tas                   0.322   gmii_tx/crc_gen/CRC_reg<8>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT29
                                                       gmii_tx/crc_gen/CRC_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.028ns logic, 1.997ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii_tx/crc_gen/CRC_reg_28 (FF)
  Destination:          gmii_tx/crc_gen/CRC_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.240 - 0.254)
  Source Clock:         GTXCLK_OBUF falling at 4.000ns
  Destination Clock:    GTXCLK_OBUF falling at 12.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_tx/crc_gen/CRC_reg_28 to gmii_tx/crc_gen/CRC_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.AQ      Tcko                  0.391   gmii_tx/crc_gen/CRC_reg<29>
                                                       gmii_tx/crc_gen/CRC_reg_28
    SLICE_X35Y10.D3      net (fanout=8)        0.576   gmii_tx/crc_gen/CRC_reg<28>
    SLICE_X35Y10.D       Tilo                  0.259   gmii_tx/crc_gen/CRC_reg<11>
                                                       gmii_tx/crc_gen/Mxor_CRC_reg[12]_Frame_data[3]_XOR_390_o_xo<0>11
    SLICE_X35Y11.A1      net (fanout=3)        0.605   gmii_tx/crc_gen/Mxor_CRC_reg[12]_Frame_data[3]_XOR_390_o_xo<0>1
    SLICE_X35Y11.CLK     Tas                   0.322   gmii_tx/crc_gen/CRC_reg<8>
                                                       gmii_tx/crc_gen/Mmux_CRC_reg[31]_PWR_55_o_mux_2_OUT29
                                                       gmii_tx/crc_gen/CRC_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.972ns logic, 1.181ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk125_gen/clkout0" derived from
 NET "sysclk" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS  

--------------------------------------------------------------------------------

Paths for end point asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X26Y43.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         GTXCLK_OBUF rising at 8.000ns
  Destination Clock:    GTXCLK_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y43.AQ      Tcko                  0.198   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X26Y43.AX      net (fanout=2)        0.162   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X26Y43.CLK     Tckdi       (-Th)    -0.041   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (SLICE_X27Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         GTXCLK_OBUF rising at 8.000ns
  Destination Clock:    GTXCLK_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.AQ      Tcko                  0.234   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<11>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    SLICE_X27Y26.AX      net (fanout=3)        0.141   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>
    SLICE_X27Y26.CLK     Tckdi       (-Th)    -0.059   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.293ns logic, 0.141ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (SLICE_X27Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         GTXCLK_OBUF rising at 8.000ns
  Destination Clock:    GTXCLK_OBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.AQ      Tcko                  0.234   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
    SLICE_X27Y25.AX      net (fanout=3)        0.144   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>
    SLICE_X27Y25.CLK     Tckdi       (-Th)    -0.059   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.293ns logic, 0.144ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk125_gen/clkout0" derived from
 NET "sysclk" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS  

--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y4.CLKB
  Clock network: GTXCLK_OBUF
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y2.CLKB
  Clock network: GTXCLK_OBUF
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: GTXCLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk125_gen/clkfbout" derived from  
NET "sysclk" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS 
 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1353 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.520ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ1.G_TW[0].U_TQ (SLICE_X28Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxdvd (FF)
  Destination:          U_ila_pro_0/U0/I_TQ1.G_TW[0].U_TQ (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (1.861 - 1.982)
  Source Clock:         GTXCLK_OBUF rising at 8.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rxdvd to U_ila_pro_0/U0/I_TQ1.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.AQ     Tcko                  0.408   rxdvd
                                                       rxdvd
    SLICE_X28Y109.C5     net (fanout=2)        0.549   rxdvd
    SLICE_X28Y109.CLK    Tas                   0.213   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       rxdvd_rt
                                                       U_ila_pro_0/U0/I_TQ1.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.621ns logic, 0.549ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0 (SLICE_X45Y85.BX), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.451 - 0.488)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y88.A2      net (fanout=18)       2.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y88.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y88.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y88.D1      net (fanout=2)        0.488   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.CMUX    Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X48Y85.A2      net (fanout=1)        0.834   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    SLICE_X48Y85.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X45Y85.BX      net (fanout=1)        0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<5>
    SLICE_X45Y85.CLK     Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (1.487ns logic, 4.356ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.451 - 0.488)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y88.A2      net (fanout=18)       2.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y88.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y88.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y88.C4      net (fanout=2)        0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X48Y85.A2      net (fanout=1)        0.834   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    SLICE_X48Y85.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X45Y85.BX      net (fanout=1)        0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<5>
    SLICE_X45Y85.CLK     Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (1.480ns logic, 4.141ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.451 - 0.488)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.AQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X49Y88.D4      net (fanout=18)       2.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X49Y88.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X48Y88.C2      net (fanout=2)        0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y88.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X48Y85.A2      net (fanout=1)        0.834   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    SLICE_X48Y85.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X45Y85.BX      net (fanout=1)        0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<5>
    SLICE_X45Y85.CLK     Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (1.333ns logic, 4.037ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0 (SLICE_X45Y85.AX), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.451 - 0.488)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y89.A1      net (fanout=18)       2.390   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y89.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y89.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y89.D1      net (fanout=2)        0.488   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.CMUX    Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y86.A2      net (fanout=1)        0.972   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    SLICE_X44Y86.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X45Y85.AX      net (fanout=1)        0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
    SLICE_X45Y85.CLK     Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (1.487ns logic, 4.342ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.451 - 0.488)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y89.A1      net (fanout=18)       2.390   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y89.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y89.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y89.C4      net (fanout=2)        0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y86.A2      net (fanout=1)        0.972   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    SLICE_X44Y86.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X45Y85.AX      net (fanout=1)        0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
    SLICE_X45Y85.CLK     Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.480ns logic, 4.127ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.407ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.451 - 0.488)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.AQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X49Y89.B5      net (fanout=18)       1.938   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X49Y89.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<19>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X48Y89.C5      net (fanout=2)        0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y89.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y86.A2      net (fanout=1)        0.972   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    SLICE_X44Y86.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X45Y85.AX      net (fanout=1)        0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<4>
    SLICE_X45Y85.CLK     Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (1.333ns logic, 4.074ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk125_gen/clkfbout" derived from
 NET "sysclk" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X39Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.036 - 0.039)
  Source Clock:         clk125_gen/clkfbout_buf rising at 10.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.BQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST
    SLICE_X39Y106.SR     net (fanout=2)        0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<5>
    SLICE_X39Y106.CLK    Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.067ns logic, 0.220ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (SLICE_X46Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk125_gen/clkfbout_buf rising at 10.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X46Y99.CX      net (fanout=2)        0.140   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<6>
    SLICE_X46Y99.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.246ns logic, 0.140ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (SLICE_X28Y95.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125_gen/clkfbout_buf rising at 10.000ns
  Destination Clock:    clk125_gen/clkfbout_buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X28Y95.C5      net (fanout=2)        0.065   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<2>
    SLICE_X28Y95.CLK     Tah         (-Th)    -0.121   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<2>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.321ns logic, 0.065ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk125_gen/clkfbout" derived from
 NET "sysclk" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y54.CLKB
  Clock network: clk125_gen/clkfbout_buf
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clk125_gen/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clk125_gen/clkfbout
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk125_gen/clkf_buf/I0
  Logical resource: clk125_gen/clkf_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: clk125_gen/clkfbout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X32Y110.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.902ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.867ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y110.B4     net (fanout=1)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y110.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X29Y110.A4     net (fanout=2)        0.440   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y110.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X33Y109.B4     net (fanout=1)        0.990   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X33Y109.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X32Y110.C1     net (fanout=1)        0.708   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X32Y110.C      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X32Y110.A1     net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X32Y110.CLK    Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (1.765ns logic, 3.102ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X28Y110.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.088ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y110.B4     net (fanout=1)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y110.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X28Y110.AX     net (fanout=2)        0.703   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X28Y110.CLK    Tdick                 0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (0.837ns logic, 1.216ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X29Y110.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.312ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y110.B4     net (fanout=1)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y110.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.764ns logic, 0.513ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X29Y110.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.626ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y110.B4     net (fanout=1)        0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y110.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.450ns logic, 0.211ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X28Y110.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.008ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y110.B4     net (fanout=1)        0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y110.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X28Y110.AX     net (fanout=2)        0.393   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X28Y110.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.439ns logic, 0.604ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X32Y110.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.670ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.705ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y110.B4     net (fanout=1)        0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y110.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X29Y110.A4     net (fanout=2)        0.228   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y110.A      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X33Y109.B4     net (fanout=1)        0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X33Y109.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X32Y110.C1     net (fanout=1)        0.397   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X32Y110.C      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X32Y110.A1     net (fanout=1)        0.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X32Y110.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (1.035ns logic, 1.670ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X27Y110.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.790ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.790ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y109.A1     net (fanout=4)        1.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y109.B5     net (fanout=12)       1.939   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y109.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X27Y110.CLK    net (fanout=4)        0.844   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (0.909ns logic, 3.881ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.781ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.781ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X54Y110.D3     net (fanout=1)        0.278   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X54Y110.D      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y109.B2     net (fanout=12)       2.804   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y109.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X27Y110.CLK    net (fanout=4)        0.844   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (0.855ns logic, 3.926ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.741ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.741ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.DQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X27Y108.C4     net (fanout=9)        2.483   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X27Y108.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X27Y109.B4     net (fanout=1)        0.488   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X27Y109.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X27Y110.CLK    net (fanout=4)        0.844   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (0.926ns logic, 3.815ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X27Y110.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.736ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (3.491 - 3.461)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.215ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.BMUX   Tshcko                0.461   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X27Y110.SR     net (fanout=11)       0.735   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X27Y110.CLK    Trck                  0.280   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.741ns logic, 0.735ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X27Y110.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.846ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      1.347ns (3.085 - 1.738)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.215ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.BMUX   Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X27Y110.SR     net (fanout=11)       0.392   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X27Y110.CLK    Tremck      (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.399ns logic, 0.392ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3231 paths analyzed, 500 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.421ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X38Y84.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.386ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y109.A1     net (fanout=4)        1.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X38Y84.CE      net (fanout=30)       3.514   icon_control0<19>
    SLICE_X38Y84.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (1.046ns logic, 6.340ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X49Y109.A2     net (fanout=4)        0.958   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X38Y84.CE      net (fanout=30)       3.514   icon_control0<19>
    SLICE_X38Y84.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (1.046ns logic, 6.200ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X49Y109.A3     net (fanout=4)        0.958   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X38Y84.CE      net (fanout=30)       3.514   icon_control0<19>
    SLICE_X38Y84.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (1.046ns logic, 6.200ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X38Y85.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.225ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y109.A1     net (fanout=4)        1.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X38Y85.CE      net (fanout=30)       3.353   icon_control0<19>
    SLICE_X38Y85.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      7.225ns (1.046ns logic, 6.179ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X49Y109.A2     net (fanout=4)        0.958   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X38Y85.CE      net (fanout=30)       3.353   icon_control0<19>
    SLICE_X38Y85.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (1.046ns logic, 6.039ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X49Y109.A3     net (fanout=4)        0.958   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X38Y85.CE      net (fanout=30)       3.353   icon_control0<19>
    SLICE_X38Y85.CLK     Tceck                 0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (1.046ns logic, 6.039ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG (SLICE_X41Y87.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.076ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y109.A1     net (fanout=4)        1.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X41Y87.CE      net (fanout=30)       3.055   icon_control0<19>
    SLICE_X41Y87.CLK     Tceck                 0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (1.195ns logic, 5.881ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.CQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X49Y109.A2     net (fanout=4)        0.958   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X41Y87.CE      net (fanout=30)       3.055   icon_control0<19>
    SLICE_X41Y87.CLK     Tceck                 0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (1.195ns logic, 5.741ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X49Y109.A3     net (fanout=4)        0.958   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y101.A2     net (fanout=12)       1.728   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y101.A      Tilo                  0.205   icon_control0<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X41Y87.CE      net (fanout=30)       3.055   icon_control0<19>
    SLICE_X41Y87.CLK     Tceck                 0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_CFG.U_CFG_FDS[38].U_REG
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (1.195ns logic, 5.741ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X3Y54.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.CQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB16_X3Y54.ADDRA10 net (fanout=2)        0.129   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB16_X3Y54.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.134ns logic, 0.129ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X3Y54.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.BQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE
    RAMB16_X3Y54.ADDRA9  net (fanout=2)        0.129   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>
    RAMB16_X3Y54.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.134ns logic, 0.129ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X3Y54.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y108.DQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE
    RAMB16_X3Y54.ADDRA7  net (fanout=2)        0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
    RAMB16_X3Y54.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.134ns logic, 0.156ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y54.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X44Y96.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.845ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X51Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.B1     net (fanout=3)        0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y110.SR     net (fanout=3)        1.281   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y110.CLK    Tsrck                 0.446   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (1.096ns logic, 1.714ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X49Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.B1     net (fanout=3)        0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X49Y110.SR     net (fanout=3)        1.284   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X49Y110.CLK    Tsrck                 0.422   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (1.072ns logic, 1.717ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X51Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.B1     net (fanout=3)        0.433   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.B      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X51Y110.SR     net (fanout=3)        1.281   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y110.CLK    Tsrck                 0.422   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (1.072ns logic, 1.714ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X55Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.B1     net (fanout=3)        0.269   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X55Y110.SR     net (fanout=3)        0.363   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X55Y110.CLK    Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.223ns logic, 0.632ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X55Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.C3     net (fanout=3)        0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.C      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X55Y109.CE     net (fanout=3)        0.401   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X55Y109.CLK    Tckce       (-Th)    -0.181   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.535ns logic, 0.557ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X55Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.C3     net (fanout=3)        0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.C      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X55Y109.CE     net (fanout=3)        0.401   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X55Y109.CLK    Tckce       (-Th)    -0.182   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.536ns logic, 0.557ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.879ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.A6     net (fanout=3)        0.131   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.CLK    Tas                   0.322   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.713ns logic, 0.131ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.A6     net (fanout=3)        0.029   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.CLK    Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2043 paths analyzed, 229 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X24Y107.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.019ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      5.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.DQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X27Y108.C4     net (fanout=9)        2.483   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X27Y108.CMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X27Y108.B4     net (fanout=1)        1.019   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X24Y107.SR     net (fanout=3)        0.658   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X24Y107.CLK    Trck                  0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (1.525ns logic, 4.459ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.729ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      5.694ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.CQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X27Y108.C2     net (fanout=9)        2.193   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X27Y108.CMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X27Y108.B4     net (fanout=1)        1.019   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X24Y107.SR     net (fanout=3)        0.658   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X24Y107.CLK    Trck                  0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (1.525ns logic, 4.169ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.644ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      5.609ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y109.A1     net (fanout=4)        1.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y108.B5     net (fanout=12)       2.100   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X24Y107.SR     net (fanout=3)        0.658   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X24Y107.CLK    Trck                  0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (1.454ns logic, 4.155ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (SLICE_X25Y108.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.890ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      5.855ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.DQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X27Y108.C4     net (fanout=9)        2.483   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X27Y108.CMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X27Y108.B4     net (fanout=1)        1.019   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X25Y108.SR     net (fanout=3)        0.492   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X25Y108.CLK    Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (1.562ns logic, 4.293ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.600ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      5.565ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.CQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X27Y108.C2     net (fanout=9)        2.193   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X27Y108.CMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X27Y108.B4     net (fanout=1)        1.019   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X25Y108.SR     net (fanout=3)        0.492   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X25Y108.CLK    Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (1.562ns logic, 4.003ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.515ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      5.480ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y109.A1     net (fanout=4)        1.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y108.B5     net (fanout=12)       2.100   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X25Y108.SR     net (fanout=3)        0.492   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X25Y108.CLK    Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.480ns (1.491ns logic, 3.989ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X25Y108.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.888ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      5.853ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.DQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X27Y108.C4     net (fanout=9)        2.483   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X27Y108.CMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X27Y108.B4     net (fanout=1)        1.019   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X25Y108.SR     net (fanout=3)        0.492   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X25Y108.CLK    Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (1.560ns logic, 4.293ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.598ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      5.563ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.CQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X27Y108.C2     net (fanout=9)        2.193   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X27Y108.CMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X27Y108.B4     net (fanout=1)        1.019   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X25Y108.SR     net (fanout=3)        0.492   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X25Y108.CLK    Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.560ns logic, 4.003ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.513ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      5.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y109.DQ     Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X49Y109.A1     net (fanout=4)        1.098   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X49Y109.A      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X27Y108.B5     net (fanout=12)       2.100   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X27Y108.BMUX   Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X27Y108.A3     net (fanout=3)        0.299   icon_control0<12>
    SLICE_X27Y108.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X25Y108.SR     net (fanout=3)        0.492   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X25Y108.CLK    Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.489ns logic, 3.989ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X29Y108.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.411ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y107.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X29Y108.AX     net (fanout=1)        0.189   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X29Y108.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X25Y108.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.421ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y108.BQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X25Y108.AX     net (fanout=1)        0.199   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X25Y108.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.257ns logic, 0.199ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (SLICE_X33Y110.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.568ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk125_gen/clkfbout_buf rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y109.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X33Y110.SR     net (fanout=1)        0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X33Y110.CLK    Tremck      (-Th)    -0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.344ns logic, 0.259ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 585 paths analyzed, 346 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X44Y86.A2), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.189ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.189ns (Levels of Logic = 3)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y89.A1      net (fanout=18)       2.390   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y89.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y89.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y89.D1      net (fanout=2)        0.488   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.CMUX    Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y86.A2      net (fanout=1)        0.972   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (1.221ns logic, 3.968ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.967ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.967ns (Levels of Logic = 3)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y89.A1      net (fanout=18)       2.390   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y89.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y89.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y89.C4      net (fanout=2)        0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y89.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y86.A2      net (fanout=1)        0.972   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (1.214ns logic, 3.753ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.767ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.767ns (Levels of Logic = 2)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.AQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X49Y89.B5      net (fanout=18)       1.938   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X49Y89.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<19>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X48Y89.C5      net (fanout=2)        0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y89.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y86.A2      net (fanout=1)        0.972   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.067ns logic, 3.700ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X48Y85.A2), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.986ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.986ns (Levels of Logic = 3)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y88.A2      net (fanout=18)       2.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y88.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y88.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y88.D1      net (fanout=2)        0.488   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.CMUX    Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X48Y85.A2      net (fanout=1)        0.834   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.986ns (1.221ns logic, 3.765ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.764ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.764ns (Levels of Logic = 3)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X48Y88.A2      net (fanout=18)       2.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X48Y88.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.B6      net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X48Y88.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y88.C4      net (fanout=2)        0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X48Y88.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X48Y85.A2      net (fanout=1)        0.834   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (1.214ns logic, 3.550ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.513ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.513ns (Levels of Logic = 2)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.AQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X49Y88.D4      net (fanout=18)       2.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X49Y88.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X48Y88.C2      net (fanout=2)        0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X48Y88.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X48Y85.A2      net (fanout=1)        0.834   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.067ns logic, 3.446ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X44Y88.A2), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.853ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.853ns (Levels of Logic = 3)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.AQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X44Y91.A2      net (fanout=18)       1.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X44Y91.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X44Y91.B4      net (fanout=1)        0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X44Y91.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X44Y91.D1      net (fanout=2)        0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X44Y91.CMUX    Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y88.A2      net (fanout=1)        1.081   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.221ns logic, 3.632ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.596ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.596ns (Levels of Logic = 3)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.AQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X44Y91.A2      net (fanout=18)       1.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X44Y91.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X44Y91.B4      net (fanout=1)        0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X44Y91.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X44Y91.C6      net (fanout=2)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X44Y91.CMUX    Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y88.A2      net (fanout=1)        1.081   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.214ns logic, 3.382ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.423ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.423ns (Levels of Logic = 3)
  Source Clock:         clk125_gen/clkfbout_buf rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.CQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X44Y91.A3      net (fanout=18)       1.262   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<6>
    SLICE_X44Y91.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X44Y91.B4      net (fanout=1)        0.377   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X44Y91.B       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X44Y91.D1      net (fanout=2)        0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X44Y91.CMUX    Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X44Y88.A2      net (fanout=1)        1.081   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (1.221ns logic, 3.202ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: dvi_rx0/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx0/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx0/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% 
PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1021 paths analyzed, 549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.990ns.
--------------------------------------------------------------------------------

Paths for end point dcmspi_0/sndval_1 (SLICE_X22Y56.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRL16E_0 (FF)
  Destination:          dcmspi_0/sndval_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.140ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRL16E_0 to dcmspi_0/sndval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.A       Treg                  1.060   debsw1/block_out
                                                       SRL16E_0
    SLICE_X20Y46.A2      net (fanout=11)       2.332   gopclk
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.331   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_1
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (1.596ns logic, 3.544ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/DMGAP (FF)
  Destination:          dcmspi_0/sndval_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.496 - 0.505)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/DMGAP to dcmspi_0/sndval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.D       Treg                  1.159   dcmspi_0/ldm
                                                       dcmspi_0/DMGAP
    SLICE_X20Y46.A4      net (fanout=11)       0.449   dcmspi_0/ldm
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.331   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_1
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.695ns logic, 1.661ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/sndd (FF)
  Destination:          dcmspi_0/sndval_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/sndd to dcmspi_0/sndval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.AMUX    Tshcko                0.455   _n0441
                                                       dcmspi_0/sndd
    SLICE_X20Y46.A5      net (fanout=3)        1.016   dcmspi_0/sndd
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.331   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_1
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.991ns logic, 2.228ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point dcmspi_0/sndval_9 (SLICE_X22Y56.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRL16E_0 (FF)
  Destination:          dcmspi_0/sndval_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRL16E_0 to dcmspi_0/sndval_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.A       Treg                  1.060   debsw1/block_out
                                                       SRL16E_0
    SLICE_X20Y46.A2      net (fanout=11)       2.332   gopclk
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.296   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_9
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.561ns logic, 3.544ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/DMGAP (FF)
  Destination:          dcmspi_0/sndval_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.496 - 0.505)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/DMGAP to dcmspi_0/sndval_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.D       Treg                  1.159   dcmspi_0/ldm
                                                       dcmspi_0/DMGAP
    SLICE_X20Y46.A4      net (fanout=11)       0.449   dcmspi_0/ldm
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.296   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_9
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.660ns logic, 1.661ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/sndd (FF)
  Destination:          dcmspi_0/sndval_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/sndd to dcmspi_0/sndval_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.AMUX    Tshcko                0.455   _n0441
                                                       dcmspi_0/sndd
    SLICE_X20Y46.A5      net (fanout=3)        1.016   dcmspi_0/sndd
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.296   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_9
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.956ns logic, 2.228ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point dcmspi_0/sndval_3 (SLICE_X22Y56.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRL16E_0 (FF)
  Destination:          dcmspi_0/sndval_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRL16E_0 to dcmspi_0/sndval_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.A       Treg                  1.060   debsw1/block_out
                                                       SRL16E_0
    SLICE_X20Y46.A2      net (fanout=11)       2.332   gopclk
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.295   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_3
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (1.560ns logic, 3.544ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/DMGAP (FF)
  Destination:          dcmspi_0/sndval_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.496 - 0.505)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/DMGAP to dcmspi_0/sndval_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.D       Treg                  1.159   dcmspi_0/ldm
                                                       dcmspi_0/DMGAP
    SLICE_X20Y46.A4      net (fanout=11)       0.449   dcmspi_0/ldm
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.295   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_3
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.659ns logic, 1.661ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dcmspi_0/sndd (FF)
  Destination:          dcmspi_0/sndval_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.233 - 0.257)
  Source Clock:         clk50m_bufg rising at 0.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dcmspi_0/sndd to dcmspi_0/sndval_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.AMUX    Tshcko                0.455   _n0441
                                                       dcmspi_0/sndd
    SLICE_X20Y46.A5      net (fanout=3)        1.016   dcmspi_0/sndd
    SLICE_X20Y46.A       Tilo                  0.205   dcmspi_0/_n0046_inv
                                                       dcmspi_0/_n0046_inv1
    SLICE_X22Y56.CE      net (fanout=3)        1.212   dcmspi_0/_n0046_inv
    SLICE_X22Y56.CLK     Tceck                 0.295   dcmspi_0/sndval<4>
                                                       dcmspi_0/sndval_3
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.955ns logic, 2.228ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point debsw2/ctr_3 (SLICE_X2Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debsw2/cntr_en (FF)
  Destination:          debsw2/ctr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk50m_bufg rising at 20.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debsw2/cntr_en to debsw2/ctr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AQ       Tcko                  0.198   debsw2/debnced
                                                       debsw2/cntr_en
    SLICE_X2Y53.CE       net (fanout=5)        0.131   debsw2/cntr_en
    SLICE_X2Y53.CLK      Tckce       (-Th)     0.108   debsw2/ctr<3>
                                                       debsw2/ctr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.090ns logic, 0.131ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point debsw2/ctr_2 (SLICE_X2Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debsw2/cntr_en (FF)
  Destination:          debsw2/ctr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk50m_bufg rising at 20.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debsw2/cntr_en to debsw2/ctr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AQ       Tcko                  0.198   debsw2/debnced
                                                       debsw2/cntr_en
    SLICE_X2Y53.CE       net (fanout=5)        0.131   debsw2/cntr_en
    SLICE_X2Y53.CLK      Tckce       (-Th)     0.104   debsw2/ctr<3>
                                                       debsw2/ctr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.094ns logic, 0.131ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point debsw2/ctr_1 (SLICE_X2Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debsw2/cntr_en (FF)
  Destination:          debsw2/ctr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk50m_bufg rising at 20.000ns
  Destination Clock:    clk50m_bufg rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debsw2/cntr_en to debsw2/ctr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AQ       Tcko                  0.198   debsw2/debnced
                                                       debsw2/cntr_en
    SLICE_X2Y53.CE       net (fanout=5)        0.131   debsw2/cntr_en
    SLICE_X2Y53.CLK      Tckce       (-Th)     0.102   debsw2/ctr<3>
                                                       debsw2/ctr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.096ns logic, 0.131ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK50M = PERIOD TIMEGRP "TNM_CLK50M" 50 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 14.010ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: PCLK_GEN_INST/PROGCLK
  Logical resource: PCLK_GEN_INST/PROGCLK
  Location pin: DCM_X0Y1.PSCLK
  Clock network: clk50m_bufg
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: switch/CLK
  Logical resource: pwrup_0/CLK
  Location pin: SLICE_X14Y54.CLK
  Clock network: clk50m_bufg
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: debsw1/block_out/CLK
  Logical resource: SRL16E_0/CLK
  Location pin: SLICE_X14Y56.CLK
  Clock network: clk50m_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 75 MHz HIGH 50% PRIORITY 
0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 528421 paths analyzed, 2683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.893ns.
--------------------------------------------------------------------------------

Paths for end point dataproc/b_g_1 (SLICE_X15Y84.A1), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.475 - 0.497)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.D3      net (fanout=1)        4.495   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topdb                 0.366   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_619
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X24Y83.A1      net (fanout=32)       1.014   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X24Y83.A       Tilo                  0.205   dataproc/b_g<7>
                                                       dataproc/_n0183
    SLICE_X15Y84.A1      net (fanout=4)        1.206   dataproc/_n0183
    SLICE_X15Y84.CLK     Tas                   0.322   dataproc/b_g<5>
                                                       dataproc/b_g_1_glue_set
                                                       dataproc/b_g_1
    -------------------------------------------------  ---------------------------
    Total                                     10.763ns (3.002ns logic, 7.761ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.767ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.475 - 0.489)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.B4      net (fanout=1)        4.501   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topbb                 0.364   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_538
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X24Y83.A1      net (fanout=32)       1.014   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X24Y83.A       Tilo                  0.205   dataproc/b_g<7>
                                                       dataproc/_n0183
    SLICE_X15Y84.A1      net (fanout=4)        1.206   dataproc/_n0183
    SLICE_X15Y84.CLK     Tas                   0.322   dataproc/b_g<5>
                                                       dataproc/b_g_1_glue_set
                                                       dataproc/b_g_1
    -------------------------------------------------  ---------------------------
    Total                                     10.767ns (3.000ns logic, 7.767ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.567 - 0.578)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y22.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.C6      net (fanout=1)        4.059   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topcb                 0.371   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_539
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X24Y83.A1      net (fanout=32)       1.014   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X24Y83.A       Tilo                  0.205   dataproc/b_g<7>
                                                       dataproc/_n0183
    SLICE_X15Y84.A1      net (fanout=4)        1.206   dataproc/_n0183
    SLICE_X15Y84.CLK     Tas                   0.322   dataproc/b_g<5>
                                                       dataproc/b_g_1_glue_set
                                                       dataproc/b_g_1
    -------------------------------------------------  ---------------------------
    Total                                     10.332ns (3.007ns logic, 7.325ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point dataproc/b_g_0 (SLICE_X15Y84.A1), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.475 - 0.497)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.D3      net (fanout=1)        4.495   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topdb                 0.366   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_619
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X24Y83.A1      net (fanout=32)       1.014   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X24Y83.A       Tilo                  0.205   dataproc/b_g<7>
                                                       dataproc/_n0183
    SLICE_X15Y84.A1      net (fanout=4)        1.206   dataproc/_n0183
    SLICE_X15Y84.CLK     Tas                   0.227   dataproc/b_g<5>
                                                       dataproc/b_g_0_glue_set
                                                       dataproc/b_g_0
    -------------------------------------------------  ---------------------------
    Total                                     10.668ns (2.907ns logic, 7.761ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.672ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.475 - 0.489)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.B4      net (fanout=1)        4.501   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topbb                 0.364   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_538
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X24Y83.A1      net (fanout=32)       1.014   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X24Y83.A       Tilo                  0.205   dataproc/b_g<7>
                                                       dataproc/_n0183
    SLICE_X15Y84.A1      net (fanout=4)        1.206   dataproc/_n0183
    SLICE_X15Y84.CLK     Tas                   0.227   dataproc/b_g<5>
                                                       dataproc/b_g_0_glue_set
                                                       dataproc/b_g_0
    -------------------------------------------------  ---------------------------
    Total                                     10.672ns (2.905ns logic, 7.767ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.237ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.567 - 0.578)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y22.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.C6      net (fanout=1)        4.059   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topcb                 0.371   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_539
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X24Y83.A1      net (fanout=32)       1.014   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X24Y83.A       Tilo                  0.205   dataproc/b_g<7>
                                                       dataproc/_n0183
    SLICE_X15Y84.A1      net (fanout=4)        1.206   dataproc/_n0183
    SLICE_X15Y84.CLK     Tas                   0.227   dataproc/b_g<5>
                                                       dataproc/b_g_0_glue_set
                                                       dataproc/b_g_0
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (2.912ns logic, 7.325ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point dataproc/b_g_0 (SLICE_X15Y84.A2), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.653ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.475 - 0.497)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.D3      net (fanout=1)        4.495   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topdb                 0.366   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_619
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X15Y83.A3      net (fanout=32)       1.553   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X15Y83.A       Tilo                  0.259   dataproc/GND_20_o_i_vcnt[8]_mux_48_OUT<0>
                                                       dataproc/Mmux_GND_20_o_i_vcnt[8]_mux_48_OUT11
    SLICE_X15Y84.A2      net (fanout=1)        0.598   dataproc/GND_20_o_i_vcnt[8]_mux_48_OUT<0>
    SLICE_X15Y84.CLK     Tas                   0.227   dataproc/b_g<5>
                                                       dataproc/b_g_0_glue_set
                                                       dataproc/b_g_0
    -------------------------------------------------  ---------------------------
    Total                                     10.653ns (2.961ns logic, 7.692ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.657ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.475 - 0.489)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.B4      net (fanout=1)        4.501   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topbb                 0.364   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_538
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X15Y83.A3      net (fanout=32)       1.553   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X15Y83.A       Tilo                  0.259   dataproc/GND_20_o_i_vcnt[8]_mux_48_OUT<0>
                                                       dataproc/Mmux_GND_20_o_i_vcnt[8]_mux_48_OUT11
    SLICE_X15Y84.A2      net (fanout=1)        0.598   dataproc/GND_20_o_i_vcnt[8]_mux_48_OUT<0>
    SLICE_X15Y84.CLK     Tas                   0.227   dataproc/b_g<5>
                                                       dataproc/b_g_0_glue_set
                                                       dataproc/b_g_0
    -------------------------------------------------  ---------------------------
    Total                                     10.657ns (2.959ns logic, 7.698ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          dataproc/b_g_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.222ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.567 - 0.578)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to dataproc/b_g_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y22.DOB7    Trcko_DOB             1.850   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X28Y75.C6      net (fanout=1)        4.059   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.ram_doutb<7>
    SLICE_X28Y75.BMUX    Topcb                 0.371   dout<27>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_539
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_18
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_18
    SLICE_X25Y79.D2      net (fanout=1)        1.046   dout<27>
    SLICE_X25Y79.D       Tilo                  0.259   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
                                                       dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT111
    SLICE_X15Y83.A3      net (fanout=32)       1.553   dataproc/Mmux_GND_20_o_i_hcnt[9]_mux_49_OUT11
    SLICE_X15Y83.A       Tilo                  0.259   dataproc/GND_20_o_i_vcnt[8]_mux_48_OUT<0>
                                                       dataproc/Mmux_GND_20_o_i_vcnt[8]_mux_48_OUT11
    SLICE_X15Y84.A2      net (fanout=1)        0.598   dataproc/GND_20_o_i_vcnt[8]_mux_48_OUT<0>
    SLICE_X15Y84.CLK     Tas                   0.227   dataproc/b_g<5>
                                                       dataproc/b_g_0_glue_set
                                                       dataproc/b_g_0
    -------------------------------------------------  ---------------------------
    Total                                     10.222ns (2.966ns logic, 7.256ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 75 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP (SLICE_X10Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/encr/dout_4 (FF)
  Destination:          enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         pclk rising at 13.333ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/encr/dout_4 to enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y105.AQ     Tcko                  0.198   enc0/encr/dout<8>
                                                       enc0/encr/dout_4
    SLICE_X10Y105.AX     net (fanout=2)        0.226   enc0/encr/dout<4>
    SLICE_X10Y105.CLK    Tdh         (-Th)     0.120   enc0/pixel2x/dataint<17>
                                                       enc0/pixel2x/fifo_u/dram16s[14].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.078ns logic, 0.226ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP (SLICE_X6Y103.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_wa0 (FF)
  Destination:          enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         pclk rising at 13.333ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_wa0 to enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y102.BQ      Tcko                  0.198   enc0/pixel2x/wa<2>
                                                       enc0/pixel2x/fdc_wa0
    SLICE_X6Y103.D2      net (fanout=19)       0.478   enc0/pixel2x/wa<0>
    SLICE_X6Y103.CLK     Tah         (-Th)     0.295   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (-0.097ns logic, 0.478ns route)
                                                       (-25.5% logic, 125.5% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP (SLICE_X6Y103.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_wa0 (FF)
  Destination:          enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         pclk rising at 13.333ns
  Destination Clock:    pclk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_wa0 to enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y102.BQ      Tcko                  0.198   enc0/pixel2x/wa<2>
                                                       enc0/pixel2x/fdc_wa0
    SLICE_X6Y103.D2      net (fanout=19)       0.478   enc0/pixel2x/wa<0>
    SLICE_X6Y103.CLK     Tah         (-Th)     0.295   enc0/pixel2x/dataint<9>
                                                       enc0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (-0.097ns logic, 0.478ns route)
                                                       (-25.5% logic, 125.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLK = PERIOD TIMEGRP "TNM_PCLK" 75 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 10.209ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: pclk
--------------------------------------------------------------------------------
Slack: 10.209ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: pclk
--------------------------------------------------------------------------------
Slack: 10.209ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y20.CLKB
  Clock network: pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.998ns.
--------------------------------------------------------------------------------

Paths for end point oserdes0/oserdes_s (OLOGIC_X12Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fd_out0 (FF)
  Destination:          oserdes0/oserdes_s (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.496 - 0.485)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fd_out0 to oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y106.AQ      Tcko                  0.408   tmds_data0<4>
                                                       enc0/pixel2x/fd_out0
    OLOGIC_X12Y118.D1    net (fanout=1)        4.528   tmds_data0<0>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.024   oserdes0/oserdes_s
                                                       oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (0.384ns logic, 4.528ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fdp_rst (SLICE_X13Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               synchro_reset/use_fdp.fdb (FF)
  Destination:          enc0/pixel2x/fdp_rst (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.388ns (Levels of Logic = 0)
  Clock Path Skew:      -0.170ns (1.965 - 2.135)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: synchro_reset/use_fdp.fdb to enc0/pixel2x/fdp_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.CQ      Tcko                  0.391   reset
                                                       synchro_reset/use_fdp.fdb
    SLICE_X13Y97.AX      net (fanout=53)       3.934   reset
    SLICE_X13Y97.CLK     Tdick                 0.063   enc0/pixel2x/rstsync
                                                       enc0/pixel2x/fdp_rst
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (0.454ns logic, 3.934ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fdp_rst (SLICE_X13Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               synchro_reset/use_fdp.fdb (FF)
  Destination:          enc0/pixel2x/fdp_rst (FF)
  Requirement:          6.666ns
  Data Path Delay:      4.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.170ns (1.965 - 2.135)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: synchro_reset/use_fdp.fdb to enc0/pixel2x/fdp_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.CQ      Tcko                  0.391   reset
                                                       synchro_reset/use_fdp.fdb
    SLICE_X13Y97.SR      net (fanout=53)       3.671   reset
    SLICE_X13Y97.CLK     Trck                  0.302   enc0/pixel2x/rstsync
                                                       enc0/pixel2x/fdp_rst
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.693ns logic, 3.671ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point oserdes1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fd_out6 (FF)
  Destination:          oserdes1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.521 - 0.463)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: enc0/pixel2x/fd_out6 to oserdes1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.AQ      Tcko                  0.421   tmds_data1<3>
                                                       enc0/pixel2x/fd_out6
    OLOGIC_X4Y118.D2     net (fanout=1)        1.303   tmds_data1<1>
    OLOGIC_X4Y118.CLKDIV Tosckd_D    (-Th)     1.322   oserdes1/oserdes_s
                                                       oserdes1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (-0.901ns logic, 1.303ns route)
                                                       (-224.1% logic, 324.1% route)

--------------------------------------------------------------------------------

Paths for end point oserdes1/oserdes_s (OLOGIC_X4Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fd_out8 (FF)
  Destination:          oserdes1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.521 - 0.463)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: enc0/pixel2x/fd_out8 to oserdes1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y107.BQ      Tcko                  0.421   tmds_data1<3>
                                                       enc0/pixel2x/fd_out8
    OLOGIC_X4Y118.D4     net (fanout=1)        1.303   tmds_data1<3>
    OLOGIC_X4Y118.CLKDIV Tosckd_D    (-Th)     1.316   oserdes1/oserdes_s
                                                       oserdes1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (-0.895ns logic, 1.303ns route)
                                                       (-219.4% logic, 319.4% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/sync_gen (SLICE_X8Y101.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/sync_gen (FF)
  Destination:          enc0/pixel2x/sync_gen (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/sync_gen to enc0/pixel2x/sync_gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.DQ      Tcko                  0.200   enc0/pixel2x/sync
                                                       enc0/pixel2x/sync_gen
    SLICE_X8Y101.D6      net (fanout=17)       0.039   enc0/pixel2x/sync
    SLICE_X8Y101.CLK     Tah         (-Th)    -0.190   enc0/pixel2x/sync
                                                       enc0/pixel2x/sync_INV_64_o1_INV_0
                                                       enc0/pixel2x/sync_gen
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLKX2 = PERIOD TIMEGRP "TNM_PCLKX2" TS_PCLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: enc0/pixel2x/ra<2>/CLK
  Logical resource: enc0/pixel2x/fdc_ra0/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: pclkx2
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: enc0/pixel2x/ra<2>/CLK
  Logical resource: enc0/pixel2x/fdc_ra1/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: pclkx2
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: enc0/pixel2x/ra<2>/CLK
  Logical resource: enc0/pixel2x/fdc_ra3/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLKX10 = PERIOD TIMEGRP "TNM_PCLKX10" TS_PCLK * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXCLK = PERIOD TIMEGRP "TNM_RXCLK" 125 MHz HIGH 50% 
PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4802 paths analyzed, 2063 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.664ns.
--------------------------------------------------------------------------------

Paths for end point asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y20.ENA), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii2fifo24/recv_en (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.574ns (2.036 - 2.610)
  Source Clock:         RXCLK_IBUF rising at 0.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii2fifo24/recv_en to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.AMUX    Tshcko                0.455   gmii2fifo24/state_data_FSM_FFd1-In
                                                       gmii2fifo24/recv_en
    SLICE_X46Y64.C2      net (fanout=5)        1.447   gmii2fifo24/recv_en
    SLICE_X46Y64.CMUX    Tilo                  0.251   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X40Y69.D2      net (fanout=13)       1.696   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X40Y69.DMUX    Tilo                  0.251   dataproc/Cr<7>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<13>11
    RAMB16_X3Y20.ENA     net (fanout=3)        2.735   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<13>
    RAMB16_X3Y20.CLKA    Trcck_ENA             0.220   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (1.177ns logic, 5.878ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (2.036 - 1.919)
  Source Clock:         RXCLK_IBUF rising at 0.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.CQ      Tcko                  0.408   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y64.C5      net (fanout=2)        0.193   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y64.CMUX    Tilo                  0.251   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X40Y69.D2      net (fanout=13)       1.696   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X40Y69.DMUX    Tilo                  0.251   dataproc/Cr<7>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<13>11
    RAMB16_X3Y20.ENA     net (fanout=3)        2.735   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<13>
    RAMB16_X3Y20.CLKA    Trcck_ENA             0.220   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (1.130ns logic, 4.624ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 1)
  Clock Path Skew:      0.305ns (2.036 - 1.731)
  Source Clock:         RXCLK_IBUF rising at 0.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.BQ      Tcko                  0.447   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14
    SLICE_X40Y69.D4      net (fanout=11)       1.065   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
    SLICE_X40Y69.DMUX    Tilo                  0.251   dataproc/Cr<7>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<13>11
    RAMB16_X3Y20.ENA     net (fanout=3)        2.735   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<13>
    RAMB16_X3Y20.CLKA    Trcck_ENA             0.220   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (0.918ns logic, 3.800ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y28.ENA), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii2fifo24/recv_en (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.661ns (Levels of Logic = 2)
  Clock Path Skew:      -1.738ns (2.337 - 4.075)
  Source Clock:         RXCLK_IBUF rising at 0.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii2fifo24/recv_en to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.AMUX    Tshcko                0.455   gmii2fifo24/state_data_FSM_FFd1-In
                                                       gmii2fifo24/recv_en
    SLICE_X46Y64.C2      net (fanout=5)        1.447   gmii2fifo24/recv_en
    SLICE_X46Y64.CMUX    Tilo                  0.251   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X41Y68.A5      net (fanout=13)       1.410   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X41Y68.A       Tilo                  0.259   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB16_X3Y28.ENA     net (fanout=3)        1.619   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB16_X3Y28.CLKA    Trcck_ENA             0.220   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.661ns (1.185ns logic, 4.476ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 2)
  Clock Path Skew:      -1.047ns (2.337 - 3.384)
  Source Clock:         RXCLK_IBUF rising at 0.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.CQ      Tcko                  0.408   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y64.C5      net (fanout=2)        0.193   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X46Y64.CMUX    Tilo                  0.251   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X41Y68.A5      net (fanout=13)       1.410   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X41Y68.A       Tilo                  0.259   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB16_X3Y28.ENA     net (fanout=3)        1.619   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB16_X3Y28.CLKA    Trcck_ENA             0.220   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.138ns logic, 3.222ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_13 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.859ns (2.337 - 3.196)
  Source Clock:         RXCLK_IBUF rising at 0.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_13 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.AQ      Tcko                  0.447   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_13
    SLICE_X41Y68.A2      net (fanout=13)       0.965   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<13>
    SLICE_X41Y68.A       Tilo                  0.259   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<5>11
    RAMB16_X3Y28.ENA     net (fanout=3)        1.619   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<5>
    RAMB16_X3Y28.CLKA    Trcck_ENA             0.220   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (0.926ns logic, 2.584ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y44.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gmii2fifo24/datain_17 (FF)
  Destination:          asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.629ns (Levels of Logic = 0)
  Clock Path Skew:      1.299ns (1.607 - 0.308)
  Source Clock:         RXCLK_IBUF rising at 0.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii2fifo24/datain_17 to asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y81.AMUX    Tshcko                0.488   gmii2fifo24/datain<21>
                                                       gmii2fifo24/datain_17
    RAMB16_X2Y44.DIA6    net (fanout=18)       7.841   gmii2fifo24/datain<17>
    RAMB16_X2Y44.CLKA    Trdck_DIA             0.300   asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.629ns (0.788ns logic, 7.841ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RXCLK = PERIOD TIMEGRP "TNM_RXCLK" 125 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point gmii2fifo24/x_info_0 (SLICE_X45Y81.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/rx_count_0 (FF)
  Destination:          gmii2fifo24/x_info_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Clock Path Skew:      1.186ns (2.162 - 0.976)
  Source Clock:         RXCLK_IBUF rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gmii2fifo24/rx_count_0 to gmii2fifo24/x_info_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.234   gmii2fifo24/rx_count<3>
                                                       gmii2fifo24/rx_count_0
    SLICE_X45Y81.A5      net (fanout=50)       0.796   gmii2fifo24/rx_count<0>
    SLICE_X45Y81.CLK     Tah         (-Th)    -0.215   gmii2fifo24/x_info_0
                                                       gmii2fifo24/x_info_0_rstpot
                                                       gmii2fifo24/x_info_0
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.449ns logic, 0.796ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii2fifo24/datain_16 (SLICE_X44Y81.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/y_info_0 (FF)
  Destination:          gmii2fifo24/datain_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.736ns (2.162 - 1.426)
  Source Clock:         RXCLK_IBUF rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gmii2fifo24/y_info_0 to gmii2fifo24/datain_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y81.AQ      Tcko                  0.234   gmii2fifo24/y_info<3>
                                                       gmii2fifo24/y_info_0
    SLICE_X44Y81.A3      net (fanout=2)        0.368   gmii2fifo24/y_info<0>
    SLICE_X44Y81.CLK     Tah         (-Th)    -0.197   gmii2fifo24/datain<21>
                                                       gmii2fifo24/Mmux_datain[28]_GND_7_o_mux_69_OUT81
                                                       gmii2fifo24/datain_16
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.431ns logic, 0.368ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point gmii2fifo24/y_info_5 (SLICE_X43Y81.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gmii2fifo24/rx_count_0 (FF)
  Destination:          gmii2fifo24/y_info_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Clock Path Skew:      1.378ns (2.354 - 0.976)
  Source Clock:         RXCLK_IBUF rising at 8.000ns
  Destination Clock:    RXCLK_IBUF rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gmii2fifo24/rx_count_0 to gmii2fifo24/y_info_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.234   gmii2fifo24/rx_count<3>
                                                       gmii2fifo24/rx_count_0
    SLICE_X43Y81.B4      net (fanout=50)       0.998   gmii2fifo24/rx_count<0>
    SLICE_X43Y81.CLK     Tah         (-Th)    -0.215   gmii2fifo24/y_info<6>
                                                       gmii2fifo24/rx_count[10]_y_info[11]_select_35_OUT<5>1
                                                       gmii2fifo24/y_info_5
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.449ns logic, 0.998ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RXCLK = PERIOD TIMEGRP "TNM_RXCLK" 125 MHz HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: RXCLK_IBUF
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: RXCLK_IBUF
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: asfifo_recv/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y20.CLKA
  Clock network: RXCLK_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo = MAXDELAY FROM TIMEGRP "bramgrp" TO TIMEGRP 
"fddbgrp" TS_PCLK;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.633ns.
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db18 (SLICE_X8Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db18 (FF)
  Requirement:          13.333ns
  Data Path Delay:      2.260ns (Levels of Logic = 0)
  Clock Path Skew:      -0.145ns (1.955 - 2.100)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.AMUX    Tshcko                0.910   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X8Y105.CX      net (fanout=1)        1.214   enc0/pixel2x/dataint<18>
    SLICE_X8Y105.CLK     Tdick                 0.136   enc0/pixel2x/db<19>
                                                       enc0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.046ns logic, 1.214ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db20 (SLICE_X7Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db20 (FF)
  Requirement:          13.333ns
  Data Path Delay:      2.219ns (Levels of Logic = 0)
  Clock Path Skew:      -0.142ns (1.958 - 2.100)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.BMUX    Tshcko                0.920   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X7Y106.AX      net (fanout=1)        1.236   enc0/pixel2x/dataint<20>
    SLICE_X7Y106.CLK     Tdick                 0.063   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.983ns logic, 1.236ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db19 (SLICE_X8Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db19 (FF)
  Requirement:          13.333ns
  Data Path Delay:      2.125ns (Levels of Logic = 0)
  Clock Path Skew:      -0.145ns (1.955 - 2.100)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y100.A       Tshcko                0.854   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP
    SLICE_X8Y105.DX      net (fanout=1)        1.135   enc0/pixel2x/dataint<19>
    SLICE_X8Y105.CLK     Tdick                 0.136   enc0/pixel2x/db<19>
                                                       enc0/pixel2x/fd_db19
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (0.990ns logic, 1.135ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo = MAXDELAY FROM TIMEGRP "bramgrp" TO TIMEGRP "fddbgrp" TS_PCLK;
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db13 (SLICE_X11Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.050ns (1.050 - 1.000)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y108.B      Tshcko                0.449   enc0/pixel2x/dataint<13>
                                                       enc0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP
    SLICE_X11Y108.BX     net (fanout=1)        0.087   enc0/pixel2x/dataint<13>
    SLICE_X11Y108.CLK    Tckdi       (-Th)    -0.059   enc0/pixel2x/db<15>
                                                       enc0/pixel2x/fd_db13
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.508ns logic, 0.087ns route)
                                                       (85.4% logic, 14.6% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db27 (SLICE_X6Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.052ns (1.052 - 1.000)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y108.A       Tshcko                0.441   enc0/pixel2x/dataint<29>
                                                       enc0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X6Y109.DX      net (fanout=1)        0.206   enc0/pixel2x/dataint<27>
    SLICE_X6Y109.CLK     Tckdi       (-Th)    -0.041   enc0/pixel2x/db<27>
                                                       enc0/pixel2x/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.482ns logic, 0.206ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db11 (SLICE_X9Y108.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP (RAM)
  Destination:          enc0/pixel2x/fd_db11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.050ns (1.050 - 1.000)
  Source Clock:         pclk rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP to enc0/pixel2x/fd_db11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y108.A      Tshcko                0.441   enc0/pixel2x/dataint<13>
                                                       enc0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP
    SLICE_X9Y108.DX      net (fanout=1)        0.194   enc0/pixel2x/dataint<11>
    SLICE_X9Y108.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<11>
                                                       enc0/pixel2x/fd_db11
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.500ns logic, 0.194ns route)
                                                       (72.0% logic, 28.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra = MAXDELAY FROM TIMEGRP "bramra" TO TIMEGRP 
"fddbgrp" TS_PCLK;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.654ns.
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db20 (SLICE_X7Y106.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db20 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.541ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.BQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X2Y100.B2      net (fanout=19)       1.573   enc0/pixel2x/ra<0>
    SLICE_X2Y100.BMUX    Tilo                  0.261   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X7Y106.AX      net (fanout=1)        1.236   enc0/pixel2x/dataint<20>
    SLICE_X7Y106.CLK     Tdick                 0.063   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (0.732ns logic, 2.809ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db20 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.CQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X2Y100.B3      net (fanout=18)       1.383   enc0/pixel2x/ra<1>
    SLICE_X2Y100.BMUX    Tilo                  0.261   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X7Y106.AX      net (fanout=1)        1.236   enc0/pixel2x/dataint<20>
    SLICE_X7Y106.CLK     Tdick                 0.063   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.732ns logic, 2.619ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra2 (FF)
  Destination:          enc0/pixel2x/fd_db20 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra2 to enc0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra2
    SLICE_X2Y100.B4      net (fanout=17)       1.333   enc0/pixel2x/ra<2>
    SLICE_X2Y100.BMUX    Tilo                  0.261   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X7Y106.AX      net (fanout=1)        1.236   enc0/pixel2x/dataint<20>
    SLICE_X7Y106.CLK     Tdick                 0.063   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.732ns logic, 2.569ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db18 (SLICE_X8Y105.CX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db18 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.BQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X2Y100.A2      net (fanout=19)       1.445   enc0/pixel2x/ra<0>
    SLICE_X2Y100.AMUX    Tilo                  0.261   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X8Y105.CX      net (fanout=1)        1.214   enc0/pixel2x/dataint<18>
    SLICE_X8Y105.CLK     Tdick                 0.136   enc0/pixel2x/db<19>
                                                       enc0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (0.805ns logic, 2.659ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra2 (FF)
  Destination:          enc0/pixel2x/fd_db18 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.358ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra2 to enc0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra2
    SLICE_X2Y100.A4      net (fanout=17)       1.339   enc0/pixel2x/ra<2>
    SLICE_X2Y100.AMUX    Tilo                  0.261   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X8Y105.CX      net (fanout=1)        1.214   enc0/pixel2x/dataint<18>
    SLICE_X8Y105.CLK     Tdick                 0.136   enc0/pixel2x/db<19>
                                                       enc0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (0.805ns logic, 2.553ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db18 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DMUX    Tshcko                0.455   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X2Y100.A5      net (fanout=17)       1.285   enc0/pixel2x/ra<3>
    SLICE_X2Y100.AMUX    Tilo                  0.261   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X8Y105.CX      net (fanout=1)        1.214   enc0/pixel2x/dataint<18>
    SLICE_X8Y105.CLK     Tdick                 0.136   enc0/pixel2x/db<19>
                                                       enc0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.852ns logic, 2.499ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db21 (SLICE_X7Y106.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra0 (FF)
  Destination:          enc0/pixel2x/fd_db21 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra0 to enc0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.BQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra0
    SLICE_X2Y100.B2      net (fanout=19)       1.573   enc0/pixel2x/ra<0>
    SLICE_X2Y100.B       Tilo                  0.203   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X7Y106.BX      net (fanout=1)        1.110   enc0/pixel2x/dataint<21>
    SLICE_X7Y106.CLK     Tdick                 0.063   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.674ns logic, 2.683ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db21 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.CQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X2Y100.B3      net (fanout=18)       1.383   enc0/pixel2x/ra<1>
    SLICE_X2Y100.B       Tilo                  0.203   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X7Y106.BX      net (fanout=1)        1.110   enc0/pixel2x/dataint<21>
    SLICE_X7Y106.CLK     Tdick                 0.063   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (0.674ns logic, 2.493ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enc0/pixel2x/fdc_ra2 (FF)
  Destination:          enc0/pixel2x/fd_db21 (FF)
  Requirement:          13.333ns
  Data Path Delay:      3.117ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 6.666ns
  Clock Uncertainty:    0.097ns

  Clock Uncertainty:          0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.179ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: enc0/pixel2x/fdc_ra2 to enc0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DQ      Tcko                  0.408   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra2
    SLICE_X2Y100.B4      net (fanout=17)       1.333   enc0/pixel2x/ra<2>
    SLICE_X2Y100.B       Tilo                  0.203   enc0/pixel2x/dataint<21>
                                                       enc0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X7Y106.BX      net (fanout=1)        1.110   enc0/pixel2x/dataint<21>
    SLICE_X7Y106.CLK     Tdick                 0.063   enc0/pixel2x/db<23>
                                                       enc0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.674ns logic, 2.443ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra = MAXDELAY FROM TIMEGRP "bramra" TO TIMEGRP "fddbgrp" TS_PCLK;
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db2 (SLICE_X7Y104.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.003ns (0.064 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DMUX    Tshcko                0.238   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X6Y100.A5      net (fanout=17)       0.254   enc0/pixel2x/ra<3>
    SLICE_X6Y100.AMUX    Tilo                  0.191   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X7Y104.CX      net (fanout=1)        0.347   enc0/pixel2x/dataint<2>
    SLICE_X7Y104.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<3>
                                                       enc0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.488ns logic, 0.601ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra2 (FF)
  Destination:          enc0/pixel2x/fd_db2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.003ns (0.064 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra2 to enc0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DQ      Tcko                  0.200   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra2
    SLICE_X6Y100.A4      net (fanout=17)       0.425   enc0/pixel2x/ra<2>
    SLICE_X6Y100.AMUX    Tilo                  0.191   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X7Y104.CX      net (fanout=1)        0.347   enc0/pixel2x/dataint<2>
    SLICE_X7Y104.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<3>
                                                       enc0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.450ns logic, 0.772ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.356ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.003ns (0.064 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.CQ      Tcko                  0.200   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X6Y100.A3      net (fanout=18)       0.559   enc0/pixel2x/ra<1>
    SLICE_X6Y100.AMUX    Tilo                  0.191   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X7Y104.CX      net (fanout=1)        0.347   enc0/pixel2x/dataint<2>
    SLICE_X7Y104.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<3>
                                                       enc0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      1.356ns (0.450ns logic, 0.906ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db0 (SLICE_X7Y104.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.003ns (0.064 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DMUX    Tshcko                0.238   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X6Y101.A6      net (fanout=17)       0.318   enc0/pixel2x/ra<3>
    SLICE_X6Y101.A       Tilo                  0.156   enc0/pixel2x/dataint<1>
                                                       enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP
    SLICE_X7Y104.AX      net (fanout=1)        0.323   enc0/pixel2x/dataint<0>
    SLICE_X7Y104.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<3>
                                                       enc0/pixel2x/fd_db0
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.453ns logic, 0.641ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db0 (SLICE_X7Y104.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra2 (FF)
  Destination:          enc0/pixel2x/fd_db0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.003ns (0.064 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra2 to enc0/pixel2x/fd_db0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DQ      Tcko                  0.200   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra2
    SLICE_X6Y101.A5      net (fanout=17)       0.385   enc0/pixel2x/ra<2>
    SLICE_X6Y101.A       Tilo                  0.156   enc0/pixel2x/dataint<1>
                                                       enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP
    SLICE_X7Y104.AX      net (fanout=1)        0.323   enc0/pixel2x/dataint<0>
    SLICE_X7Y104.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<3>
                                                       enc0/pixel2x/fd_db0
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.415ns logic, 0.708ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db0 (SLICE_X7Y104.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.003ns (0.064 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.CQ      Tcko                  0.200   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X6Y101.A4      net (fanout=18)       0.411   enc0/pixel2x/ra<1>
    SLICE_X6Y101.A       Tilo                  0.156   enc0/pixel2x/dataint<1>
                                                       enc0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP
    SLICE_X7Y104.AX      net (fanout=1)        0.323   enc0/pixel2x/dataint<0>
    SLICE_X7Y104.CLK     Tckdi       (-Th)    -0.059   enc0/pixel2x/db<3>
                                                       enc0/pixel2x/fd_db0
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.415ns logic, 0.734ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db5 (SLICE_X6Y106.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra1 (FF)
  Destination:          enc0/pixel2x/fd_db5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.069 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra1 to enc0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.CQ      Tcko                  0.200   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra1
    SLICE_X6Y100.B3      net (fanout=18)       0.372   enc0/pixel2x/ra<1>
    SLICE_X6Y100.B       Tilo                  0.156   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X6Y106.BX      net (fanout=1)        0.354   enc0/pixel2x/dataint<5>
    SLICE_X6Y106.CLK     Tckdi       (-Th)    -0.041   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.397ns logic, 0.726ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db5 (SLICE_X6Y106.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra2 (FF)
  Destination:          enc0/pixel2x/fd_db5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.069 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra2 to enc0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DQ      Tcko                  0.200   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra2
    SLICE_X6Y100.B4      net (fanout=17)       0.431   enc0/pixel2x/ra<2>
    SLICE_X6Y100.B       Tilo                  0.156   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X6Y106.BX      net (fanout=1)        0.354   enc0/pixel2x/dataint<5>
    SLICE_X6Y106.CLK     Tckdi       (-Th)    -0.041   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.397ns logic, 0.785ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point enc0/pixel2x/fd_db5 (SLICE_X6Y106.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               enc0/pixel2x/fdc_ra3 (FF)
  Destination:          enc0/pixel2x/fd_db5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.069 - 0.067)
  Source Clock:         pclkx2 rising at 0.000ns
  Destination Clock:    pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: enc0/pixel2x/fdc_ra3 to enc0/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y100.DMUX    Tshcko                0.238   enc0/pixel2x/ra<2>
                                                       enc0/pixel2x/fdc_ra3
    SLICE_X6Y100.B5      net (fanout=17)       0.474   enc0/pixel2x/ra<3>
    SLICE_X6Y100.B       Tilo                  0.156   enc0/pixel2x/dataint<5>
                                                       enc0/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X6Y106.BX      net (fanout=1)        0.354   enc0/pixel2x/dataint<5>
    SLICE_X6Y106.CLK     Tckdi       (-Th)    -0.041   enc0/pixel2x/db<7>
                                                       enc0/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.435ns logic, 0.828ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk1 = PERIOD TIMEGRP "dvi_rx0_pllclk1" 
TS_DVI_CLOCK0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4279 paths analyzed, 2365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.794ns.
--------------------------------------------------------------------------------

Paths for end point asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y4.ENA), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timing/vactive (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.501 - 0.483)
  Source Clock:         rx0_pclk rising at 0.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timing/vactive to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.391   timing/vactive
                                                       timing/vactive
    SLICE_X40Y42.A3      net (fanout=16)       1.122   timing/vactive
    SLICE_X40Y42.A       Tilo                  0.205   timing/hactive
                                                       timing/video_en1
    SLICE_X37Y28.B1      net (fanout=26)       1.754   video_en
    SLICE_X37Y28.B       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X37Y28.A5      net (fanout=4)        0.204   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y28.A       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<3>11
    RAMB16_X1Y4.ENA      net (fanout=5)        3.303   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<3>
    RAMB16_X1Y4.CLKA     Trcck_ENA             0.220   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (1.334ns logic, 6.383ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timing/hactive (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.858ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.501 - 0.478)
  Source Clock:         rx0_pclk rising at 0.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timing/hactive to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.CQ      Tcko                  0.408   timing/hactive
                                                       timing/hactive
    SLICE_X40Y42.A4      net (fanout=2)        0.246   timing/hactive
    SLICE_X40Y42.A       Tilo                  0.205   timing/hactive
                                                       timing/video_en1
    SLICE_X37Y28.B1      net (fanout=26)       1.754   video_en
    SLICE_X37Y28.B       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X37Y28.A5      net (fanout=4)        0.204   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y28.A       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<3>11
    RAMB16_X1Y4.ENA      net (fanout=5)        3.303   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<3>
    RAMB16_X1Y4.CLKA     Trcck_ENA             0.220   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (1.351ns logic, 5.507ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.501 - 0.473)
  Source Clock:         rx0_pclk rising at 0.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y39.AQ      Tcko                  0.408   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y28.B5      net (fanout=26)       1.511   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y28.B       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X37Y28.A5      net (fanout=4)        0.204   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y28.A       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<3>11
    RAMB16_X1Y4.ENA      net (fanout=5)        3.303   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<3>
    RAMB16_X1Y4.CLKA     Trcck_ENA             0.220   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.164ns (1.146ns logic, 5.018ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y6.ENA), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timing/vactive (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.509 - 0.483)
  Source Clock:         rx0_pclk rising at 0.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timing/vactive to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.391   timing/vactive
                                                       timing/vactive
    SLICE_X40Y42.A3      net (fanout=16)       1.122   timing/vactive
    SLICE_X40Y42.A       Tilo                  0.205   timing/hactive
                                                       timing/video_en1
    SLICE_X37Y28.B1      net (fanout=26)       1.754   video_en
    SLICE_X37Y28.B       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X37Y28.D2      net (fanout=4)        0.443   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y28.D       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<1>11
    RAMB16_X1Y6.ENA      net (fanout=5)        2.966   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16_X1Y6.CLKA     Trcck_ENA             0.220   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (1.334ns logic, 6.285ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timing/hactive (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.760ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.509 - 0.478)
  Source Clock:         rx0_pclk rising at 0.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timing/hactive to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.CQ      Tcko                  0.408   timing/hactive
                                                       timing/hactive
    SLICE_X40Y42.A4      net (fanout=2)        0.246   timing/hactive
    SLICE_X40Y42.A       Tilo                  0.205   timing/hactive
                                                       timing/video_en1
    SLICE_X37Y28.B1      net (fanout=26)       1.754   video_en
    SLICE_X37Y28.B       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X37Y28.D2      net (fanout=4)        0.443   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y28.D       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<1>11
    RAMB16_X1Y6.ENA      net (fanout=5)        2.966   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16_X1Y6.CLKA     Trcck_ENA             0.220   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (1.351ns logic, 5.409ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.066ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.509 - 0.473)
  Source Clock:         rx0_pclk rising at 0.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y39.AQ      Tcko                  0.408   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y28.B5      net (fanout=26)       1.511   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y28.B       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    SLICE_X37Y28.D2      net (fanout=4)        0.443   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y28.D       Tilo                  0.259   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<1>11
    RAMB16_X1Y6.ENA      net (fanout=5)        2.966   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16_X1Y6.CLKA     Trcck_ENA             0.220   asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (1.146ns logic, 4.920ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X52Y45.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_r/rawword_4 (FF)
  Destination:          dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.753 - 1.872)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_r/rawword_4 to dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcko                  0.391   dvi_rx0/dec_r/rawword<7>
                                                       dvi_rx0/dec_r/rawword_4
    SLICE_X52Y45.D1      net (fanout=3)        1.098   dvi_rx0/dec_r/rawword<4>
    SLICE_X52Y45.DMUX    Tilo                  0.261   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o2
    SLICE_X52Y45.C4      net (fanout=1)        0.295   dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o2
    SLICE_X52Y45.CLK     Tas                   0.289   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o3
                                                       dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.941ns logic, 1.393ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_r/rawword_1 (FF)
  Destination:          dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.120ns (1.753 - 1.873)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_r/rawword_1 to dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.BQ      Tcko                  0.447   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_1
    SLICE_X52Y45.D2      net (fanout=3)        0.631   dvi_rx0/dec_r/rawword<1>
    SLICE_X52Y45.DMUX    Tilo                  0.261   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o2
    SLICE_X52Y45.C4      net (fanout=1)        0.295   dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o2
    SLICE_X52Y45.CLK     Tas                   0.289   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o3
                                                       dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.997ns logic, 0.926ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_r/rawword_0 (FF)
  Destination:          dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.757ns (Levels of Logic = 2)
  Clock Path Skew:      -0.120ns (1.753 - 1.873)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_r/rawword_0 to dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.AQ      Tcko                  0.447   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_0
    SLICE_X52Y45.D3      net (fanout=2)        0.465   dvi_rx0/dec_r/rawword<0>
    SLICE_X52Y45.DMUX    Tilo                  0.261   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o2
    SLICE_X52Y45.C4      net (fanout=1)        0.295   dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o2
    SLICE_X52Y45.CLK     Tas                   0.289   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_259_o3
                                                       dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.997ns logic, 0.760ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx0_pllclk1 = PERIOD TIMEGRP "dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (SLICE_X52Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_g/rawword_8 (FF)
  Destination:          dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.896 - 0.856)
  Source Clock:         dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_g/rawword_8 to dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.198   dvi_rx0/dec_g/rawword<9>
                                                       dvi_rx0/dec_g/rawword_8
    SLICE_X52Y37.AX      net (fanout=3)        0.356   dvi_rx0/dec_g/rawword<8>
    SLICE_X52Y37.CLK     Tdh         (-Th)     0.120   dvi_rx0/dec_r/cbnd/sdata<1>
                                                       dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.078ns logic, 0.356ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP (SLICE_X44Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_b/rawword_3 (FF)
  Destination:          dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.904 - 0.890)
  Source Clock:         dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_b/rawword_3 to dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.DQ      Tcko                  0.200   dvi_rx0/dec_b/rawword<3>
                                                       dvi_rx0/dec_b/rawword_3
    SLICE_X44Y46.BX      net (fanout=3)        0.339   dvi_rx0/dec_b/rawword<3>
    SLICE_X44Y46.CLK     Tdh         (-Th)     0.111   dvi_rx0/dec_b/cbnd/sdata<5>
                                                       dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.089ns logic, 0.339ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X52Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_g/rawword_0 (FF)
  Destination:          dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.898 - 0.853)
  Source Clock:         dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    rx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_g/rawword_0 to dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y41.AQ      Tcko                  0.234   dvi_rx0/dec_g/rawword<3>
                                                       dvi_rx0/dec_g/rawword_0
    SLICE_X52Y36.AX      net (fanout=3)        0.353   dvi_rx0/dec_g/rawword<0>
    SLICE_X52Y36.CLK     Tdh         (-Th)     0.120   dvi_rx0/dec_g/cbnd/sdata<3>
                                                       dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.114ns logic, 0.353ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx0_pllclk1 = PERIOD TIMEGRP "dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: rx0_pclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y2.CLKA
  Clock network: rx0_pclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: asfifo_send/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: rx0_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk0 = PERIOD TIMEGRP "dvi_rx0_pllclk0" 
TS_DVI_CLOCK0 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" 
TS_DVI_CLOCK0 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1235 paths analyzed, 427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.744ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/des_0/pdcounter_4 (SLICE_X40Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/state_FSM_FFd2 to dvi_rx0/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.AMUX    Tshcko                0.461   dvi_rx0/dec_b/des_0/state_FSM_FFd4
                                                       dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X42Y57.B4      net (fanout=12)       0.871   dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X42Y57.BMUX    Tilo                  0.251   dvi_rx0/dec_b/des_0/flag
                                                       dvi_rx0/dec_b/des_0/GND_43_o_busy_data_d_OR_241_o1
    SLICE_X40Y58.B6      net (fanout=8)        0.544   dvi_rx0/dec_b/des_0/GND_43_o_busy_data_d_OR_241_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.314   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.436ns logic, 2.206ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/pdcounter_3 to dvi_rx0/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.BQ      Tcko                  0.408   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    SLICE_X41Y57.D4      net (fanout=6)        0.823   dvi_rx0/dec_b/des_0/pdcounter<3>
    SLICE_X41Y57.D       Tilo                  0.259   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
                                                       dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o<4>1
    SLICE_X40Y58.B4      net (fanout=2)        0.447   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.314   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (1.391ns logic, 2.061ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/pdcounter_3 to dvi_rx0/dec_b/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.BQ      Tcko                  0.408   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    SLICE_X41Y57.D4      net (fanout=6)        0.823   dvi_rx0/dec_b/des_0/pdcounter<3>
    SLICE_X41Y57.DMUX    Tilo                  0.313   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
                                                       dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_43_o_equal_48_o<4>1
    SLICE_X40Y58.B5      net (fanout=4)        0.373   dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_43_o_equal_48_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.314   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.445ns logic, 1.987ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/des_0/pdcounter_0 (SLICE_X40Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/state_FSM_FFd2 to dvi_rx0/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.AMUX    Tshcko                0.461   dvi_rx0/dec_b/des_0/state_FSM_FFd4
                                                       dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X42Y57.B4      net (fanout=12)       0.871   dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X42Y57.BMUX    Tilo                  0.251   dvi_rx0/dec_b/des_0/flag
                                                       dvi_rx0/dec_b/des_0/GND_43_o_busy_data_d_OR_241_o1
    SLICE_X40Y58.B6      net (fanout=8)        0.544   dvi_rx0/dec_b/des_0/GND_43_o_busy_data_d_OR_241_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.312   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.434ns logic, 2.206ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/pdcounter_3 to dvi_rx0/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.BQ      Tcko                  0.408   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    SLICE_X41Y57.D4      net (fanout=6)        0.823   dvi_rx0/dec_b/des_0/pdcounter<3>
    SLICE_X41Y57.D       Tilo                  0.259   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
                                                       dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o<4>1
    SLICE_X40Y58.B4      net (fanout=2)        0.447   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.312   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.389ns logic, 2.061ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/pdcounter_3 to dvi_rx0/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.BQ      Tcko                  0.408   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    SLICE_X41Y57.D4      net (fanout=6)        0.823   dvi_rx0/dec_b/des_0/pdcounter<3>
    SLICE_X41Y57.DMUX    Tilo                  0.313   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
                                                       dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_43_o_equal_48_o<4>1
    SLICE_X40Y58.B5      net (fanout=4)        0.373   dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_43_o_equal_48_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.312   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.443ns logic, 1.987ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/des_0/pdcounter_3 (SLICE_X40Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/state_FSM_FFd2 to dvi_rx0/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.AMUX    Tshcko                0.461   dvi_rx0/dec_b/des_0/state_FSM_FFd4
                                                       dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X42Y57.B4      net (fanout=12)       0.871   dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X42Y57.BMUX    Tilo                  0.251   dvi_rx0/dec_b/des_0/flag
                                                       dvi_rx0/dec_b/des_0/GND_43_o_busy_data_d_OR_241_o1
    SLICE_X40Y58.B6      net (fanout=8)        0.544   dvi_rx0/dec_b/des_0/GND_43_o_busy_data_d_OR_241_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.296   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.418ns logic, 2.206ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/pdcounter_3 to dvi_rx0/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.BQ      Tcko                  0.408   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    SLICE_X41Y57.D4      net (fanout=6)        0.823   dvi_rx0/dec_b/des_0/pdcounter<3>
    SLICE_X41Y57.D       Tilo                  0.259   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
                                                       dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o<4>1
    SLICE_X40Y58.B4      net (fanout=2)        0.447   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.296   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.373ns logic, 2.061ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/des_0/pdcounter_3 to dvi_rx0/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.BQ      Tcko                  0.408   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    SLICE_X41Y57.D4      net (fanout=6)        0.823   dvi_rx0/dec_b/des_0/pdcounter<3>
    SLICE_X41Y57.DMUX    Tilo                  0.313   dvi_rx0/dec_b/des_0/pdcounter[4]_GND_43_o_equal_50_o
                                                       dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_43_o_equal_48_o<4>1
    SLICE_X40Y58.B5      net (fanout=4)        0.373   dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_43_o_equal_48_o
    SLICE_X40Y58.B       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C4      net (fanout=1)        0.346   dvi_rx0/dec_b/des_0/_n0282_inv1
    SLICE_X40Y58.C       Tilo                  0.205   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/_n0282_inv2
    SLICE_X40Y56.CE      net (fanout=2)        0.445   dvi_rx0/dec_b/des_0/_n0282_inv
    SLICE_X40Y56.CLK     Tceck                 0.296   dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_rx0/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (1.427ns logic, 1.987ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" TS_DVI_CLOCK0 * 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/flipgearx2 (SLICE_X56Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_g/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx0/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.903 - 0.854)
  Source Clock:         rx0_pclk rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_g/phsalgn_0/flipgear to dvi_rx0/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y41.DQ      Tcko                  0.198   dvi_rx0/dec_g/phsalgn_0/flipgear
                                                       dvi_rx0/dec_g/phsalgn_0/flipgear
    SLICE_X56Y45.AX      net (fanout=2)        0.432   dvi_rx0/dec_g/phsalgn_0/flipgear
    SLICE_X56Y45.CLK     Tckdi       (-Th)    -0.041   dvi_rx0/dec_g/flipgearx2
                                                       dvi_rx0/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.239ns logic, 0.432ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/des_0/inc_data_int (SLICE_X40Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_b/des_0/inc_data_int (FF)
  Destination:          dvi_rx0/dec_b/des_0/inc_data_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_b/des_0/inc_data_int to dvi_rx0/dec_b/des_0/inc_data_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.AQ      Tcko                  0.200   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/inc_data_int
    SLICE_X40Y58.A6      net (fanout=3)        0.027   dvi_rx0/dec_b/des_0/inc_data_int
    SLICE_X40Y58.CLK     Tah         (-Th)    -0.190   dvi_rx0/dec_b/des_0/inc_data_int
                                                       dvi_rx0/dec_b/des_0/inc_data_int_rstpot
                                                       dvi_rx0/dec_b/des_0/inc_data_int
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_r/toggle (SLICE_X50Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_r/toggle (FF)
  Destination:          dvi_rx0/dec_r/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_r/toggle to dvi_rx0/dec_r/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y46.AQ      Tcko                  0.200   dvi_rx0/dec_r/toggle
                                                       dvi_rx0/dec_r/toggle
    SLICE_X50Y46.A6      net (fanout=3)        0.027   dvi_rx0/dec_r/toggle
    SLICE_X50Y46.CLK     Tah         (-Th)    -0.190   dvi_rx0/dec_r/toggle
                                                       dvi_rx0/dec_r/toggle_INV_68_o1_INV_0
                                                       dvi_rx0/dec_r/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" TS_DVI_CLOCK0 * 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dvi_rx0/pclkx2bufg/I0
  Logical resource: dvi_rx0/pclkx2bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: dvi_rx0/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_rx0/dec_b/des_0/counter<3>/CLK
  Logical resource: dvi_rx0/dec_b/des_0/counter_0/CK
  Location pin: SLICE_X50Y56.CLK
  Clock network: dvi_rx0/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dvi_rx0/dec_b/des_0/counter<3>/SR
  Logical resource: dvi_rx0/dec_b/des_0/counter_0/SR
  Location pin: SLICE_X50Y56.SR
  Clock network: dvi_rx0/reset
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|sysclk                         |     10.000ns|      3.334ns|      8.761ns|            0|            0|          673|         5880|
| clk125_gen/clkout0            |      8.000ns|      7.009ns|          N/A|            0|            0|         4527|            0|
| clk125_gen/clkfbout           |     10.000ns|      7.520ns|          N/A|            0|            0|         1353|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|      7.794ns|            0|            0|            0|         5514|
| TS_dvi_rx0_pllclk1            |     10.000ns|      7.794ns|          N/A|            0|            0|         4279|            0|
| TS_dvi_rx0_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx0_pllclk2            |      5.000ns|      3.744ns|          N/A|            0|            0|         1235|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCLK                        |     13.333ns|     10.893ns|      9.996ns|            0|            0|       528421|          271|
| TS_PCLKX2                     |      6.667ns|      4.998ns|          N/A|            0|            0|          121|            0|
| TS_PCLKX10                    |      1.333ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ramdo                      |     13.333ns|      2.633ns|          N/A|            0|            0|           30|            0|
| TS_ramra                      |     13.333ns|      3.654ns|          N/A|            0|            0|          120|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    7.794|         |         |         |
RX0_TMDSB<3>   |    7.794|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    7.794|         |         |         |
RX0_TMDSB<3>   |    7.794|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RXCLK          |    7.664|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |    7.009|    2.948|    3.380|    3.996|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 552475 paths, 0 nets, and 13493 connections

Design statistics:
   Minimum period:  10.893ns{1}   (Maximum frequency:  91.802MHz)
   Maximum path delay from/to any node:   3.654ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 24 22:52:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



