Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,1257
design__instance__area,54449.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.003943976480513811
power__switching__total,0.001574657391756773
power__leakage__total,1.1302356384135237E-8
power__total,0.0055186450481414795
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2709857137607374
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2709857137607374
timing__hold__ws__corner:nom_tt_025C_1v80,0.29825276426112046
timing__setup__ws__corner:nom_tt_025C_1v80,1.8478048503202826
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311565
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.367281
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2822292202048606
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2822292202048606
timing__hold__ws__corner:nom_ss_100C_1v60,0.8597701682842802
timing__setup__ws__corner:nom_ss_100C_1v60,-0.08580603137556969
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.7109597556354644
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.08580603137556969
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859770
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,10
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.791597
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2664188389753574
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2664188389753574
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10766193796761901
timing__setup__ws__corner:nom_ff_n40C_1v95,2.494871935215376
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109283
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,2.889637
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,4
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26318020729862857
clock__skew__worst_setup,0.26318020729862857
timing__hold__ws,0.1018031243675198
timing__setup__ws,-0.1434248316263469
timing__hold__tns,0.0
timing__setup__tns,-1.3285484199916089
timing__hold__wns,0
timing__setup__wns,-0.1434248316263469
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103110
timing__hold_r2r_vio__count,0
timing__setup_vio__count,33
timing__setup_r2r__ws,0.777156
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,1256
design__instance__area__stdcell,9185.06
design__instance__count__macros,1
design__instance__area__macros,45264.2
design__instance__utilization,0.750356
design__instance__utilization__stdcell,0.336444
design__instance__count__class:macro,1
design__instance__count__class:buffer,2
design__instance__count__class:sequential_cell,136
design__instance__count__class:multi_input_combinational_cell,259
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1868
design__instance__count__class:tap_cell,610
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,25661.2
design__violations,0
design__instance__count__class:timing_repair_buffer,161
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,109
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,56
design__instance__count__class:antenna_cell,56
route__net,627
route__net__special,4
route__drc_errors__iter:1,127
route__wirelength__iter:1,28145
route__drc_errors__iter:2,24
route__wirelength__iter:2,28027
route__drc_errors__iter:3,12
route__wirelength__iter:3,28000
route__drc_errors__iter:4,0
route__wirelength__iter:4,28008
route__drc_errors,0
route__wirelength,28008
route__vias,4173
route__vias__singlecut,4173
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,533.47
timing__unannotated_net__count__corner:nom_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,4
timing__unannotated_net__count__corner:nom_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,4
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,4
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2671336838455551
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2671336838455551
timing__hold__ws__corner:min_tt_025C_1v80,0.30272468721963397
timing__setup__ws__corner:min_tt_025C_1v80,1.886920451074746
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.302725
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.375267
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,4
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2767387231035975
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2767387231035975
timing__hold__ws__corner:min_ss_100C_1v60,0.8451655170491958
timing__setup__ws__corner:min_ss_100C_1v60,-0.024040770055152552
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.11304335565362772
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.024040770055152552
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.845165
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,10
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.804647
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,4
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26318020729862857
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26318020729862857
timing__hold__ws__corner:min_ff_n40C_1v95,0.10310957934869652
timing__setup__ws__corner:min_ff_n40C_1v95,2.5215925616831605
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.103110
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,2.895074
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,4
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.27384081888276257
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27384081888276257
timing__hold__ws__corner:max_tt_025C_1v80,0.29133485337672677
timing__setup__ws__corner:max_tt_025C_1v80,1.8087021281532694
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320677
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.359931
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,83
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,4
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.28549832750447723
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.28549832750447723
timing__hold__ws__corner:max_ss_100C_1v60,0.8757799178190689
timing__setup__ws__corner:max_ss_100C_1v60,-0.1434248316263469
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1.3285484199916089
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.1434248316263469
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.875780
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,13
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.777156
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,83
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,4
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2690482079945164
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2690482079945164
timing__hold__ws__corner:max_ff_n40C_1v95,0.1018031243675198
timing__setup__ws__corner:max_ff_n40C_1v95,2.4700755473482934
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116006
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,2.884201
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,83
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,4
timing__unannotated_net__count,83
timing__unannotated_net_filtered__count,4
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79736
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.7996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00263763
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00283144
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000468326
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00283144
design_powergrid__voltage__worst,0.00283144
design_powergrid__voltage__worst__net:VPWR,1.79736
design_powergrid__drop__worst,0.00283144
design_powergrid__drop__worst__net:VPWR,0.00263763
design_powergrid__voltage__worst__net:VGND,0.00283144
design_powergrid__drop__worst__net:VGND,0.00283144
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00039700000000000000045796699765787707292474806308746337890625
ir__drop__worst,0.0026399999999999999855671006798729649744927883148193359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
