// Seed: 3555695339
module module_0 (
    output tri0 id_0,
    input supply0 id_1
    , id_9,
    output uwire id_2,
    input tri0 id_3,
    input wire id_4,
    output wand id_5,
    input wire id_6,
    input tri0 id_7
);
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5
    , id_31,
    input wor id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    input tri0 id_10,
    output wand id_11,
    output tri1 id_12,
    output wand id_13,
    input tri0 id_14,
    input tri0 id_15,
    output supply0 id_16,
    output tri1 id_17,
    output uwire id_18,
    input tri1 id_19,
    input wire id_20,
    output supply1 id_21,
    output wor id_22,
    input wor id_23,
    input supply1 id_24,
    output tri0 id_25,
    input wor id_26,
    input tri id_27,
    output supply1 id_28,
    input uwire id_29
);
  assign id_25 = id_23;
  module_0 modCall_1 (
      id_18,
      id_26,
      id_13,
      id_15,
      id_10,
      id_22,
      id_8,
      id_14
  );
  id_32 :
  assert property (@(1'b0 <-> id_15 or posedge id_20) id_19)
  else;
  wire id_33;
  wire id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41, id_42;
  wire id_43;
endmodule
