--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml FPGA_TOP_ML505.twx FPGA_TOP_ML505.ncd -o FPGA_TOP_ML505.twr
FPGA_TOP_ML505.pcf

Design file:              FPGA_TOP_ML505.ncd
Physical constraint file: FPGA_TOP_ML505.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15494 paths analyzed, 324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.411ns.
--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_18 (SLICE_X1Y39.C2), 415 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.376ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X1Y38.A1       net (fanout=4)        0.902   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X1Y39.C2       net (fanout=1)        0.792   lockEnterParse/BP[0].D/NextCount_share0000<18>
    SLICE_X1Y39.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<18>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.815ns logic, 3.561ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.129ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.145 - 0.153)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_14 to lockEnterParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    SLICE_X1Y38.A3       net (fanout=5)        0.655   lockEnterParse/BP[0].D/CntReg/Out<14>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X1Y39.C2       net (fanout=1)        0.792   lockEnterParse/BP[0].D/NextCount_share0000<18>
    SLICE_X1Y39.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<18>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.815ns logic, 3.314ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.053ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.145 - 0.153)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_13 to lockEnterParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.BQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    SLICE_X1Y38.A4       net (fanout=5)        0.579   lockEnterParse/BP[0].D/CntReg/Out<13>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X1Y39.C2       net (fanout=1)        0.792   lockEnterParse/BP[0].D/NextCount_share0000<18>
    SLICE_X1Y39.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<18>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (1.815ns logic, 3.238ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_14 (SLICE_X1Y37.C1), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.324ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X1Y38.A1       net (fanout=4)        0.902   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.C1       net (fanout=1)        0.844   lockEnterParse/BP[0].D/NextCount_share0000<14>
    SLICE_X1Y37.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<14>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      5.324ns (1.711ns logic, 3.613ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.077ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_14 to lockEnterParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    SLICE_X1Y38.A3       net (fanout=5)        0.655   lockEnterParse/BP[0].D/CntReg/Out<14>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.C1       net (fanout=1)        0.844   lockEnterParse/BP[0].D/NextCount_share0000<14>
    SLICE_X1Y37.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<14>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.711ns logic, 3.366ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.001ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_13 to lockEnterParse/BP[0].D/CntReg/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.BQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    SLICE_X1Y38.A4       net (fanout=5)        0.579   lockEnterParse/BP[0].D/CntReg/Out<13>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.C1       net (fanout=1)        0.844   lockEnterParse/BP[0].D/NextCount_share0000<14>
    SLICE_X1Y37.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<14>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (1.711ns logic, 3.290ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_9 (SLICE_X2Y36.B1), 228 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.262ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.691 - 0.727)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X1Y38.A1       net (fanout=4)        0.902   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X2Y36.B1       net (fanout=1)        0.883   lockEnterParse/BP[0].D/NextCount_share0000<9>
    SLICE_X2Y36.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<11>
                                                       lockEnterParse/BP[0].D/NextCount<9>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_9
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.610ns logic, 3.652ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.015ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.691 - 0.724)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_14 to lockEnterParse/BP[0].D/CntReg/Out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    SLICE_X1Y38.A3       net (fanout=5)        0.655   lockEnterParse/BP[0].D/CntReg/Out<14>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X2Y36.B1       net (fanout=1)        0.883   lockEnterParse/BP[0].D/NextCount_share0000<9>
    SLICE_X2Y36.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<11>
                                                       lockEnterParse/BP[0].D/NextCount<9>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_9
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (1.610ns logic, 3.405ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_9 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.939ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.691 - 0.724)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_13 to lockEnterParse/BP[0].D/CntReg/Out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.BQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    SLICE_X1Y38.A4       net (fanout=5)        0.579   lockEnterParse/BP[0].D/CntReg/Out<13>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X2Y36.B1       net (fanout=1)        0.883   lockEnterParse/BP[0].D/NextCount_share0000<9>
    SLICE_X2Y36.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<11>
                                                       lockEnterParse/BP[0].D/NextCount<9>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_9
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (1.610ns logic, 3.329ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_17 (SLICE_X83Y113.B2), 394 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_6 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.261ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.129 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_6 to systemResetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y110.CQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<7>
                                                       systemResetParse/BP[0].D/CntReg/Out_6
    SLICE_X82Y108.B1     net (fanout=5)        1.079   systemResetParse/BP[0].D/CntReg/Out<6>
    SLICE_X82Y108.B      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C2     net (fanout=21)       1.015   systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.BMUX   Tcinb                 0.335   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X83Y113.B2     net (fanout=1)        0.741   systemResetParse/BP[0].D/NextCount_share0000<17>
    SLICE_X83Y113.CLK    Tas                   0.027   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<17>1
                                                       systemResetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.821ns logic, 3.440ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.991ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_8 to systemResetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y111.AQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<11>
                                                       systemResetParse/BP[0].D/CntReg/Out_8
    SLICE_X82Y108.B2     net (fanout=5)        0.809   systemResetParse/BP[0].D/CntReg/Out<8>
    SLICE_X82Y108.B      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C2     net (fanout=21)       1.015   systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.BMUX   Tcinb                 0.335   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X83Y113.B2     net (fanout=1)        0.741   systemResetParse/BP[0].D/NextCount_share0000<17>
    SLICE_X83Y113.CLK    Tas                   0.027   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<17>1
                                                       systemResetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (1.821ns logic, 3.170ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_17 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.961ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.129 - 0.134)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_12 to systemResetParse/BP[0].D/CntReg/Out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/CntReg/Out_12
    SLICE_X81Y112.C1     net (fanout=5)        0.872   systemResetParse/BP[0].D/CntReg/Out<12>
    SLICE_X81Y112.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and00008
                                                       systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X82Y108.C4     net (fanout=21)       0.922   systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.BMUX   Tcinb                 0.335   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X83Y113.B2     net (fanout=1)        0.741   systemResetParse/BP[0].D/NextCount_share0000<17>
    SLICE_X83Y113.CLK    Tas                   0.027   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<17>1
                                                       systemResetParse/BP[0].D/CntReg/Out_17
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.821ns logic, 3.140ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_13 (SLICE_X1Y37.B2), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.218ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X1Y38.A1       net (fanout=4)        0.902   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.B2       net (fanout=1)        0.735   lockEnterParse/BP[0].D/NextCount_share0000<13>
    SLICE_X1Y37.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<13>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (1.714ns logic, 3.504ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.971ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_14 to lockEnterParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    SLICE_X1Y38.A3       net (fanout=5)        0.655   lockEnterParse/BP[0].D/CntReg/Out<14>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.B2       net (fanout=1)        0.735   lockEnterParse/BP[0].D/NextCount_share0000<13>
    SLICE_X1Y37.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<13>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (1.714ns logic, 3.257ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.895ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_13 to lockEnterParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.BQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    SLICE_X1Y38.A4       net (fanout=5)        0.579   lockEnterParse/BP[0].D/CntReg/Out<13>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.BMUX     Tcinb                 0.342   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.B2       net (fanout=1)        0.735   lockEnterParse/BP[0].D/NextCount_share0000<13>
    SLICE_X1Y37.CLK      Tas                   0.027   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<13>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (1.714ns logic, 3.181ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_10 (SLICE_X2Y36.C2), 249 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_10 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.158ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.691 - 0.727)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X1Y38.A1       net (fanout=4)        0.902   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X2Y36.C2       net (fanout=1)        0.782   lockEnterParse/BP[0].D/NextCount_share0000<10>
    SLICE_X2Y36.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<11>
                                                       lockEnterParse/BP[0].D/NextCount<10>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_10
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (1.607ns logic, 3.551ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_10 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.911ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.691 - 0.724)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_14 to lockEnterParse/BP[0].D/CntReg/Out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    SLICE_X1Y38.A3       net (fanout=5)        0.655   lockEnterParse/BP[0].D/CntReg/Out<14>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X2Y36.C2       net (fanout=1)        0.782   lockEnterParse/BP[0].D/NextCount_share0000<10>
    SLICE_X2Y36.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<11>
                                                       lockEnterParse/BP[0].D/NextCount<10>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_10
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.607ns logic, 3.304ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_10 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.691 - 0.724)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_13 to lockEnterParse/BP[0].D/CntReg/Out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.BQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    SLICE_X1Y38.A4       net (fanout=5)        0.579   lockEnterParse/BP[0].D/CntReg/Out<13>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CMUX     Tcinc                 0.337   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X2Y36.C2       net (fanout=1)        0.782   lockEnterParse/BP[0].D/NextCount_share0000<10>
    SLICE_X2Y36.CLK      Tas                   0.029   lockEnterParse/BP[0].D/CntReg/Out<11>
                                                       lockEnterParse/BP[0].D/NextCount<10>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_10
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.607ns logic, 3.228ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_16 (SLICE_X83Y113.A2), 374 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_6 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.199ns (Levels of Logic = 8)
  Clock Path Skew:      0.006ns (0.129 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_6 to systemResetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y110.CQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<7>
                                                       systemResetParse/BP[0].D/CntReg/Out_6
    SLICE_X82Y108.B1     net (fanout=5)        1.079   systemResetParse/BP[0].D/CntReg/Out<6>
    SLICE_X82Y108.B      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C2     net (fanout=21)       1.015   systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.AMUX   Tcina                 0.271   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X83Y113.A2     net (fanout=1)        0.744   systemResetParse/BP[0].D/NextCount_share0000<16>
    SLICE_X83Y113.CLK    Tas                   0.026   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<16>1
                                                       systemResetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (1.756ns logic, 3.443ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.929ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_8 to systemResetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y111.AQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<11>
                                                       systemResetParse/BP[0].D/CntReg/Out_8
    SLICE_X82Y108.B2     net (fanout=5)        0.809   systemResetParse/BP[0].D/CntReg/Out<8>
    SLICE_X82Y108.B      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C2     net (fanout=21)       1.015   systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.AMUX   Tcina                 0.271   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X83Y113.A2     net (fanout=1)        0.744   systemResetParse/BP[0].D/NextCount_share0000<16>
    SLICE_X83Y113.CLK    Tas                   0.026   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<16>1
                                                       systemResetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (1.756ns logic, 3.173ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.899ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.129 - 0.134)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_12 to systemResetParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/CntReg/Out_12
    SLICE_X81Y112.C1     net (fanout=5)        0.872   systemResetParse/BP[0].D/CntReg/Out<12>
    SLICE_X81Y112.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and00008
                                                       systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X82Y108.C4     net (fanout=21)       0.922   systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X82Y113.AMUX   Tcina                 0.271   systemResetParse/BP[0].D/NextCount_share0000<18>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X83Y113.A2     net (fanout=1)        0.744   systemResetParse/BP[0].D/NextCount_share0000<16>
    SLICE_X83Y113.CLK    Tas                   0.026   systemResetParse/BP[0].D/CntReg/Out<18>
                                                       systemResetParse/BP[0].D/NextCount<16>1
                                                       systemResetParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (1.756ns logic, 3.143ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_13 (SLICE_X83Y112.B2), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_6 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.157ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.125 - 0.123)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_6 to systemResetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y110.CQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<7>
                                                       systemResetParse/BP[0].D/CntReg/Out_6
    SLICE_X82Y108.B1     net (fanout=5)        1.079   systemResetParse/BP[0].D/CntReg/Out<6>
    SLICE_X82Y108.B      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C2     net (fanout=21)       1.015   systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.BMUX   Tcinb                 0.335   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X83Y112.B2     net (fanout=1)        0.741   systemResetParse/BP[0].D/NextCount_share0000<13>
    SLICE_X83Y112.CLK    Tas                   0.027   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/NextCount<13>1
                                                       systemResetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      5.157ns (1.717ns logic, 3.440ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.887ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.125 - 0.129)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_8 to systemResetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y111.AQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<11>
                                                       systemResetParse/BP[0].D/CntReg/Out_8
    SLICE_X82Y108.B2     net (fanout=5)        0.809   systemResetParse/BP[0].D/CntReg/Out<8>
    SLICE_X82Y108.B      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C2     net (fanout=21)       1.015   systemResetParse/BP[0].D/NextCount_and000025
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.BMUX   Tcinb                 0.335   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X83Y112.B2     net (fanout=1)        0.741   systemResetParse/BP[0].D/NextCount_share0000<13>
    SLICE_X83Y112.CLK    Tas                   0.027   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/NextCount<13>1
                                                       systemResetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.717ns logic, 3.170ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               systemResetParse/BP[0].D/CntReg/Out_12 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.857ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: systemResetParse/BP[0].D/CntReg/Out_12 to systemResetParse/BP[0].D/CntReg/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AQ     Tcko                  0.450   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/CntReg/Out_12
    SLICE_X81Y112.C1     net (fanout=5)        0.872   systemResetParse/BP[0].D/CntReg/Out<12>
    SLICE_X81Y112.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and00008
                                                       systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X82Y108.C4     net (fanout=21)       0.922   systemResetParse/BP[0].D/NextCount_and00008
    SLICE_X82Y108.C      Tilo                  0.094   systemResetParse/BP[0].D/NextCount_and000036
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.A3     net (fanout=1)        0.595   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X82Y109.COUT   Topcya                0.509   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.CIN    net (fanout=1)        0.010   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X82Y110.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X82Y111.COUT   Tbyp                  0.104   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.CIN    net (fanout=1)        0.000   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X82Y112.BMUX   Tcinb                 0.335   systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X83Y112.B2     net (fanout=1)        0.741   systemResetParse/BP[0].D/NextCount_share0000<13>
    SLICE_X83Y112.CLK    Tas                   0.027   systemResetParse/BP[0].D/CntReg/Out<15>
                                                       systemResetParse/BP[0].D/NextCount<13>1
                                                       systemResetParse/BP[0].D/CntReg/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.717ns logic, 3.140ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_15 (SLICE_X1Y37.D3), 354 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.131ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X1Y38.A1       net (fanout=4)        0.902   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.DMUX     Tcind                 0.405   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.D3       net (fanout=1)        0.584   lockEnterParse/BP[0].D/NextCount_share0000<15>
    SLICE_X1Y37.CLK      Tas                   0.028   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<15>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (1.778ns logic, 3.353ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.884ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_14 to lockEnterParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    SLICE_X1Y38.A3       net (fanout=5)        0.655   lockEnterParse/BP[0].D/CntReg/Out<14>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.DMUX     Tcind                 0.405   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.D3       net (fanout=1)        0.584   lockEnterParse/BP[0].D/NextCount_share0000<15>
    SLICE_X1Y37.CLK      Tas                   0.028   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<15>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (1.778ns logic, 3.106ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_15 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.808ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_13 to lockEnterParse/BP[0].D/CntReg/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.BQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    SLICE_X1Y38.A4       net (fanout=5)        0.579   lockEnterParse/BP[0].D/CntReg/Out<13>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.DMUX     Tcind                 0.405   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X1Y37.D3       net (fanout=1)        0.584   lockEnterParse/BP[0].D/NextCount_share0000<15>
    SLICE_X1Y37.CLK      Tas                   0.028   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/NextCount<15>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (1.778ns logic, 3.030ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].D/CntReg/Out_16 (SLICE_X1Y39.A3), 374 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      5.144ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_18 to lockEnterParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/CntReg/Out_18
    SLICE_X1Y38.A1       net (fanout=4)        0.902   lockEnterParse/BP[0].D/CntReg/Out<18>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.AMUX     Tcina                 0.274   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X1Y39.A3       net (fanout=1)        0.626   lockEnterParse/BP[0].D/NextCount_share0000<16>
    SLICE_X1Y39.CLK      Tas                   0.026   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<16>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.749ns logic, 3.395ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.897ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.145 - 0.153)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_14 to lockEnterParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.CQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_14
    SLICE_X1Y38.A3       net (fanout=5)        0.655   lockEnterParse/BP[0].D/CntReg/Out<14>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.AMUX     Tcina                 0.274   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X1Y39.A3       net (fanout=1)        0.626   lockEnterParse/BP[0].D/NextCount_share0000<16>
    SLICE_X1Y39.CLK      Tas                   0.026   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<16>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.749ns logic, 3.148ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lockEnterParse/BP[0].D/CntReg/Out_13 (FF)
  Destination:          lockEnterParse/BP[0].D/CntReg/Out_16 (FF)
  Requirement:          30.300ns
  Data Path Delay:      4.821ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.145 - 0.153)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lockEnterParse/BP[0].D/CntReg/Out_13 to lockEnterParse/BP[0].D/CntReg/Out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.BQ       Tcko                  0.450   lockEnterParse/BP[0].D/CntReg/Out<15>
                                                       lockEnterParse/BP[0].D/CntReg/Out_13
    SLICE_X1Y38.A4       net (fanout=5)        0.579   lockEnterParse/BP[0].D/CntReg/Out<13>
    SLICE_X1Y38.A        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_or00008
                                                       lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B2       net (fanout=21)       0.994   lockEnterParse/BP[0].D/NextCount_and00008
    SLICE_X1Y34.B        Tilo                  0.094   lockEnterParse/BP[0].D/NextCount_and000036
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.A1       net (fanout=1)        0.873   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>
    SLICE_X0Y34.COUT     Topcya                0.499   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>_rt
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
    SLICE_X0Y35.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
    SLICE_X0Y36.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
    SLICE_X0Y37.COUT     Tbyp                  0.104   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.CIN      net (fanout=1)        0.000   lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>
    SLICE_X0Y38.AMUX     Tcina                 0.274   lockEnterParse/BP[0].D/NextCount_share0000<18>
                                                       lockEnterParse/BP[0].D/Maddsub_NextCount_share0000_xor<18>
    SLICE_X1Y39.A3       net (fanout=1)        0.626   lockEnterParse/BP[0].D/NextCount_share0000<16>
    SLICE_X1Y39.CLK      Tas                   0.026   lockEnterParse/BP[0].D/CntReg/Out<18>
                                                       lockEnterParse/BP[0].D/NextCount<16>1
                                                       lockEnterParse/BP[0].D/CntReg/Out_16
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (1.749ns logic, 3.072ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].ED.ED/Register/Out_1 (SLICE_X53Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockResetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          lockResetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockResetParse/BP[0].ED.ED/Register/Out_0 to lockResetParse/BP[0].ED.ED/Register/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y63.AQ      Tcko                  0.414   lockResetParse/BP[0].ED.ED/Register/Out<2>
                                                       lockResetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X53Y63.BX      net (fanout=2)        0.289   lockResetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X53Y63.CLK     Tckdi       (-Th)     0.231   lockResetParse/BP[0].ED.ED/Register/Out<2>
                                                       lockResetParse/BP[0].ED.ED/Register/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_8 (SLICE_X87Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockResetParse/BP[0].D/CntReg/Out_8 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockResetParse/BP[0].D/CntReg/Out_8 to lockResetParse/BP[0].D/CntReg/Out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y49.AQ      Tcko                  0.414   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/CntReg/Out_8
    SLICE_X87Y49.A6      net (fanout=5)        0.264   lockResetParse/BP[0].D/CntReg/Out<8>
    SLICE_X87Y49.CLK     Tah         (-Th)     0.197   lockResetParse/BP[0].D/CntReg/Out<11>
                                                       lockResetParse/BP[0].D/NextCount<8>1
                                                       lockResetParse/BP[0].D/CntReg/Out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.217ns logic, 0.264ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].ED.ED/Register/Out_1 (SLICE_X52Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          systemResetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].ED.ED/Register/Out_0 to systemResetParse/BP[0].ED.ED/Register/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y72.AQ      Tcko                  0.433   systemResetParse/BP[0].ED.ED/Register/Out<2>
                                                       systemResetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X52Y72.BX      net (fanout=3)        0.293   systemResetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X52Y72.CLK     Tckdi       (-Th)     0.242   systemResetParse/BP[0].ED.ED/Register/Out<2>
                                                       systemResetParse/BP[0].ED.ED/Register/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.191ns logic, 0.293ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point lockEnterParse/BP[0].ED.ED/Register/Out_1 (SLICE_X22Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockEnterParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          lockEnterParse/BP[0].ED.ED/Register/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockEnterParse/BP[0].ED.ED/Register/Out_0 to lockEnterParse/BP[0].ED.ED/Register/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.AQ      Tcko                  0.414   lockEnterParse/BP[0].ED.ED/Register/Out<2>
                                                       lockEnterParse/BP[0].ED.ED/Register/Out_0
    SLICE_X22Y54.BX      net (fanout=2)        0.306   lockEnterParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X22Y54.CLK     Tckdi       (-Th)     0.231   lockEnterParse/BP[0].ED.ED/Register/Out<2>
                                                       lockEnterParse/BP[0].ED.ED/Register/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.183ns logic, 0.306ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point lab2Counter/r_0 (SLICE_X27Y61.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotaryEncoder/previousB_2 (FF)
  Destination:          lab2Counter/r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.152 - 0.167)
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotaryEncoder/previousB_2 to lab2Counter/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y61.AQ      Tcko                  0.414   rotaryEncoder/previousA<2>
                                                       rotaryEncoder/previousB_2
    SLICE_X27Y61.C6      net (fanout=4)        0.301   rotaryEncoder/previousB<2>
    SLICE_X27Y61.CLK     Tah         (-Th)     0.195   lab2Counter/r<0>
                                                       lab2Counter/s<0>11
                                                       lab2Counter/r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.219ns logic, 0.301ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_0 (SLICE_X83Y109.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].D/CntReg/Out_0 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].D/CntReg/Out_0 to systemResetParse/BP[0].D/CntReg/Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y109.AQ     Tcko                  0.414   systemResetParse/BP[0].D/CntReg/Out<3>
                                                       systemResetParse/BP[0].D/CntReg/Out_0
    SLICE_X83Y109.A4     net (fanout=5)        0.333   systemResetParse/BP[0].D/CntReg/Out<0>
    SLICE_X83Y109.CLK    Tah         (-Th)     0.197   systemResetParse/BP[0].D/CntReg/Out<3>
                                                       systemResetParse/BP[0].D/NextCount<0>1
                                                       systemResetParse/BP[0].D/CntReg/Out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_1 (SLICE_X85Y46.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockResetParse/BP[0].D/CntReg/Out_1 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockResetParse/BP[0].D/CntReg/Out_1 to lockResetParse/BP[0].D/CntReg/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y46.BQ      Tcko                  0.414   lockResetParse/BP[0].D/CntReg/Out<3>
                                                       lockResetParse/BP[0].D/CntReg/Out_1
    SLICE_X85Y46.B4      net (fanout=5)        0.335   lockResetParse/BP[0].D/CntReg/Out<1>
    SLICE_X85Y46.CLK     Tah         (-Th)     0.196   lockResetParse/BP[0].D/CntReg/Out<3>
                                                       lockResetParse/BP[0].D/NextCount<1>1
                                                       lockResetParse/BP[0].D/CntReg/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.218ns logic, 0.335ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point lockResetParse/BP[0].D/CntReg/Out_18 (SLICE_X85Y50.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          lockResetParse/BP[0].D/CntReg/Out_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lockResetParse/BP[0].D/CntReg/Out_18 to lockResetParse/BP[0].D/CntReg/Out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y50.CQ      Tcko                  0.414   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    SLICE_X85Y50.C4      net (fanout=4)        0.335   lockResetParse/BP[0].D/CntReg/Out<18>
    SLICE_X85Y50.CLK     Tah         (-Th)     0.195   lockResetParse/BP[0].D/CntReg/Out<18>
                                                       lockResetParse/BP[0].D/NextCount<18>1
                                                       lockResetParse/BP[0].D/CntReg/Out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_7 (SLICE_X83Y110.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].D/CntReg/Out_7 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].D/CntReg/Out_7 to systemResetParse/BP[0].D/CntReg/Out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y110.DQ     Tcko                  0.414   systemResetParse/BP[0].D/CntReg/Out<7>
                                                       systemResetParse/BP[0].D/CntReg/Out_7
    SLICE_X83Y110.D4     net (fanout=5)        0.337   systemResetParse/BP[0].D/CntReg/Out<7>
    SLICE_X83Y110.CLK    Tah         (-Th)     0.195   systemResetParse/BP[0].D/CntReg/Out<7>
                                                       systemResetParse/BP[0].D/NextCount<7>1
                                                       systemResetParse/BP[0].D/CntReg/Out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point systemResetParse/BP[0].D/CntReg/Out_11 (SLICE_X83Y111.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               systemResetParse/BP[0].D/CntReg/Out_11 (FF)
  Destination:          systemResetParse/BP[0].D/CntReg/Out_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 30.300ns
  Destination Clock:    Clock rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: systemResetParse/BP[0].D/CntReg/Out_11 to systemResetParse/BP[0].D/CntReg/Out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y111.DQ     Tcko                  0.414   systemResetParse/BP[0].D/CntReg/Out<11>
                                                       systemResetParse/BP[0].D/CntReg/Out_11
    SLICE_X83Y111.D4     net (fanout=5)        0.337   systemResetParse/BP[0].D/CntReg/Out<11>
    SLICE_X83Y111.CLK    Tah         (-Th)     0.195   systemResetParse/BP[0].D/CntReg/Out<11>
                                                       systemResetParse/BP[0].D/NextCount<11>1
                                                       systemResetParse/BP[0].D/CntReg/Out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.300ns
  Low pulse: 15.150ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: rotaryEncoder/previousB<1>/CLK
  Logical resource: rotaryEncoder/Mshreg_previousA_1/CLK
  Location pin: SLICE_X16Y53.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 28.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.300ns
  High pulse: 15.150ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: rotaryEncoder/previousB<1>/CLK
  Logical resource: rotaryEncoder/Mshreg_previousA_1/CLK
  Location pin: SLICE_X16Y53.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 28.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.300ns
  Low pulse: 15.150ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: rotaryEncoder/previousB<1>/CLK
  Logical resource: rotaryEncoder/Mshreg_previousB_1/CLK
  Location pin: SLICE_X16Y53.CLK
  Clock network: Clock
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_33MHZ_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_33MHZ_FPGA |    5.411|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15494 paths, 0 nets, and 886 connections

Design statistics:
   Minimum period:   5.411ns{1}   (Maximum frequency: 184.809MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 12 17:13:07 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 605 MB



