// Seed: 1149127870
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  id_4(
      .id_0("" == id_3[1]), .id_1(id_1), .id_2(1), .id_3(id_3), .id_4(id_5), .id_5(1), .id_6(1'b0)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input  tri  id_2
);
  assign id_0.id_2 = 1'h0;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
