
vrs_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000090c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a48  08000a50  00010a50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000a48  08000a48  00010a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a4c  08000a4c  00010a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010a50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000a50  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  08000a50  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00010a50  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003a0f  00000000  00000000  00010a79  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000008c5  00000000  00000000  00014488  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005a0  00000000  00000000  00014d50  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000528  00000000  00000000  000152f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001a74  00000000  00000000  00015818  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000017a8  00000000  00000000  0001728c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00018a34  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000017e0  00000000  00000000  00018ab4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0001a294  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000000 	.word	0x20000000
 8000158:	00000000 	.word	0x00000000
 800015c:	08000a30 	.word	0x08000a30

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000004 	.word	0x20000004
 8000178:	08000a30 	.word	0x08000a30

0800017c <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800017c:	b480      	push	{r7}
 800017e:	b087      	sub	sp, #28
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
 8000184:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000186:	2300      	movs	r3, #0
 8000188:	617b      	str	r3, [r7, #20]
 800018a:	2300      	movs	r3, #0
 800018c:	613b      	str	r3, [r7, #16]
 800018e:	2300      	movs	r3, #0
 8000190:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000192:	2300      	movs	r3, #0
 8000194:	617b      	str	r3, [r7, #20]
 8000196:	e07e      	b.n	8000296 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000198:	2201      	movs	r2, #1
 800019a:	697b      	ldr	r3, [r7, #20]
 800019c:	fa02 f303 	lsl.w	r3, r2, r3
 80001a0:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001a2:	683b      	ldr	r3, [r7, #0]
 80001a4:	681a      	ldr	r2, [r3, #0]
 80001a6:	693b      	ldr	r3, [r7, #16]
 80001a8:	4013      	ands	r3, r2
 80001aa:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001ac:	68fa      	ldr	r2, [r7, #12]
 80001ae:	693b      	ldr	r3, [r7, #16]
 80001b0:	429a      	cmp	r2, r3
 80001b2:	d16d      	bne.n	8000290 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	681a      	ldr	r2, [r3, #0]
 80001b8:	697b      	ldr	r3, [r7, #20]
 80001ba:	005b      	lsls	r3, r3, #1
 80001bc:	2103      	movs	r1, #3
 80001be:	fa01 f303 	lsl.w	r3, r1, r3
 80001c2:	43db      	mvns	r3, r3
 80001c4:	401a      	ands	r2, r3
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	681a      	ldr	r2, [r3, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]
 80001d0:	791b      	ldrb	r3, [r3, #4]
 80001d2:	4619      	mov	r1, r3
 80001d4:	697b      	ldr	r3, [r7, #20]
 80001d6:	005b      	lsls	r3, r3, #1
 80001d8:	fa01 f303 	lsl.w	r3, r1, r3
 80001dc:	431a      	orrs	r2, r3
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80001e2:	683b      	ldr	r3, [r7, #0]
 80001e4:	791b      	ldrb	r3, [r3, #4]
 80001e6:	2b01      	cmp	r3, #1
 80001e8:	d003      	beq.n	80001f2 <GPIO_Init+0x76>
 80001ea:	683b      	ldr	r3, [r7, #0]
 80001ec:	791b      	ldrb	r3, [r3, #4]
 80001ee:	2b02      	cmp	r3, #2
 80001f0:	d136      	bne.n	8000260 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	689a      	ldr	r2, [r3, #8]
 80001f6:	697b      	ldr	r3, [r7, #20]
 80001f8:	005b      	lsls	r3, r3, #1
 80001fa:	2103      	movs	r1, #3
 80001fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000200:	43db      	mvns	r3, r3
 8000202:	401a      	ands	r2, r3
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	689a      	ldr	r2, [r3, #8]
 800020c:	683b      	ldr	r3, [r7, #0]
 800020e:	795b      	ldrb	r3, [r3, #5]
 8000210:	4619      	mov	r1, r3
 8000212:	697b      	ldr	r3, [r7, #20]
 8000214:	005b      	lsls	r3, r3, #1
 8000216:	fa01 f303 	lsl.w	r3, r1, r3
 800021a:	431a      	orrs	r2, r3
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	889b      	ldrh	r3, [r3, #4]
 8000224:	b29a      	uxth	r2, r3
 8000226:	697b      	ldr	r3, [r7, #20]
 8000228:	b29b      	uxth	r3, r3
 800022a:	2101      	movs	r1, #1
 800022c:	fa01 f303 	lsl.w	r3, r1, r3
 8000230:	b29b      	uxth	r3, r3
 8000232:	43db      	mvns	r3, r3
 8000234:	b29b      	uxth	r3, r3
 8000236:	4013      	ands	r3, r2
 8000238:	b29a      	uxth	r2, r3
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	889b      	ldrh	r3, [r3, #4]
 8000242:	b29b      	uxth	r3, r3
 8000244:	b21a      	sxth	r2, r3
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	799b      	ldrb	r3, [r3, #6]
 800024a:	4619      	mov	r1, r3
 800024c:	697b      	ldr	r3, [r7, #20]
 800024e:	b29b      	uxth	r3, r3
 8000250:	fa01 f303 	lsl.w	r3, r1, r3
 8000254:	b21b      	sxth	r3, r3
 8000256:	4313      	orrs	r3, r2
 8000258:	b21b      	sxth	r3, r3
 800025a:	b29a      	uxth	r2, r3
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	68da      	ldr	r2, [r3, #12]
 8000264:	697b      	ldr	r3, [r7, #20]
 8000266:	b29b      	uxth	r3, r3
 8000268:	005b      	lsls	r3, r3, #1
 800026a:	2103      	movs	r1, #3
 800026c:	fa01 f303 	lsl.w	r3, r1, r3
 8000270:	43db      	mvns	r3, r3
 8000272:	401a      	ands	r2, r3
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	68da      	ldr	r2, [r3, #12]
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	79db      	ldrb	r3, [r3, #7]
 8000280:	4619      	mov	r1, r3
 8000282:	697b      	ldr	r3, [r7, #20]
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	fa01 f303 	lsl.w	r3, r1, r3
 800028a:	431a      	orrs	r2, r3
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000290:	697b      	ldr	r3, [r7, #20]
 8000292:	3301      	adds	r3, #1
 8000294:	617b      	str	r3, [r7, #20]
 8000296:	697b      	ldr	r3, [r7, #20]
 8000298:	2b0f      	cmp	r3, #15
 800029a:	f67f af7d 	bls.w	8000198 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800029e:	bf00      	nop
 80002a0:	371c      	adds	r7, #28
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr

080002a8 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	460b      	mov	r3, r1
 80002b2:	807b      	strh	r3, [r7, #2]
 80002b4:	4613      	mov	r3, r2
 80002b6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80002b8:	2300      	movs	r3, #0
 80002ba:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80002bc:	2300      	movs	r3, #0
 80002be:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80002c0:	787a      	ldrb	r2, [r7, #1]
 80002c2:	887b      	ldrh	r3, [r7, #2]
 80002c4:	f003 0307 	and.w	r3, r3, #7
 80002c8:	009b      	lsls	r3, r3, #2
 80002ca:	fa02 f303 	lsl.w	r3, r2, r3
 80002ce:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80002d0:	887b      	ldrh	r3, [r7, #2]
 80002d2:	08db      	lsrs	r3, r3, #3
 80002d4:	b29b      	uxth	r3, r3
 80002d6:	4618      	mov	r0, r3
 80002d8:	887b      	ldrh	r3, [r7, #2]
 80002da:	08db      	lsrs	r3, r3, #3
 80002dc:	b29b      	uxth	r3, r3
 80002de:	461a      	mov	r2, r3
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	3208      	adds	r2, #8
 80002e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80002e8:	887b      	ldrh	r3, [r7, #2]
 80002ea:	f003 0307 	and.w	r3, r3, #7
 80002ee:	009b      	lsls	r3, r3, #2
 80002f0:	210f      	movs	r1, #15
 80002f2:	fa01 f303 	lsl.w	r3, r1, r3
 80002f6:	43db      	mvns	r3, r3
 80002f8:	ea02 0103 	and.w	r1, r2, r3
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	f100 0208 	add.w	r2, r0, #8
 8000302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000306:	887b      	ldrh	r3, [r7, #2]
 8000308:	08db      	lsrs	r3, r3, #3
 800030a:	b29b      	uxth	r3, r3
 800030c:	461a      	mov	r2, r3
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	3208      	adds	r2, #8
 8000312:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	4313      	orrs	r3, r2
 800031a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800031c:	887b      	ldrh	r3, [r7, #2]
 800031e:	08db      	lsrs	r3, r3, #3
 8000320:	b29b      	uxth	r3, r3
 8000322:	461a      	mov	r2, r3
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	3208      	adds	r2, #8
 8000328:	68b9      	ldr	r1, [r7, #8]
 800032a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800032e:	bf00      	nop
 8000330:	3714      	adds	r7, #20
 8000332:	46bd      	mov	sp, r7
 8000334:	bc80      	pop	{r7}
 8000336:	4770      	bx	lr

08000338 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	460b      	mov	r3, r1
 8000342:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000344:	78fb      	ldrb	r3, [r7, #3]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d006      	beq.n	8000358 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800034a:	4909      	ldr	r1, [pc, #36]	; (8000370 <RCC_AHBPeriphClockCmd+0x38>)
 800034c:	4b08      	ldr	r3, [pc, #32]	; (8000370 <RCC_AHBPeriphClockCmd+0x38>)
 800034e:	69da      	ldr	r2, [r3, #28]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4313      	orrs	r3, r2
 8000354:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000356:	e006      	b.n	8000366 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000358:	4905      	ldr	r1, [pc, #20]	; (8000370 <RCC_AHBPeriphClockCmd+0x38>)
 800035a:	4b05      	ldr	r3, [pc, #20]	; (8000370 <RCC_AHBPeriphClockCmd+0x38>)
 800035c:	69da      	ldr	r2, [r3, #28]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	43db      	mvns	r3, r3
 8000362:	4013      	ands	r3, r2
 8000364:	61cb      	str	r3, [r1, #28]
  }
}
 8000366:	bf00      	nop
 8000368:	370c      	adds	r7, #12
 800036a:	46bd      	mov	sp, r7
 800036c:	bc80      	pop	{r7}
 800036e:	4770      	bx	lr
 8000370:	40023800 	.word	0x40023800

08000374 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	460b      	mov	r3, r1
 800037e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000380:	78fb      	ldrb	r3, [r7, #3]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d006      	beq.n	8000394 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000386:	4909      	ldr	r1, [pc, #36]	; (80003ac <RCC_APB1PeriphClockCmd+0x38>)
 8000388:	4b08      	ldr	r3, [pc, #32]	; (80003ac <RCC_APB1PeriphClockCmd+0x38>)
 800038a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4313      	orrs	r3, r2
 8000390:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000392:	e006      	b.n	80003a2 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000394:	4905      	ldr	r1, [pc, #20]	; (80003ac <RCC_APB1PeriphClockCmd+0x38>)
 8000396:	4b05      	ldr	r3, [pc, #20]	; (80003ac <RCC_APB1PeriphClockCmd+0x38>)
 8000398:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	43db      	mvns	r3, r3
 800039e:	4013      	ands	r3, r2
 80003a0:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80003a2:	bf00      	nop
 80003a4:	370c      	adds	r7, #12
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bc80      	pop	{r7}
 80003aa:	4770      	bx	lr
 80003ac:	40023800 	.word	0x40023800

080003b0 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80003b0:	b480      	push	{r7}
 80003b2:	b085      	sub	sp, #20
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80003ba:	2300      	movs	r3, #0
 80003bc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	881b      	ldrh	r3, [r3, #0]
 80003c2:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80003ca:	d00b      	beq.n	80003e4 <TIM_TimeBaseInit+0x34>
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	4a1c      	ldr	r2, [pc, #112]	; (8000440 <TIM_TimeBaseInit+0x90>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d007      	beq.n	80003e4 <TIM_TimeBaseInit+0x34>
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a1b      	ldr	r2, [pc, #108]	; (8000444 <TIM_TimeBaseInit+0x94>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d003      	beq.n	80003e4 <TIM_TimeBaseInit+0x34>
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4a1a      	ldr	r2, [pc, #104]	; (8000448 <TIM_TimeBaseInit+0x98>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d108      	bne.n	80003f6 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80003e4:	89fb      	ldrh	r3, [r7, #14]
 80003e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80003ea:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	885a      	ldrh	r2, [r3, #2]
 80003f0:	89fb      	ldrh	r3, [r7, #14]
 80003f2:	4313      	orrs	r3, r2
 80003f4:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4a14      	ldr	r2, [pc, #80]	; (800044c <TIM_TimeBaseInit+0x9c>)
 80003fa:	4293      	cmp	r3, r2
 80003fc:	d00c      	beq.n	8000418 <TIM_TimeBaseInit+0x68>
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4a13      	ldr	r2, [pc, #76]	; (8000450 <TIM_TimeBaseInit+0xa0>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d008      	beq.n	8000418 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000406:	89fb      	ldrh	r3, [r7, #14]
 8000408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800040c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	891a      	ldrh	r2, [r3, #8]
 8000412:	89fb      	ldrh	r3, [r7, #14]
 8000414:	4313      	orrs	r3, r2
 8000416:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	89fa      	ldrh	r2, [r7, #14]
 800041c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	685a      	ldr	r2, [r3, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	881a      	ldrh	r2, [r3, #0]
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2201      	movs	r2, #1
 8000432:	829a      	strh	r2, [r3, #20]
}
 8000434:	bf00      	nop
 8000436:	3714      	adds	r7, #20
 8000438:	46bd      	mov	sp, r7
 800043a:	bc80      	pop	{r7}
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop
 8000440:	40000400 	.word	0x40000400
 8000444:	40000800 	.word	0x40000800
 8000448:	40000c00 	.word	0x40000c00
 800044c:	40001000 	.word	0x40001000
 8000450:	40001400 	.word	0x40001400

08000454 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	460b      	mov	r3, r1
 800045e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000460:	78fb      	ldrb	r3, [r7, #3]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d008      	beq.n	8000478 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	881b      	ldrh	r3, [r3, #0]
 800046a:	b29b      	uxth	r3, r3
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	b29a      	uxth	r2, r3
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000476:	e007      	b.n	8000488 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	881b      	ldrh	r3, [r3, #0]
 800047c:	b29b      	uxth	r3, r3
 800047e:	f023 0301 	bic.w	r3, r3, #1
 8000482:	b29a      	uxth	r2, r3
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	801a      	strh	r2, [r3, #0]
  }
}
 8000488:	bf00      	nop
 800048a:	370c      	adds	r7, #12
 800048c:	46bd      	mov	sp, r7
 800048e:	bc80      	pop	{r7}
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop

08000494 <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000494:	b480      	push	{r7}
 8000496:	b085      	sub	sp, #20
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
 800049c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 800049e:	2300      	movs	r3, #0
 80004a0:	81fb      	strh	r3, [r7, #14]
 80004a2:	2300      	movs	r3, #0
 80004a4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	8c1b      	ldrh	r3, [r3, #32]
 80004aa:	b29b      	uxth	r3, r3
 80004ac:	f023 0301 	bic.w	r3, r3, #1
 80004b0:	b29a      	uxth	r2, r3
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	8c1b      	ldrh	r3, [r3, #32]
 80004ba:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	8b1b      	ldrh	r3, [r3, #24]
 80004c0:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 80004c2:	89fb      	ldrh	r3, [r7, #14]
 80004c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80004c8:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 80004ca:	89fb      	ldrh	r3, [r7, #14]
 80004cc:	f023 0303 	bic.w	r3, r3, #3
 80004d0:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	881a      	ldrh	r2, [r3, #0]
 80004d6:	89fb      	ldrh	r3, [r7, #14]
 80004d8:	4313      	orrs	r3, r2
 80004da:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80004dc:	89bb      	ldrh	r3, [r7, #12]
 80004de:	f023 0302 	bic.w	r3, r3, #2
 80004e2:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	891a      	ldrh	r2, [r3, #8]
 80004e8:	89bb      	ldrh	r3, [r7, #12]
 80004ea:	4313      	orrs	r3, r2
 80004ec:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	885a      	ldrh	r2, [r3, #2]
 80004f2:	89bb      	ldrh	r3, [r7, #12]
 80004f4:	4313      	orrs	r3, r2
 80004f6:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	685a      	ldr	r2, [r3, #4]
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	89fa      	ldrh	r2, [r7, #14]
 8000504:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	89ba      	ldrh	r2, [r7, #12]
 800050a:	841a      	strh	r2, [r3, #32]
}
 800050c:	bf00      	nop
 800050e:	3714      	adds	r7, #20
 8000510:	46bd      	mov	sp, r7
 8000512:	bc80      	pop	{r7}
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <TIM_OC3Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	81fb      	strh	r3, [r7, #14]
 8000526:	2300      	movs	r3, #0
 8000528:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	8c1b      	ldrh	r3, [r3, #32]
 800052e:	b29b      	uxth	r3, r3
 8000530:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000534:	b29a      	uxth	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	8c1b      	ldrh	r3, [r3, #32]
 800053e:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	8b9b      	ldrh	r3, [r3, #28]
 8000544:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8000546:	89fb      	ldrh	r3, [r7, #14]
 8000548:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800054c:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	881a      	ldrh	r2, [r3, #0]
 8000552:	89fb      	ldrh	r3, [r7, #14]
 8000554:	4313      	orrs	r3, r2
 8000556:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8000558:	89bb      	ldrh	r3, [r7, #12]
 800055a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800055e:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	891b      	ldrh	r3, [r3, #8]
 8000564:	021b      	lsls	r3, r3, #8
 8000566:	b29a      	uxth	r2, r3
 8000568:	89bb      	ldrh	r3, [r7, #12]
 800056a:	4313      	orrs	r3, r2
 800056c:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	885b      	ldrh	r3, [r3, #2]
 8000572:	021b      	lsls	r3, r3, #8
 8000574:	b29a      	uxth	r2, r3
 8000576:	89bb      	ldrh	r3, [r7, #12]
 8000578:	4313      	orrs	r3, r2
 800057a:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	89fa      	ldrh	r2, [r7, #14]
 8000588:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	89ba      	ldrh	r2, [r7, #12]
 800058e:	841a      	strh	r2, [r3, #32]
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	bc80      	pop	{r7}
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80005a8:	2300      	movs	r3, #0
 80005aa:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	8b1b      	ldrh	r3, [r3, #24]
 80005b0:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 80005b2:	89fb      	ldrh	r3, [r7, #14]
 80005b4:	f023 0308 	bic.w	r3, r3, #8
 80005b8:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80005ba:	89fa      	ldrh	r2, [r7, #14]
 80005bc:	887b      	ldrh	r3, [r7, #2]
 80005be:	4313      	orrs	r3, r2
 80005c0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	89fa      	ldrh	r2, [r7, #14]
 80005c6:	831a      	strh	r2, [r3, #24]
}
 80005c8:	bf00      	nop
 80005ca:	3714      	adds	r7, #20
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bc80      	pop	{r7}
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	460b      	mov	r3, r1
 80005de:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	8b9b      	ldrh	r3, [r3, #28]
 80005e8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 80005ea:	89fb      	ldrh	r3, [r7, #14]
 80005ec:	f023 0308 	bic.w	r3, r3, #8
 80005f0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80005f2:	89fa      	ldrh	r2, [r7, #14]
 80005f4:	887b      	ldrh	r3, [r7, #2]
 80005f6:	4313      	orrs	r3, r2
 80005f8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	89fa      	ldrh	r2, [r7, #14]
 80005fe:	839a      	strh	r2, [r3, #28]
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	bc80      	pop	{r7}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
	int pwm;
	uint32_t i;
	vystupinitGPIO();
 8000612:	f000 f891 	bl	8000738 <_Z14vystupinitGPIOv>
	vystupinit2GPIO();
 8000616:	f000 f8ab 	bl	8000770 <_Z15vystupinit2GPIOv>
	InitializeTimer();
 800061a:	f000 f829 	bl	8000670 <_Z15InitializeTimerv>
	InitializePWMChannel();
 800061e:	f000 f847 	bl	80006b0 <_Z20InitializePWMChannelv>
	InitializePWMChannel2();
 8000622:	f000 f867 	bl	80006f4 <_Z21InitializePWMChannel2v>
	/* Infinite loop */
	while (1)
	{
		for( pwm = 1200; pwm < 1800; pwm++ )
 8000626:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000632:	daf8      	bge.n	8000626 <main+0x1a>
		{
			TIM4->CCR1 = pwm;
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <main+0x60>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6353      	str	r3, [r2, #52]	; 0x34
			TIM4->CCR3 = pwm;
 800063a:	4a0c      	ldr	r2, [pc, #48]	; (800066c <main+0x60>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	63d3      	str	r3, [r2, #60]	; 0x3c
			for( i = 0; i< 6000; i++)
 8000640:	2300      	movs	r3, #0
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	f241 726f 	movw	r2, #5999	; 0x176f
 800064a:	4293      	cmp	r3, r2
 800064c:	d809      	bhi.n	8000662 <main+0x56>
			{
				TIM4->CCR1 = pwm;
 800064e:	4a07      	ldr	r2, [pc, #28]	; (800066c <main+0x60>)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	6353      	str	r3, [r2, #52]	; 0x34
				TIM4->CCR3 = pwm;
 8000654:	4a05      	ldr	r2, [pc, #20]	; (800066c <main+0x60>)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	63d3      	str	r3, [r2, #60]	; 0x3c
	{
		for( pwm = 1200; pwm < 1800; pwm++ )
		{
			TIM4->CCR1 = pwm;
			TIM4->CCR3 = pwm;
			for( i = 0; i< 6000; i++)
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	3301      	adds	r3, #1
 800065e:	603b      	str	r3, [r7, #0]
 8000660:	e7f0      	b.n	8000644 <main+0x38>
	InitializePWMChannel();
	InitializePWMChannel2();
	/* Infinite loop */
	while (1)
	{
		for( pwm = 1200; pwm < 1800; pwm++ )
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	3301      	adds	r3, #1
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	e7e0      	b.n	800062c <main+0x20>
 800066a:	bf00      	nop
 800066c:	40000800 	.word	0x40000800

08000670 <_Z15InitializeTimerv>:
 */

#include <pwm.h>

void InitializeTimer()
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000676:	2101      	movs	r1, #1
 8000678:	2004      	movs	r0, #4
 800067a:	f7ff fe7b 	bl	8000374 <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 16-1; //clock=16MHz
 800067e:	230f      	movs	r3, #15
 8000680:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000682:	2300      	movs	r3, #0
 8000684:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 20000-1;
 8000686:	f644 631f 	movw	r3, #19999	; 0x4e1f
 800068a:	60bb      	str	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = 0;
 800068c:	2300      	movs	r3, #0
 800068e:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInit(TIM4, &timerInitStructure);
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	4619      	mov	r1, r3
 8000694:	4805      	ldr	r0, [pc, #20]	; (80006ac <_Z15InitializeTimerv+0x3c>)
 8000696:	f7ff fe8b 	bl	80003b0 <TIM_TimeBaseInit>
    TIM_Cmd(TIM4, ENABLE);
 800069a:	2101      	movs	r1, #1
 800069c:	4803      	ldr	r0, [pc, #12]	; (80006ac <_Z15InitializeTimerv+0x3c>)
 800069e:	f7ff fed9 	bl	8000454 <TIM_Cmd>
}
 80006a2:	bf00      	nop
 80006a4:	3710      	adds	r7, #16
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40000800 	.word	0x40000800

080006b0 <_Z20InitializePWMChannelv>:

void InitializePWMChannel()
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef outputChannelInit ;
    outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 80006b6:	2360      	movs	r3, #96	; 0x60
 80006b8:	80bb      	strh	r3, [r7, #4]
    outputChannelInit.TIM_Pulse = 1500;
 80006ba:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80006be:	60bb      	str	r3, [r7, #8]
    outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 80006c0:	2301      	movs	r3, #1
 80006c2:	80fb      	strh	r3, [r7, #6]
    outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 80006c4:	2300      	movs	r3, #0
 80006c6:	81bb      	strh	r3, [r7, #12]

    TIM_OC1Init(TIM4, &outputChannelInit);
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	4619      	mov	r1, r3
 80006cc:	4807      	ldr	r0, [pc, #28]	; (80006ec <_Z20InitializePWMChannelv+0x3c>)
 80006ce:	f7ff fee1 	bl	8000494 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80006d2:	2108      	movs	r1, #8
 80006d4:	4805      	ldr	r0, [pc, #20]	; (80006ec <_Z20InitializePWMChannelv+0x3c>)
 80006d6:	f7ff ff61 	bl	800059c <TIM_OC1PreloadConfig>
    GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_TIM4);
 80006da:	2202      	movs	r2, #2
 80006dc:	2106      	movs	r1, #6
 80006de:	4804      	ldr	r0, [pc, #16]	; (80006f0 <_Z20InitializePWMChannelv+0x40>)
 80006e0:	f7ff fde2 	bl	80002a8 <GPIO_PinAFConfig>

}
 80006e4:	bf00      	nop
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40000800 	.word	0x40000800
 80006f0:	40020400 	.word	0x40020400

080006f4 <_Z21InitializePWMChannel2v>:

void InitializePWMChannel2()
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef outputChannelInit ;
    outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 80006fa:	2360      	movs	r3, #96	; 0x60
 80006fc:	80bb      	strh	r3, [r7, #4]
    outputChannelInit.TIM_Pulse = 1500;
 80006fe:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000702:	60bb      	str	r3, [r7, #8]
    outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 8000704:	2301      	movs	r3, #1
 8000706:	80fb      	strh	r3, [r7, #6]
    outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 8000708:	2300      	movs	r3, #0
 800070a:	81bb      	strh	r3, [r7, #12]

    TIM_OC3Init(TIM4, &outputChannelInit);
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	4619      	mov	r1, r3
 8000710:	4807      	ldr	r0, [pc, #28]	; (8000730 <_Z21InitializePWMChannel2v+0x3c>)
 8000712:	f7ff ff01 	bl	8000518 <TIM_OC3Init>
    TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000716:	2108      	movs	r1, #8
 8000718:	4805      	ldr	r0, [pc, #20]	; (8000730 <_Z21InitializePWMChannel2v+0x3c>)
 800071a:	f7ff ff5b 	bl	80005d4 <TIM_OC3PreloadConfig>
    GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_TIM4);
 800071e:	2202      	movs	r2, #2
 8000720:	2108      	movs	r1, #8
 8000722:	4804      	ldr	r0, [pc, #16]	; (8000734 <_Z21InitializePWMChannel2v+0x40>)
 8000724:	f7ff fdc0 	bl	80002a8 <GPIO_PinAFConfig>

}
 8000728:	bf00      	nop
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40000800 	.word	0x40000800
 8000734:	40020400 	.word	0x40020400

08000738 <_Z14vystupinitGPIOv>:

void vystupinitGPIO()
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800073e:	2101      	movs	r1, #1
 8000740:	2002      	movs	r0, #2
 8000742:	f7ff fdf9 	bl	8000338 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_6 ;
 8000746:	2340      	movs	r3, #64	; 0x40
 8000748:	603b      	str	r3, [r7, #0]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF;
 800074a:	2302      	movs	r3, #2
 800074c:	713b      	strb	r3, [r7, #4]
    gpioStructure.GPIO_OType = GPIO_OType_PP;
 800074e:	2300      	movs	r3, #0
 8000750:	71bb      	strb	r3, [r7, #6]
    gpioStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8000752:	2301      	movs	r3, #1
 8000754:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000756:	2303      	movs	r3, #3
 8000758:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOB, &gpioStructure);
 800075a:	463b      	mov	r3, r7
 800075c:	4619      	mov	r1, r3
 800075e:	4803      	ldr	r0, [pc, #12]	; (800076c <_Z14vystupinitGPIOv+0x34>)
 8000760:	f7ff fd0c 	bl	800017c <GPIO_Init>

}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40020400 	.word	0x40020400

08000770 <_Z15vystupinit2GPIOv>:

void vystupinit2GPIO()
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000776:	2101      	movs	r1, #1
 8000778:	2002      	movs	r0, #2
 800077a:	f7ff fddd 	bl	8000338 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_8 ;
 800077e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000782:	603b      	str	r3, [r7, #0]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF;
 8000784:	2302      	movs	r3, #2
 8000786:	713b      	strb	r3, [r7, #4]
    gpioStructure.GPIO_OType = GPIO_OType_PP;
 8000788:	2300      	movs	r3, #0
 800078a:	71bb      	strb	r3, [r7, #6]
    gpioStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 800078c:	2301      	movs	r3, #1
 800078e:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000790:	2303      	movs	r3, #3
 8000792:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOB, &gpioStructure);
 8000794:	463b      	mov	r3, r7
 8000796:	4619      	mov	r1, r3
 8000798:	4803      	ldr	r0, [pc, #12]	; (80007a8 <_Z15vystupinit2GPIOv+0x38>)
 800079a:	f7ff fcef 	bl	800017c <GPIO_Init>

}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40020400 	.word	0x40020400

080007ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007e4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80007b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80007b2:	e003      	b.n	80007bc <LoopCopyDataInit>

080007b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80007b4:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80007b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80007b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80007ba:	3104      	adds	r1, #4

080007bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80007bc:	480b      	ldr	r0, [pc, #44]	; (80007ec <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80007c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80007c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80007c4:	d3f6      	bcc.n	80007b4 <CopyDataInit>
  ldr r2, =_sbss
 80007c6:	4a0b      	ldr	r2, [pc, #44]	; (80007f4 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80007c8:	e002      	b.n	80007d0 <LoopFillZerobss>

080007ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80007ca:	2300      	movs	r3, #0
  str r3, [r2], #4
 80007cc:	f842 3b04 	str.w	r3, [r2], #4

080007d0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <LoopFillZerobss+0x28>)
  cmp r2, r3
 80007d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80007d4:	d3f9      	bcc.n	80007ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007d6:	f000 f841 	bl	800085c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007da:	f000 f903 	bl	80009e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007de:	f7ff ff15 	bl	800060c <main>
  bx lr
 80007e2:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007e4:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80007e8:	08000a50 	.word	0x08000a50
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80007ec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007f0:	20000000 	.word	0x20000000
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80007f4:	20000000 	.word	0x20000000
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80007f8:	2000001c 	.word	0x2000001c

080007fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007fc:	e7fe      	b.n	80007fc <ADC1_IRQHandler>
	...

08000800 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
}
 8000804:	bf00      	nop
 8000806:	46bd      	mov	sp, r7
 8000808:	bc80      	pop	{r7}
 800080a:	4770      	bx	lr

0800080c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000810:	e7fe      	b.n	8000810 <HardFault_Handler+0x4>
 8000812:	bf00      	nop

08000814 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000818:	e7fe      	b.n	8000818 <MemManage_Handler+0x4>
 800081a:	bf00      	nop

0800081c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000820:	e7fe      	b.n	8000820 <BusFault_Handler+0x4>
 8000822:	bf00      	nop

08000824 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000828:	e7fe      	b.n	8000828 <UsageFault_Handler+0x4>
 800082a:	bf00      	nop

0800082c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
}
 800083c:	bf00      	nop
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr

08000844 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	bc80      	pop	{r7}
 800084e:	4770      	bx	lr

08000850 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	bc80      	pop	{r7}
 800085a:	4770      	bx	lr

0800085c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000860:	4a15      	ldr	r2, [pc, #84]	; (80008b8 <SystemInit+0x5c>)
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <SystemInit+0x5c>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800086a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800086c:	4912      	ldr	r1, [pc, #72]	; (80008b8 <SystemInit+0x5c>)
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <SystemInit+0x5c>)
 8000870:	689a      	ldr	r2, [r3, #8]
 8000872:	4b12      	ldr	r3, [pc, #72]	; (80008bc <SystemInit+0x60>)
 8000874:	4013      	ands	r3, r2
 8000876:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000878:	4a0f      	ldr	r2, [pc, #60]	; (80008b8 <SystemInit+0x5c>)
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <SystemInit+0x5c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000882:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000886:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000888:	4a0b      	ldr	r2, [pc, #44]	; (80008b8 <SystemInit+0x5c>)
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <SystemInit+0x5c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000892:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000894:	4a08      	ldr	r2, [pc, #32]	; (80008b8 <SystemInit+0x5c>)
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <SystemInit+0x5c>)
 8000898:	689b      	ldr	r3, [r3, #8]
 800089a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800089e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <SystemInit+0x5c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80008a6:	f000 f80d 	bl	80008c4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80008aa:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <SystemInit+0x64>)
 80008ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008b0:	609a      	str	r2, [r3, #8]
#endif
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40023800 	.word	0x40023800
 80008bc:	88ffc00c 	.word	0x88ffc00c
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	2300      	movs	r3, #0
 80008d0:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80008d2:	4a41      	ldr	r2, [pc, #260]	; (80009d8 <SetSysClock+0x114>)
 80008d4:	4b40      	ldr	r3, [pc, #256]	; (80009d8 <SetSysClock+0x114>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008dc:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80008de:	4b3e      	ldr	r3, [pc, #248]	; (80009d8 <SetSysClock+0x114>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3301      	adds	r3, #1
 80008ec:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d103      	bne.n	80008fc <SetSysClock+0x38>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80008fa:	d1f0      	bne.n	80008de <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80008fc:	4b36      	ldr	r3, [pc, #216]	; (80009d8 <SetSysClock+0x114>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000904:	2b00      	cmp	r3, #0
 8000906:	d002      	beq.n	800090e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000908:	2301      	movs	r3, #1
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	e001      	b.n	8000912 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800090e:	2300      	movs	r3, #0
 8000910:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d15a      	bne.n	80009ce <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8000918:	4a30      	ldr	r2, [pc, #192]	; (80009dc <SetSysClock+0x118>)
 800091a:	4b30      	ldr	r3, [pc, #192]	; (80009dc <SetSysClock+0x118>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f043 0304 	orr.w	r3, r3, #4
 8000922:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000924:	4a2d      	ldr	r2, [pc, #180]	; (80009dc <SetSysClock+0x118>)
 8000926:	4b2d      	ldr	r3, [pc, #180]	; (80009dc <SetSysClock+0x118>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f043 0302 	orr.w	r3, r3, #2
 800092e:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8000930:	4a2a      	ldr	r2, [pc, #168]	; (80009dc <SetSysClock+0x118>)
 8000932:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <SetSysClock+0x118>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f043 0301 	orr.w	r3, r3, #1
 800093a:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800093c:	4a26      	ldr	r2, [pc, #152]	; (80009d8 <SetSysClock+0x114>)
 800093e:	4b26      	ldr	r3, [pc, #152]	; (80009d8 <SetSysClock+0x114>)
 8000940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000946:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8000948:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <SetSysClock+0x11c>)
 800094a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800094e:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8000950:	bf00      	nop
 8000952:	4b23      	ldr	r3, [pc, #140]	; (80009e0 <SetSysClock+0x11c>)
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	f003 0310 	and.w	r3, r3, #16
 800095a:	2b00      	cmp	r3, #0
 800095c:	d1f9      	bne.n	8000952 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800095e:	4a1e      	ldr	r2, [pc, #120]	; (80009d8 <SetSysClock+0x114>)
 8000960:	4b1d      	ldr	r3, [pc, #116]	; (80009d8 <SetSysClock+0x114>)
 8000962:	689b      	ldr	r3, [r3, #8]
 8000964:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000966:	4a1c      	ldr	r2, [pc, #112]	; (80009d8 <SetSysClock+0x114>)
 8000968:	4b1b      	ldr	r3, [pc, #108]	; (80009d8 <SetSysClock+0x114>)
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800096e:	4a1a      	ldr	r2, [pc, #104]	; (80009d8 <SetSysClock+0x114>)
 8000970:	4b19      	ldr	r3, [pc, #100]	; (80009d8 <SetSysClock+0x114>)
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8000976:	4a18      	ldr	r2, [pc, #96]	; (80009d8 <SetSysClock+0x114>)
 8000978:	4b17      	ldr	r3, [pc, #92]	; (80009d8 <SetSysClock+0x114>)
 800097a:	689b      	ldr	r3, [r3, #8]
 800097c:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000980:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8000982:	4a15      	ldr	r2, [pc, #84]	; (80009d8 <SetSysClock+0x114>)
 8000984:	4b14      	ldr	r3, [pc, #80]	; (80009d8 <SetSysClock+0x114>)
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 800098c:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800098e:	4a12      	ldr	r2, [pc, #72]	; (80009d8 <SetSysClock+0x114>)
 8000990:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <SetSysClock+0x114>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000998:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800099a:	bf00      	nop
 800099c:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <SetSysClock+0x114>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d0f9      	beq.n	800099c <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80009a8:	4a0b      	ldr	r2, [pc, #44]	; (80009d8 <SetSysClock+0x114>)
 80009aa:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <SetSysClock+0x114>)
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	f023 0303 	bic.w	r3, r3, #3
 80009b2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80009b4:	4a08      	ldr	r2, [pc, #32]	; (80009d8 <SetSysClock+0x114>)
 80009b6:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <SetSysClock+0x114>)
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	f043 0303 	orr.w	r3, r3, #3
 80009be:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80009c0:	bf00      	nop
 80009c2:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <SetSysClock+0x114>)
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	f003 030c 	and.w	r3, r3, #12
 80009ca:	2b0c      	cmp	r3, #12
 80009cc:	d1f9      	bne.n	80009c2 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40023c00 	.word	0x40023c00
 80009e0:	40007000 	.word	0x40007000

080009e4 <__libc_init_array>:
 80009e4:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <__libc_init_array+0x3c>)
 80009e6:	b570      	push	{r4, r5, r6, lr}
 80009e8:	461e      	mov	r6, r3
 80009ea:	4c0e      	ldr	r4, [pc, #56]	; (8000a24 <__libc_init_array+0x40>)
 80009ec:	2500      	movs	r5, #0
 80009ee:	1ae4      	subs	r4, r4, r3
 80009f0:	10a4      	asrs	r4, r4, #2
 80009f2:	42a5      	cmp	r5, r4
 80009f4:	d004      	beq.n	8000a00 <__libc_init_array+0x1c>
 80009f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009fa:	4798      	blx	r3
 80009fc:	3501      	adds	r5, #1
 80009fe:	e7f8      	b.n	80009f2 <__libc_init_array+0xe>
 8000a00:	f000 f816 	bl	8000a30 <_init>
 8000a04:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <__libc_init_array+0x44>)
 8000a06:	4c09      	ldr	r4, [pc, #36]	; (8000a2c <__libc_init_array+0x48>)
 8000a08:	461e      	mov	r6, r3
 8000a0a:	1ae4      	subs	r4, r4, r3
 8000a0c:	10a4      	asrs	r4, r4, #2
 8000a0e:	2500      	movs	r5, #0
 8000a10:	42a5      	cmp	r5, r4
 8000a12:	d004      	beq.n	8000a1e <__libc_init_array+0x3a>
 8000a14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a18:	4798      	blx	r3
 8000a1a:	3501      	adds	r5, #1
 8000a1c:	e7f8      	b.n	8000a10 <__libc_init_array+0x2c>
 8000a1e:	bd70      	pop	{r4, r5, r6, pc}
 8000a20:	08000a48 	.word	0x08000a48
 8000a24:	08000a48 	.word	0x08000a48
 8000a28:	08000a48 	.word	0x08000a48
 8000a2c:	08000a4c 	.word	0x08000a4c

08000a30 <_init>:
 8000a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a32:	bf00      	nop
 8000a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a36:	bc08      	pop	{r3}
 8000a38:	469e      	mov	lr, r3
 8000a3a:	4770      	bx	lr

08000a3c <_fini>:
 8000a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3e:	bf00      	nop
 8000a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a42:	bc08      	pop	{r3}
 8000a44:	469e      	mov	lr, r3
 8000a46:	4770      	bx	lr
