CHIPLAB_HOME=/home/pigkiller/project/chiplab
ln -sf ../../../chip/config-generator.mak ./
echo  

echo func/func_lab19
func/func_lab19
make -j23 verilator
make[1]: Entering directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog'
=============================================================================================================
=============================================================================================================
COMPILING verilog...
=============================================================================================================
=============================================================================================================
mkdir -p log
mkdir -p ./obj_dir
verilator -y /home/pigkiller/project/chiplab/IP/myCPU  -y /home/pigkiller/project/chiplab/IP/CONFREG  -y /home/pigkiller/project/chiplab/IP/AXI_DELAY_RAND  -y /home/pigkiller/project/chiplab/IP/AXI_SRAM_BRIDGE  -y /home/pigkiller/project/chiplab/IP/AMBA -y /home/pigkiller/project/chiplab/IP/APB_DEV -y /home/pigkiller/project/chiplab/IP/APB_DEV/URT -y /home/pigkiller/project/chiplab/IP/APB_DEV/NAND -y ../testbench  -y /home/pigkiller/project/chiplab/chip/soc_demo/sim  --trace-fst --top-module simu_top --savable --threads 1 --trace-structs -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall -Wno-DECLFILENAME -Wno-PINCONNECTEMPTY -Wno-PINMISSING -Wno-WIDTH --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/pigkiller/project/chiplab/IP/myCPU/*.sv /home/pigkiller/project/chiplab/IP/CONFREG/confreg_sim.v /home/pigkiller/project/chiplab/IP/AXI_DELAY_RAND/*.v /home/pigkiller/project/chiplab/IP/AXI_SRAM_BRIDGE/*.v /home/pigkiller/project/chiplab/IP/AMBA/axi2apb.v /home/pigkiller/project/chiplab/IP/AMBA/axi_mux_sim.v /home/pigkiller/project/chiplab/IP/APB_DEV/apb_dev_top.v /home/pigkiller/project/chiplab/IP/APB_DEV/apb_mux2.v /home/pigkiller/project/chiplab/IP/APB_DEV/URT/*.v /home/pigkiller/project/chiplab/IP/APB_DEV/NAND/*.v 2>&1 | tee log/compile.log
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/a_params.svh:4:7: Missing newline at end of file (POSIX 3.206).
                                                                              : ... Suggest add newline.
    4 | `endif
      |       ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.027
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/a_decoder.svh:407:66: Missing newline at end of file (POSIX 3.206).
                                                                                  : ... Suggest add newline.
  407 | //             , rdcnt, dbar, ibar, 3csr, 5tlb, cacop, ertn, idle
      |                                                                  ^
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/a_interface.svh:20:7: Missing newline at end of file (POSIX 3.206).
                                                                                  : ... Suggest add newline.
   20 | `endif
      |       ^
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/a_alu_defines.svh:40:7: Missing newline at end of file (POSIX 3.206).
                                                                                    : ... Suggest add newline.
   40 | `endif
      |       ^
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/a_mdu_defines.svh:26:7: Missing newline at end of file (POSIX 3.206).
                                                                                    : ... Suggest add newline.
   26 | `endif
      |       ^
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/a_mmu_defines.svh:57:7: Missing newline at end of file (POSIX 3.206).
                                                                                    : ... Suggest add newline.
   57 | `endif
      |       ^
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/a_exception_defines.svh:6:7: Missing newline at end of file (POSIX 3.206).
                                                                                         : ... Suggest add newline.
    6 | `endif
      |       ^
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_decoder.svh:315:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  315 |     br_type_t       br_type;  
      |     ^~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:11:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_decoder.svh:376:1: syntax error, unexpected '}'
  376 | } d_decode_info_t;
      | ^
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:11:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:274:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  274 |     lsu_iq_pkg_t lsu_info;
      |     ^~~~~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:316:1: syntax error, unexpected '}'
  316 | } rob_commit_pkg_t;
      | ^
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:322:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  322 |     rob_ctrl_entry_t           ctrl;
      |     ^~~~~~~~~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:338:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  338 |     lsu_iq_pkg_t lsu_info;
      |     ^~~~~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:411:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  411 |     rob_ctrl_entry_t         ctrl;
      |     ^~~~~~~~~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:418:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  418 |     exc_info_t exc_info;
      |     ^~~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:519:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  519 |     rob_rid_t       wid;         
      |     ^~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:522:5: syntax error, unexpected IDENTIFIER
  522 |     tlb_exception_t tlb_exception;  
      |     ^~~~~~~~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:530:1: syntax error, unexpected '}'
  530 | } lsu_iq_pkg_t;
      | ^
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/a_structure.svh:572:5: syntax error, unexpected IDENTIFIER, expecting TYPE-IDENTIFIER
  572 |     tlb_exception_t tlb_exception;  
      |     ^~~~~~~~~~~~~~~
        /home/pigkiller/project/chiplab/IP/myCPU/a_defines.svh:13:1: ... note: In file included from 'a_defines.svh'
        /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:21:1: ... note: In file included from 'b_bpu.sv'
%Error: /home/pigkiller/project/chiplab/IP/myCPU/b_bpu.sv:238:17: syntax error, unexpected '[', expecting IDENTIFIER or '(' or randomize
  238 | predict_infos_t [1:0] predict_infos;
      |                 ^
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/b_npc.sv:48:10: Missing newline at end of file (POSIX 3.206).
                                                                            : ... Suggest add newline.
   48 | endmodule
      |          ^
%Error: /home/pigkiller/project/chiplab/IP/myCPU/b_npc.sv:6:10: Cannot find include file: define.svh
    6 | `include "define.svh" 
      |          ^~~~~~~~~~~~
        ... Looked in:
             /home/pigkiller/project/chiplab/IP/myCPU/define.svh
             /home/pigkiller/project/chiplab/IP/myCPU/define.svh.v
             /home/pigkiller/project/chiplab/IP/myCPU/define.svh.sv
             /home/pigkiller/project/chiplab/IP/CONFREG/define.svh
             /home/pigkiller/project/chiplab/IP/CONFREG/define.svh.v
             /home/pigkiller/project/chiplab/IP/CONFREG/define.svh.sv
             /home/pigkiller/project/chiplab/IP/AXI_DELAY_RAND/define.svh
             /home/pigkiller/project/chiplab/IP/AXI_DELAY_RAND/define.svh.v
             /home/pigkiller/project/chiplab/IP/AXI_DELAY_RAND/define.svh.sv
             /home/pigkiller/project/chiplab/IP/AXI_SRAM_BRIDGE/define.svh
             /home/pigkiller/project/chiplab/IP/AXI_SRAM_BRIDGE/define.svh.v
             /home/pigkiller/project/chiplab/IP/AXI_SRAM_BRIDGE/define.svh.sv
             /home/pigkiller/project/chiplab/IP/AMBA/define.svh
             /home/pigkiller/project/chiplab/IP/AMBA/define.svh.v
             /home/pigkiller/project/chiplab/IP/AMBA/define.svh.sv
             /home/pigkiller/project/chiplab/IP/APB_DEV/define.svh
             /home/pigkiller/project/chiplab/IP/APB_DEV/define.svh.v
             /home/pigkiller/project/chiplab/IP/APB_DEV/define.svh.sv
             /home/pigkiller/project/chiplab/IP/APB_DEV/URT/define.svh
             /home/pigkiller/project/chiplab/IP/APB_DEV/URT/define.svh.v
             /home/pigkiller/project/chiplab/IP/APB_DEV/URT/define.svh.sv
             /home/pigkiller/project/chiplab/IP/APB_DEV/NAND/define.svh
             /home/pigkiller/project/chiplab/IP/APB_DEV/NAND/define.svh.v
             /home/pigkiller/project/chiplab/IP/APB_DEV/NAND/define.svh.sv
             ../testbench/define.svh
             ../testbench/define.svh.v
             ../testbench/define.svh.sv
             /home/pigkiller/project/chiplab/chip/soc_demo/sim/define.svh
             /home/pigkiller/project/chiplab/chip/soc_demo/sim/define.svh.v
             /home/pigkiller/project/chiplab/chip/soc_demo/sim/define.svh.sv
             define.svh
             define.svh.v
             define.svh.sv
             obj_dir/define.svh
             obj_dir/define.svh.v
             obj_dir/define.svh.sv
%Error: /home/pigkiller/project/chiplab/IP/myCPU/basic_decoder.sv:187:36: Define or directive not defined: '`SFT_SRL'
                                                                        : ... Suggested alternative: '`_SFT_SRL'
  187 |             decode_info_o.alu_op = `SFT_SRL;
      |                                    ^~~~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/basic_decoder.sv:187:44: syntax error, unexpected ';', expecting TYPE-IDENTIFIER
  187 |             decode_info_o.alu_op = `SFT_SRL;
      |                                            ^
%Error: /home/pigkiller/project/chiplab/IP/myCPU/basic_mmu_beifen.sv:87:7: syntax error, unexpected TYPE-IDENTIFIER
   87 | logic trans_result_t trans_result;
      |       ^~~~~~~~~~~~~~
%Warning-EOFNEWLINE: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:1958:10: Missing newline at end of file (POSIX 3.206).
                                                                                 : ... Suggest add newline.
 1958 | endmodule
      |          ^
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:18:5: syntax error, unexpected IDENTIFIER, expecting ',' or ';'
   18 |     lw_data = '0;
      |     ^~~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:39:38: syntax error, unexpected ';'
   39 |     parameter int CACHE_BLOCK_NUM = 4;
      |                                      ^
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:41:1: syntax error, unexpected ')'
   41 | ) (
      | ^
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:43:5: syntax error, unexpected input
   43 |     input   logic   rst_n,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:45:5: syntax error, unexpected output
   45 |     output  logic   flush,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:46:5: syntax error, unexpected output
   46 |     output  logic   stall_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:49:5: syntax error, unexpected input
   49 |     input   logic   [7:0]  hard_is_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:52:5: syntax error, unexpected input
   52 |     input   logic   [1:0]   rob_commit_valid_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:53:5: syntax error, unexpected input
   53 |     input   rob_commit_pkg_t [1:0]  rob_commit_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:60:5: syntax error, unexpected output
   60 |     output  commit_cache_req_t  commit_cache_req_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:61:5: syntax error, unexpected input
   61 |     input   cache_commit_resp_t cache_commit_resp_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:65:5: syntax error, unexpected output
   65 |     output  logic   commit_axi_arvalid_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:66:5: syntax error, unexpected input
   66 |     input   logic   axi_commit_arready_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:67:5: syntax error, unexpected input
   67 |     input   logic   axi_commit_rvalid_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:68:5: syntax error, unexpected input
   68 |     input   logic   axi_commit_last_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:70:5: syntax error, unexpected output
   70 |     output  logic   commit_axi_awvalid_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:71:5: syntax error, unexpected input
   71 |     input   logic   axi_commit_awready_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:72:5: syntax error, unexpected output
   72 |     output  logic   commit_axi_wvalid_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:73:5: syntax error, unexpected output
   73 |     output  logic   commit_axi_wlast_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:74:5: syntax error, unexpected input
   74 |     input   logic   axi_commit_wready_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:76:5: syntax error, unexpected output
   76 |     output  commit_axi_req_t    commit_axi_req_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:77:5: syntax error, unexpected input
   77 |     input   axi_commit_resp_t   axi_commit_resp_i,
      |     ^~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:80:5: syntax error, unexpected output
   80 |     output  logic   [1:0]   commit_arf_we_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:81:5: syntax error, unexpected output
   81 |     output  word_t  [1:0]   commit_arf_data_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:82:5: syntax error, unexpected output
   82 |     output  logic [1:0][4:0]commit_arf_areg_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:83:5: syntax error, unexpected output
   83 |     output  logic [1:0][5:0]commit_arf_preg_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:85:5: syntax error, unexpected output
   85 |     output  logic [1:0]     retire_request_o, 
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:88:5: syntax error, unexpected output
   88 |     output  correct_info_t [1:0]    correct_info_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:89:5: syntax error, unexpected output
   89 |     output  logic [31:0]            redir_addr_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:92:5: syntax error, unexpected output
   92 |     output  csr_t            csr_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:93:5: syntax error, unexpected output
   93 |     output  tlb_write_req_t  tlb_write_req_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:96:5: syntax error, unexpected output
   96 |     output  commit_icache_req_t     commit_icache_req_o,
      |     ^~~~~~
%Error: /home/pigkiller/project/chiplab/IP/myCPU/c_commit.sv:98:5: syntax error, unexpected input
   98 |     input   logic [1:0]             icache_cacop_flush_i,
      |     ^~~~~
%Error: Exiting due to too many errors encountered; --error-limit=50
make -C ./obj_dir -f "Vsimu_top.mk" || exit "$?"
make[2]: Entering directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog/obj_dir'
make[2]: Nothing to be done for 'default'.
make[2]: Leaving directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog/obj_dir'
make[1]: Leaving directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog'
make -j23 testbench
make[1]: Entering directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog'
=============================================================================================================
=============================================================================================================
COMPILING testbench...
=============================================================================================================
=============================================================================================================
g++ -O3 -pthread -DCACHE_SEED=0 -DVL_THREADED -DRESET_VAL=0 -DRESET_SEED=1997 -std=c++11 -DWAVEFORM_SLICE_SIZE=10000 -DTRACE_SLICE_SIZE=100000 -DWAVEFORM_TAIL_SIZE=10000 -DTRACE_TAIL_SIZE=100000 -DDEAD_CLOCK_SIZE=10000 -DRUN_FUNC -DTRACE_COMP -DSIMU_TRACE  -DPRINT_CLK_TIME -DDUMP_FST  -DDEAD_CLOCK_EN -I/usr/local/share/verilator/include  -I/usr/local/share/verilator/include/vltstd -I../testbench/include -I./obj_dir verilated.o verilated_threads.o verilated_vcd_c.o verilated_fst_c.o verilated_save.o ../testbench/common.o ../testbench/cpu_tool.o ../testbench/devices.o ../testbench/diff_manage.o ../testbench/difftest.o ../testbench/emu.o ../testbench/interface.o ../testbench/nemuproxy.o ../testbench/ram.o ../testbench/rand64.o ../testbench/sim_main.o ../testbench/testbench.o ../testbench/time_limit.o ../testbench/uart.o obj_dir/Vsimu_top__ALL.a -o output -lz -ldl
make[1]: Leaving directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog'
make soft 
make[1]: Entering directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog'
=============================================================================================================
=============================================================================================================
COMPILING func...
=============================================================================================================
=============================================================================================================
#+make golden_trace
make[1]: Leaving directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog'
make run
make[1]: Entering directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog'
=============================================================================================================
=============================================================================================================
RUN simulation...
=============================================================================================================
=============================================================================================================
make[2]: Entering directory '/home/pigkiller/project/chiplab/sims/verilator/run_prog/tmp'
../output --simu-bus-delay --simu-bus-delay-random-seed 5570815  --dump-delay 0 --dump-waveform 0 --time-limit 0 --save-bp-time 0 --ram-save-bp-file  --top-save-bp-file  --restore-bp-time 0 --ram-restore-bp-file  --top-restore-bp-file  --end-pc 0 
