// Seed: 1903927744
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri id_7,
    output tri id_8,
    output wand id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri1 id_16,
    input supply0 id_17,
    output wor id_18,
    input tri1 id_19,
    output supply1 id_20
);
  wire id_22;
  always_ff #1;
  wire id_23;
  wire id_24;
  assign id_16 = id_0 + {1, 1 == id_14, 1};
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wand id_6
);
  module_0(
      id_0,
      id_2,
      id_3,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_4,
      id_6,
      id_0,
      id_1,
      id_6,
      id_2,
      id_5,
      id_2,
      id_6,
      id_3
  );
endmodule
