## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Nov 18 02:21:06 PM EST 2014
##
vlib work
vlog +acc  "../../clock_divider_v1.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work clock_divider_v1 glbl
do {clock_divider_v1_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {clock_divider_v1.udo}
