|riscv_top
rst_n => rst_n.IN4
m_clock => m_clock.IN4
MODE => mode_syn[0].DATAIN
seg_7_0[0] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[1] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[2] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[3] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[4] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[5] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[6] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[7] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[0] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[1] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[2] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[3] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[4] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[5] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[6] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[7] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[0] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[1] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[2] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[3] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[4] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[5] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[6] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[7] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[0] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[1] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[2] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[3] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[4] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[5] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[6] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[7] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[0] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[1] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[2] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[3] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[4] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[5] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[6] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[7] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[0] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[1] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[2] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[3] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[4] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[5] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[6] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[7] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
ecall <= rv32i_core:core.ecall_led
ebreak <= rv32i_core:core.ebreak_led


|riscv_top|seg7_ctrl:segc
rst_n => rst_n.IN6
m_clock => m_clock.IN6
data[0] => _dec_data[0].IN1
data[1] => _dec_data[1].IN1
data[2] => _dec_data[2].IN1
data[3] => _dec_data[3].IN1
data[4] => _dec_1_data[0].IN1
data[5] => _dec_1_data[1].IN1
data[6] => _dec_1_data[2].IN1
data[7] => _dec_1_data[3].IN1
data[8] => _dec_2_data[0].IN1
data[9] => _dec_2_data[1].IN1
data[10] => _dec_2_data[2].IN1
data[11] => _dec_2_data[3].IN1
data[12] => _dec_3_data[0].IN1
data[13] => _dec_3_data[1].IN1
data[14] => _dec_3_data[2].IN1
data[15] => _dec_3_data[3].IN1
data[16] => _dec_4_data[0].IN1
data[17] => _dec_4_data[1].IN1
data[18] => _dec_4_data[2].IN1
data[19] => _dec_4_data[3].IN1
data[20] => _dec_5_data[0].IN1
data[21] => _dec_5_data[1].IN1
data[22] => _dec_5_data[2].IN1
data[23] => _dec_5_data[3].IN1
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
digit_0[0] <= digit_dec:dec.seg
digit_0[1] <= digit_dec:dec.seg
digit_0[2] <= digit_dec:dec.seg
digit_0[3] <= digit_dec:dec.seg
digit_0[4] <= digit_dec:dec.seg
digit_0[5] <= digit_dec:dec.seg
digit_0[6] <= digit_dec:dec.seg
digit_0[7] <= digit_dec:dec.seg
digit_1[0] <= digit_dec:dec_1.seg
digit_1[1] <= digit_dec:dec_1.seg
digit_1[2] <= digit_dec:dec_1.seg
digit_1[3] <= digit_dec:dec_1.seg
digit_1[4] <= digit_dec:dec_1.seg
digit_1[5] <= digit_dec:dec_1.seg
digit_1[6] <= digit_dec:dec_1.seg
digit_1[7] <= digit_dec:dec_1.seg
digit_2[0] <= digit_dec:dec_2.seg
digit_2[1] <= digit_dec:dec_2.seg
digit_2[2] <= digit_dec:dec_2.seg
digit_2[3] <= digit_dec:dec_2.seg
digit_2[4] <= digit_dec:dec_2.seg
digit_2[5] <= digit_dec:dec_2.seg
digit_2[6] <= digit_dec:dec_2.seg
digit_2[7] <= digit_dec:dec_2.seg
digit_3[0] <= digit_dec:dec_3.seg
digit_3[1] <= digit_dec:dec_3.seg
digit_3[2] <= digit_dec:dec_3.seg
digit_3[3] <= digit_dec:dec_3.seg
digit_3[4] <= digit_dec:dec_3.seg
digit_3[5] <= digit_dec:dec_3.seg
digit_3[6] <= digit_dec:dec_3.seg
digit_3[7] <= digit_dec:dec_3.seg
digit_4[0] <= digit_dec:dec_4.seg
digit_4[1] <= digit_dec:dec_4.seg
digit_4[2] <= digit_dec:dec_4.seg
digit_4[3] <= digit_dec:dec_4.seg
digit_4[4] <= digit_dec:dec_4.seg
digit_4[5] <= digit_dec:dec_4.seg
digit_4[6] <= digit_dec:dec_4.seg
digit_4[7] <= digit_dec:dec_4.seg
digit_5[0] <= digit_dec:dec_5.seg
digit_5[1] <= digit_dec:dec_5.seg
digit_5[2] <= digit_dec:dec_5.seg
digit_5[3] <= digit_dec:dec_5.seg
digit_5[4] <= digit_dec:dec_5.seg
digit_5[5] <= digit_dec:dec_5.seg
digit_5[6] <= digit_dec:dec_5.seg
digit_5[7] <= digit_dec:dec_5.seg


|riscv_top|seg7_ctrl:segc|digit_dec:dec
rst_n => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_5
rst_n => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_4
rst_n => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_3
rst_n => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_2
rst_n => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_1
rst_n => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|ram_wrap:ram
rst_n => ~NO_FANOUT~
m_clock => _ram0_clock.IN4
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => _ram0_address[2].IN4
addr[3] => _ram0_address[3].IN4
addr[4] => _ram0_address[4].IN4
addr[5] => _ram0_address[5].IN4
addr[6] => _ram0_address[6].IN4
addr[7] => _ram0_address[7].IN4
addr[8] => _ram0_address[8].IN4
addr[9] => _ram0_address[9].IN4
addr[10] => _ram0_address[10].IN4
addr[11] => _ram0_address[11].IN4
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
wdata[0] => _ram0_data[0].IN1
wdata[1] => _ram0_data[1].IN1
wdata[2] => _ram0_data[2].IN1
wdata[3] => _ram0_data[3].IN1
wdata[4] => _ram0_data[4].IN1
wdata[5] => _ram0_data[5].IN1
wdata[6] => _ram0_data[6].IN1
wdata[7] => _ram0_data[7].IN1
wdata[8] => _ram1_data[0].IN1
wdata[9] => _ram1_data[1].IN1
wdata[10] => _ram1_data[2].IN1
wdata[11] => _ram1_data[3].IN1
wdata[12] => _ram1_data[4].IN1
wdata[13] => _ram1_data[5].IN1
wdata[14] => _ram1_data[6].IN1
wdata[15] => _ram1_data[7].IN1
wdata[16] => _ram2_data[0].IN1
wdata[17] => _ram2_data[1].IN1
wdata[18] => _ram2_data[2].IN1
wdata[19] => _ram2_data[3].IN1
wdata[20] => _ram2_data[4].IN1
wdata[21] => _ram2_data[5].IN1
wdata[22] => _ram2_data[6].IN1
wdata[23] => _ram2_data[7].IN1
wdata[24] => _ram3_data[0].IN1
wdata[25] => _ram3_data[1].IN1
wdata[26] => _ram3_data[2].IN1
wdata[27] => _ram3_data[3].IN1
wdata[28] => _ram3_data[4].IN1
wdata[29] => _ram3_data[5].IN1
wdata[30] => _ram3_data[6].IN1
wdata[31] => _ram3_data[7].IN1
rden[0] => _ram0_rden.IN1
rden[1] => _ram1_rden.IN1
rden[2] => _ram2_rden.IN1
rden[3] => _ram3_rden.IN1
wren[0] => _ram0_wren.IN1
wren[1] => _ram1_wren.IN1
wren[2] => _ram2_wren.IN1
wren[3] => _ram3_wren.IN1
rdata[0] <= OnChipRAM:ram0.q
rdata[1] <= OnChipRAM:ram0.q
rdata[2] <= OnChipRAM:ram0.q
rdata[3] <= OnChipRAM:ram0.q
rdata[4] <= OnChipRAM:ram0.q
rdata[5] <= OnChipRAM:ram0.q
rdata[6] <= OnChipRAM:ram0.q
rdata[7] <= OnChipRAM:ram0.q
rdata[8] <= OnChipRAM:ram1.q
rdata[9] <= OnChipRAM:ram1.q
rdata[10] <= OnChipRAM:ram1.q
rdata[11] <= OnChipRAM:ram1.q
rdata[12] <= OnChipRAM:ram1.q
rdata[13] <= OnChipRAM:ram1.q
rdata[14] <= OnChipRAM:ram1.q
rdata[15] <= OnChipRAM:ram1.q
rdata[16] <= OnChipRAM:ram2.q
rdata[17] <= OnChipRAM:ram2.q
rdata[18] <= OnChipRAM:ram2.q
rdata[19] <= OnChipRAM:ram2.q
rdata[20] <= OnChipRAM:ram2.q
rdata[21] <= OnChipRAM:ram2.q
rdata[22] <= OnChipRAM:ram2.q
rdata[23] <= OnChipRAM:ram2.q
rdata[24] <= OnChipRAM:ram3.q
rdata[25] <= OnChipRAM:ram3.q
rdata[26] <= OnChipRAM:ram3.q
rdata[27] <= OnChipRAM:ram3.q
rdata[28] <= OnChipRAM:ram3.q
rdata[29] <= OnChipRAM:ram3.q
rdata[30] <= OnChipRAM:ram3.q
rdata[31] <= OnChipRAM:ram3.q


|riscv_top|ram_wrap:ram|OnChipRAM:ram3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|riscv_top|ram_wrap:ram|OnChipRAM:ram3|altsyncram:altsyncram_component
wren_a => altsyncram_77g1:auto_generated.wren_a
rden_a => altsyncram_77g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_77g1:auto_generated.data_a[0]
data_a[1] => altsyncram_77g1:auto_generated.data_a[1]
data_a[2] => altsyncram_77g1:auto_generated.data_a[2]
data_a[3] => altsyncram_77g1:auto_generated.data_a[3]
data_a[4] => altsyncram_77g1:auto_generated.data_a[4]
data_a[5] => altsyncram_77g1:auto_generated.data_a[5]
data_a[6] => altsyncram_77g1:auto_generated.data_a[6]
data_a[7] => altsyncram_77g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_77g1:auto_generated.address_a[0]
address_a[1] => altsyncram_77g1:auto_generated.address_a[1]
address_a[2] => altsyncram_77g1:auto_generated.address_a[2]
address_a[3] => altsyncram_77g1:auto_generated.address_a[3]
address_a[4] => altsyncram_77g1:auto_generated.address_a[4]
address_a[5] => altsyncram_77g1:auto_generated.address_a[5]
address_a[6] => altsyncram_77g1:auto_generated.address_a[6]
address_a[7] => altsyncram_77g1:auto_generated.address_a[7]
address_a[8] => altsyncram_77g1:auto_generated.address_a[8]
address_a[9] => altsyncram_77g1:auto_generated.address_a[9]
address_a[10] => altsyncram_77g1:auto_generated.address_a[10]
address_a[11] => altsyncram_77g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_77g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_77g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_77g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_77g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_77g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_77g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_77g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_77g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_77g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_top|ram_wrap:ram|OnChipRAM:ram3|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|riscv_top|ram_wrap:ram|OnChipRAM:ram2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|riscv_top|ram_wrap:ram|OnChipRAM:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_77g1:auto_generated.wren_a
rden_a => altsyncram_77g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_77g1:auto_generated.data_a[0]
data_a[1] => altsyncram_77g1:auto_generated.data_a[1]
data_a[2] => altsyncram_77g1:auto_generated.data_a[2]
data_a[3] => altsyncram_77g1:auto_generated.data_a[3]
data_a[4] => altsyncram_77g1:auto_generated.data_a[4]
data_a[5] => altsyncram_77g1:auto_generated.data_a[5]
data_a[6] => altsyncram_77g1:auto_generated.data_a[6]
data_a[7] => altsyncram_77g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_77g1:auto_generated.address_a[0]
address_a[1] => altsyncram_77g1:auto_generated.address_a[1]
address_a[2] => altsyncram_77g1:auto_generated.address_a[2]
address_a[3] => altsyncram_77g1:auto_generated.address_a[3]
address_a[4] => altsyncram_77g1:auto_generated.address_a[4]
address_a[5] => altsyncram_77g1:auto_generated.address_a[5]
address_a[6] => altsyncram_77g1:auto_generated.address_a[6]
address_a[7] => altsyncram_77g1:auto_generated.address_a[7]
address_a[8] => altsyncram_77g1:auto_generated.address_a[8]
address_a[9] => altsyncram_77g1:auto_generated.address_a[9]
address_a[10] => altsyncram_77g1:auto_generated.address_a[10]
address_a[11] => altsyncram_77g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_77g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_77g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_77g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_77g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_77g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_77g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_77g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_77g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_77g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_top|ram_wrap:ram|OnChipRAM:ram2|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|riscv_top|ram_wrap:ram|OnChipRAM:ram1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|riscv_top|ram_wrap:ram|OnChipRAM:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_77g1:auto_generated.wren_a
rden_a => altsyncram_77g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_77g1:auto_generated.data_a[0]
data_a[1] => altsyncram_77g1:auto_generated.data_a[1]
data_a[2] => altsyncram_77g1:auto_generated.data_a[2]
data_a[3] => altsyncram_77g1:auto_generated.data_a[3]
data_a[4] => altsyncram_77g1:auto_generated.data_a[4]
data_a[5] => altsyncram_77g1:auto_generated.data_a[5]
data_a[6] => altsyncram_77g1:auto_generated.data_a[6]
data_a[7] => altsyncram_77g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_77g1:auto_generated.address_a[0]
address_a[1] => altsyncram_77g1:auto_generated.address_a[1]
address_a[2] => altsyncram_77g1:auto_generated.address_a[2]
address_a[3] => altsyncram_77g1:auto_generated.address_a[3]
address_a[4] => altsyncram_77g1:auto_generated.address_a[4]
address_a[5] => altsyncram_77g1:auto_generated.address_a[5]
address_a[6] => altsyncram_77g1:auto_generated.address_a[6]
address_a[7] => altsyncram_77g1:auto_generated.address_a[7]
address_a[8] => altsyncram_77g1:auto_generated.address_a[8]
address_a[9] => altsyncram_77g1:auto_generated.address_a[9]
address_a[10] => altsyncram_77g1:auto_generated.address_a[10]
address_a[11] => altsyncram_77g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_77g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_77g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_77g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_77g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_77g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_77g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_77g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_77g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_77g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_top|ram_wrap:ram|OnChipRAM:ram1|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|riscv_top|ram_wrap:ram|OnChipRAM:ram0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|riscv_top|ram_wrap:ram|OnChipRAM:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_77g1:auto_generated.wren_a
rden_a => altsyncram_77g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_77g1:auto_generated.data_a[0]
data_a[1] => altsyncram_77g1:auto_generated.data_a[1]
data_a[2] => altsyncram_77g1:auto_generated.data_a[2]
data_a[3] => altsyncram_77g1:auto_generated.data_a[3]
data_a[4] => altsyncram_77g1:auto_generated.data_a[4]
data_a[5] => altsyncram_77g1:auto_generated.data_a[5]
data_a[6] => altsyncram_77g1:auto_generated.data_a[6]
data_a[7] => altsyncram_77g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_77g1:auto_generated.address_a[0]
address_a[1] => altsyncram_77g1:auto_generated.address_a[1]
address_a[2] => altsyncram_77g1:auto_generated.address_a[2]
address_a[3] => altsyncram_77g1:auto_generated.address_a[3]
address_a[4] => altsyncram_77g1:auto_generated.address_a[4]
address_a[5] => altsyncram_77g1:auto_generated.address_a[5]
address_a[6] => altsyncram_77g1:auto_generated.address_a[6]
address_a[7] => altsyncram_77g1:auto_generated.address_a[7]
address_a[8] => altsyncram_77g1:auto_generated.address_a[8]
address_a[9] => altsyncram_77g1:auto_generated.address_a[9]
address_a[10] => altsyncram_77g1:auto_generated.address_a[10]
address_a[11] => altsyncram_77g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_77g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_77g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_77g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_77g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_77g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_77g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_77g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_77g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_77g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_top|ram_wrap:ram|OnChipRAM:ram0|altsyncram:altsyncram_component|altsyncram_77g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|riscv_top|rom_wrap:rom
rst_n => ~NO_FANOUT~
m_clock => _rom_clock.IN1
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => _rom_address[0].IN1
addr[3] => _rom_address[1].IN1
addr[4] => _rom_address[2].IN1
addr[5] => _rom_address[3].IN1
addr[6] => _rom_address[4].IN1
addr[7] => _rom_address[5].IN1
addr[8] => _rom_address[6].IN1
addr[9] => _rom_address[7].IN1
addr[10] => _rom_address[8].IN1
addr[11] => _rom_address[9].IN1
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
rdata[0] <= CodeROM:rom.q
rdata[1] <= CodeROM:rom.q
rdata[2] <= CodeROM:rom.q
rdata[3] <= CodeROM:rom.q
rdata[4] <= CodeROM:rom.q
rdata[5] <= CodeROM:rom.q
rdata[6] <= CodeROM:rom.q
rdata[7] <= CodeROM:rom.q
rdata[8] <= CodeROM:rom.q
rdata[9] <= CodeROM:rom.q
rdata[10] <= CodeROM:rom.q
rdata[11] <= CodeROM:rom.q
rdata[12] <= CodeROM:rom.q
rdata[13] <= CodeROM:rom.q
rdata[14] <= CodeROM:rom.q
rdata[15] <= CodeROM:rom.q
rdata[16] <= CodeROM:rom.q
rdata[17] <= CodeROM:rom.q
rdata[18] <= CodeROM:rom.q
rdata[19] <= CodeROM:rom.q
rdata[20] <= CodeROM:rom.q
rdata[21] <= CodeROM:rom.q
rdata[22] <= CodeROM:rom.q
rdata[23] <= CodeROM:rom.q
rdata[24] <= CodeROM:rom.q
rdata[25] <= CodeROM:rom.q
rdata[26] <= CodeROM:rom.q
rdata[27] <= CodeROM:rom.q
rdata[28] <= CodeROM:rom.q
rdata[29] <= CodeROM:rom.q
rdata[30] <= CodeROM:rom.q
rdata[31] <= CodeROM:rom.q


|riscv_top|rom_wrap:rom|CodeROM:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|riscv_top|rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fta1:auto_generated.address_a[0]
address_a[1] => altsyncram_fta1:auto_generated.address_a[1]
address_a[2] => altsyncram_fta1:auto_generated.address_a[2]
address_a[3] => altsyncram_fta1:auto_generated.address_a[3]
address_a[4] => altsyncram_fta1:auto_generated.address_a[4]
address_a[5] => altsyncram_fta1:auto_generated.address_a[5]
address_a[6] => altsyncram_fta1:auto_generated.address_a[6]
address_a[7] => altsyncram_fta1:auto_generated.address_a[7]
address_a[8] => altsyncram_fta1:auto_generated.address_a[8]
address_a[9] => altsyncram_fta1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fta1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fta1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fta1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fta1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fta1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fta1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fta1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fta1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fta1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fta1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fta1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fta1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fta1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fta1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fta1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fta1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fta1:auto_generated.q_a[15]
q_a[16] <= altsyncram_fta1:auto_generated.q_a[16]
q_a[17] <= altsyncram_fta1:auto_generated.q_a[17]
q_a[18] <= altsyncram_fta1:auto_generated.q_a[18]
q_a[19] <= altsyncram_fta1:auto_generated.q_a[19]
q_a[20] <= altsyncram_fta1:auto_generated.q_a[20]
q_a[21] <= altsyncram_fta1:auto_generated.q_a[21]
q_a[22] <= altsyncram_fta1:auto_generated.q_a[22]
q_a[23] <= altsyncram_fta1:auto_generated.q_a[23]
q_a[24] <= altsyncram_fta1:auto_generated.q_a[24]
q_a[25] <= altsyncram_fta1:auto_generated.q_a[25]
q_a[26] <= altsyncram_fta1:auto_generated.q_a[26]
q_a[27] <= altsyncram_fta1:auto_generated.q_a[27]
q_a[28] <= altsyncram_fta1:auto_generated.q_a[28]
q_a[29] <= altsyncram_fta1:auto_generated.q_a[29]
q_a[30] <= altsyncram_fta1:auto_generated.q_a[30]
q_a[31] <= altsyncram_fta1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_top|rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|riscv_top|rv32i_core:core
rst_n => rst_n.IN1
m_clock => m_clock.IN1
idata[0] => ~NO_FANOUT~
idata[1] => ~NO_FANOUT~
idata[2] => Equal0.IN4
idata[2] => Equal9.IN3
idata[2] => Equal10.IN2
idata[2] => Equal11.IN4
idata[2] => Equal13.IN2
idata[2] => Equal14.IN4
idata[2] => Equal15.IN4
idata[2] => Equal16.IN1
idata[2] => Equal17.IN4
idata[2] => Equal19.IN1
idata[2] => Equal20.IN4
idata[3] => Equal0.IN3
idata[3] => Equal9.IN2
idata[3] => Equal10.IN4
idata[3] => Equal11.IN3
idata[3] => Equal13.IN4
idata[3] => Equal14.IN3
idata[3] => Equal15.IN3
idata[3] => Equal16.IN4
idata[3] => Equal17.IN3
idata[3] => Equal19.IN0
idata[3] => Equal20.IN3
idata[4] => Equal0.IN2
idata[4] => Equal9.IN4
idata[4] => Equal10.IN3
idata[4] => Equal11.IN2
idata[4] => Equal13.IN1
idata[4] => Equal14.IN1
idata[4] => Equal15.IN2
idata[4] => Equal16.IN0
idata[4] => Equal17.IN0
idata[4] => Equal19.IN4
idata[4] => Equal20.IN2
idata[5] => Equal0.IN1
idata[5] => Equal9.IN1
idata[5] => Equal10.IN1
idata[5] => Equal11.IN1
idata[5] => Equal13.IN0
idata[5] => Equal14.IN0
idata[5] => Equal15.IN0
idata[5] => Equal16.IN3
idata[5] => Equal17.IN2
idata[5] => Equal19.IN3
idata[5] => Equal20.IN1
idata[6] => Equal0.IN0
idata[6] => Equal9.IN0
idata[6] => Equal10.IN0
idata[6] => Equal11.IN0
idata[6] => Equal13.IN3
idata[6] => Equal14.IN2
idata[6] => Equal15.IN1
idata[6] => Equal16.IN2
idata[6] => Equal17.IN1
idata[6] => Equal19.IN2
idata[6] => Equal20.IN0
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => rd.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[7] => imm12.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => rd.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[8] => imm12.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => rd.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[9] => imm12.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => rd.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[10] => imm12.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => rd.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[11] => imm12.DATAB
idata[12] => imm.DATAB
idata[12] => imm.DATAB
idata[12] => imm.DATAB
idata[12] => Equal1.IN2
idata[12] => Equal2.IN2
idata[12] => Equal3.IN1
idata[12] => Equal4.IN1
idata[12] => Equal5.IN2
idata[12] => Equal6.IN0
idata[12] => Equal7.IN2
idata[12] => Equal12.IN2
idata[13] => imm.DATAB
idata[13] => imm.DATAB
idata[13] => imm.DATAB
idata[13] => Equal1.IN1
idata[13] => Equal2.IN1
idata[13] => Equal3.IN2
idata[13] => Equal4.IN0
idata[13] => Equal5.IN0
idata[13] => Equal6.IN2
idata[13] => Equal7.IN1
idata[13] => Equal12.IN1
idata[14] => imm.DATAB
idata[14] => imm.DATAB
idata[14] => imm.DATAB
idata[14] => Equal1.IN0
idata[14] => Equal2.IN0
idata[14] => Equal3.IN0
idata[14] => Equal4.IN2
idata[14] => Equal5.IN1
idata[14] => Equal6.IN1
idata[14] => Equal7.IN0
idata[14] => Equal12.IN0
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => rs1.DATAB
idata[15] => imm.DATAB
idata[15] => imm.DATAB
idata[15] => imm.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => rs1.DATAB
idata[16] => imm.DATAB
idata[16] => imm.DATAB
idata[16] => imm.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => rs1.DATAB
idata[17] => imm.DATAB
idata[17] => imm.DATAB
idata[17] => imm.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => rs1.DATAB
idata[18] => imm.DATAB
idata[18] => imm.DATAB
idata[18] => imm.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => rs1.DATAB
idata[19] => imm.DATAB
idata[19] => imm.DATAB
idata[19] => imm.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => rs2.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm12.DATAB
idata[20] => imm.DATAB
idata[20] => imm.DATAB
idata[20] => imm.DATAB
idata[20] => Equal8.IN11
idata[20] => _net_11.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => rs2.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm12.DATAB
idata[21] => imm.DATAB
idata[21] => imm.DATAB
idata[21] => imm.DATAB
idata[21] => Equal8.IN2
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => rs2.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm12.DATAB
idata[22] => imm.DATAB
idata[22] => imm.DATAB
idata[22] => imm.DATAB
idata[22] => Equal8.IN10
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => rs2.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm12.DATAB
idata[23] => imm.DATAB
idata[23] => imm.DATAB
idata[23] => imm.DATAB
idata[23] => Equal8.IN9
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => rs2.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm12.DATAB
idata[24] => imm.DATAB
idata[24] => imm.DATAB
idata[24] => imm.DATAB
idata[24] => Equal8.IN8
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm12.DATAB
idata[25] => imm.DATAB
idata[25] => imm.DATAB
idata[25] => imm.DATAB
idata[25] => Equal8.IN7
idata[25] => _net_23.DATAB
idata[25] => Equal18.IN6
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm12.DATAB
idata[26] => imm.DATAB
idata[26] => imm.DATAB
idata[26] => imm.DATAB
idata[26] => Equal8.IN6
idata[26] => Equal18.IN5
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm12.DATAB
idata[27] => imm.DATAB
idata[27] => imm.DATAB
idata[27] => imm.DATAB
idata[27] => Equal8.IN5
idata[27] => Equal18.IN4
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm12.DATAB
idata[28] => imm.DATAB
idata[28] => imm.DATAB
idata[28] => imm.DATAB
idata[28] => Equal8.IN1
idata[28] => Equal18.IN3
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm12.DATAB
idata[29] => imm.DATAB
idata[29] => imm.DATAB
idata[29] => imm.DATAB
idata[29] => Equal8.IN0
idata[29] => Equal18.IN2
idata[30] => _net_27.DATAB
idata[30] => _net_34.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm12.DATAB
idata[30] => imm.DATAB
idata[30] => imm.DATAB
idata[30] => imm.DATAB
idata[30] => Equal8.IN4
idata[30] => _net_28.DATAB
idata[30] => _net_35.DATAB
idata[30] => Equal18.IN1
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm12.DATAB
idata[31] => imm.DATAB
idata[31] => imm.DATAB
idata[31] => imm.DATAB
idata[31] => Equal8.IN3
idata[31] => Equal18.IN0
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[0] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[1] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[2] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[3] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[4] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[5] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[6] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[7] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => rd_tmp.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[8] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => rd_tmp.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[9] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => rd_tmp.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[10] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => rd_tmp.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[11] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => rd_tmp.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[12] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => rd_tmp.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[13] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => rd_tmp.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[14] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => rd_tmp.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[15] => _gr_wd.DATAB
rdata[16] => _gr_wd.DATAB
rdata[16] => _gr_wd.DATAB
rdata[16] => _gr_wd.DATAB
rdata[16] => _gr_wd.DATAB
rdata[16] => _gr_wd.DATAB
rdata[16] => rd_tmp.DATAB
rdata[16] => rd_tmp.DATAB
rdata[16] => _gr_wd.DATAB
rdata[16] => _gr_wd.DATAB
rdata[16] => _gr_wd.DATAB
rdata[17] => _gr_wd.DATAB
rdata[17] => _gr_wd.DATAB
rdata[17] => _gr_wd.DATAB
rdata[17] => _gr_wd.DATAB
rdata[17] => _gr_wd.DATAB
rdata[17] => rd_tmp.DATAB
rdata[17] => rd_tmp.DATAB
rdata[17] => _gr_wd.DATAB
rdata[17] => _gr_wd.DATAB
rdata[17] => _gr_wd.DATAB
rdata[18] => _gr_wd.DATAB
rdata[18] => _gr_wd.DATAB
rdata[18] => _gr_wd.DATAB
rdata[18] => _gr_wd.DATAB
rdata[18] => _gr_wd.DATAB
rdata[18] => rd_tmp.DATAB
rdata[18] => rd_tmp.DATAB
rdata[18] => _gr_wd.DATAB
rdata[18] => _gr_wd.DATAB
rdata[18] => _gr_wd.DATAB
rdata[19] => _gr_wd.DATAB
rdata[19] => _gr_wd.DATAB
rdata[19] => _gr_wd.DATAB
rdata[19] => _gr_wd.DATAB
rdata[19] => _gr_wd.DATAB
rdata[19] => rd_tmp.DATAB
rdata[19] => rd_tmp.DATAB
rdata[19] => _gr_wd.DATAB
rdata[19] => _gr_wd.DATAB
rdata[19] => _gr_wd.DATAB
rdata[20] => _gr_wd.DATAB
rdata[20] => _gr_wd.DATAB
rdata[20] => _gr_wd.DATAB
rdata[20] => _gr_wd.DATAB
rdata[20] => _gr_wd.DATAB
rdata[20] => rd_tmp.DATAB
rdata[20] => rd_tmp.DATAB
rdata[20] => _gr_wd.DATAB
rdata[20] => _gr_wd.DATAB
rdata[20] => _gr_wd.DATAB
rdata[21] => _gr_wd.DATAB
rdata[21] => _gr_wd.DATAB
rdata[21] => _gr_wd.DATAB
rdata[21] => _gr_wd.DATAB
rdata[21] => _gr_wd.DATAB
rdata[21] => rd_tmp.DATAB
rdata[21] => rd_tmp.DATAB
rdata[21] => _gr_wd.DATAB
rdata[21] => _gr_wd.DATAB
rdata[21] => _gr_wd.DATAB
rdata[22] => _gr_wd.DATAB
rdata[22] => _gr_wd.DATAB
rdata[22] => _gr_wd.DATAB
rdata[22] => _gr_wd.DATAB
rdata[22] => _gr_wd.DATAB
rdata[22] => rd_tmp.DATAB
rdata[22] => rd_tmp.DATAB
rdata[22] => _gr_wd.DATAB
rdata[22] => _gr_wd.DATAB
rdata[22] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => rd_tmp.DATAB
rdata[23] => rd_tmp.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[23] => _gr_wd.DATAB
rdata[24] => _gr_wd.DATAB
rdata[24] => _gr_wd.DATAB
rdata[24] => _gr_wd.DATAB
rdata[24] => rd_tmp.DATAB
rdata[24] => rd_tmp.DATAB
rdata[24] => rd_tmp.DATAB
rdata[24] => rd_tmp.DATAB
rdata[24] => rd_tmp.DATAB
rdata[24] => _gr_wd.DATAB
rdata[24] => _gr_wd.DATAB
rdata[25] => _gr_wd.DATAB
rdata[25] => _gr_wd.DATAB
rdata[25] => _gr_wd.DATAB
rdata[25] => rd_tmp.DATAB
rdata[25] => rd_tmp.DATAB
rdata[25] => rd_tmp.DATAB
rdata[25] => rd_tmp.DATAB
rdata[25] => rd_tmp.DATAB
rdata[25] => _gr_wd.DATAB
rdata[25] => _gr_wd.DATAB
rdata[26] => _gr_wd.DATAB
rdata[26] => _gr_wd.DATAB
rdata[26] => _gr_wd.DATAB
rdata[26] => rd_tmp.DATAB
rdata[26] => rd_tmp.DATAB
rdata[26] => rd_tmp.DATAB
rdata[26] => rd_tmp.DATAB
rdata[26] => rd_tmp.DATAB
rdata[26] => _gr_wd.DATAB
rdata[26] => _gr_wd.DATAB
rdata[27] => _gr_wd.DATAB
rdata[27] => _gr_wd.DATAB
rdata[27] => _gr_wd.DATAB
rdata[27] => rd_tmp.DATAB
rdata[27] => rd_tmp.DATAB
rdata[27] => rd_tmp.DATAB
rdata[27] => rd_tmp.DATAB
rdata[27] => rd_tmp.DATAB
rdata[27] => _gr_wd.DATAB
rdata[27] => _gr_wd.DATAB
rdata[28] => _gr_wd.DATAB
rdata[28] => _gr_wd.DATAB
rdata[28] => _gr_wd.DATAB
rdata[28] => rd_tmp.DATAB
rdata[28] => rd_tmp.DATAB
rdata[28] => rd_tmp.DATAB
rdata[28] => rd_tmp.DATAB
rdata[28] => rd_tmp.DATAB
rdata[28] => _gr_wd.DATAB
rdata[28] => _gr_wd.DATAB
rdata[29] => _gr_wd.DATAB
rdata[29] => _gr_wd.DATAB
rdata[29] => _gr_wd.DATAB
rdata[29] => rd_tmp.DATAB
rdata[29] => rd_tmp.DATAB
rdata[29] => rd_tmp.DATAB
rdata[29] => rd_tmp.DATAB
rdata[29] => rd_tmp.DATAB
rdata[29] => _gr_wd.DATAB
rdata[29] => _gr_wd.DATAB
rdata[30] => _gr_wd.DATAB
rdata[30] => _gr_wd.DATAB
rdata[30] => _gr_wd.DATAB
rdata[30] => rd_tmp.DATAB
rdata[30] => rd_tmp.DATAB
rdata[30] => rd_tmp.DATAB
rdata[30] => rd_tmp.DATAB
rdata[30] => rd_tmp.DATAB
rdata[30] => _gr_wd.DATAB
rdata[30] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => rd_tmp.DATAB
rdata[31] => rd_tmp.DATAB
rdata[31] => rd_tmp.DATAB
rdata[31] => rd_tmp.DATAB
rdata[31] => rd_tmp.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
rdata[31] => _gr_wd.DATAB
iaddr[0] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[1] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[2] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[3] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[4] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[5] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[6] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[7] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[8] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[9] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[10] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[11] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[12] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[13] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[14] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[15] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[16] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[17] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[18] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[19] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[20] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[21] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[22] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[23] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[24] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[25] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[26] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[27] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[28] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[29] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[30] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[31] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[0] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[1] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[2] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[3] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[4] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[5] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[6] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[7] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[8] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[9] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[10] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[11] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[12] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[13] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[14] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[15] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[16] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[17] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[18] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[19] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[20] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[21] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[22] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[23] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[24] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[25] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[26] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[27] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[28] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[29] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[30] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[31] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[16] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[17] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[18] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[19] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[20] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[21] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[22] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[23] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[24] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[25] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[26] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[27] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[28] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[29] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[30] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[31] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
ecall_led <= ecall_led.DB_MAX_OUTPUT_PORT_TYPE
ebreak_led <= ebreak_led.DB_MAX_OUTPUT_PORT_TYPE
dmem_w <= dmem_w.DB_MAX_OUTPUT_PORT_TYPE
dmem_r <= dmem_r.DB_MAX_OUTPUT_PORT_TYPE


|riscv_top|rv32i_core:core|gen_gr:gr
rst_n => ~NO_FANOUT~
m_clock => gr.we_a.CLK
m_clock => gr.waddr_a[4].CLK
m_clock => gr.waddr_a[3].CLK
m_clock => gr.waddr_a[2].CLK
m_clock => gr.waddr_a[1].CLK
m_clock => gr.waddr_a[0].CLK
m_clock => gr.data_a[31].CLK
m_clock => gr.data_a[30].CLK
m_clock => gr.data_a[29].CLK
m_clock => gr.data_a[28].CLK
m_clock => gr.data_a[27].CLK
m_clock => gr.data_a[26].CLK
m_clock => gr.data_a[25].CLK
m_clock => gr.data_a[24].CLK
m_clock => gr.data_a[23].CLK
m_clock => gr.data_a[22].CLK
m_clock => gr.data_a[21].CLK
m_clock => gr.data_a[20].CLK
m_clock => gr.data_a[19].CLK
m_clock => gr.data_a[18].CLK
m_clock => gr.data_a[17].CLK
m_clock => gr.data_a[16].CLK
m_clock => gr.data_a[15].CLK
m_clock => gr.data_a[14].CLK
m_clock => gr.data_a[13].CLK
m_clock => gr.data_a[12].CLK
m_clock => gr.data_a[11].CLK
m_clock => gr.data_a[10].CLK
m_clock => gr.data_a[9].CLK
m_clock => gr.data_a[8].CLK
m_clock => gr.data_a[7].CLK
m_clock => gr.data_a[6].CLK
m_clock => gr.data_a[5].CLK
m_clock => gr.data_a[4].CLK
m_clock => gr.data_a[3].CLK
m_clock => gr.data_a[2].CLK
m_clock => gr.data_a[1].CLK
m_clock => gr.data_a[0].CLK
m_clock => gr.CLK0
rs1_n[0] => Equal0.IN4
rs1_n[0] => gr.RADDR
rs1_n[1] => Equal0.IN3
rs1_n[1] => gr.RADDR1
rs1_n[2] => Equal0.IN2
rs1_n[2] => gr.RADDR2
rs1_n[3] => Equal0.IN1
rs1_n[3] => gr.RADDR3
rs1_n[4] => Equal0.IN0
rs1_n[4] => gr.RADDR4
rs2_n[0] => Equal1.IN4
rs2_n[0] => gr.PORTBRADDR
rs2_n[1] => Equal1.IN3
rs2_n[1] => gr.PORTBRADDR1
rs2_n[2] => Equal1.IN2
rs2_n[2] => gr.PORTBRADDR2
rs2_n[3] => Equal1.IN1
rs2_n[3] => gr.PORTBRADDR3
rs2_n[4] => Equal1.IN0
rs2_n[4] => gr.PORTBRADDR4
rd_n[0] => gr.waddr_a[0].DATAIN
rd_n[0] => gr.WADDR
rd_n[1] => gr.waddr_a[1].DATAIN
rd_n[1] => gr.WADDR1
rd_n[2] => gr.waddr_a[2].DATAIN
rd_n[2] => gr.WADDR2
rd_n[3] => gr.waddr_a[3].DATAIN
rd_n[3] => gr.WADDR3
rd_n[4] => gr.waddr_a[4].DATAIN
rd_n[4] => gr.WADDR4
wd[0] => gr.data_a[0].DATAIN
wd[0] => gr.DATAIN
wd[1] => gr.data_a[1].DATAIN
wd[1] => gr.DATAIN1
wd[2] => gr.data_a[2].DATAIN
wd[2] => gr.DATAIN2
wd[3] => gr.data_a[3].DATAIN
wd[3] => gr.DATAIN3
wd[4] => gr.data_a[4].DATAIN
wd[4] => gr.DATAIN4
wd[5] => gr.data_a[5].DATAIN
wd[5] => gr.DATAIN5
wd[6] => gr.data_a[6].DATAIN
wd[6] => gr.DATAIN6
wd[7] => gr.data_a[7].DATAIN
wd[7] => gr.DATAIN7
wd[8] => gr.data_a[8].DATAIN
wd[8] => gr.DATAIN8
wd[9] => gr.data_a[9].DATAIN
wd[9] => gr.DATAIN9
wd[10] => gr.data_a[10].DATAIN
wd[10] => gr.DATAIN10
wd[11] => gr.data_a[11].DATAIN
wd[11] => gr.DATAIN11
wd[12] => gr.data_a[12].DATAIN
wd[12] => gr.DATAIN12
wd[13] => gr.data_a[13].DATAIN
wd[13] => gr.DATAIN13
wd[14] => gr.data_a[14].DATAIN
wd[14] => gr.DATAIN14
wd[15] => gr.data_a[15].DATAIN
wd[15] => gr.DATAIN15
wd[16] => gr.data_a[16].DATAIN
wd[16] => gr.DATAIN16
wd[17] => gr.data_a[17].DATAIN
wd[17] => gr.DATAIN17
wd[18] => gr.data_a[18].DATAIN
wd[18] => gr.DATAIN18
wd[19] => gr.data_a[19].DATAIN
wd[19] => gr.DATAIN19
wd[20] => gr.data_a[20].DATAIN
wd[20] => gr.DATAIN20
wd[21] => gr.data_a[21].DATAIN
wd[21] => gr.DATAIN21
wd[22] => gr.data_a[22].DATAIN
wd[22] => gr.DATAIN22
wd[23] => gr.data_a[23].DATAIN
wd[23] => gr.DATAIN23
wd[24] => gr.data_a[24].DATAIN
wd[24] => gr.DATAIN24
wd[25] => gr.data_a[25].DATAIN
wd[25] => gr.DATAIN25
wd[26] => gr.data_a[26].DATAIN
wd[26] => gr.DATAIN26
wd[27] => gr.data_a[27].DATAIN
wd[27] => gr.DATAIN27
wd[28] => gr.data_a[28].DATAIN
wd[28] => gr.DATAIN28
wd[29] => gr.data_a[29].DATAIN
wd[29] => gr.DATAIN29
wd[30] => gr.data_a[30].DATAIN
wd[30] => gr.DATAIN30
wd[31] => gr.data_a[31].DATAIN
wd[31] => gr.DATAIN31
s1_rd[0] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[1] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[2] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[3] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[4] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[5] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[6] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[7] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[8] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[9] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[10] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[11] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[12] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[13] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[14] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[15] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[16] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[17] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[18] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[19] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[20] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[21] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[22] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[23] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[24] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[25] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[26] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[27] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[28] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[29] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[30] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s1_rd[31] <= s1_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[0] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[1] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[2] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[3] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[4] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[5] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[6] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[7] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[8] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[9] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[10] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[11] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[12] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[13] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[14] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[15] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[16] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[17] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[18] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[19] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[20] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[21] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[22] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[23] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[24] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[25] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[26] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[27] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[28] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[29] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[30] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
s2_rd[31] <= s2_rd.DB_MAX_OUTPUT_PORT_TYPE
rs1 => _net_0.OUTPUTSELECT
rs1 => s1_rd.IN1
rs2 => _net_1.OUTPUTSELECT
rs2 => s2_rd.IN1
rd => gr.we_a.DATAIN
rd => gr.WE


