{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443350764510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443350764512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 12:46:04 2015 " "Processing started: Sun Sep 27 12:46:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443350764512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443350764512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443350764512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443350765310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/HEX_MODULE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/HEX_MODULE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_MODULE-HEX_MODULE_ARCH " "Found design unit 1: HEX_MODULE-HEX_MODULE_ARCH" {  } { { "src/HEX_MODULE.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765840 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_MODULE " "Found entity 1: HEX_MODULE" {  } { { "src/HEX_MODULE.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/HDIG_HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/HDIG_HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDIG_HEX-HDIG_HEX_ARCH " "Found design unit 1: HDIG_HEX-HDIG_HEX_ARCH" {  } { { "src/HDIG_HEX.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HDIG_HEX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765842 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDIG_HEX " "Found entity 1: HDIG_HEX" {  } { { "src/HDIG_HEX.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HDIG_HEX.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/heart_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file src/heart_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heart_beat " "Found entity 1: heart_beat" {  } { { "src/heart_beat.v" "" { Text "/home/luisardila/ProjectB/DCC/src/heart_beat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765865 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "de2i_150_qsys_pcie de2i_150_qsys_pcie.v(243) " "Verilog Module Declaration warning at de2i_150_qsys_pcie.v(243): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"de2i_150_qsys_pcie\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 243 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350765870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2i_150_qsys_pcie.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de2i_150_qsys_pcie.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie " "Found entity 1: de2i_150_qsys_pcie" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/de2i_150_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/de2i_150_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys " "Found entity 1: de2i_150_qsys" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_irq_mapper " "Found entity 1: de2i_150_qsys_irq_mapper" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1 " "Found entity 1: de2i_150_qsys_mm_interconnect_1" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765892 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_1_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765909 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765909 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765909 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765909 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765909 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765920 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765924 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_1_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765926 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_1_router " "Found entity 2: de2i_150_qsys_mm_interconnect_1_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0 " "Found entity 1: de2i_150_qsys_mm_interconnect_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux_011 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux_011" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_011.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux_004" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_rsp_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_011 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_011" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_011.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_011.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_004" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: de2i_150_qsys_mm_interconnect_0_cmd_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_016_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_016_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765979 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_016 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_016" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_010_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_010_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765981 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_010 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_010" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_009_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_009_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765983 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_009 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_009" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765984 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_006 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765986 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_005 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_005" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765988 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_003 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765989 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_002 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765991 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router_001 " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2i_150_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2i_150_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de2i_150_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350765992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: de2i_150_qsys_mm_interconnect_0_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765993 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_mm_interconnect_0_router " "Found entity 2: de2i_150_qsys_mm_interconnect_0_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_Interpo_5_3 " "Found entity 1: de2i_150_qsys_Interpo_5_3" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_Interpo_5_2 " "Found entity 1: de2i_150_qsys_Interpo_5_2" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_Interpo_5_1 " "Found entity 1: de2i_150_qsys_Interpo_5_1" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_Interpo_5_0 " "Found entity 1: de2i_150_qsys_Interpo_5_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350765998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350765998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_Interpo_4_0 " "Found entity 1: de2i_150_qsys_Interpo_4_0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v 3 3 " "Found 3 design units, including 3 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_fifo_memory_single_clock_fifo " "Found entity 1: de2i_150_qsys_fifo_memory_single_clock_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766002 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_fifo_memory_scfifo_with_controls " "Found entity 2: de2i_150_qsys_fifo_memory_scfifo_with_controls" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766002 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2i_150_qsys_fifo_memory " "Found entity 3: de2i_150_qsys_fifo_memory" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_button " "Found entity 1: de2i_150_qsys_button" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_led " "Found entity 1: de2i_150_qsys_led" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_fir_memory " "Found entity 1: de2i_150_qsys_fir_memory" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_de2i_150_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_de2i_150_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_de2i_150_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2i_150_qsys_sgdma_chain " "Found entity 5: de2i_150_qsys_sgdma_chain" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2i_150_qsys_sgdma_command_grabber " "Found entity 6: de2i_150_qsys_sgdma_command_grabber" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2i_150_qsys_sgdma_m_read " "Found entity 7: de2i_150_qsys_sgdma_m_read" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2i_150_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: de2i_150_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2i_150_qsys_sgdma_m_readfifo " "Found entity 9: de2i_150_qsys_sgdma_m_readfifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_de2i_150_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2i_150_qsys_sgdma_m_write " "Found entity 14: de2i_150_qsys_sgdma_m_write" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2090 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2i_150_qsys_sgdma_command_fifo " "Found entity 15: de2i_150_qsys_sgdma_command_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2i_150_qsys_sgdma_desc_address_fifo " "Found entity 16: de2i_150_qsys_sgdma_desc_address_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2i_150_qsys_sgdma_status_token_fifo " "Found entity 17: de2i_150_qsys_sgdma_status_token_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2i_150_qsys_sgdma_stream_fifo " "Found entity 18: de2i_150_qsys_sgdma_stream_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2i_150_qsys_sgdma " "Found entity 19: de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip " "Found entity 1: de2i_150_qsys_pcie_ip" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443350766026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766027 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1443350766028 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1443350766028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 " "Found entity 1: de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766098 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_pcie_ip_altgx_internal " "Found entity 2: de2i_150_qsys_pcie_ip_altgx_internal" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766114 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766114 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766114 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350766157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(162) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(162): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443350766157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350766158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350766158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350766159 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sgdma.v(1465) " "Verilog HDL or VHDL warning at de2i_150_qsys_sgdma.v(1465): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1465 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1443350766227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2i_150_qsys_pcie " "Elaborating entity \"de2i_150_qsys_pcie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443350766443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 de2i_150_qsys_pcie.v(495) " "Verilog HDL assignment warning at de2i_150_qsys_pcie.v(495): truncated value with size 32 to match size of target (15)" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766446 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 de2i_150_qsys_pcie.v(496) " "Verilog HDL assignment warning at de2i_150_qsys_pcie.v(496): truncated value with size 32 to match size of target (5)" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766446 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 de2i_150_qsys_pcie.v(497) " "Verilog HDL assignment warning at de2i_150_qsys_pcie.v(497): truncated value with size 32 to match size of target (6)" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766446 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 de2i_150_qsys_pcie.v(498) " "Verilog HDL assignment warning at de2i_150_qsys_pcie.v(498): truncated value with size 32 to match size of target (6)" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766446 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 de2i_150_qsys_pcie.v(499) " "Verilog HDL assignment warning at de2i_150_qsys_pcie.v(499): truncated value with size 32 to match size of target (6)" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766446 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 de2i_150_qsys_pcie.v(500) " "Verilog HDL assignment warning at de2i_150_qsys_pcie.v(500): truncated value with size 32 to match size of target (6)" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766447 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de2i_150_qsys_pcie.v(260) " "Output port \"DRAM_ADDR\" at de2i_150_qsys_pcie.v(260) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de2i_150_qsys_pcie.v(261) " "Output port \"DRAM_BA\" at de2i_150_qsys_pcie.v(261) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de2i_150_qsys_pcie.v(267) " "Output port \"DRAM_DQM\" at de2i_150_qsys_pcie.v(267) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_DATA de2i_150_qsys_pcie.v(289) " "Output port \"ENET_TX_DATA\" at de2i_150_qsys_pcie.v(289) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR de2i_150_qsys_pcie.v(305) " "Output port \"FS_ADDR\" at de2i_150_qsys_pcie.v(305) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DA de2i_150_qsys_pcie.v(348) " "Output port \"HSMC_DA\" at de2i_150_qsys_pcie.v(348) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DB de2i_150_qsys_pcie.v(349) " "Output port \"HSMC_DB\" at de2i_150_qsys_pcie.v(349) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] de2i_150_qsys_pcie.v(376) " "Output port \"LEDG\[8\]\" at de2i_150_qsys_pcie.v(376) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] de2i_150_qsys_pcie.v(379) " "Output port \"LEDR\[17..1\]\" at de2i_150_qsys_pcie.v(379) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE de2i_150_qsys_pcie.v(403) " "Output port \"SSRAM_BE\" at de2i_150_qsys_pcie.v(403) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de2i_150_qsys_pcie.v(428) " "Output port \"VGA_B\" at de2i_150_qsys_pcie.v(428) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de2i_150_qsys_pcie.v(431) " "Output port \"VGA_G\" at de2i_150_qsys_pcie.v(431) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de2i_150_qsys_pcie.v(433) " "Output port \"VGA_R\" at de2i_150_qsys_pcie.v(433) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de2i_150_qsys_pcie.v(262) " "Output port \"DRAM_CAS_N\" at de2i_150_qsys_pcie.v(262) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de2i_150_qsys_pcie.v(263) " "Output port \"DRAM_CKE\" at de2i_150_qsys_pcie.v(263) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de2i_150_qsys_pcie.v(264) " "Output port \"DRAM_CLK\" at de2i_150_qsys_pcie.v(264) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de2i_150_qsys_pcie.v(265) " "Output port \"DRAM_CS_N\" at de2i_150_qsys_pcie.v(265) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de2i_150_qsys_pcie.v(268) " "Output port \"DRAM_RAS_N\" at de2i_150_qsys_pcie.v(268) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766450 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de2i_150_qsys_pcie.v(269) " "Output port \"DRAM_WE_N\" at de2i_150_qsys_pcie.v(269) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK de2i_150_qsys_pcie.v(272) " "Output port \"EEP_I2C_SCLK\" at de2i_150_qsys_pcie.v(272) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_GTX_CLK de2i_150_qsys_pcie.v(276) " "Output port \"ENET_GTX_CLK\" at de2i_150_qsys_pcie.v(276) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_MDC de2i_150_qsys_pcie.v(279) " "Output port \"ENET_MDC\" at de2i_150_qsys_pcie.v(279) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N de2i_150_qsys_pcie.v(281) " "Output port \"ENET_RST_N\" at de2i_150_qsys_pcie.v(281) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_EN de2i_150_qsys_pcie.v(290) " "Output port \"ENET_TX_EN\" at de2i_150_qsys_pcie.v(290) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_ER de2i_150_qsys_pcie.v(291) " "Output port \"ENET_TX_ER\" at de2i_150_qsys_pcie.v(291) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de2i_150_qsys_pcie.v(297) " "Output port \"FL_CE_N\" at de2i_150_qsys_pcie.v(297) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de2i_150_qsys_pcie.v(298) " "Output port \"FL_OE_N\" at de2i_150_qsys_pcie.v(298) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de2i_150_qsys_pcie.v(300) " "Output port \"FL_WE_N\" at de2i_150_qsys_pcie.v(300) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N de2i_150_qsys_pcie.v(301) " "Output port \"FL_WP_N\" at de2i_150_qsys_pcie.v(301) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N de2i_150_qsys_pcie.v(302) " "Output port \"FL_RESET_N\" at de2i_150_qsys_pcie.v(302) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_SCLK de2i_150_qsys_pcie.v(311) " "Output port \"G_SENSOR_SCLK\" at de2i_150_qsys_pcie.v(311) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL de2i_150_qsys_pcie.v(325) " "Output port \"HSMC_SCL\" at de2i_150_qsys_pcie.v(325) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_OE de2i_150_qsys_pcie.v(331) " "Output port \"HSMC_ADA_OE\" at de2i_150_qsys_pcie.v(331) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_SPI_CS de2i_150_qsys_pcie.v(333) " "Output port \"HSMC_ADA_SPI_CS\" at de2i_150_qsys_pcie.v(333) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADB_OE de2i_150_qsys_pcie.v(336) " "Output port \"HSMC_ADB_OE\" at de2i_150_qsys_pcie.v(336) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADB_SPI_CS de2i_150_qsys_pcie.v(338) " "Output port \"HSMC_ADB_SPI_CS\" at de2i_150_qsys_pcie.v(338) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_AIC_DIN de2i_150_qsys_pcie.v(340) " "Output port \"HSMC_AIC_DIN\" at de2i_150_qsys_pcie.v(340) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_AIC_SPI_CS de2i_150_qsys_pcie.v(344) " "Output port \"HSMC_AIC_SPI_CS\" at de2i_150_qsys_pcie.v(344) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_AIC_XCLK de2i_150_qsys_pcie.v(345) " "Output port \"HSMC_AIC_XCLK\" at de2i_150_qsys_pcie.v(345) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 de2i_150_qsys_pcie.v(347) " "Output port \"HSMC_CLKOUT0\" at de2i_150_qsys_pcie.v(347) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 347 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766451 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_A_N de2i_150_qsys_pcie.v(350) " "Output port \"HSMC_FPGA_CLK_A_N\" at de2i_150_qsys_pcie.v(350) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_A_P de2i_150_qsys_pcie.v(351) " "Output port \"HSMC_FPGA_CLK_A_P\" at de2i_150_qsys_pcie.v(351) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_B_N de2i_150_qsys_pcie.v(352) " "Output port \"HSMC_FPGA_CLK_B_N\" at de2i_150_qsys_pcie.v(352) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_B_P de2i_150_qsys_pcie.v(353) " "Output port \"HSMC_FPGA_CLK_B_P\" at de2i_150_qsys_pcie.v(353) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de2i_150_qsys_pcie.v(359) " "Output port \"I2C_SCLK\" at de2i_150_qsys_pcie.v(359) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2i_150_qsys_pcie.v(370) " "Output port \"LCD_EN\" at de2i_150_qsys_pcie.v(370) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON de2i_150_qsys_pcie.v(371) " "Output port \"LCD_ON\" at de2i_150_qsys_pcie.v(371) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2i_150_qsys_pcie.v(372) " "Output port \"LCD_RS\" at de2i_150_qsys_pcie.v(372) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2i_150_qsys_pcie.v(373) " "Output port \"LCD_RW\" at de2i_150_qsys_pcie.v(373) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de2i_150_qsys_pcie.v(390) " "Output port \"SD_CLK\" at de2i_150_qsys_pcie.v(390) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT de2i_150_qsys_pcie.v(397) " "Output port \"SMA_CLKOUT\" at de2i_150_qsys_pcie.v(397) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N de2i_150_qsys_pcie.v(400) " "Output port \"SSRAM_ADSC_N\" at de2i_150_qsys_pcie.v(400) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N de2i_150_qsys_pcie.v(401) " "Output port \"SSRAM_ADSP_N\" at de2i_150_qsys_pcie.v(401) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N de2i_150_qsys_pcie.v(402) " "Output port \"SSRAM_ADV_N\" at de2i_150_qsys_pcie.v(402) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK de2i_150_qsys_pcie.v(404) " "Output port \"SSRAM_CLK\" at de2i_150_qsys_pcie.v(404) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N de2i_150_qsys_pcie.v(405) " "Output port \"SSRAM_GW_N\" at de2i_150_qsys_pcie.v(405) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N de2i_150_qsys_pcie.v(406) " "Output port \"SSRAM_OE_N\" at de2i_150_qsys_pcie.v(406) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N de2i_150_qsys_pcie.v(407) " "Output port \"SSRAM_WE_N\" at de2i_150_qsys_pcie.v(407) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N de2i_150_qsys_pcie.v(408) " "Output port \"SSRAM0_CE_N\" at de2i_150_qsys_pcie.v(408) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N de2i_150_qsys_pcie.v(409) " "Output port \"SSRAM1_CE_N\" at de2i_150_qsys_pcie.v(409) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de2i_150_qsys_pcie.v(418) " "Output port \"TD_RESET_N\" at de2i_150_qsys_pcie.v(418) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 418 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766452 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS de2i_150_qsys_pcie.v(423) " "Output port \"UART_RTS\" at de2i_150_qsys_pcie.v(423) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 423 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766453 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de2i_150_qsys_pcie.v(425) " "Output port \"UART_TXD\" at de2i_150_qsys_pcie.v(425) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 425 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766453 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de2i_150_qsys_pcie.v(429) " "Output port \"VGA_BLANK_N\" at de2i_150_qsys_pcie.v(429) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 429 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766453 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de2i_150_qsys_pcie.v(430) " "Output port \"VGA_CLK\" at de2i_150_qsys_pcie.v(430) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 430 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766453 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de2i_150_qsys_pcie.v(432) " "Output port \"VGA_HS\" at de2i_150_qsys_pcie.v(432) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766453 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de2i_150_qsys_pcie.v(434) " "Output port \"VGA_SYNC_N\" at de2i_150_qsys_pcie.v(434) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766453 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de2i_150_qsys_pcie.v(435) " "Output port \"VGA_VS\" at de2i_150_qsys_pcie.v(435) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 435 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350766453 "|de2i_150_qsys_pcie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys de2i_150_qsys:u0 " "Elaborating entity \"de2i_150_qsys\" for hierarchy \"de2i_150_qsys:u0\"" {  } { { "src/de2i_150_qsys_pcie.v" "u0" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350766491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip " "Elaborating entity \"de2i_150_qsys_pcie_ip\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350766579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pcie_internal_hip" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350766643 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350766656 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350766823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350766840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766843 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766843 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766845 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766845 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766846 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350766872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_st_ready_reg altpciexpav_stif_app.v(280) " "Verilog HDL or VHDL warning at altpciexpav_stif_app.v(280): object \"tx_st_ready_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350766878 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ltssm_state_reg altpciexpav_stif_app.v(326) " "Verilog HDL or VHDL warning at altpciexpav_stif_app.v(326): object \"ltssm_state_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350766878 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(266) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(266): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350766879 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(412) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(412): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 412 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350766881 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpl_eop altpciexpav_stif_rx.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx.v(167): object \"cpl_eop\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767005 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrdat_preread altpciexpav_stif_rx_cntrl.v(202) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(202): object \"wrdat_preread\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767068 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpldat_preread altpciexpav_stif_rx_cntrl.v(204) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(204): object \"cpldat_preread\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767069 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_pndgtxrd_rise altpciexpav_stif_rx_cntrl.v(208) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(208): object \"ld_pndgtxrd_rise\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767069 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpldone altpciexpav_stif_rx_cntrl.v(209) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(209): object \"cpldone\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767069 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpl_err_reg altpciexpav_stif_rx_cntrl.v(225) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(225): object \"cpl_err_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767069 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcnt_reg altpciexpav_stif_rx_cntrl.v(227) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(227): object \"bcnt_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767069 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr altpciexpav_stif_rx_cntrl.v(277) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(277): object \"rd_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unsupported_rd_size altpciexpav_stif_rx_cntrl.v(278) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(278): object \"unsupported_rd_size\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_payload_size altpciexpav_stif_rx_cntrl.v(281) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(281): object \"max_payload_size\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdtag altpciexpav_stif_rx_cntrl.v(307) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(307): object \"rdtag\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cplwait altpciexpav_stif_rx_cntrl.v(308) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(308): object \"cplwait\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350767070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_rx_cntrl.v(647) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(647): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350767077 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_rx_cntrl.v(648) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(648): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350767077 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(646) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(646): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 646 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350767077 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_rx_cntrl.v(659) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(659): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350767078 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1006) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1006): truncated value with size 32 to match size of target (6)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350767087 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350767330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767331 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350767331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2e1 " "Found entity 1: altsyncram_n2e1" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_n2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram " "Elaborating entity \"altsyncram_n2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767801 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350767803 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350767804 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767855 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350767855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e1 " "Found entity 1: altsyncram_r2e1" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_r2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350767972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350767972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram " "Elaborating entity \"altsyncram_r2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350767974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_cpl_reg altpciexpav_stif_rx_resp.v(60) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_resp.v(60): object \"valid_cpl_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768065 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpciexpav_stif_rx_resp.v(186) " "Verilog HDL assignment warning at altpciexpav_stif_rx_resp.v(186): truncated value with size 32 to match size of target (3)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_resp.v(198) " "Verilog HDL assignment warning at altpciexpav_stif_rx_resp.v(198): truncated value with size 32 to match size of target (6)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768070 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350768120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768121 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350768121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350768186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350768186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrdat_fifo_full altpciexpav_stif_tx.v(184) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx.v(184): object \"wrdat_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768283 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_empty_reg altpciexpav_stif_tx.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx.v(196): object \"cmd_fifo_empty_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768284 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mid_wr_header altpciexpav_stif_txavl_cntrl.v(117) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(117): object \"mid_wr_header\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768338 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hi_be_zero altpciexpav_stif_txavl_cntrl.v(119) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(119): object \"hi_be_zero\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768338 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "low_be_zero altpciexpav_stif_txavl_cntrl.v(120) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(120): object \"low_be_zero\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768338 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag altpciexpav_stif_txavl_cntrl.v(132) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(132): object \"tag\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768338 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avlburst_one_reg altpciexpav_stif_txavl_cntrl.v(156) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(156): object \"avlburst_one_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768339 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrdbusy_reg altpciexpav_stif_txavl_cntrl.v(160) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(160): object \"txrdbusy_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768339 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_rd_pipe altpciexpav_stif_txavl_cntrl.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(169): object \"sm_rd_pipe\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768339 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "burst_data_reg altpciexpav_stif_txavl_cntrl.v(178) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(178): object \"burst_data_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768339 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_ready_ok_reg altpciexpav_stif_txavl_cntrl.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_txavl_cntrl.v(196): object \"to_ready_ok_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768339 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 altpciexpav_stif_txavl_cntrl.v(368) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(368): truncated value with size 32 to match size of target (31)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768343 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altpciexpav_stif_txavl_cntrl.v(403) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(403): truncated value with size 32 to match size of target (13)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768344 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(493) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(493): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 493 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350768346 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altpciexpav_stif_txavl_cntrl.v(512) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(512): truncated value with size 32 to match size of target (3)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768346 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altpciexpav_stif_txavl_cntrl.v(564) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(564): truncated value with size 8 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768347 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altpciexpav_stif_txavl_cntrl.v(572) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(572): truncated value with size 8 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768347 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altpciexpav_stif_txavl_cntrl.v(665) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(665): truncated value with size 10 to match size of target (3)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768349 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_txavl_cntrl.v(710) " "Verilog HDL assignment warning at altpciexpav_stif_txavl_cntrl.v(710): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768350 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768423 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350768423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350768469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350768469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350768475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350768475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52e1 " "Found entity 1: altsyncram_52e1" {  } { { "db/altsyncram_52e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_52e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350768529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350768529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram " "Elaborating entity \"altsyncram_52e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768590 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768591 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_done altpciexpav_stif_txresp_cntrl.v(82) " "Verilog HDL or VHDL warning at altpciexpav_stif_txresp_cntrl.v(82): object \"sm_done\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768609 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "over_rd_bytes_reg altpciexpav_stif_txresp_cntrl.v(124) " "Verilog HDL or VHDL warning at altpciexpav_stif_txresp_cntrl.v(124): object \"over_rd_bytes_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350768610 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 altpciexpav_stif_txresp_cntrl.v(301) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(301): truncated value with size 13 to match size of target (12)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768612 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_txresp_cntrl.v(350) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(350): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768613 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "payload_limit_cntr altpciexpav_stif_txresp_cntrl.v(345) " "Verilog HDL Always Construct warning at altpciexpav_stif_txresp_cntrl.v(345): inferring latch(es) for variable \"payload_limit_cntr\", which holds its previous value in one or more paths through the always construct" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443350768613 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_txresp_cntrl.v(361) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(361): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768613 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_txresp_cntrl.v(363) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(363): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768613 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(419) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(419): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 419 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350768614 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(475) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(475): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 475 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350768616 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altpciexpav_stif_txresp_cntrl.v(581) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(581): truncated value with size 32 to match size of target (9)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768618 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altpciexpav_stif_txresp_cntrl.v(585) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(585): truncated value with size 9 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350768618 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[0\] altpciexpav_stif_txresp_cntrl.v(345) " "Inferred latch for \"payload_limit_cntr\[0\]\" at altpciexpav_stif_txresp_cntrl.v(345)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443350768624 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[1\] altpciexpav_stif_txresp_cntrl.v(345) " "Inferred latch for \"payload_limit_cntr\[1\]\" at altpciexpav_stif_txresp_cntrl.v(345)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443350768624 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[2\] altpciexpav_stif_txresp_cntrl.v(345) " "Inferred latch for \"payload_limit_cntr\[2\]\" at altpciexpav_stif_txresp_cntrl.v(345)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443350768624 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768677 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350768677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350768722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350768722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350768730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350768730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350768807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350768807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram " "Elaborating entity \"altsyncram_73e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 406 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350768980 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 406 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350768980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13e1 " "Found entity 1: altsyncram_13e1" {  } { { "db/altsyncram_13e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_13e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram " "Elaborating entity \"altsyncram_13e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769422 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350769422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3e1 " "Found entity 1: altsyncram_h3e1" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram " "Elaborating entity \"altsyncram_h3e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350769715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769716 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350769716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350769778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350769778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_pop_cmdfifo altpciexpav_stif_tx_cntrl.v(149) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(149): object \"sm_pop_cmdfifo\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769867 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxcpl_cntr_unloaded altpciexpav_stif_tx_cntrl.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(167): object \"rxcpl_cntr_unloaded\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769868 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_available altpciexpav_stif_tx_cntrl.v(168) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(168): object \"tag_available\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769868 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_header1_reg altpciexpav_stif_tx_cntrl.v(174) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(174): object \"cmd_header1_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769868 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_header2_reg altpciexpav_stif_tx_cntrl.v(175) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(175): object \"cmd_header2_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769868 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_rddwlen2_reg altpciexpav_stif_tx_cntrl.v(186) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(186): object \"down_rddwlen2_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769868 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_rddwlen1_reg altpciexpav_stif_tx_cntrl.v(187) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(187): object \"down_rddwlen1_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769869 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_rddwlen_reg altpciexpav_stif_tx_cntrl.v(188) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(188): object \"down_rddwlen_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769869 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "desc_rdlen_reg altpciexpav_stif_tx_cntrl.v(189) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(189): object \"desc_rdlen_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769869 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_dwlen_plus1_reg altpciexpav_stif_tx_cntrl.v(197) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(197): object \"rd_dwlen_plus1_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769869 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_dwlen_plus2_reg altpciexpav_stif_tx_cntrl.v(198) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(198): object \"rd_dwlen_plus2_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769869 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(276) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(276): object \"addr_hi\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769870 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdbypass_fifo_full altpciexpav_stif_tx_cntrl.v(279) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(279): object \"rdbypass_fifo_full\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769870 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sm_wait altpciexpav_stif_tx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(289): object \"sm_wait\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769870 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"nph_cred_sub\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769870 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_empty altpciexpav_stif_tx_cntrl.v(310) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(310): object \"txrp_empty\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350769870 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(449) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(449): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 449 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350769873 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altpciexpav_stif_tx_cntrl.v(468) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(468): truncated value with size 4 to match size of target (2)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769873 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpciexpav_stif_tx_cntrl.v(605) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(605): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769878 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_tx_cntrl.v(627) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(627): truncated value with size 32 to match size of target (4)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769879 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpciexpav_stif_tx_cntrl.v(653) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(653): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769879 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpciexpav_stif_tx_cntrl.v(655) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(655): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769879 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(841) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(841): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 841 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350769883 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altpciexpav_stif_tx_cntrl.v(883) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(883): truncated value with size 32 to match size of target (9)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769885 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(900) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(900): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769886 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(902) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(902): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769886 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(906) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(906): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769886 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(916) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(916): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769886 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(918) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(918): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769887 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(922) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(922): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769887 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(975) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(975): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769888 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(984) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(984): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769888 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_tx_cntrl.v(1002) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1002): truncated value with size 32 to match size of target (6)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769888 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_tx_cntrl.v(1004) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1004): truncated value with size 32 to match size of target (6)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769888 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1035) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1035): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769889 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1037) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1037): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769889 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1070) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1070): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769889 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altpciexpav_stif_tx_cntrl.v(1072) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1072): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769889 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1077) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1077): truncated value with size 32 to match size of target (10)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350769890 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TxStParity_o altpciexpav_stif_tx_cntrl.v(34) " "Output port \"TxStParity_o\" at altpciexpav_stif_tx_cntrl.v(34) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350769900 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TxStEmpty_o altpciexpav_stif_tx_cntrl.v(38) " "Output port \"TxStEmpty_o\" at altpciexpav_stif_tx_cntrl.v(38) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350769900 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 414 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350769988 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 414 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350769988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350770033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350770033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350770040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350770040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2e1 " "Found entity 1: altsyncram_s2e1" {  } { { "db/altsyncram_s2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_s2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350770119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350770119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram " "Elaborating entity \"altsyncram_s2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770307 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350770307 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1443350770359 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1443350770359 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1443350770359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350770360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350770360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(168) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(168): object \"avl_irq_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350770418 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_sync altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_sync\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350770418 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350770418 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350770418 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350770418 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443350770418 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cg_num_p2a_mailbox_i altpciexpav_stif_cr_interrupt.v(679) " "Verilog HDL Always Construct warning at altpciexpav_stif_cr_interrupt.v(679): variable \"cg_num_p2a_mailbox_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 679 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1443350770423 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350770465 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "altgx_internal" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350770566 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350770700 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(107) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350770700 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "pll0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350771711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771712 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350771712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350771763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350771763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "reset_controller_internal" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350771781 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350771781 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771782 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1443350771784 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1443350771784 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771784 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pipe_interface_internal" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(291) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(291): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771824 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(292) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(292): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771824 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(293) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(293): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771825 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(294) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(294): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771825 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(295) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(295): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771825 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(296) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(296): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771825 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(297) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(297): truncated value with size 32 to match size of target (2)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771825 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(466) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(466): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350771825 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(85) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(85) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771826 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(86) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(86) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771826 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(87) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(87) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(88) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(88) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(89) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(89) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(90) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(90) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(91) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(91) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(138) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(138) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(139) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(139) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(140) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(140) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(141) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(141) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(142) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(142) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(143) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(143) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(144) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(144) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(158) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(158) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(159) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(159) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(160) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(160) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(161) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(161) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(162) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(162) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(163) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(163) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771827 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(164) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(164) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(178) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(178) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(179) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(179) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(180) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(180) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(181) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(181) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(182) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(182) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(183) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(183) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(184) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(184) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(210) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(210) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(211) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(211) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(212) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(212) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(213) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(213) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(214) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(214) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(215) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(215) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(216) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(216) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443350771828 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "rst_controller" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma " "Elaborating entity \"de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_chain de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain " "Elaborating entity \"de2i_150_qsys_sgdma_chain\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_chain" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|control_status_slave_which_resides_within_de2i_150_qsys_sgdma:the_control_status_slave_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|control_status_slave_which_resides_within_de2i_150_qsys_sgdma:the_control_status_slave_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_control_status_slave_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350771989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772035 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350772035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_write_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_write_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_write_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_write_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_descriptor_write_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_command_grabber de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_grabber:the_de2i_150_qsys_sgdma_command_grabber " "Elaborating entity \"de2i_150_qsys_sgdma_command_grabber\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_grabber:the_de2i_150_qsys_sgdma_command_grabber\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_command_grabber" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_read de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_read:the_de2i_150_qsys_sgdma_m_read " "Elaborating entity \"de2i_150_qsys_sgdma_m_read\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_read:the_de2i_150_qsys_sgdma_m_read\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_read" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772345 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "de2i_150_qsys_sgdma.v(1466) " "Verilog HDL Case Statement information at de2i_150_qsys_sgdma.v(1466): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1466 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443350772351 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_read:the_de2i_150_qsys_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_readfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo " "Elaborating entity \"de2i_150_qsys_sgdma_m_readfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_readfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_readfifo_m_readfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"de2i_150_qsys_sgdma_m_readfifo_m_readfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772429 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350772429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_1741.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_8d41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_1741.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_v2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram " "Elaborating entity \"altsyncram_v2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_8d41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_c09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8d41.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_8d41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_8d41.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_8d41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_6s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_8d41.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_8d41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_write de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write " "Elaborating entity \"de2i_150_qsys_sgdma_m_write\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_write" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM " "Elaborating entity \"sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_sixty_four_bit_byteenable_FSM" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "lower_thirty_two_bit_byteenable_FSM" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_sixteen_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "lower_sixteen_bit_byteenable_FSM" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_command_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_command_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_command_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_command_fifo_command_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772846 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350772846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1e1 " "Found entity 1: altsyncram_t1e1" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350772977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350772977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1e1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram " "Elaborating entity \"altsyncram_t1e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350772978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_desc_address_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_desc_address_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_desc_address_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773299 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350773299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2537 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2537 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2537 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_status_token_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_status_token_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_status_token_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773448 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350773448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_pi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_0p31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_pi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vud1 " "Found entity 1: altsyncram_vud1" {  } { { "db/altsyncram_vud1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_vud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vud1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram " "Elaborating entity \"altsyncram_vud1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_0p31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_stream_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_stream_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_stream_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_stream_fifo_stream_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773635 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350773635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5j31 " "Found entity 1: scfifo_5j31" {  } { { "db/scfifo_5j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_5j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5j31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated " "Elaborating entity \"scfifo_5j31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cp31 " "Found entity 1: a_dpfifo_cp31" {  } { { "db/a_dpfifo_cp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_cp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cp31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo " "Elaborating entity \"a_dpfifo_cp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\"" {  } { { "db/scfifo_5j31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_5j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvd1 " "Found entity 1: altsyncram_nvd1" {  } { { "db/altsyncram_nvd1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_nvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nvd1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_nvd1:FIFOram " "Elaborating entity \"altsyncram_nvd1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_nvd1:FIFOram\"" {  } { { "db/a_dpfifo_cp31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_cp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_909 " "Found entity 1: cmpr_909" {  } { { "db/cmpr_909.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_909.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer " "Elaborating entity \"cmpr_909\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer\"" {  } { { "db/a_dpfifo_cp31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_cp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison " "Elaborating entity \"cmpr_909\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison\"" {  } { { "db/a_dpfifo_cp31.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_cp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3s7 " "Found entity 1: cntr_3s7" {  } { { "db/cntr_3s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_3s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3s7 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter " "Elaborating entity \"cntr_3s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter\"" {  } { { "db/a_dpfifo_cp31.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_cp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrb " "Found entity 1: cntr_nrb" {  } { { "db/cntr_nrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_nrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350773988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350773988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nrb de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr " "Elaborating entity \"cntr_nrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr\"" {  } { { "db/a_dpfifo_cp31.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_cp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_fir_memory de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory " "Elaborating entity \"de2i_150_qsys_fir_memory\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "fir_memory" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350773995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_fir_memory.hex " "Parameter \"init_file\" = \"de2i_150_qsys_fir_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774018 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fir_memory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350774018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f32 " "Found entity 1: altsyncram_2f32" {  } { { "db/altsyncram_2f32.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_2f32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2f32 de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram\|altsyncram_2f32:auto_generated " "Elaborating entity \"altsyncram_2f32\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fir_memory:fir_memory\|altsyncram:the_altsyncram\|altsyncram_2f32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_led de2i_150_qsys:u0\|de2i_150_qsys_led:led " "Elaborating entity \"de2i_150_qsys_led\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_led:led\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "led" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_button de2i_150_qsys:u0\|de2i_150_qsys_button:button " "Elaborating entity \"de2i_150_qsys_button\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_button:button\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "button" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_fifo_memory de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory " "Elaborating entity \"de2i_150_qsys_fifo_memory\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "fifo_memory" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_fifo_memory_scfifo_with_controls de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"de2i_150_qsys_fifo_memory_scfifo_with_controls\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "the_scfifo_with_controls" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_fifo_memory_single_clock_fifo de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo " "Elaborating entity \"de2i_150_qsys_fifo_memory_single_clock_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "the_scfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "single_clock_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774266 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350774266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ge41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ge41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ge41 " "Found entity 1: scfifo_ge41" {  } { { "db/scfifo_ge41.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ge41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ge41 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated " "Elaborating entity \"scfifo_ge41\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_nk41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_nk41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_nk41 " "Found entity 1: a_dpfifo_nk41" {  } { { "db/a_dpfifo_nk41.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_nk41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_nk41 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo " "Elaborating entity \"a_dpfifo_nk41\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\"" {  } { { "db/scfifo_ge41.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ge41.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_fefifo_raf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_nk41.tdf" "fifo_state" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_nk41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jt7 " "Found entity 1: cntr_jt7" {  } { { "db/cntr_jt7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_jt7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jt7 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|a_fefifo_raf:fifo_state\|cntr_jt7:count_usedw " "Elaborating entity \"cntr_jt7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|a_fefifo_raf:fifo_state\|cntr_jt7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "/home/luisardila/ProjectB/DCC/db/a_fefifo_raf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_kf11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_kf11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_kf11 " "Found entity 1: dpram_kf11" {  } { { "db/dpram_kf11.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/dpram_kf11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_kf11 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|dpram_kf11:FIFOram " "Elaborating entity \"dpram_kf11\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|dpram_kf11:FIFOram\"" {  } { { "db/a_dpfifo_nk41.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_nk41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qak1 " "Found entity 1: altsyncram_qak1" {  } { { "db/altsyncram_qak1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qak1 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|dpram_kf11:FIFOram\|altsyncram_qak1:altsyncram1 " "Elaborating entity \"altsyncram_qak1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|dpram_kf11:FIFOram\|altsyncram_qak1:altsyncram1\"" {  } { { "db/dpram_kf11.tdf" "altsyncram1" { Text "/home/luisardila/ProjectB/DCC/db/dpram_kf11.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7tb " "Found entity 1: cntr_7tb" {  } { { "db/cntr_7tb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_7tb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7tb de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|cntr_7tb:rd_ptr_count " "Elaborating entity \"cntr_7tb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_ge41:auto_generated\|a_dpfifo_nk41:dpfifo\|cntr_7tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_nk41.tdf" "rd_ptr_count" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_nk41.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_Interpo_4_0 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0 " "Elaborating entity \"de2i_150_qsys_Interpo_4_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "interpo_4_0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_Interpo_4_0.hex " "Parameter \"init_file\" = \"de2i_150_qsys_Interpo_4_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32 " "Parameter \"maximum_depth\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774706 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_4_0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350774706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e232 " "Found entity 1: altsyncram_e232" {  } { { "db/altsyncram_e232.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_e232.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e232 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram\|altsyncram_e232:auto_generated " "Elaborating entity \"altsyncram_e232\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_4_0:interpo_4_0\|altsyncram:the_altsyncram\|altsyncram_e232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_Interpo_5_0 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0 " "Elaborating entity \"de2i_150_qsys_Interpo_5_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "interpo_5_0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_Interpo_5_0.hex " "Parameter \"init_file\" = \"de2i_150_qsys_Interpo_5_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40 " "Parameter \"maximum_depth\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774893 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350774893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f232 " "Found entity 1: altsyncram_f232" {  } { { "db/altsyncram_f232.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_f232.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350774949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350774949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f232 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram\|altsyncram_f232:auto_generated " "Elaborating entity \"altsyncram_f232\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_0:interpo_5_0\|altsyncram:the_altsyncram\|altsyncram_f232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350774950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_Interpo_5_1 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1 " "Elaborating entity \"de2i_150_qsys_Interpo_5_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "interpo_5_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_Interpo_5_1.hex " "Parameter \"init_file\" = \"de2i_150_qsys_Interpo_5_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40 " "Parameter \"maximum_depth\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775075 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_1.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350775075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g232 " "Found entity 1: altsyncram_g232" {  } { { "db/altsyncram_g232.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_g232.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350775133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350775133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g232 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram\|altsyncram_g232:auto_generated " "Elaborating entity \"altsyncram_g232\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_1:interpo_5_1\|altsyncram:the_altsyncram\|altsyncram_g232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_Interpo_5_2 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2 " "Elaborating entity \"de2i_150_qsys_Interpo_5_2\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "interpo_5_2" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350775258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_Interpo_5_2.hex " "Parameter \"init_file\" = \"de2i_150_qsys_Interpo_5_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40 " "Parameter \"maximum_depth\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775259 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_2.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350775259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h232 " "Found entity 1: altsyncram_h232" {  } { { "db/altsyncram_h232.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h232.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350775316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350775316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h232 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram\|altsyncram_h232:auto_generated " "Elaborating entity \"altsyncram_h232\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_2:interpo_5_2\|altsyncram:the_altsyncram\|altsyncram_h232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_Interpo_5_3 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3 " "Elaborating entity \"de2i_150_qsys_Interpo_5_3\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "interpo_5_3" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_Interpo_5_3.hex " "Parameter \"init_file\" = \"de2i_150_qsys_Interpo_5_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40 " "Parameter \"maximum_depth\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775458 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_Interpo_5_3.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350775458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i232 " "Found entity 1: altsyncram_i232" {  } { { "db/altsyncram_i232.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_i232.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350775516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350775516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i232 de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram\|altsyncram_i232:auto_generated " "Elaborating entity \"altsyncram_i232\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_Interpo_5_3:interpo_5_3\|altsyncram:the_altsyncram\|altsyncram_i232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350775588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_m_read_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fir_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fir_memory_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fir_memory_s1_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "led_s1_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_csr_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fifo_memory_in_csr_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fifo_memory_in_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_out_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fifo_memory_out_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interpo_4_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interpo_4_0_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "interpo_4_0_s1_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interpo_5_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interpo_5_0_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "interpo_5_0_s1_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350776999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_m_read_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fir_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fir_memory_s1_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fir_memory_s1_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fir_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fir_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fir_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fir_memory_s1_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fir_memory_s1_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fifo_memory_in_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_memory_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_memory_in_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fifo_memory_in_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\|de2i_150_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router:router\|de2i_150_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_001_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_001:router_001\|de2i_150_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_001:router_001\|de2i_150_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_002_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\|de2i_150_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_002:router_002\|de2i_150_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_003" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_003_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\|de2i_150_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_003:router_003\|de2i_150_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_005 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_005\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_005" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_005_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_005:router_005\|de2i_150_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_005:router_005\|de2i_150_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_005.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_006 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_006\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_006" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_006_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\|de2i_150_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_006:router_006\|de2i_150_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_009 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_009\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_009:router_009\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_009" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_009_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_009:router_009\|de2i_150_qsys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_009:router_009\|de2i_150_qsys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_010 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_010\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_010:router_010\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_010" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_010_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_010:router_010\|de2i_150_qsys_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_010_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_010:router_010\|de2i_150_qsys_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_016 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_016\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_016:router_016\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "router_016" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_router_016_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_016:router_016\|de2i_150_qsys_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_router_016_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_router_016:router_016\|de2i_150_qsys_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_016.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_limiter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_m_read_limiter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fir_memory_s1_burst_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 4879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(996) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(996): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350777821 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fir_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350777891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fifo_memory_in_burst_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(996) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(996): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350778047 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_002 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_demux_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux_004 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_004.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_cmd_mux_011 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_cmd_mux_011\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "cmd_mux_011" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_011.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_011.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 5943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_demux_004 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 6017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_demux_011 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_demux_011\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_demux_011" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 6220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 6297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 6356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_0_rsp_mux_003 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_0_rsp_mux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|de2i_150_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "rsp_mux_003" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 6432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_fir_memory_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_fir_memory_s1_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_to_fir_memory_s1_cmd_width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 6514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 7879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fir_memory_s1_to_pcie_ip_bar1_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fir_memory_s1_to_pcie_ip_bar1_0_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fir_memory_s1_to_pcie_ip_bar1_0_rsp_width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 8009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350778944 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fir_memory_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350778944 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fir_memory_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fir_memory_s1_to_sgdma_m_write_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fir_memory_s1_to_sgdma_m_write_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "fir_memory_s1_to_sgdma_m_write_rsp_width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 8074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350778999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350779014 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fir_memory_s1_to_sgdma_m_write_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350779014 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fir_memory_s1_to_sgdma_m_write_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" "pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v" 9374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "mm_interconnect_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "sgdma_csr_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_cra_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar2_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sgdma_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sgdma_csr_agent\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "sgdma_csr_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "sgdma_csr_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "router" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\|de2i_150_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router:router\|de2i_150_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_001 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "router_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_router_001_default_decode de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\|de2i_150_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_router_001:router_001\|de2i_150_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "pcie_ip_bar2_limiter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sgdma_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sgdma_csr_burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "sgdma_csr_burst_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sgdma_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sgdma_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sgdma_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sgdma_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(996) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(996): truncated value with size 10 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350779620 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_cmd_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "cmd_demux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_cmd_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "cmd_mux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_rsp_demux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "rsp_demux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_mm_interconnect_1_rsp_mux de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"de2i_150_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "rsp_mux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|de2i_150_qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "sgdma_csr_rsp_width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350779787 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443350779787 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" "sgdma_csr_cmd_width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_irq_mapper de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper " "Elaborating entity \"de2i_150_qsys_irq_mapper\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "irq_mapper" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_beat heart_beat:heart_beat_clk50 " "Elaborating entity \"heart_beat\" for hierarchy \"heart_beat:heart_beat_clk50\"" {  } { { "src/de2i_150_qsys_pcie.v" "heart_beat_clk50" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 heart_beat.v(18) " "Verilog HDL assignment warning at heart_beat.v(18): truncated value with size 32 to match size of target (26)" {  } { { "src/heart_beat.v" "" { Text "/home/luisardila/ProjectB/DCC/src/heart_beat.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443350779919 "|de2i_150_qsys_pcie|heart_beat:heart_beat_clk50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_MODULE HEX_MODULE:hex_module_inst " "Elaborating entity \"HEX_MODULE\" for hierarchy \"HEX_MODULE:hex_module_inst\"" {  } { { "src/de2i_150_qsys_pcie.v" "hex_module_inst" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDIG_HEX HEX_MODULE:hex_module_inst\|HDIG_HEX:HEX0_Inst " "Elaborating entity \"HDIG_HEX\" for hierarchy \"HEX_MODULE:hex_module_inst\|HDIG_HEX:HEX0_Inst\"" {  } { { "src/HEX_MODULE.vhd" "HEX0_Inst" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350779929 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443350785543 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 517 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443350785543 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1443350785548 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 186 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 186 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785578 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785578 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785578 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1443350785581 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443350785655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q224 " "Found entity 1: altsyncram_q224" {  } { { "db/altsyncram_q224.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_q224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350787573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350787573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q0d " "Found entity 1: mux_q0d" {  } { { "db/mux_q0d.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/mux_q0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350787788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350787788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/decode_73g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350787888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350787888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jki " "Found entity 1: cntr_jki" {  } { { "db/cntr_jki.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_jki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350787971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350787971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nkc " "Found entity 1: cmpr_nkc" {  } { { "db/cmpr_nkc.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_nkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350788022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350788022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_baj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_baj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_baj " "Found entity 1: cntr_baj" {  } { { "db/cntr_baj.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_baj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350788092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350788092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dki " "Found entity 1: cntr_dki" {  } { { "db/cntr_dki.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_dki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350788182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350788182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_lkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350788233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350788233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_s6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350788302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350788302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_hkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350788352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350788352 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350788591 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_nvd1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_nvd1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_nvd1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_nvd1.tdf" 2216 2 0 } } { "db/a_dpfifo_cp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_cp31.tdf" 46 2 0 } } { "db/scfifo_5j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_5j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2661 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3040 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_nvd1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 40 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 72 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 104 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 1064 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 1096 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 1128 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2600 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2632 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2664 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2696 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2728 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2760 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2792 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2824 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2856 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2888 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2920 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2952 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2984 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3016 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3048 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3080 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3112 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3208 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3240 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3272 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3304 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3336 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2475 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2996 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_v2e1.tdf" 2216 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1599 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1698 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2951 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 490 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 677 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_r2e1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_r2e1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_n2e1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_n2e1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 377 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 573 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2170 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 459 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 574 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350790694 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1443350790694 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1443350790694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350803852 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1443350814283 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1443350818391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1443350818391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1443350818391 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350818391 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1443350818391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350818454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350818454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350818454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443350818454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443350818454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/shift_taps_78n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350818501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350818501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_o2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350818552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350818552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350818611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350818611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_lch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443350818659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443350818659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350820329 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1443350820823 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 273 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_MDIO " "Bidir \"ENET_MDIO\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FAN_CTRL " "Bidir \"FAN_CTRL\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 294 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "Bidir \"FS_DQ\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "Bidir \"FS_DQ\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "Bidir \"FS_DQ\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "Bidir \"FS_DQ\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "Bidir \"FS_DQ\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "Bidir \"FS_DQ\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "Bidir \"FS_DQ\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "Bidir \"FS_DQ\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "Bidir \"FS_DQ\[8\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "Bidir \"FS_DQ\[9\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "Bidir \"FS_DQ\[10\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "Bidir \"FS_DQ\[11\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "Bidir \"FS_DQ\[12\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "Bidir \"FS_DQ\[13\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "Bidir \"FS_DQ\[14\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "Bidir \"FS_DQ\[15\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "Bidir \"FS_DQ\[16\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "Bidir \"FS_DQ\[17\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "Bidir \"FS_DQ\[18\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "Bidir \"FS_DQ\[19\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "Bidir \"FS_DQ\[20\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "Bidir \"FS_DQ\[21\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "Bidir \"FS_DQ\[22\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "Bidir \"FS_DQ\[23\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "Bidir \"FS_DQ\[24\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "Bidir \"FS_DQ\[25\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "Bidir \"FS_DQ\[26\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "Bidir \"FS_DQ\[27\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "Bidir \"FS_DQ\[28\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "Bidir \"FS_DQ\[29\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "Bidir \"FS_DQ\[30\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "Bidir \"FS_DQ\[31\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDAT " "Bidir \"G_SENSOR_SDAT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 312 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_SDA " "Bidir \"HSMC_SDA\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 326 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AD_SCLK " "Bidir \"HSMC_AD_SCLK\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 327 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AD_SDIO " "Bidir \"HSMC_AD_SDIO\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AIC_BCLK " "Bidir \"HSMC_AIC_BCLK\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AIC_LRCIN " "Bidir \"HSMC_AIC_LRCIN\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 342 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AIC_LRCOUT " "Bidir \"HSMC_AIC_LRCOUT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_J1_152 " "Bidir \"HSMC_J1_152\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 354 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 360 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443350821215 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1443350821215 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1001 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 280 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1465 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 270 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 261 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 779 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 718 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 398 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3777 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 557 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/shift_taps_78n.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1443350821392 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1443350821393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_GTX_CLK GND " "Pin \"ENET_GTX_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_MDC GND " "Pin \"ENET_MDC\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[0\] GND " "Pin \"ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[1\] GND " "Pin \"ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[2\] GND " "Pin \"ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[3\] GND " "Pin \"ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_EN GND " "Pin \"ENET_TX_EN\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_ER GND " "Pin \"ENET_TX_ER\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|ENET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[0\] GND " "Pin \"FS_ADDR\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_SCLK GND " "Pin \"G_SENSOR_SCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|G_SENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADA_OE GND " "Pin \"HSMC_ADA_OE\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADA_SPI_CS GND " "Pin \"HSMC_ADA_SPI_CS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADB_OE GND " "Pin \"HSMC_ADB_OE\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADB_SPI_CS GND " "Pin \"HSMC_ADB_SPI_CS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_AIC_DIN GND " "Pin \"HSMC_AIC_DIN\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_AIC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_AIC_SPI_CS GND " "Pin \"HSMC_AIC_SPI_CS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_AIC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_AIC_XCLK GND " "Pin \"HSMC_AIC_XCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_AIC_XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 347 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[0\] GND " "Pin \"HSMC_DA\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[1\] GND " "Pin \"HSMC_DA\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[2\] GND " "Pin \"HSMC_DA\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[3\] GND " "Pin \"HSMC_DA\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[4\] GND " "Pin \"HSMC_DA\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[5\] GND " "Pin \"HSMC_DA\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[6\] GND " "Pin \"HSMC_DA\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[7\] GND " "Pin \"HSMC_DA\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[8\] GND " "Pin \"HSMC_DA\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[9\] GND " "Pin \"HSMC_DA\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[10\] GND " "Pin \"HSMC_DA\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[11\] GND " "Pin \"HSMC_DA\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[12\] GND " "Pin \"HSMC_DA\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[13\] GND " "Pin \"HSMC_DA\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[0\] GND " "Pin \"HSMC_DB\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[1\] GND " "Pin \"HSMC_DB\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[2\] GND " "Pin \"HSMC_DB\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[3\] GND " "Pin \"HSMC_DB\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[4\] GND " "Pin \"HSMC_DB\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[5\] GND " "Pin \"HSMC_DB\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[6\] GND " "Pin \"HSMC_DB\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[7\] GND " "Pin \"HSMC_DB\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[8\] GND " "Pin \"HSMC_DB\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[9\] GND " "Pin \"HSMC_DB\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[10\] GND " "Pin \"HSMC_DB\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[11\] GND " "Pin \"HSMC_DB\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[12\] GND " "Pin \"HSMC_DB\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[13\] GND " "Pin \"HSMC_DB\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_A_N GND " "Pin \"HSMC_FPGA_CLK_A_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_A_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_A_P GND " "Pin \"HSMC_FPGA_CLK_A_P\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_A_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_B_N GND " "Pin \"HSMC_FPGA_CLK_B_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_B_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_B_P GND " "Pin \"HSMC_FPGA_CLK_B_P\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_B_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] VCC " "Pin \"LEDG\[5\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] VCC " "Pin \"LEDG\[7\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[0\] GND " "Pin \"SSRAM_BE\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_BE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[1\] GND " "Pin \"SSRAM_BE\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_BE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[2\] GND " "Pin \"SSRAM_BE\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_BE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[3\] GND " "Pin \"SSRAM_BE\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_BE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 418 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 423 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 425 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 429 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 430 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 435 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443350833903 "|de2i_150_qsys_pcie|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443350833903 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3136 " "3136 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1443350847602 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20 " "Logic cell \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "Add2~20" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 403 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350847885 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1443350847885 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1443350849297 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1443350853145 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443350853145 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1443350854189 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1443350865014 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1443350865034 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 843 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 843 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1443350870920 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:22 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:22" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1443350870985 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1443350871923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1443350871923 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1443350873323 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1443350874305 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1443350874462 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1443350874465 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1443350874734 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1443350874735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.map.smsg " "Generated suppressed messages file /home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443350875362 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 117 205 0 0 88 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 117 of its 205 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 88 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1443350878162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443350878930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350878930 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1 " "Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FS_ADDR\[0\] " "Pin \"FS_ADDR\[0\]\" is virtual output pin" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1443350880573 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Quartus II" 0 -1 1443350880573 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "86 " "Design contains 86 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT_N " "No output dependent on input pin \"ENET_INT_N\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LINK100 " "No output dependent on input pin \"ENET_LINK100\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CLK " "No output dependent on input pin \"ENET_RX_CLK\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_COL " "No output dependent on input pin \"ENET_RX_COL\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CRS " "No output dependent on input pin \"ENET_RX_CRS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 284 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[0\] " "No output dependent on input pin \"ENET_RX_DATA\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[1\] " "No output dependent on input pin \"ENET_RX_DATA\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[2\] " "No output dependent on input pin \"ENET_RX_DATA\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[3\] " "No output dependent on input pin \"ENET_RX_DATA\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DV " "No output dependent on input pin \"ENET_RX_DV\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_ER " "No output dependent on input pin \"ENET_RX_ER\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_TX_CLK " "No output dependent on input pin \"ENET_TX_CLK\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|ENET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 299 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT1 " "No output dependent on input pin \"G_SENSOR_INT1\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 310 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|G_SENSOR_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[0\] " "No output dependent on input pin \"HSMC_ADA_D\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[1\] " "No output dependent on input pin \"HSMC_ADA_D\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[2\] " "No output dependent on input pin \"HSMC_ADA_D\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[3\] " "No output dependent on input pin \"HSMC_ADA_D\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[4\] " "No output dependent on input pin \"HSMC_ADA_D\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[5\] " "No output dependent on input pin \"HSMC_ADA_D\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[6\] " "No output dependent on input pin \"HSMC_ADA_D\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[7\] " "No output dependent on input pin \"HSMC_ADA_D\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[8\] " "No output dependent on input pin \"HSMC_ADA_D\[8\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[9\] " "No output dependent on input pin \"HSMC_ADA_D\[9\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[10\] " "No output dependent on input pin \"HSMC_ADA_D\[10\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[11\] " "No output dependent on input pin \"HSMC_ADA_D\[11\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[12\] " "No output dependent on input pin \"HSMC_ADA_D\[12\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[13\] " "No output dependent on input pin \"HSMC_ADA_D\[13\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_DCO " "No output dependent on input pin \"HSMC_ADA_DCO\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_OR " "No output dependent on input pin \"HSMC_ADA_OR\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[0\] " "No output dependent on input pin \"HSMC_ADB_D\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[1\] " "No output dependent on input pin \"HSMC_ADB_D\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[2\] " "No output dependent on input pin \"HSMC_ADB_D\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[3\] " "No output dependent on input pin \"HSMC_ADB_D\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[4\] " "No output dependent on input pin \"HSMC_ADB_D\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[5\] " "No output dependent on input pin \"HSMC_ADB_D\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[6\] " "No output dependent on input pin \"HSMC_ADB_D\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[7\] " "No output dependent on input pin \"HSMC_ADB_D\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[8\] " "No output dependent on input pin \"HSMC_ADB_D\[8\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[9\] " "No output dependent on input pin \"HSMC_ADB_D\[9\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[10\] " "No output dependent on input pin \"HSMC_ADB_D\[10\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[11\] " "No output dependent on input pin \"HSMC_ADB_D\[11\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[12\] " "No output dependent on input pin \"HSMC_ADB_D\[12\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[13\] " "No output dependent on input pin \"HSMC_ADB_D\[13\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_DCO " "No output dependent on input pin \"HSMC_ADB_DCO\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_OR " "No output dependent on input pin \"HSMC_ADB_OR\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_ADB_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_AIC_DOUT " "No output dependent on input pin \"HSMC_AIC_DOUT\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_AIC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN1 " "No output dependent on input pin \"HSMC_CLKIN1\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_CLKIN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_XT_IN_N " "No output dependent on input pin \"HSMC_XT_IN_N\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_XT_IN_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_XT_IN_P " "No output dependent on input pin \"HSMC_XT_IN_P\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 356 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|HSMC_XT_IN_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 415 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 417 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 422 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443350882019 "|de2i_150_qsys_pcie|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443350882019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17906 " "Implemented 17906 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Implemented 97 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443350882024 ""} { "Info" "ICUT_CUT_TM_OPINS" "246 " "Implemented 246 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443350882024 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "125 " "Implemented 125 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1443350882024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16244 " "Implemented 16244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443350882024 ""} { "Info" "ICUT_CUT_TM_RAMS" "1185 " "Implemented 1185 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1443350882024 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1443350882024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443350882024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 844 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 844 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1508 " "Peak virtual memory: 1508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443350882293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 12:48:02 2015 " "Processing ended: Sun Sep 27 12:48:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443350882293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443350882293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443350882293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443350882293 ""}
