commit 44deead57826ac2379ef59e68573eb4ba98d2a32
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:25:52 2017 -0700

    518666:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit d59de301e9690116f91b017cef868bf672167234
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:18:39 2017 -0700

    518663:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit ceb62c2051fa4d2bc9a1a2ceb63d19c7370e903f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:02:59 2017 -0700

    518661:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit dec466bccbc6449677c9731e5cf013588764d98e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:02:28 2017 -0700

    518657:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit a7cb3b5ef1e807f5934e52766a29060a37295ebb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:02:27 2017 -0700

    518656:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 513338a73c1f39c9745a50776b6f79fd67279569
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 11:46:22 2017 -0700

    518651:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c549c13e6bab12793dec29ed154d308ceb95179f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 10:08:17 2017 -0700

    518649:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.c
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.inf
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c

commit ad5a893d9778e1baaf9d6742792010ddcd94c91c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jul 29 11:46:17 2017 -0700

    518608:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b58f1938970e72dc460d8cbfbfd551678f667c8f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 21:22:43 2017 -0700

    518591:Fix build error with previous checkin 518489
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.c
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.inf
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.uni

commit 8c710a1adc039a4ddf8787803a203165c355bd39
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 15:09:25 2017 -0700

    518489:[HSDES] 1604406729
    [Title] [PM] CNL U6: S3 resume fails during S3 cycles with system cycling tool.
    [Description]
    S3 cycle fails when Windows RS2 OS issues reserved value to get TPM2 Get User confirmation request for TPM operation
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.c
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.inf
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.uni
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit 6116e63e536f51509ce35531306e441f4b36a948
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 11:54:13 2017 -0700

    518393:[1406321238]Set pmcclkdis field of CPMVRIC3 register to zero by default
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 57ce7608f42b16531c0a6faba79ba7f29051375f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 11:48:55 2017 -0700

    518386:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 60471ff840187161be48b8803d3c672a5fe46e3a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 09:52:17 2017 -0700

    518327:1604413375 CFL-U43-e: Battery charging icon is not appearing in OS while the SUT is on battery when the charger is connected.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL

commit 1d14d491092f0c9acaed5476dbb29c3d66583c31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 09:12:18 2017 -0700

    518298:[1406345964][1406346033]Updating CFL Emmc and SDCard DLL values
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit 0d7111380b68e71cdeb1c7823ed5aa6775cbfbd6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 07:51:30 2017 -0700

    518283:[1604404995] CNL [U7][Y7][GT0]  Intel Pleasent star PCIe NVME storage getting lost while running warm reset and S4 cycling test
    We are suspecting sending incorrect IPC command might cause unexpected behavior. (Clock seems disabled when issue happened.)
    Therefore bring the change CL513966 back and disable SPCO method temporarily to avoid the display issue (1604409732)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 8d0534e06e6a6505267b4b028712e4fd05e7226c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 06:51:38 2017 -0700

    518277:Merging //ClientBIOS/2016_Kabylake - [1805322775] Finalize code that sets Bit 11 in SPIBAR+0x04
    [Description]
    Align the WRSDIS setting implementation between server and client BIOS
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchSpiCommonLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib/SpiCommon.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit 779ea2f7acf680036f0f7bd41ac6d8811e712991
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 04:52:01 2017 -0700

    518259:Fix build failure by 518247
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c

commit fa52b84fc7e2bfaeb10c11d355b1bc705b797bdc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:55:22 2017 -0700

    518247:[1604355828] Memory reserved for Trace Hub is double the required size for FSP boot.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes
    Core allocate aligned-memory service will allocate double of required size for base alignment, the memory overhead will be recycled back to memory map. However memory used by FSP would be marked as reserved, that can never take it back. Move memory allocation from Si (FSP) to platform (boot loader), and pass allocated base via policy for silicon to do following initialization.
    1. Move memory allocation from silicon to platform, add a policy/UPD that carries allocated memory base.
    2. Make trace memory to BWG default : PCH (64MB/64MB) / CPU (128MB/128MB) to handle memory allocation for SCRPD0[24] set even when TraceHubMode is disabled.
    3. Add trace hub memory check, if total (CPU+PCH) TH memory size over 512MB, enforce them to BWG default. ( PCH (64MB/64MB) / CPU (128MB/128MB))

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSiPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.c
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SetupCallbackExList.h
Intel/CannonLakePlatSamplePkg/Setup/SetupId.h
Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
Intel/CannonLakeSiliconPkg/Include/Library/SiPolicyLib.h
Intel/CannonLakeSiliconPkg/Include/Private/Library/PeiCpuAndPchTraceHubLib.h
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/SiPrintPolicy.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit 446d8d23016bd8f991537013edc308f8c9ba97f9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:50:01 2017 -0700

    518243:[1604412757]CNL U6, U7 BIOS: Soundwire functionality is broken on CNL U6, U7 boards.
    [Description]
    Controller RESET# shall not be asserted if HDA/iDisp codec not detected in SNDW mode.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 8a47695782ce7ab48c181774ebdb539adae269e6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:39:07 2017 -0700

    518240:[1604420478] : [SKL/KBL/CFL - Integrate latest CFL GOP 1069]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit 790974911f35ec692197252caf4c8250afb3ba65
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:05:24 2017 -0700

    518234:Back out changelist 518195
    
    CpuExceptionHandlerLib should be moved from IA32FamilyCpuPkg/Library to ClientCommonPkg/Library and used there, so backout this CL.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.inf
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Analysis.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.inf
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Feature.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SelectLfp.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Setting.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Strings.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.h
Intel/IA32FamilyCpuPkg/CpuPei/Bist.c
Intel/IA32FamilyCpuPkg/CpuPei/Bist.h
Intel/IA32FamilyCpuPkg/CpuPei/Cache.c
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.h
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.inf
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeiExtra.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeim.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.inf
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Strings.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dec
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dsc
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkgExtra.uni
Intel/IA32FamilyCpuPkg/Include/CpuHotPlugData.h
Intel/IA32FamilyCpuPkg/Include/Guid/HtBistHob.h
Intel/IA32FamilyCpuPkg/Include/Guid/IA32FamilyCpuPkgTokenSpace.h
Intel/IA32FamilyCpuPkg/Include/IA32CpuFeatures.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuConfigLib.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuOnlyResetLib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga1156Lib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga775Lib.h
Intel/IA32FamilyCpuPkg/Include/Ppi/Cache.h
Intel/IA32FamilyCpuPkg/Include/Protocol/IntelCpuPcdsSetDone.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync2.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32Msr.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32SmramSaveStateMap.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.c
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.c
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.c
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.inf
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Aes.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/C1e.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CState.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeatures.h
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Dca.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Eist.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/GateA20m.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/IaUntrustedMode.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Microcode2Load.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Misc.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Peci.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Prefetcher.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/SelectLfp.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/ThermalManagement.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/TurboMode.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.uni
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveState.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPeiExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPrivate.h
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmStateSaveRegister.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/SecCore/FindPeiCore.c
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.asm16
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.nasmb
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.S
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.asm
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.nasm
Intel/IA32FamilyCpuPkg/SecCore/SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/SecCoreExtra.uni
Intel/IA32FamilyCpuPkg/SecCore/SecMain.c
Intel/IA32FamilyCpuPkg/SecCore/SecMain.h
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCoreExtra.uni

commit 099fc64bad69c12d279ae90da67d0f9d794e7cd0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 02:51:21 2017 -0700

    518232:[NOHSD] Fix CL#518199 bug
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd

commit 0a416dde1f6943e0eb206ccf1d8283998155847c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 01:44:34 2017 -0700

    518226:[1054483228][CNL] Remove Wireless Charging from BIOS setup & source code Take#2
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

commit d2dd4a928613f3d08f8e9f2d1a4ed10a3084e767
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 00:15:06 2017 -0700

    518211:[NOHSD] Fix CL#518199 teamcity GCC build error.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/BuildFv.sh

commit 4376f2647bcea90cec52d0098da1148f336715db
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 23:56:52 2017 -0700

    518206:[1406343929][CNL][cAVS] BIOS W/A for disabling 1-bit ECC error write-back
    [Description]
    Set EM1/SEM1.ECCWRBKD[29] = 1b
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsHda.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 46d824407dbf5390baf5f9eb7b9c2c59e766489f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 23:34:55 2017 -0700

    518199:[HSD-ES][1504537118] BuildFsp.cmd/BuildFsp.sh should be generic cross platforms
    [description]
    Current BuildFsp.cmd/BuildFsp.sh had many platform specific steps which should be moved to *FspPkg\BuildFv.cmd/BuildFv.sh.
    Input should be changed from CNL to CannonLake so it can be directly used for package name and path.
    [solution]
    1. remove platform name in BuildFsp.cmd and BuildFsp.sh
    2. Add new optional parameter "platform name" for BuildFsp and remove parameter "platform abbreviation"
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=199783
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd
Intel/BuildFsp.sh
Intel/CannonLakeFspPkg/BuildFv.cmd
Intel/CannonLakeFspPkg/BuildFv.sh
Intel/CannonLakePlatSamplePkg/bld.bat
Intel/CannonLakePlatSamplePkg/prebuild.bat

commit 3c453454beca6d7619792af0944d967e00b765d0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 22:53:20 2017 -0700

    518195:[1504546970] Remove IA32FamilyCpuPkg from Intel folder
    
    1. Switch to use CpuExceptionHandlerLib from UefiCpuPkg
    2. Remove IA32FAmilyCpuPkg
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.inf
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Analysis.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.inf
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Feature.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SelectLfp.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Setting.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Strings.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.h
Intel/IA32FamilyCpuPkg/CpuPei/Bist.c
Intel/IA32FamilyCpuPkg/CpuPei/Bist.h
Intel/IA32FamilyCpuPkg/CpuPei/Cache.c
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.h
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.inf
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeiExtra.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeim.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.inf
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Strings.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dec
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dsc
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkgExtra.uni
Intel/IA32FamilyCpuPkg/Include/CpuHotPlugData.h
Intel/IA32FamilyCpuPkg/Include/Guid/HtBistHob.h
Intel/IA32FamilyCpuPkg/Include/Guid/IA32FamilyCpuPkgTokenSpace.h
Intel/IA32FamilyCpuPkg/Include/IA32CpuFeatures.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuConfigLib.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuOnlyResetLib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga1156Lib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga775Lib.h
Intel/IA32FamilyCpuPkg/Include/Ppi/Cache.h
Intel/IA32FamilyCpuPkg/Include/Protocol/IntelCpuPcdsSetDone.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync2.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32Msr.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32SmramSaveStateMap.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.c
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.c
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.c
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.inf
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Aes.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/C1e.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CState.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeatures.h
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Dca.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Eist.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/GateA20m.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/IaUntrustedMode.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Microcode2Load.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Misc.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Peci.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Prefetcher.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/SelectLfp.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/ThermalManagement.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/TurboMode.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.uni
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveState.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPeiExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPrivate.h
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmStateSaveRegister.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/SecCore/FindPeiCore.c
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.asm16
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.nasmb
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.S
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.asm
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.nasm
Intel/IA32FamilyCpuPkg/SecCore/SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/SecCoreExtra.uni
Intel/IA32FamilyCpuPkg/SecCore/SecMain.c
Intel/IA32FamilyCpuPkg/SecCore/SecMain.h
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCoreExtra.uni

commit 9849710d16dc5c51a267fe763d35de28d4f83f28
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 22:20:34 2017 -0700

    518187:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504545417
    [Title] [CNL-Y-LPDDR4X] Disable Bios Guard to workaround EC SAF mode
    [Issue] System hangs when entering setup if platform is EC SAF mode.
    [Solution] This is the extension for CL#517094 to prevent press F3 to restore default value.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

commit 27200e31513d95c1749913dea352f9d8422b0448
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 19:01:00 2017 -0700

    518156:1504546071.3: BuildFsp,cmd should work independently without relying on bld.bat or prebuild.bat
    [Solution] TAKE2 fixed format issue in output message.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd

commit 6f4325084978ca136c69a169d90af3e1c8d4df0f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 17:26:37 2017 -0700

    518143:1406339344.9: CNP-H A1 Integrate Chipsetinit Version 6
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: Yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit f5ecbcde678403b982d382b4050e1f8d1478ac94
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:58:50 2017 -0700

    518034:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 41c6625d079697dd766e0ab984237f14cc2b5936
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:39:58 2017 -0700

    518033:[1405260157][CNP PO [Low Power Enabling] PKG C10 Hangs with Vccstg Dynamic Power Down]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 72aea8414388db337c80df7f9da371c0b6a88124
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:32:13 2017 -0700

    518031:[1406339467][CNP-LP B1 Integrate Chipsetinit Version 4]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit 1ef36b1656eee57f189514879261f756afae0a4e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 05:05:08 2017 -0700

    517939:[HSD 1805322817] Uploading new RST binaries, version 16.0.0.3126
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Csm/LegacyRom/RaidRom/RaidOrom.bin

commit c1ab67b486f4b7b3cf2284fff9f72d534e0961d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 00:58:18 2017 -0700

    517888:[1604350850][CNL FSP version 80: GFX PEIM display not comming]
    
    [Description]
    PEI Disply is dependent on pcode readiness and pcode is dependent on RESET_CPL.
    So PEI Display initialisation shoule be done after RESET_CPL.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 4240ada1ff83a4cf7b632a730c045f680fcc6b69
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 22:56:49 2017 -0700

    517837:[1504546993] Move CryptoPkg from Edk2 to Intel folder
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CryptoPkg/.gitignore
Intel/CryptoPkg/Application/Cryptest/AuthenticodeVerify.c
Intel/CryptoPkg/Application/Cryptest/BlockCipherVerify.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.h
Intel/CryptoPkg/Application/Cryptest/Cryptest.inf
Intel/CryptoPkg/Application/Cryptest/Cryptest.uni
Intel/CryptoPkg/Application/Cryptest/CryptestExtra.uni
Intel/CryptoPkg/Application/Cryptest/DhVerify.c
Intel/CryptoPkg/Application/Cryptest/HashVerify.c
Intel/CryptoPkg/Application/Cryptest/HmacVerify.c
Intel/CryptoPkg/Application/Cryptest/Pkcs5Pbkdf2Verify.c
Intel/CryptoPkg/Application/Cryptest/RandVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify2.c
Intel/CryptoPkg/Application/Cryptest/TSVerify.c
Intel/CryptoPkg/Contributions.txt
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.c
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.h
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
Intel/CryptoPkg/CryptoPkg.dec
Intel/CryptoPkg/CryptoPkg.dsc
Intel/CryptoPkg/CryptoPkg.uni
Intel/CryptoPkg/CryptoPkgExtra.uni
Intel/CryptoPkg/Include/Library/BaseCryptLib.h
Intel/CryptoPkg/Include/Library/TlsLib.h
Intel/CryptoPkg/Include/Protocol/RuntimeCrypt.h
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256Null.c
Intel/CryptoPkg/Library/BaseCryptLib/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticode.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Verify.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTs.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTsNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRand.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/BaseMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/ConstantTimeClock.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/CrtWrapper.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/RuntimeMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/RuntimeDxeIpfCryptLib.c
Intel/CryptoPkg/Library/Include/CrtLibSupport.h
Intel/CryptoPkg/Library/Include/assert.h
Intel/CryptoPkg/Library/Include/ctype.h
Intel/CryptoPkg/Library/Include/errno.h
Intel/CryptoPkg/Library/Include/internal/dso_conf.h
Intel/CryptoPkg/Library/Include/limits.h
Intel/CryptoPkg/Library/Include/memory.h
Intel/CryptoPkg/Library/Include/openssl/opensslconf.h
Intel/CryptoPkg/Library/Include/stdarg.h
Intel/CryptoPkg/Library/Include/stddef.h
Intel/CryptoPkg/Library/Include/stdio.h
Intel/CryptoPkg/Library/Include/stdlib.h
Intel/CryptoPkg/Library/Include/string.h
Intel/CryptoPkg/Library/Include/strings.h
Intel/CryptoPkg/Library/Include/sys/time.h
Intel/CryptoPkg/Library/Include/sys/types.h
Intel/CryptoPkg/Library/Include/syslog.h
Intel/CryptoPkg/Library/Include/time.h
Intel/CryptoPkg/Library/Include/unistd.h
Intel/CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
Intel/CryptoPkg/Library/IntrinsicLib/CopyMem.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf
Intel/CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
Intel/CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.uni
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni
Intel/CryptoPkg/Library/OpensslLib/buildinf.h
Intel/CryptoPkg/Library/OpensslLib/process_files.pl
Intel/CryptoPkg/Library/TlsLib/InternalTlsLib.h
Intel/CryptoPkg/Library/TlsLib/TlsConfig.c
Intel/CryptoPkg/Library/TlsLib/TlsInit.c
Intel/CryptoPkg/Library/TlsLib/TlsLib.inf
Intel/CryptoPkg/Library/TlsLib/TlsLib.uni
Intel/CryptoPkg/Library/TlsLib/TlsProcess.c
Intel/CryptoPkg/License.txt

commit 675d089a88ced6600489de34f90c3224b1bafc3b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 20:49:59 2017 -0700

    517804:Fix CL 517802 build error
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf

commit 6ba2fe88735aa108db5e127d637ccef999ea1020
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 20:36:02 2017 -0700

    517802:[1504493678] Chrome Req ICL/CNL RCR: FSP: upd / policy for using any port to post code output, instead of fixed 0x80
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf
Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc

commit 6568473bb0af38cd13139cb6c616a0720ac1457d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 19:59:23 2017 -0700

    517790:Back out changelist 517784 due to external build error.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Edk2/CryptoPkg/.gitignore
Edk2/CryptoPkg/Application/Cryptest/AuthenticodeVerify.c
Edk2/CryptoPkg/Application/Cryptest/BlockCipherVerify.c
Edk2/CryptoPkg/Application/Cryptest/Cryptest.c
Edk2/CryptoPkg/Application/Cryptest/Cryptest.h
Edk2/CryptoPkg/Application/Cryptest/Cryptest.inf
Edk2/CryptoPkg/Application/Cryptest/Cryptest.uni
Edk2/CryptoPkg/Application/Cryptest/CryptestExtra.uni
Edk2/CryptoPkg/Application/Cryptest/DhVerify.c
Edk2/CryptoPkg/Application/Cryptest/HashVerify.c
Edk2/CryptoPkg/Application/Cryptest/HmacVerify.c
Edk2/CryptoPkg/Application/Cryptest/Pkcs5Pbkdf2Verify.c
Edk2/CryptoPkg/Application/Cryptest/RandVerify.c
Edk2/CryptoPkg/Application/Cryptest/RsaVerify.c
Edk2/CryptoPkg/Application/Cryptest/RsaVerify2.c
Edk2/CryptoPkg/Application/Cryptest/TSVerify.c
Edk2/CryptoPkg/Contributions.txt
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntime.c
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntime.h
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
Edk2/CryptoPkg/CryptoPkg.dec
Edk2/CryptoPkg/CryptoPkg.dsc
Edk2/CryptoPkg/CryptoPkg.uni
Edk2/CryptoPkg/CryptoPkgExtra.uni
Edk2/CryptoPkg/Include/Library/BaseCryptLib.h
Edk2/CryptoPkg/Include/Library/TlsLib.h
Edk2/CryptoPkg/Include/Protocol/RuntimeCrypt.h
Edk2/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdes.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdesNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd5.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha1.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha256.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/InternalCryptLib.h
Edk2/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pem/CryptPemNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticode.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticodeNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7SignNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Verify.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptTs.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptTsNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRand.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
Edk2/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/BaseMemAllocation.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/ConstantTimeClock.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/CrtWrapper.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/RuntimeMemAllocation.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptTdesNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd5Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pem/CryptPemNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptAuthenticodeNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7SignNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Rand/CryptRandNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/RuntimeDxeIpfCryptLib.c
Edk2/CryptoPkg/Library/Include/CrtLibSupport.h
Edk2/CryptoPkg/Library/Include/assert.h
Edk2/CryptoPkg/Library/Include/ctype.h
Edk2/CryptoPkg/Library/Include/errno.h
Edk2/CryptoPkg/Library/Include/internal/dso_conf.h
Edk2/CryptoPkg/Library/Include/limits.h
Edk2/CryptoPkg/Library/Include/memory.h
Edk2/CryptoPkg/Library/Include/openssl/opensslconf.h
Edk2/CryptoPkg/Library/Include/stdarg.h
Edk2/CryptoPkg/Library/Include/stddef.h
Edk2/CryptoPkg/Library/Include/stdio.h
Edk2/CryptoPkg/Library/Include/stdlib.h
Edk2/CryptoPkg/Library/Include/string.h
Edk2/CryptoPkg/Library/Include/strings.h
Edk2/CryptoPkg/Library/Include/sys/time.h
Edk2/CryptoPkg/Library/Include/sys/types.h
Edk2/CryptoPkg/Library/Include/syslog.h
Edk2/CryptoPkg/Library/Include/time.h
Edk2/CryptoPkg/Library/Include/unistd.h
Edk2/CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
Edk2/CryptoPkg/Library/IntrinsicLib/CopyMem.c
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.S
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.c
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.nasm
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.S
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.c
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.nasm
Edk2/CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf
Edk2/CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
Edk2/CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
Edk2/CryptoPkg/Library/OpensslLib/OpensslLib.inf
Edk2/CryptoPkg/Library/OpensslLib/OpensslLib.uni
Edk2/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf
Edk2/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni
Edk2/CryptoPkg/Library/OpensslLib/buildinf.h
Edk2/CryptoPkg/Library/OpensslLib/process_files.pl
Edk2/CryptoPkg/Library/TlsLib/InternalTlsLib.h
Edk2/CryptoPkg/Library/TlsLib/TlsConfig.c
Edk2/CryptoPkg/Library/TlsLib/TlsInit.c
Edk2/CryptoPkg/Library/TlsLib/TlsLib.inf
Edk2/CryptoPkg/Library/TlsLib/TlsLib.uni
Edk2/CryptoPkg/Library/TlsLib/TlsProcess.c
Edk2/CryptoPkg/License.txt

commit 2f4b97913dc2872804b6639e1dc3112d85cbbfe9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 19:26:51 2017 -0700

    517784:[1504546993] Move CryptoPkg from Edk2 to Intel folder
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CryptoPkg/.gitignore
Intel/CryptoPkg/Application/Cryptest/AuthenticodeVerify.c
Intel/CryptoPkg/Application/Cryptest/BlockCipherVerify.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.h
Intel/CryptoPkg/Application/Cryptest/Cryptest.inf
Intel/CryptoPkg/Application/Cryptest/Cryptest.uni
Intel/CryptoPkg/Application/Cryptest/CryptestExtra.uni
Intel/CryptoPkg/Application/Cryptest/DhVerify.c
Intel/CryptoPkg/Application/Cryptest/HashVerify.c
Intel/CryptoPkg/Application/Cryptest/HmacVerify.c
Intel/CryptoPkg/Application/Cryptest/Pkcs5Pbkdf2Verify.c
Intel/CryptoPkg/Application/Cryptest/RandVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify2.c
Intel/CryptoPkg/Application/Cryptest/TSVerify.c
Intel/CryptoPkg/Contributions.txt
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.c
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.h
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
Intel/CryptoPkg/CryptoPkg.dec
Intel/CryptoPkg/CryptoPkg.dsc
Intel/CryptoPkg/CryptoPkg.uni
Intel/CryptoPkg/CryptoPkgExtra.uni
Intel/CryptoPkg/Include/Library/BaseCryptLib.h
Intel/CryptoPkg/Include/Library/TlsLib.h
Intel/CryptoPkg/Include/Protocol/RuntimeCrypt.h
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256Null.c
Intel/CryptoPkg/Library/BaseCryptLib/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticode.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Verify.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTs.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTsNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRand.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/BaseMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/ConstantTimeClock.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/CrtWrapper.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/RuntimeMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/RuntimeDxeIpfCryptLib.c
Intel/CryptoPkg/Library/Include/CrtLibSupport.h
Intel/CryptoPkg/Library/Include/assert.h
Intel/CryptoPkg/Library/Include/ctype.h
Intel/CryptoPkg/Library/Include/errno.h
Intel/CryptoPkg/Library/Include/internal/dso_conf.h
Intel/CryptoPkg/Library/Include/limits.h
Intel/CryptoPkg/Library/Include/memory.h
Intel/CryptoPkg/Library/Include/openssl/opensslconf.h
Intel/CryptoPkg/Library/Include/stdarg.h
Intel/CryptoPkg/Library/Include/stddef.h
Intel/CryptoPkg/Library/Include/stdio.h
Intel/CryptoPkg/Library/Include/stdlib.h
Intel/CryptoPkg/Library/Include/string.h
Intel/CryptoPkg/Library/Include/strings.h
Intel/CryptoPkg/Library/Include/sys/time.h
Intel/CryptoPkg/Library/Include/sys/types.h
Intel/CryptoPkg/Library/Include/syslog.h
Intel/CryptoPkg/Library/Include/time.h
Intel/CryptoPkg/Library/Include/unistd.h
Intel/CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
Intel/CryptoPkg/Library/IntrinsicLib/CopyMem.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf
Intel/CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
Intel/CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.uni
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni
Intel/CryptoPkg/Library/OpensslLib/buildinf.h
Intel/CryptoPkg/Library/OpensslLib/process_files.pl
Intel/CryptoPkg/Library/TlsLib/InternalTlsLib.h
Intel/CryptoPkg/Library/TlsLib/TlsConfig.c
Intel/CryptoPkg/Library/TlsLib/TlsInit.c
Intel/CryptoPkg/Library/TlsLib/TlsLib.inf
Intel/CryptoPkg/Library/TlsLib/TlsLib.uni
Intel/CryptoPkg/Library/TlsLib/TlsProcess.c
Intel/CryptoPkg/License.txt

commit 4275f638cc5c1c949d0317221f8f5f501172f5c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 13:49:48 2017 -0700

    517649:[220511085][CFL][MRC] Update BDAT Schema within MrcFillRmtBdatStructure
    
    Due to lack of compatibility for the EvLoader with FSP based BIOS, the decision was made for CFL to publish the MRC RMT results through BDAT Schema.
    
    The BDAT Schema is being updated to Schema 6 for future compatibility with any further functionality for MRC results being published through BDAT (Margin 1D, 2D and/or Bit/Byte level results)
    
    The BDAT Enable is disabled by default, and will need to be enabled through the BIOS Setup menu, or through hardcoded value within the BIOS. Also, the Rank Margin Tool Training step must be enabled to receive the RMT data in BDAT.
    
    Additional Change:
    Re-enable RMT by default within SaSetup, the default was incorrectly set to disabled by default in CL#366235
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 4360da551192ddab986236e6ffb153fa4e8ac2a8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 12:09:53 2017 -0700

    517624:1304939270 : [CNL][MRC] LP4 Retraining - device mapping not programmed.
    Teamcity build fix for changelist - 517533.
    
    Changes:
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 33d4ac9bc423530bd26c8eb0d8a8eb16841cb2aa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 11:46:24 2017 -0700

    517616:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 25b395cc847d85ffb58d16d7777f1291031ad705
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 09:38:22 2017 -0700

    517533:1304939270 : [CNL][MRC] LP4 Retraining - device mapping not programmed.
    
    Changes:
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit b70167021bd7f177fbd13afe7fc7e11e05a72cb1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 06:54:13 2017 -0700

    517484:[1406315496][[CNP-H] DMI Offset Recal is enabled - not POR]
    
    Description:
    DMI ORCE setting should be left at HW default state (disabled).
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchDmiRcLib.c

commit 44223a4beb7754bee052e6b283819bdfce6b66af
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 06:22:34 2017 -0700

    517474:[1805308430][Issue in PCH PMC lib function - PmcDisableCf9ResetWithoutResumeWell()]
    
    Description:
    PmcDisableCf9ResetWithoutResumeWell() function had incorrect implementation - wrong bit was used
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c

commit a963dd84c7f9bba9410eb413236dcfd9bcaeb890
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 01:28:18 2017 -0700

    517421:1504546071.3: BuildFsp,cmd should work independently without relying on bld.bat or prebuild.bat
    [Solution] Found NASM_PREFIX not defined when directly executing BuildFsp.cmd so added it. Also added more information on default execution conditions.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd

commit 500e69ccd01fb18a350eb13fd63737758df48d6c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 00:54:17 2017 -0700

    517417:[1504509777] Setup menu : Above 4GB MMIO BIOS assignment broken - take2
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit d9a28fc27291f4ca059b8f69060a5ac6c607c413
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 00:09:26 2017 -0700

    517406:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description] Updated CHM and PDF as Doxygen file changed by CL#517364
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf

commit 25083a04a85055ebc1c1b41ddd971ed0de7d38f8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 22:40:08 2017 -0700

    517393:[1504543796] Build time improvement
    
    1. Add a optional parameter "full" for prep.bat, which stands for full build.
    2. Skip BiosKnobData re-generation, UniTool.bat and Asl analyze when the parameter "full" is not present.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PreBuild.sh
Intel/CannonLakePlatSamplePkg/bld.bat
Intel/CannonLakePlatSamplePkg/postbuild.bat
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/CannonLakePlatSamplePkg/prep.bat

commit 590217c99005ad8910ed3f045c2b764f4e1fb54a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 22:31:12 2017 -0700

    517389:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1604405064
    [Title] [CNL-U7][CNL-Y7][SECURITY]: BSOD observed while booting with SGX PRMRR values other than default value(32 MB)
    [Issue] Change the PRMRR value from 32 to 64, 128 or 256 and save. Reboot the system to OS and observe issue.
    [RootCause] Tolud/RemapBase/Limit registers are stored to original values when MrcFastBoot disabled.
    [Solution] 1. Remove save/restore Tolud/RemapBase/Limit registers. Those registers will be updated in every boot.
                    2. Revert back MrcFastBoot disabled w/a.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 14e5ea53fd71fe5ce52a3e40ee2d043361e4346d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 20:09:03 2017 -0700

    517371:[1804999564][ICP-N] CNVi initialization and configuration additions
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiCnviPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsCnvi.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelper.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLibNull/PeiCnviPrivateLibNull.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLibNull/PeiCnviPrivateLibNull.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInterruptAssign.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 0c85d2676d23009ed9f80fa3637a5aa4ca665668
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 19:42:25 2017 -0700

    517364:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description]
    1. Updated DmiGen3RootPortPreset = 8, DmiGen3RxCtlePeaking = 0;
    2. Removed CstateLatencyControl0Irtl as reserved, corrected CstateLatencyControl1Irtl from 0x6B to 0x76.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit 19a59bf7963d7ba4851e2ff43187058560e73ebb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 17:49:41 2017 -0700

    517352:[HSD-ES][client_platf][1305242265][cannon_lake]MRC Failure in Late command training on CNL U with DDR4 2R DIMMs at top frequency bins
    https://hsdes.intel.com/appstore/article/#/1305242265
    
    Issue:
    MRC fails LCT with new Micron Engineering samples on CNL U6
    PN: MTA16ATF2G64HZ-3G2EYES ( PC4-3200)
    Both channels and each channel separately on 1867.
    
    Root cause:
      Cache coherency issue between the the trained value of the PI's and the value from shifting the clock.  We eat into the tDQSS and Receive Enable margin.  At 1867 and high frequencies, we fail late command training due to not enough margin.
    
    Solution:
      Instead of relying on the register cache to store the trained value, we need to track this inside the MRC global data structure.  Added parameter for RcvEn, TxDq, and TxDqs.  ShiftDQPIs will use to store the trained value when UpdateHost == FALSE.  GetSet cache will reflect exactly what the register is programmed to.
    
    Other Changes:
      Removed an unused parameter on ShiftCh2Ch: SkipTx.
      Cleaned up ICL comments in MRC interfaces to BIOS as they are now separate platform packages.
      Default MiniBIOS to always read from SPD if DDR4 boards are detected.
      Removed IntControllerOut->TxVref[] as this was only used for LPDDR3 which is no longer POR.
      Removed LPDDR3 code from ShiftPIforCmdTraining()
      Remove Warm Reset Scrubbing message to CSME in DID as this is depracated for CFL.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPcr.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit f9cac86e5423fec7da621a4fa34f11a5f3d48320
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 11:46:53 2017 -0700

    517221:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit ead47366864710510e33e00e82dcad6ed6400fb6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 09:45:47 2017 -0700

    517165:220400529: [MRC] Update Low Supply Enable configuration per MRC HAS 1.0
    
    HSD: https://hsdes.intel.com/appstore/article/#/220400529
    
    Description:
    
    Step-specific instructions:
    ?         CNL C0, CNL-H 6+2 and earlier dies; also true for ICL-A0!
    Due to a bug, CTL and CMD should not enable LowSupEn:
    DdrCrCtlControls1.CTLLowsupEn = 0,
    DdrCrCtlControls1.CKELowsupEn = 0
    DdrCrCompCtl2.CTLLowsupEn = 0
    DdrCrCtlControls1.CMDLowsupEn = 0
    DdrCrCmdControls1.CMDLowsupEn = 0
    DdrCrCompCtl2.CMDLowsupEn = 0
    ?         CNL D0 and 8+2 dies (and for ICL starting w/ B0):
    DdrCrCtlControls1.CKELowsupEn = 0 <- CKE must have keep the levels higher than Vccio
    DdrCrCtlControls1.CTLLowsupEn = 0  // Must follow CKE since they have common COMP
    DdrCrCompCtl2.CTLLowsupEn = 0  // Must follow CKE since they have common COMP
    DdrCrCtlControls1.CMDLowsupEn = 1
    DdrCrCmdControls1.CMDLowsupEn = 1
    DdrCrCompCtl2.CMDLowsupEn = 1
    
    Changes:
    
    Disable low supply enable for C0 and lower steppings in ULT_ULX and P0 and lower settings for Dt/Halo and disable mainly for CTL and CKE.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 2aa25d98f365bb33da89c0c722807e0ac3672afe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:10:59 2017 -0700

    517105:[1604416291][Integrate Debug DXE and PEI GOP for CNL/CFL/ICL]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.fdf
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCnlDebug.efi

commit 2ee05000e10f42640971a626147b6a92a1285d0a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:05:30 2017 -0700

    517104:Back out changelist 517069 - it causes VisualStudio RC Pkg (EDKII) build fail ...
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit b289ab043912d0440e431d18394791f46f010ecd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:03:50 2017 -0700

    517103:Back out changelist 517089 - it causes VisualStudio RC Pkg (EDKII) build fail ...
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl

commit 2497418b6eb3b91d1cdb585eed94e9ff87bef595
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:30:09 2017 -0700

    517098:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 1b622dd598f8ea6e92a5ece3f80286c4cb38523d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:23:44 2017 -0700

    517097:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.fd

commit f2f52963bd0f5709cf77d621a8d0f470fe38008a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:22:41 2017 -0700

    517096:Merge from 2017ClientMaster - [1805132325] xHCI initialization and configuration, [1805334367] BIOS doesn't clear bit8 in HOST_IF_PWR_CTRL_REG1 as requested by USB IP BIOS guide
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 3f36951aa60803c3cd48b002715b54f53677ae3e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:01:31 2017 -0700

    517094:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504545417
    [Title] [CNL-Y-LPDDR4X] Disable Bios Guard to workaround EC SAF mode
    [Issue] System hangs when entering setup if platform is EC SAF mode.
    [Solution] This is temporary w/a by disabling BiosGuard for EC SAF mode. Once Bios Guard ACM fixes the issue, it can be reverted back.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

commit 92512b2c247f884c1fa6a3e2dbadd8a8ed84ea1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 02:44:42 2017 -0700

    517089:[HSD#1405716508]: TeamCity VisualStudio RC Pkg (EDKII) build fail.
    Description: TeamCity VisualStudio RC Pkg (EDKII) build fail.
    Code Review Link: "https://fm-codecollab.intel.com/ui#review:id=199642"
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl

commit 6fb40bb9d3099298fc4e18535f53579b691dad85
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 01:40:36 2017 -0700

    517069:[HSD#1405716508]: [CFL/CNL U/Y] Requesting BIOS to set/clear MSPDRTREQ to enable MPHy SUS PG.
    Description:
    PMC Mem offset 10D0h (MODPHY_PM_CFG5), Bit 14: Corresponds to xHCI Controller
    Bit 15: Corresponds to xDCI Controller. However these BITs are not set.
    Solution:
    Code changes done in PchXhci.asl and PchXdci.asl to set/clear above bit at S0x entry and exit based on RTD3 setup option.
    
    Code Review: https://fm-codecollab.intel.com/ui#review:id=198811
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit b584dd50952e910a1f668a3f3c86fba32c4dce1f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 01:02:27 2017 -0700

    517058:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h

commit 324d148a7bbd088b98ab443c5cfea373a103a4ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:59:28 2017 -0700

    517056:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit f962e7688933a1075fef827fcb0e13bcfb9e49ff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:55:36 2017 -0700

    517051:[1504538308][CNL] Remove unnecessary GUIDs and #ifdef in CannonLakePlatSamplePkg (PlatformNvsArea.h & OemSetup.h)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Include/OemSetup.h
Intel/CannonLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h

commit 444a3f65d9eda4744ce8f6e89c6581b0f4df51e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:33:55 2017 -0700

    517039:[NO HSD] Update BIOS ID V97.1 and FSP/RC version 7.0.8.21
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 262163284e8706d9b752890c8708b8e94a4addba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:25:16 2017 -0700

    517033:Back out changelist 511588 -- back out this change since side effect [HSDES: 1604402550]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

commit fa8eeaa215137e26e311bd1ac010dc48d9a39bb7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 21:04:03 2017 -0700

    516976:1604143181 TBT BIOS should support PTM feature
    
    PTM - Precision Time Measurement
    PTM enables coordination of timing across multiple devices with independent local time bases.
    Help devices to determine the relationship between their local time and a PTM Master Time and allowing synchronization across components.
    
    please go to JAMA for detail data and contact
    BC-RQTBC-12477
    BC-RQTBC-13876
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni

commit 9e3727cecd44c46b468664f649b54b69ecc4ba6c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 20:07:15 2017 -0700

    516962:[NO HSD] Add Restricted tag to remove ICL information for CPU RC - Part2
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit 08c2866388931e1cb78d56376ecc2a7fd928f69f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 18:27:02 2017 -0700

    516950:[NO_HSD] [Ingredient] Integrate CFL U0 patch 0x6E
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit b8d77c0d687c416b1be579518336db0b36102b67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 18:25:32 2017 -0700

    516949:[NO_HSD] [Ingredient] Integrate CNL B0 patch 0x22
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit c7ff0aed39dab746c1f47ea0c0404a9209460dcd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 14:49:43 2017 -0700

    516883:[220281206]Active trip points for DPTF CPU participant are too close together
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

commit 5c35a6a0ed3b9164228a4e3b19fd38a263915995
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 13:55:16 2017 -0700

    516845:220514108 The _FSL method to set fan speed incorrectly triggers a 0x83 ACPI notification
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl

commit 6a49c35551675b65b66f3d40e73d669c703b7efe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 13:21:42 2017 -0700

    516821:[1604372780][[CFL-H-A1-PO] SUT does not enter SLP_S0 with CNP H QNDQ]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 0a43f66c4702cf4d3b2d264954bab905f3182bc4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 11:46:40 2017 -0700

    516783:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0b25520c309fe81ac4373e89134d0d024fd70b5a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 08:02:07 2017 -0700

    516659:[1604406304][CNL]Enable CLKREQ and apply SI-WA to enable PEG10/60 - correct PEG display issue.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit b60c1b6642b2e2fc350329a9b2885c4c3a770fc4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 03:30:32 2017 -0700

    516626:[1504528182][1-showstopper][root_caused] [CNL U7] PCI Device with yellow bang seen after enabling Debug Consent in BIOS
    
    Keep CPU TraceHub disabled by default, and user need to enable it manually via SETUP when needed.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.c

commit 5c495d723ce435003a6a1dcb82096230b04173b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 02:18:13 2017 -0700

    516605:[1405877105] [CFL-S TBT TypeC] The reset pin on TR in HW is not configured per spec
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h

commit b914b7a0b1b0811840609660814bdd150509f695
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 02:17:11 2017 -0700

    516604:[1604400251][cannon_lake.u_ddr4_il_merged_rails][CNL-U7][PM] Reboot Cycle System hung at 00AD Post code
    
    Pull PCIe x4 slot/M.2 slot for SSD Power/Reset pin ealier in PEI premem phase, reset pin will pull low first, and then pull high in postmem phase for timing
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
