`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/01/07 00:39:47
// Design Name: 
// Module Name: mem_wb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

`include "defines.v"

module MEM_WB(
	input wire clk,
	input wire rst,
	
	//来自访存阶段的信息	
	input wire [`RegAddrBus] mem_wd,
	input wire mem_wreg,
	input wire [`RegBus] mem_wdata,
	input wire [`RegBus] mem_hi,
	input wire [`RegBus] mem_lo,
	input wire mem_whilo,
	
	//送到回写阶段的信息
	output reg [`RegAddrBus] wb_wd,
	output reg wb_wreg,
	output reg [`RegBus] wb_wdata,
	output reg[`RegBus] wb_hi,
	output reg[`RegBus] wb_lo,
	output reg wb_whilo,
	
	//ctrl
	(*DONT_TOUCH = "1"*) input wire [5:0] stall
    );
    
      always @ (posedge clk) 
        begin
		  if(rst == `RstEnable) 
		    begin
			  wb_wd <= `NOPRegAddr;
			  wb_wreg <= `WriteDisable;
		      wb_wdata <= `ZeroWord;
		      wb_hi <= `ZeroWord;
		      wb_lo <= `ZeroWord;
		      wb_whilo <= `WriteDisable;
		    end 
		  else if(stall[4] == `Stop && stall[5] == `NoStop)
		    begin
		      wb_wd <= `NOPRegAddr;
			  wb_wreg <= `WriteDisable;
		      wb_wdata <= `ZeroWord;
		      wb_hi <= `ZeroWord;
		      wb_lo <= `ZeroWord;
		      wb_whilo <= `WriteDisable;
		    end
		  else if(stall[4] == `NoStop)
		    begin
			  wb_wd <= mem_wd;
			  wb_wreg <= mem_wreg;
		      wb_wdata <= mem_wdata;
		      wb_hi <= mem_hi;
			  wb_lo <= mem_lo;
			  wb_whilo <= mem_whilo;
		    end
		end
        
endmodule
