Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 16 17:11:12 2022
| Host         : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1389 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3369 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.939        0.000                      0                  190        0.166        0.000                      0                  190        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
X0/inst/clk_in      {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
X0/inst/clk_in                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out_clk_vga        34.939        0.000                      0                  190        0.166        0.000                      0                  190       19.500        0.000                       0                   122  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  X0/inst/clk_in
  To Clock:  X0/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         X0/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       34.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.939ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.061ns (23.558%)  route 3.443ns (76.442%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.322     6.049    X4/rgb_out[11]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  X4/rgb_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.436    41.436    X4/clk_out
    SLICE_X47Y59         FDRE                                         r  X4/rgb_out_reg[11]/C
                         clock pessimism              0.078    41.514    
                         clock uncertainty           -0.098    41.416    
    SLICE_X47Y59         FDRE (Setup_fdre_C_R)       -0.429    40.987    X4/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                 34.939    

Slack (MET) :             35.111ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.932ns (21.545%)  route 3.394ns (78.455%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.831     3.832    X4/vcount[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.150     3.982 r  X4/vsync_i_4/O
                         net (fo=1, routed)           0.823     4.805    X4/vsync_i_4_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I2_O)        0.326     5.131 r  X4/vsync_i_1/O
                         net (fo=1, routed)           0.740     5.871    X4/vsync0
    SLICE_X55Y71         FDRE                                         r  X4/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.430    41.430    X4/clk_out
    SLICE_X55Y71         FDRE                                         r  X4/vsync_reg/C
                         clock pessimism              0.078    41.508    
                         clock uncertainty           -0.098    41.410    
    SLICE_X55Y71         FDRE (Setup_fdre_C_R)       -0.429    40.981    X4/vsync_reg
  -------------------------------------------------------------------
                         required time                         40.981    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                 35.111    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.061ns (24.713%)  route 3.232ns (75.287%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.838    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.441    41.441    X4/clk_out
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[0]/C
                         clock pessimism              0.078    41.519    
                         clock uncertainty           -0.098    41.421    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.429    40.992    X4/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.061ns (24.713%)  route 3.232ns (75.287%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.838    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.441    41.441    X4/clk_out
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[1]/C
                         clock pessimism              0.078    41.519    
                         clock uncertainty           -0.098    41.421    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.429    40.992    X4/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.061ns (24.713%)  route 3.232ns (75.287%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.838    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.441    41.441    X4/clk_out
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[2]/C
                         clock pessimism              0.078    41.519    
                         clock uncertainty           -0.098    41.421    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.429    40.992    X4/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.061ns (24.713%)  route 3.232ns (75.287%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.838    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.441    41.441    X4/clk_out
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[3]/C
                         clock pessimism              0.078    41.519    
                         clock uncertainty           -0.098    41.421    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.429    40.992    X4/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.061ns (24.713%)  route 3.232ns (75.287%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.111     5.838    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.441    41.441    X4/clk_out
    SLICE_X49Y55         FDRE                                         r  X4/rgb_out_reg[4]/C
                         clock pessimism              0.078    41.519    
                         clock uncertainty           -0.098    41.421    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.429    40.992    X4/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.061ns (26.844%)  route 2.891ns (73.156%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.770     5.497    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  X4/rgb_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.439    41.439    X4/clk_out
    SLICE_X49Y60         FDRE                                         r  X4/rgb_out_reg[10]/C
                         clock pessimism              0.078    41.517    
                         clock uncertainty           -0.098    41.419    
    SLICE_X49Y60         FDRE (Setup_fdre_C_R)       -0.429    40.990    X4/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         40.990    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.061ns (26.844%)  route 2.891ns (73.156%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.770     5.497    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  X4/rgb_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.439    41.439    X4/clk_out
    SLICE_X49Y60         FDRE                                         r  X4/rgb_out_reg[5]/C
                         clock pessimism              0.078    41.517    
                         clock uncertainty           -0.098    41.419    
    SLICE_X49Y60         FDRE (Setup_fdre_C_R)       -0.429    40.990    X4/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         40.990    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.061ns (26.844%)  route 2.891ns (73.156%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.545     1.545    X4/clk_out
    SLICE_X57Y71         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.456     2.001 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.006     3.007    X4/vcount[1]
    SLICE_X57Y71         LUT5 (Prop_lut5_I2_O)        0.154     3.161 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.380     3.542    X4/vcount[8]_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.327     3.869 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.734     4.603    X4/rgb_out[11]_i_3_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.727 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.770     5.497    X4/rgb_out[11]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  X4/rgb_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.439    41.439    X4/clk_out
    SLICE_X49Y60         FDRE                                         r  X4/rgb_out_reg[6]/C
                         clock pessimism              0.078    41.517    
                         clock uncertainty           -0.098    41.419    
    SLICE_X49Y60         FDRE (Setup_fdre_C_R)       -0.429    40.990    X4/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         40.990    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                 35.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.100%)  route 0.118ns (38.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.558     0.558    S1/clk_out
    SLICE_X32Y62         FDCE                                         r  S1/s_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  S1/s_data_out_reg[7]/Q
                         net (fo=3, routed)           0.118     0.817    S0/Q[6]
    SLICE_X30Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.862 r  S0/s_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.862    S1/D[6]
    SLICE_X30Y61         FDCE                                         r  S1/s_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827     0.827    S1/clk_out
    SLICE_X30Y61         FDCE                                         r  S1/s_data_out_reg[6]/C
                         clock pessimism             -0.253     0.575    
    SLICE_X30Y61         FDCE (Hold_fdce_C_D)         0.121     0.696    S1/s_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.527%)  route 0.122ns (46.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.558     0.558    S1/clk_out
    SLICE_X32Y62         FDCE                                         r  S1/s_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  S1/s_data_out_reg[7]/Q
                         net (fo=3, routed)           0.122     0.821    S1/s_data_out_reg[27]_0[6]
    SLICE_X31Y61         FDRE                                         r  S1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827     0.827    S1/clk_out
    SLICE_X31Y61         FDRE                                         r  S1/data_out_reg[7]/C
                         clock pessimism             -0.253     0.575    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.071     0.646    S1/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.354%)  route 0.139ns (49.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.558     0.558    S1/clk_out
    SLICE_X28Y62         FDCE                                         r  S1/s_data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  S1/s_data_out_reg[16]/Q
                         net (fo=3, routed)           0.139     0.838    S1/s_data_out_reg[27]_0[15]
    SLICE_X31Y62         FDRE                                         r  S1/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.825     0.825    S1/clk_out
    SLICE_X31Y62         FDRE                                         r  S1/data_out_reg[16]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.070     0.662    S1/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.057%)  route 0.125ns (46.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.557     0.557    S1/clk_out
    SLICE_X32Y63         FDCE                                         r  S1/s_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  S1/s_data_out_reg[1]/Q
                         net (fo=3, routed)           0.125     0.822    S1/s_data_out_reg[27]_0[0]
    SLICE_X31Y62         FDRE                                         r  S1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.825     0.825    S1/clk_out
    SLICE_X31Y62         FDRE                                         r  S1/data_out_reg[1]/C
                         clock pessimism             -0.253     0.573    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.072     0.645    S1/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.558     0.558    S1/clk_out
    SLICE_X28Y62         FDCE                                         r  S1/s_data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  S1/s_data_out_reg[11]/Q
                         net (fo=3, routed)           0.098     0.797    S0/Q[10]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.045     0.842 r  S0/s_data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.842    S1/D[10]
    SLICE_X29Y62         FDCE                                         r  S1/s_data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827     0.827    S1/clk_out
    SLICE_X29Y62         FDCE                                         r  S1/s_data_out_reg[10]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X29Y62         FDCE (Hold_fdce_C_D)         0.091     0.662    S1/s_data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.557     0.557    S1/clk_out
    SLICE_X31Y63         FDCE                                         r  S1/s_data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  S1/s_data_out_reg[20]/Q
                         net (fo=3, routed)           0.124     0.822    S1/s_data_out_reg[27]_0[19]
    SLICE_X33Y63         FDRE                                         r  S1/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.824     0.824    S1/clk_out
    SLICE_X33Y63         FDRE                                         r  S1/data_out_reg[20]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.070     0.642    S1/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.395%)  route 0.133ns (48.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.558     0.558    S1/clk_out
    SLICE_X29Y62         FDCE                                         r  S1/s_data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  S1/s_data_out_reg[25]/Q
                         net (fo=3, routed)           0.133     0.832    S1/s_data_out_reg[27]_0[24]
    SLICE_X30Y62         FDRE                                         r  S1/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.825     0.825    S1/clk_out
    SLICE_X30Y62         FDRE                                         r  S1/data_out_reg[25]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.053     0.645    S1/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.579%)  route 0.116ns (38.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.557     0.557    S1/clk_out
    SLICE_X29Y63         FDCE                                         r  S1/s_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  S1/s_data_out_reg[4]/Q
                         net (fo=3, routed)           0.116     0.814    S0/Q[3]
    SLICE_X29Y62         LUT5 (Prop_lut5_I0_O)        0.045     0.859 r  S0/s_data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.859    S1/D[3]
    SLICE_X29Y62         FDCE                                         r  S1/s_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827     0.827    S1/clk_out
    SLICE_X29Y62         FDCE                                         r  S1/s_data_out_reg[3]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X29Y62         FDCE (Hold_fdce_C_D)         0.092     0.665    S1/s_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 X4/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/pixel_ycoord_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.556     0.556    X4/clk_out
    SLICE_X57Y72         FDCE                                         r  X4/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.128     0.684 r  X4/vcount_reg[9]/Q
                         net (fo=6, routed)           0.090     0.773    X4/vcount[9]
    SLICE_X56Y72         FDRE                                         r  X4/pixel_ycoord_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.821     0.821    X4/clk_out
    SLICE_X56Y72         FDRE                                         r  X4/pixel_ycoord_reg[9]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.010     0.579    X4/pixel_ycoord_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 X4/vcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/pixel_ycoord_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.978%)  route 0.089ns (41.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.556     0.556    X4/clk_out
    SLICE_X57Y72         FDCE                                         r  X4/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.128     0.684 r  X4/vcount_reg[8]/Q
                         net (fo=6, routed)           0.089     0.773    X4/vcount[8]
    SLICE_X56Y72         FDRE                                         r  X4/pixel_ycoord_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1406, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.821     0.821    X4/clk_out
    SLICE_X56Y72         FDRE                                         r  X4/pixel_ycoord_reg[8]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.009     0.578    X4/pixel_ycoord_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y67     S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y61     S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y61     S0/D3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y61     S1/clk_cycle_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y61     S1/clk_cycle_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y61     S1/clk_cycle_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y61     S1/clk_cycle_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y61     S1/clk_cycle_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y67     S0/D1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y65     S1/sck_prev_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y68     X4/hcount_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y68     X4/hcount_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y68     X4/hcount_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y68     X4/hcount_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y72     X4/pixel_ycoord_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y72     X4/pixel_ycoord_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y72     X4/pixel_ycoord_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y72     X4/pixel_ycoord_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y62     S1/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y62     S1/data_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y62     S1/data_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y62     S1/data_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y62     S1/data_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y62     S1/data_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y62     S1/data_out_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y62     S1/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y62     S1/data_out_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y62     S1/data_out_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



