Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 28 00:41:44 2023
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   139 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           36 |
| No           | No                    | Yes                    |               6 |            6 |
| No           | Yes                   | No                     |              70 |           19 |
| Yes          | No                    | No                     |              78 |           29 |
| Yes          | No                    | Yes                    |             198 |           54 |
| Yes          | Yes                   | No                     |              37 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|                 Clock Signal                |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                              | sd/s5/key_flag                      | sd/s5/key_reg_reg_0                 |                1 |              1 |
|  script_mem_module/enable                   |                                     |                                     |                1 |              1 |
|  clk_IBUF_BUFG                              | sd/s4/key_flag                      | sd/s5/key_reg_reg_0                 |                1 |              1 |
|  clk_IBUF_BUFG                              | sd/s3/key_flag                      | sd/s3/key_reg_reg_0                 |                1 |              1 |
|  clk_IBUF_BUFG                              | sd/s2/key_flag                      | sd/s3/key_reg_reg_0                 |                1 |              1 |
|  clk_IBUF_BUFG                              | sd/s1/key_flag                      | sd/s1/key_reg_reg_0                 |                1 |              1 |
|  clk_IBUF_BUFG                              | sd/s0/key_flag                      | sd/s1/key_reg_reg_0                 |                1 |              1 |
|  dst/sse/current_script_reg_i_1_n_0         |                                     | sd/s0/prev_tx_reg[2]                |                1 |              1 |
|  dst/sse/switch_init_reg_i_1_n_0            |                                     | sd/s0/prev_tx_reg[2]                |                1 |              1 |
|  script_mem_module/send_out_reg[2][0]       |                                     |                                     |                1 |              2 |
|  clk_IBUF_BUFG                              |                                     | sd/s3/key_reg_reg_0                 |                2 |              2 |
|  clk_IBUF_BUFG                              |                                     | sd/s5/key_reg_reg_0                 |                2 |              2 |
|  clk_IBUF_BUFG                              |                                     | sd/s1/key_reg_reg_0                 |                2 |              2 |
|  clk_IBUF_BUFG                              |                                     |                                     |                2 |              3 |
|  out_BUFG                                   | uart_module/rx/state[3]_i_1_n_0     |                                     |                2 |              4 |
|  out_BUFG                                   |                                     | uart_module/rx/spacing              |                1 |              4 |
|  out_BUFG                                   | dst/sp/send_out_0                   |                                     |                2 |              4 |
|  out_BUFG                                   | dst/sp/send_out_0                   | dst/sp/send_out[7]_i_1_n_0          |                2 |              4 |
|  sd/s2/new_state_reg[5][0]                  |                                     |                                     |                2 |              6 |
|  out_BUFG                                   | dst/mt/tsm/available_for_encoder    |                                     |                3 |              6 |
|  out_BUFG                                   | dst/mt/state_reg[5]                 |                                     |                2 |              6 |
|  dst/trg/new_target_machine_activate_reg[0] |                                     |                                     |                2 |              6 |
|  out_BUFG                                   | dst/sp/pc[7]_i_1_n_0                |                                     |                2 |              7 |
|  out_BUFG                                   | dst/script_en                       |                                     |                3 |              7 |
|  dst/trg/send_out_reg[4][0]                 |                                     |                                     |                3 |              7 |
|  out_BUFG                                   | dst/mt/prev_tx[7]_i_1_n_0           |                                     |                4 |              8 |
|  out_BUFG                                   | uart_module/script_size_reg[0]      |                                     |                3 |              8 |
|  out_BUFG                                   | uart_module/E[0]                    |                                     |                3 |              8 |
|  out_BUFG                                   | uart_module/rx/tick                 |                                     |                3 |              8 |
|  clk_IBUF_BUFG                              | dst/sp/ws/u/cnt0                    | dst/sp/ws/u/i[7]_i_1_n_0            |                2 |              8 |
|  out_BUFG                                   | dst/mt/prev_op_activated[9]_i_2_n_0 | dst/mt/prev_op_activated[9]_i_1_n_0 |                3 |             10 |
|  out_BUFG                                   | uart_module/tx/state[3]_i_1__0_n_0  |                                     |                2 |             12 |
|  dataOut_valid_BUFG                         |                                     |                                     |                7 |             14 |
|  out_BUFG                                   | dst/sp/counter[15]_i_2_n_0          | dst/sp/counter[15]_i_1_n_0          |                4 |             15 |
|  clk_IBUF_BUFG                              | sd/s2/delay_cnt[0]_i_1__1_n_0       | sd/s3/key_reg_reg_0                 |                8 |             32 |
|  clk_IBUF_BUFG                              | sd/s3/delay_cnt[0]_i_1__2_n_0       | sd/s3/key_reg_reg_0                 |                8 |             32 |
|  clk_IBUF_BUFG                              | sd/s4/delay_cnt[0]_i_1__3_n_0       | sd/s5/key_reg_reg_0                 |                8 |             32 |
|  clk_IBUF_BUFG                              | sd/s0/delay_cnt[0]_i_1_n_0          | sd/s1/key_reg_reg_0                 |                8 |             32 |
|  clk_IBUF_BUFG                              |                                     | c/clear                             |                8 |             32 |
|  clk_IBUF_BUFG                              |                                     | dst/sp/ws/u/cnt[0]_i_1_n_0          |                8 |             32 |
|  clk_IBUF_BUFG                              | sd/s1/delay_cnt[0]_i_1__0_n_0       | sd/s1/key_reg_reg_0                 |                8 |             32 |
|  clk_IBUF_BUFG                              | sd/s5/delay_cnt[0]_i_1__4_n_0       | sd/s5/key_reg_reg_0                 |                8 |             32 |
|  out_BUFG                                   |                                     |                                     |               18 |             49 |
+---------------------------------------------+-------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     4 |
| 3      |                     1 |
| 4      |                     4 |
| 6      |                     4 |
| 7      |                     3 |
| 8      |                     5 |
| 10     |                     1 |
| 12     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


