{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 14:09:00 2013 " "Info: Processing started: Wed Jul 03 14:09:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ChrisLinn -c ChrisLinn " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ChrisLinn -c ChrisLinn" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ChrisLinn EP2C35F484C8 " "Info: Selected device EP2C35F484C8 for design \"ChrisLinn\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1077 Top " "Info: Previous placement does not exist for 1077 of 1077 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Info: Device EP2C20F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Info: Device EP2C50F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out " "Info: Pin out not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 144 920 1096 160 "out" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { out } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bugO " "Info: Pin bugO not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 40 208 384 56 "bugO" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { bugO } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { bugO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yimashuchu\[4\] " "Info: Pin yimashuchu\[4\] not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 32 568 749 48 "yimashuchu\[4..0\]" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[4] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yimashuchu\[3\] " "Info: Pin yimashuchu\[3\] not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 32 568 749 48 "yimashuchu\[4..0\]" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[3] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yimashuchu\[2\] " "Info: Pin yimashuchu\[2\] not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 32 568 749 48 "yimashuchu\[4..0\]" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[2] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yimashuchu\[1\] " "Info: Pin yimashuchu\[1\] not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 32 568 749 48 "yimashuchu\[4..0\]" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[1] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yimashuchu\[0\] " "Info: Pin yimashuchu\[0\] not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 32 568 749 48 "yimashuchu\[4..0\]" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[0] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { yimashuchu[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1 " "Info: Pin k1 not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 120 -208 -40 136 "k1" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k1 } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k3 " "Info: Pin k3 not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 320 -200 -32 336 "k3" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k3 } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k4 " "Info: Pin k4 not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 416 -200 -32 432 "k4" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k4 } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2 " "Info: Pin k2 not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 224 -208 -40 240 "k2" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2 } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k7 " "Info: Pin k7 not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 704 -192 -24 720 "k7" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k7 } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k6 " "Info: Pin k6 not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 608 -192 -24 624 "k6" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k6 } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k5 " "Info: Pin k5 not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 512 -200 -32 528 "k5" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k5 } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hK " "Info: Pin hK not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 800 -192 -24 816 "hK" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { hK } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { hK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lK " "Info: Pin lK not assigned to an exact location on the device" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 928 -192 -24 944 "lK" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { lK } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { lK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.30 9 7 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.30 VCCIO, 9 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 1 45 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 2 37 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 39 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 36 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 44 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 42 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 36 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 39 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.809 ns register register " "Info: Estimated most critical path is register to register delay of 16.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Gen:inst\|ti\[3\] 1 REG LAB_X48_Y19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X48_Y19; Fanout = 2; REG Node = 'Gen:inst\|ti\[3\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { Gen:inst|ti[3] } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.621 ns) 1.980 ns Gen:inst\|Add0~2928 2 COMB LAB_X48_Y20 2 " "Info: 2: + IC(1.359 ns) + CELL(0.621 ns) = 1.980 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2928'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { Gen:inst|ti[3] Gen:inst|Add0~2928 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.066 ns Gen:inst\|Add0~2930 3 COMB LAB_X48_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.066 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2930'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2928 Gen:inst|Add0~2930 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.152 ns Gen:inst\|Add0~2932 4 COMB LAB_X48_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.152 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2932'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2930 Gen:inst|Add0~2932 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.238 ns Gen:inst\|Add0~2934 5 COMB LAB_X48_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.238 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2934'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2932 Gen:inst|Add0~2934 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.324 ns Gen:inst\|Add0~2936 6 COMB LAB_X48_Y20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.324 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2936'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2934 Gen:inst|Add0~2936 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.410 ns Gen:inst\|Add0~2938 7 COMB LAB_X48_Y20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.410 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2938'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2936 Gen:inst|Add0~2938 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.496 ns Gen:inst\|Add0~2940 8 COMB LAB_X48_Y20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.496 ns; Loc. = LAB_X48_Y20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2940'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2938 Gen:inst|Add0~2940 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 2.689 ns Gen:inst\|Add0~2942 9 COMB LAB_X48_Y19 2 " "Info: 9: + IC(0.107 ns) + CELL(0.086 ns) = 2.689 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2942'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { Gen:inst|Add0~2940 Gen:inst|Add0~2942 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.775 ns Gen:inst\|Add0~2944 10 COMB LAB_X48_Y19 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.775 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2944'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2942 Gen:inst|Add0~2944 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.861 ns Gen:inst\|Add0~2946 11 COMB LAB_X48_Y19 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.861 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2946'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2944 Gen:inst|Add0~2946 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.947 ns Gen:inst\|Add0~2948 12 COMB LAB_X48_Y19 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.947 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2948'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2946 Gen:inst|Add0~2948 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.033 ns Gen:inst\|Add0~2950 13 COMB LAB_X48_Y19 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.033 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2950'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2948 Gen:inst|Add0~2950 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.119 ns Gen:inst\|Add0~2952 14 COMB LAB_X48_Y19 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.119 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2952'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2950 Gen:inst|Add0~2952 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.205 ns Gen:inst\|Add0~2954 15 COMB LAB_X48_Y19 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.205 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2954'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2952 Gen:inst|Add0~2954 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.711 ns Gen:inst\|Add0~2955 16 COMB LAB_X48_Y19 2 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 3.711 ns; Loc. = LAB_X48_Y19; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2955'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Gen:inst|Add0~2954 Gen:inst|Add0~2955 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.202 ns) 4.825 ns Gen:inst\|LessThan11~278 17 COMB LAB_X47_Y19 6 " "Info: 17: + IC(0.912 ns) + CELL(0.202 ns) = 4.825 ns; Loc. = LAB_X47_Y19; Fanout = 6; COMB Node = 'Gen:inst\|LessThan11~278'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Gen:inst|Add0~2955 Gen:inst|LessThan11~278 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.623 ns) 6.346 ns Gen:inst\|LessThan29~282 18 COMB LAB_X47_Y20 13 " "Info: 18: + IC(0.898 ns) + CELL(0.623 ns) = 6.346 ns; Loc. = LAB_X47_Y20; Fanout = 13; COMB Node = 'Gen:inst\|LessThan29~282'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Gen:inst|LessThan11~278 Gen:inst|LessThan29~282 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.206 ns) 8.265 ns Gen:inst\|LessThan44~318 19 COMB LAB_X49_Y21 3 " "Info: 19: + IC(1.713 ns) + CELL(0.206 ns) = 8.265 ns; Loc. = LAB_X49_Y21; Fanout = 3; COMB Node = 'Gen:inst\|LessThan44~318'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { Gen:inst|LessThan29~282 Gen:inst|LessThan44~318 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.319 ns) 9.761 ns Gen:inst\|out~4083 20 COMB LAB_X49_Y18 1 " "Info: 20: + IC(1.177 ns) + CELL(0.319 ns) = 9.761 ns; Loc. = LAB_X49_Y18; Fanout = 1; COMB Node = 'Gen:inst\|out~4083'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Gen:inst|LessThan44~318 Gen:inst|out~4083 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.206 ns) 11.308 ns Gen:inst\|out~4084 21 COMB LAB_X48_Y21 1 " "Info: 21: + IC(1.341 ns) + CELL(0.206 ns) = 11.308 ns; Loc. = LAB_X48_Y21; Fanout = 1; COMB Node = 'Gen:inst\|out~4084'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Gen:inst|out~4083 Gen:inst|out~4084 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 12.426 ns Gen:inst\|Mux0~633 22 COMB LAB_X47_Y21 1 " "Info: 22: + IC(0.494 ns) + CELL(0.624 ns) = 12.426 ns; Loc. = LAB_X47_Y21; Fanout = 1; COMB Node = 'Gen:inst\|Mux0~633'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Gen:inst|out~4084 Gen:inst|Mux0~633 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.366 ns) 13.234 ns Gen:inst\|Mux0~634 23 COMB LAB_X47_Y21 1 " "Info: 23: + IC(0.442 ns) + CELL(0.366 ns) = 13.234 ns; Loc. = LAB_X47_Y21; Fanout = 1; COMB Node = 'Gen:inst\|Mux0~634'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Gen:inst|Mux0~633 Gen:inst|Mux0~634 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.651 ns) 15.170 ns Gen:inst\|Mux0~639 24 COMB LAB_X50_Y18 1 " "Info: 24: + IC(1.285 ns) + CELL(0.651 ns) = 15.170 ns; Loc. = LAB_X50_Y18; Fanout = 1; COMB Node = 'Gen:inst\|Mux0~639'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { Gen:inst|Mux0~634 Gen:inst|Mux0~639 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.650 ns) 16.701 ns Gen:inst\|Mux0~655 25 COMB LAB_X49_Y19 1 " "Info: 25: + IC(0.881 ns) + CELL(0.650 ns) = 16.701 ns; Loc. = LAB_X49_Y19; Fanout = 1; COMB Node = 'Gen:inst\|Mux0~655'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { Gen:inst|Mux0~639 Gen:inst|Mux0~655 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.809 ns Gen:inst\|out 26 REG LAB_X49_Y19 24 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 16.809 ns; Loc. = LAB_X49_Y19; Fanout = 24; REG Node = 'Gen:inst\|out'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Gen:inst|Mux0~655 Gen:inst|out } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.200 ns ( 36.89 % ) " "Info: Total cell delay = 6.200 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.609 ns ( 63.11 % ) " "Info: Total interconnect delay = 10.609 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "16.809 ns" { Gen:inst|ti[3] Gen:inst|Add0~2928 Gen:inst|Add0~2930 Gen:inst|Add0~2932 Gen:inst|Add0~2934 Gen:inst|Add0~2936 Gen:inst|Add0~2938 Gen:inst|Add0~2940 Gen:inst|Add0~2942 Gen:inst|Add0~2944 Gen:inst|Add0~2946 Gen:inst|Add0~2948 Gen:inst|Add0~2950 Gen:inst|Add0~2952 Gen:inst|Add0~2954 Gen:inst|Add0~2955 Gen:inst|LessThan11~278 Gen:inst|LessThan29~282 Gen:inst|LessThan44~318 Gen:inst|out~4083 Gen:inst|out~4084 Gen:inst|Mux0~633 Gen:inst|Mux0~634 Gen:inst|Mux0~639 Gen:inst|Mux0~655 Gen:inst|out } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 5 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 5%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X44_Y12 X54_Y23 " "Info: The peak interconnect region extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Info: Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bugO 0 " "Info: Pin \"bugO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yimashuchu\[4\] 0 " "Info: Pin \"yimashuchu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yimashuchu\[3\] 0 " "Info: Pin \"yimashuchu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yimashuchu\[2\] 0 " "Info: Pin \"yimashuchu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yimashuchu\[1\] 0 " "Info: Pin \"yimashuchu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "yimashuchu\[0\] 0 " "Info: Pin \"yimashuchu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Allocated 225 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 14:09:32 2013 " "Info: Processing ended: Wed Jul 03 14:09:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Temp/数电实习版本控制/4++/ChrisLinn.fit.smsg " "Info: Generated suppressed messages file H:/Temp/数电实习版本控制/4++/ChrisLinn.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
