# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_0/sim/TestBlockDesign_blk_mem_gen_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
