verilog work "seven_segment.v"
verilog work "lab_02.v"
