ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM5_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM5_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM5_Init:
  27              	.LFB131:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 2


  31:Core/Src/tim.c **** /* TIM3 init function */
  32:Core/Src/tim.c **** void MX_TIM3_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  46:Core/Src/tim.c ****   htim3.Instance = TIM3;
  47:Core/Src/tim.c ****   htim3.Init.Prescaler = 90-1;
  48:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim3.Init.Period = 40000-1;
  50:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  74:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 3


  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  90:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c **** }
  93:Core/Src/tim.c **** /* TIM5 init function */
  94:Core/Src/tim.c **** void MX_TIM5_Init(void)
  95:Core/Src/tim.c **** {
  29              		.loc 1 95 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8DB0     		sub	sp, sp, #52
  37              		.cfi_def_cfa_offset 56
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 101 3 view .LVU1
  39              		.loc 1 101 27 is_stmt 0 view .LVU2
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
 102:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 102 3 is_stmt 1 view .LVU3
  46              		.loc 1 102 27 is_stmt 0 view .LVU4
  47 000e 0023     		movs	r3, #0
  48 0010 0193     		str	r3, [sp, #4]
  49 0012 0293     		str	r3, [sp, #8]
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 107:Core/Src/tim.c ****   htim5.Instance = TIM5;
  50              		.loc 1 107 3 is_stmt 1 view .LVU5
  51              		.loc 1 107 18 is_stmt 0 view .LVU6
  52 0014 1148     		ldr	r0, .L7
  53 0016 124A     		ldr	r2, .L7+4
  54 0018 0260     		str	r2, [r0]
 108:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
  55              		.loc 1 108 3 is_stmt 1 view .LVU7
  56              		.loc 1 108 24 is_stmt 0 view .LVU8
  57 001a 4360     		str	r3, [r0, #4]
 109:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 109 3 is_stmt 1 view .LVU9
  59              		.loc 1 109 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
 110:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
  61              		.loc 1 110 3 is_stmt 1 view .LVU11
  62              		.loc 1 110 21 is_stmt 0 view .LVU12
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 4


  63 001e 4FF0FF32 		mov	r2, #-1
  64 0022 C260     		str	r2, [r0, #12]
 111:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 111 3 is_stmt 1 view .LVU13
  66              		.loc 1 111 28 is_stmt 0 view .LVU14
  67 0024 0361     		str	r3, [r0, #16]
 112:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 112 3 is_stmt 1 view .LVU15
  69              		.loc 1 112 32 is_stmt 0 view .LVU16
  70 0026 8361     		str	r3, [r0, #24]
 113:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  71              		.loc 1 113 3 is_stmt 1 view .LVU17
  72              		.loc 1 113 23 is_stmt 0 view .LVU18
  73 0028 0323     		movs	r3, #3
  74 002a 0393     		str	r3, [sp, #12]
 114:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  75              		.loc 1 114 3 is_stmt 1 view .LVU19
 115:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  76              		.loc 1 115 3 view .LVU20
  77              		.loc 1 115 24 is_stmt 0 view .LVU21
  78 002c 0123     		movs	r3, #1
  79 002e 0593     		str	r3, [sp, #20]
 116:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 116 3 is_stmt 1 view .LVU22
 117:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 117 3 view .LVU23
 118:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 118 3 view .LVU24
 119:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 119 3 view .LVU25
  84              		.loc 1 119 24 is_stmt 0 view .LVU26
  85 0030 0993     		str	r3, [sp, #36]
 120:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 120 3 is_stmt 1 view .LVU27
 121:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  87              		.loc 1 121 3 view .LVU28
 122:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
  88              		.loc 1 122 3 view .LVU29
  89              		.loc 1 122 7 is_stmt 0 view .LVU30
  90 0032 03A9     		add	r1, sp, #12
  91 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 122 6 view .LVU31
  94 0038 50B9     		cbnz	r0, .L5
  95              	.L2:
 123:Core/Src/tim.c ****   {
 124:Core/Src/tim.c ****     Error_Handler();
 125:Core/Src/tim.c ****   }
 126:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 126 3 is_stmt 1 view .LVU32
  97              		.loc 1 126 37 is_stmt 0 view .LVU33
  98 003a 0023     		movs	r3, #0
  99 003c 0193     		str	r3, [sp, #4]
 127:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 127 3 is_stmt 1 view .LVU34
 101              		.loc 1 127 33 is_stmt 0 view .LVU35
 102 003e 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 5


 128:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 103              		.loc 1 128 3 is_stmt 1 view .LVU36
 104              		.loc 1 128 7 is_stmt 0 view .LVU37
 105 0040 01A9     		add	r1, sp, #4
 106 0042 0648     		ldr	r0, .L7
 107 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 128 6 view .LVU38
 110 0048 28B9     		cbnz	r0, .L6
 111              	.L1:
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c **** }
 112              		.loc 1 136 1 view .LVU39
 113 004a 0DB0     		add	sp, sp, #52
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 004c 5DF804FB 		ldr	pc, [sp], #4
 118              	.L5:
 119              		.cfi_restore_state
 124:Core/Src/tim.c ****   }
 120              		.loc 1 124 5 is_stmt 1 view .LVU40
 121 0050 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 0054 F1E7     		b	.L2
 124              	.L6:
 130:Core/Src/tim.c ****   }
 125              		.loc 1 130 5 view .LVU41
 126 0056 FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128              		.loc 1 136 1 is_stmt 0 view .LVU42
 129 005a F6E7     		b	.L1
 130              	.L8:
 131              		.align	2
 132              	.L7:
 133 005c 00000000 		.word	.LANCHOR0
 134 0060 000C0040 		.word	1073744896
 135              		.cfi_endproc
 136              	.LFE131:
 138              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 139              		.align	1
 140              		.global	HAL_TIM_Base_MspInit
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	HAL_TIM_Base_MspInit:
 146              	.LVL5:
 147              	.LFB133:
 137:Core/Src/tim.c **** /* TIM12 init function */
 138:Core/Src/tim.c **** void MX_TIM12_Init(void)
 139:Core/Src/tim.c **** {
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 6


 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 146:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
 151:Core/Src/tim.c ****   htim12.Instance = TIM12;
 152:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 153:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 154:Core/Src/tim.c ****   htim12.Init.Period = 9000-1;
 155:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 156:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 157:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****     Error_Handler();
 160:Core/Src/tim.c ****   }
 161:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 162:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 171:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 172:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 173:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 174:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 175:Core/Src/tim.c ****   {
 176:Core/Src/tim.c ****     Error_Handler();
 177:Core/Src/tim.c ****   }
 178:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****     Error_Handler();
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 185:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c **** }
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 190:Core/Src/tim.c **** {
 148              		.loc 1 190 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 8
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 153              		.loc 1 190 1 is_stmt 0 view .LVU44
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 7


 154 0000 82B0     		sub	sp, sp, #8
 155              		.cfi_def_cfa_offset 8
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 156              		.loc 1 192 3 is_stmt 1 view .LVU45
 157              		.loc 1 192 20 is_stmt 0 view .LVU46
 158 0002 0368     		ldr	r3, [r0]
 159              		.loc 1 192 5 view .LVU47
 160 0004 104A     		ldr	r2, .L15
 161 0006 9342     		cmp	r3, r2
 162 0008 04D0     		beq	.L13
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 197:Core/Src/tim.c ****     /* TIM3 clock enable */
 198:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 202:Core/Src/tim.c ****   }
 203:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
 163              		.loc 1 203 8 is_stmt 1 view .LVU48
 164              		.loc 1 203 10 is_stmt 0 view .LVU49
 165 000a 104A     		ldr	r2, .L15+4
 166 000c 9342     		cmp	r3, r2
 167 000e 0ED0     		beq	.L14
 168              	.L9:
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
 208:Core/Src/tim.c ****     /* TIM12 clock enable */
 209:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 213:Core/Src/tim.c ****   }
 214:Core/Src/tim.c **** }
 169              		.loc 1 214 1 view .LVU50
 170 0010 02B0     		add	sp, sp, #8
 171              		.cfi_remember_state
 172              		.cfi_def_cfa_offset 0
 173              		@ sp needed
 174 0012 7047     		bx	lr
 175              	.L13:
 176              		.cfi_restore_state
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 177              		.loc 1 198 5 is_stmt 1 view .LVU51
 178              	.LBB2:
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 179              		.loc 1 198 5 view .LVU52
 180 0014 0023     		movs	r3, #0
 181 0016 0093     		str	r3, [sp]
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 182              		.loc 1 198 5 view .LVU53
 183 0018 0D4B     		ldr	r3, .L15+8
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 8


 184 001a 1A6C     		ldr	r2, [r3, #64]
 185 001c 42F00202 		orr	r2, r2, #2
 186 0020 1A64     		str	r2, [r3, #64]
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 187              		.loc 1 198 5 view .LVU54
 188 0022 1B6C     		ldr	r3, [r3, #64]
 189 0024 03F00203 		and	r3, r3, #2
 190 0028 0093     		str	r3, [sp]
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 191              		.loc 1 198 5 view .LVU55
 192 002a 009B     		ldr	r3, [sp]
 193              	.LBE2:
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 194              		.loc 1 198 5 view .LVU56
 195 002c F0E7     		b	.L9
 196              	.L14:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 197              		.loc 1 209 5 view .LVU57
 198              	.LBB3:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 199              		.loc 1 209 5 view .LVU58
 200 002e 0023     		movs	r3, #0
 201 0030 0193     		str	r3, [sp, #4]
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 202              		.loc 1 209 5 view .LVU59
 203 0032 074B     		ldr	r3, .L15+8
 204 0034 1A6C     		ldr	r2, [r3, #64]
 205 0036 42F04002 		orr	r2, r2, #64
 206 003a 1A64     		str	r2, [r3, #64]
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 207              		.loc 1 209 5 view .LVU60
 208 003c 1B6C     		ldr	r3, [r3, #64]
 209 003e 03F04003 		and	r3, r3, #64
 210 0042 0193     		str	r3, [sp, #4]
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 211              		.loc 1 209 5 view .LVU61
 212 0044 019B     		ldr	r3, [sp, #4]
 213              	.LBE3:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 214              		.loc 1 209 5 view .LVU62
 215              		.loc 1 214 1 is_stmt 0 view .LVU63
 216 0046 E3E7     		b	.L9
 217              	.L16:
 218              		.align	2
 219              	.L15:
 220 0048 00040040 		.word	1073742848
 221 004c 00180040 		.word	1073747968
 222 0050 00380240 		.word	1073887232
 223              		.cfi_endproc
 224              	.LFE133:
 226              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 227              		.align	1
 228              		.global	HAL_TIM_Encoder_MspInit
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 233              	HAL_TIM_Encoder_MspInit:
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 9


 234              	.LVL6:
 235              	.LFB134:
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 217:Core/Src/tim.c **** {
 236              		.loc 1 217 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 32
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		.loc 1 217 1 is_stmt 0 view .LVU65
 241 0000 00B5     		push	{lr}
 242              		.cfi_def_cfa_offset 4
 243              		.cfi_offset 14, -4
 244 0002 89B0     		sub	sp, sp, #36
 245              		.cfi_def_cfa_offset 40
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 246              		.loc 1 219 3 is_stmt 1 view .LVU66
 247              		.loc 1 219 20 is_stmt 0 view .LVU67
 248 0004 0023     		movs	r3, #0
 249 0006 0393     		str	r3, [sp, #12]
 250 0008 0493     		str	r3, [sp, #16]
 251 000a 0593     		str	r3, [sp, #20]
 252 000c 0693     		str	r3, [sp, #24]
 253 000e 0793     		str	r3, [sp, #28]
 220:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM5)
 254              		.loc 1 220 3 is_stmt 1 view .LVU68
 255              		.loc 1 220 23 is_stmt 0 view .LVU69
 256 0010 0268     		ldr	r2, [r0]
 257              		.loc 1 220 5 view .LVU70
 258 0012 134B     		ldr	r3, .L21
 259 0014 9A42     		cmp	r2, r3
 260 0016 02D0     		beq	.L20
 261              	.LVL7:
 262              	.L17:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 225:Core/Src/tim.c ****     /* TIM5 clock enable */
 226:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 229:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 230:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 231:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 232:Core/Src/tim.c ****     */
 233:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENCODER1_Pin|ENCODER2_Pin;
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 237:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 238:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 10


 243:Core/Src/tim.c ****   }
 244:Core/Src/tim.c **** }
 263              		.loc 1 244 1 view .LVU71
 264 0018 09B0     		add	sp, sp, #36
 265              		.cfi_remember_state
 266              		.cfi_def_cfa_offset 4
 267              		@ sp needed
 268 001a 5DF804FB 		ldr	pc, [sp], #4
 269              	.LVL8:
 270              	.L20:
 271              		.cfi_restore_state
 226:Core/Src/tim.c **** 
 272              		.loc 1 226 5 is_stmt 1 view .LVU72
 273              	.LBB4:
 226:Core/Src/tim.c **** 
 274              		.loc 1 226 5 view .LVU73
 275 001e 0021     		movs	r1, #0
 276 0020 0191     		str	r1, [sp, #4]
 226:Core/Src/tim.c **** 
 277              		.loc 1 226 5 view .LVU74
 278 0022 03F50B33 		add	r3, r3, #142336
 279 0026 1A6C     		ldr	r2, [r3, #64]
 280 0028 42F00802 		orr	r2, r2, #8
 281 002c 1A64     		str	r2, [r3, #64]
 226:Core/Src/tim.c **** 
 282              		.loc 1 226 5 view .LVU75
 283 002e 1A6C     		ldr	r2, [r3, #64]
 284 0030 02F00802 		and	r2, r2, #8
 285 0034 0192     		str	r2, [sp, #4]
 226:Core/Src/tim.c **** 
 286              		.loc 1 226 5 view .LVU76
 287 0036 019A     		ldr	r2, [sp, #4]
 288              	.LBE4:
 226:Core/Src/tim.c **** 
 289              		.loc 1 226 5 view .LVU77
 228:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 290              		.loc 1 228 5 view .LVU78
 291              	.LBB5:
 228:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 292              		.loc 1 228 5 view .LVU79
 293 0038 0291     		str	r1, [sp, #8]
 228:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 294              		.loc 1 228 5 view .LVU80
 295 003a 1A6B     		ldr	r2, [r3, #48]
 296 003c 42F00102 		orr	r2, r2, #1
 297 0040 1A63     		str	r2, [r3, #48]
 228:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 298              		.loc 1 228 5 view .LVU81
 299 0042 1B6B     		ldr	r3, [r3, #48]
 300 0044 03F00103 		and	r3, r3, #1
 301 0048 0293     		str	r3, [sp, #8]
 228:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 302              		.loc 1 228 5 view .LVU82
 303 004a 029B     		ldr	r3, [sp, #8]
 304              	.LBE5:
 228:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 305              		.loc 1 228 5 view .LVU83
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 11


 233:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 306              		.loc 1 233 5 view .LVU84
 233:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 233 25 is_stmt 0 view .LVU85
 308 004c 0323     		movs	r3, #3
 309 004e 0393     		str	r3, [sp, #12]
 234:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 310              		.loc 1 234 5 is_stmt 1 view .LVU86
 234:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 234 26 is_stmt 0 view .LVU87
 312 0050 0223     		movs	r3, #2
 313 0052 0493     		str	r3, [sp, #16]
 235:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 314              		.loc 1 235 5 is_stmt 1 view .LVU88
 236:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 315              		.loc 1 236 5 view .LVU89
 237:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 316              		.loc 1 237 5 view .LVU90
 237:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317              		.loc 1 237 31 is_stmt 0 view .LVU91
 318 0054 0793     		str	r3, [sp, #28]
 238:Core/Src/tim.c **** 
 319              		.loc 1 238 5 is_stmt 1 view .LVU92
 320 0056 03A9     		add	r1, sp, #12
 321 0058 0248     		ldr	r0, .L21+4
 322              	.LVL9:
 238:Core/Src/tim.c **** 
 323              		.loc 1 238 5 is_stmt 0 view .LVU93
 324 005a FFF7FEFF 		bl	HAL_GPIO_Init
 325              	.LVL10:
 326              		.loc 1 244 1 view .LVU94
 327 005e DBE7     		b	.L17
 328              	.L22:
 329              		.align	2
 330              	.L21:
 331 0060 000C0040 		.word	1073744896
 332 0064 00000240 		.word	1073872896
 333              		.cfi_endproc
 334              	.LFE134:
 336              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 337              		.align	1
 338              		.global	HAL_TIM_MspPostInit
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	HAL_TIM_MspPostInit:
 344              	.LVL11:
 345              	.LFB135:
 245:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 246:Core/Src/tim.c **** {
 346              		.loc 1 246 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 32
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		.loc 1 246 1 is_stmt 0 view .LVU96
 351 0000 30B5     		push	{r4, r5, lr}
 352              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 12


 353              		.cfi_offset 4, -12
 354              		.cfi_offset 5, -8
 355              		.cfi_offset 14, -4
 356 0002 89B0     		sub	sp, sp, #36
 357              		.cfi_def_cfa_offset 48
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 358              		.loc 1 248 3 is_stmt 1 view .LVU97
 359              		.loc 1 248 20 is_stmt 0 view .LVU98
 360 0004 0023     		movs	r3, #0
 361 0006 0393     		str	r3, [sp, #12]
 362 0008 0493     		str	r3, [sp, #16]
 363 000a 0593     		str	r3, [sp, #20]
 364 000c 0693     		str	r3, [sp, #24]
 365 000e 0793     		str	r3, [sp, #28]
 249:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 366              		.loc 1 249 3 is_stmt 1 view .LVU99
 367              		.loc 1 249 15 is_stmt 0 view .LVU100
 368 0010 0368     		ldr	r3, [r0]
 369              		.loc 1 249 5 view .LVU101
 370 0012 254A     		ldr	r2, .L29
 371 0014 9342     		cmp	r3, r2
 372 0016 04D0     		beq	.L27
 250:Core/Src/tim.c ****   {
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 254:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 255:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 256:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 257:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 258:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 259:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 260:Core/Src/tim.c ****     */
 261:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Actuator_Pin|SERVO1_Pin;
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 265:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 266:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****     GPIO_InitStruct.Pin = SERVO2_Pin;
 269:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 270:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 271:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 273:Core/Src/tim.c ****     HAL_GPIO_Init(SERVO2_GPIO_Port, &GPIO_InitStruct);
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 278:Core/Src/tim.c ****   }
 279:Core/Src/tim.c ****   else if(timHandle->Instance==TIM12)
 373              		.loc 1 279 8 is_stmt 1 view .LVU102
 374              		.loc 1 279 10 is_stmt 0 view .LVU103
 375 0018 244A     		ldr	r2, .L29+4
 376 001a 9342     		cmp	r3, r2
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 13


 377 001c 2BD0     		beq	.L28
 378              	.LVL12:
 379              	.L23:
 280:Core/Src/tim.c ****   {
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 286:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 287:Core/Src/tim.c ****     PB14     ------> TIM12_CH1
 288:Core/Src/tim.c ****     PB15     ------> TIM12_CH2
 289:Core/Src/tim.c ****     */
 290:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 291:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 292:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 294:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 295:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 300:Core/Src/tim.c ****   }
 301:Core/Src/tim.c **** 
 302:Core/Src/tim.c **** }
 380              		.loc 1 302 1 view .LVU104
 381 001e 09B0     		add	sp, sp, #36
 382              		.cfi_remember_state
 383              		.cfi_def_cfa_offset 12
 384              		@ sp needed
 385 0020 30BD     		pop	{r4, r5, pc}
 386              	.LVL13:
 387              	.L27:
 388              		.cfi_restore_state
 254:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 389              		.loc 1 254 5 is_stmt 1 view .LVU105
 390              	.LBB6:
 254:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 391              		.loc 1 254 5 view .LVU106
 392 0022 0025     		movs	r5, #0
 393 0024 0095     		str	r5, [sp]
 254:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 394              		.loc 1 254 5 view .LVU107
 395 0026 224B     		ldr	r3, .L29+8
 396 0028 1A6B     		ldr	r2, [r3, #48]
 397 002a 42F00102 		orr	r2, r2, #1
 398 002e 1A63     		str	r2, [r3, #48]
 254:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 399              		.loc 1 254 5 view .LVU108
 400 0030 1A6B     		ldr	r2, [r3, #48]
 401 0032 02F00102 		and	r2, r2, #1
 402 0036 0092     		str	r2, [sp]
 254:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 403              		.loc 1 254 5 view .LVU109
 404 0038 009A     		ldr	r2, [sp]
 405              	.LBE6:
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 14


 254:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 406              		.loc 1 254 5 view .LVU110
 255:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 407              		.loc 1 255 5 view .LVU111
 408              	.LBB7:
 255:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 409              		.loc 1 255 5 view .LVU112
 410 003a 0195     		str	r5, [sp, #4]
 255:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 411              		.loc 1 255 5 view .LVU113
 412 003c 1A6B     		ldr	r2, [r3, #48]
 413 003e 42F00202 		orr	r2, r2, #2
 414 0042 1A63     		str	r2, [r3, #48]
 255:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 415              		.loc 1 255 5 view .LVU114
 416 0044 1B6B     		ldr	r3, [r3, #48]
 417 0046 03F00203 		and	r3, r3, #2
 418 004a 0193     		str	r3, [sp, #4]
 255:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 419              		.loc 1 255 5 view .LVU115
 420 004c 019B     		ldr	r3, [sp, #4]
 421              	.LBE7:
 255:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 422              		.loc 1 255 5 view .LVU116
 261:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 423              		.loc 1 261 5 view .LVU117
 261:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 424              		.loc 1 261 25 is_stmt 0 view .LVU118
 425 004e C023     		movs	r3, #192
 426 0050 0393     		str	r3, [sp, #12]
 262:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427              		.loc 1 262 5 is_stmt 1 view .LVU119
 262:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 428              		.loc 1 262 26 is_stmt 0 view .LVU120
 429 0052 0224     		movs	r4, #2
 430 0054 0494     		str	r4, [sp, #16]
 263:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 431              		.loc 1 263 5 is_stmt 1 view .LVU121
 264:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 432              		.loc 1 264 5 view .LVU122
 265:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 433              		.loc 1 265 5 view .LVU123
 265:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 434              		.loc 1 265 31 is_stmt 0 view .LVU124
 435 0056 0794     		str	r4, [sp, #28]
 266:Core/Src/tim.c **** 
 436              		.loc 1 266 5 is_stmt 1 view .LVU125
 437 0058 03A9     		add	r1, sp, #12
 438 005a 1648     		ldr	r0, .L29+12
 439              	.LVL14:
 266:Core/Src/tim.c **** 
 440              		.loc 1 266 5 is_stmt 0 view .LVU126
 441 005c FFF7FEFF 		bl	HAL_GPIO_Init
 442              	.LVL15:
 268:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 443              		.loc 1 268 5 is_stmt 1 view .LVU127
 268:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 15


 444              		.loc 1 268 25 is_stmt 0 view .LVU128
 445 0060 0123     		movs	r3, #1
 446 0062 0393     		str	r3, [sp, #12]
 269:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 447              		.loc 1 269 5 is_stmt 1 view .LVU129
 269:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 448              		.loc 1 269 26 is_stmt 0 view .LVU130
 449 0064 0494     		str	r4, [sp, #16]
 270:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 450              		.loc 1 270 5 is_stmt 1 view .LVU131
 270:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 451              		.loc 1 270 26 is_stmt 0 view .LVU132
 452 0066 0595     		str	r5, [sp, #20]
 271:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 453              		.loc 1 271 5 is_stmt 1 view .LVU133
 271:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 454              		.loc 1 271 27 is_stmt 0 view .LVU134
 455 0068 0695     		str	r5, [sp, #24]
 272:Core/Src/tim.c ****     HAL_GPIO_Init(SERVO2_GPIO_Port, &GPIO_InitStruct);
 456              		.loc 1 272 5 is_stmt 1 view .LVU135
 272:Core/Src/tim.c ****     HAL_GPIO_Init(SERVO2_GPIO_Port, &GPIO_InitStruct);
 457              		.loc 1 272 31 is_stmt 0 view .LVU136
 458 006a 0794     		str	r4, [sp, #28]
 273:Core/Src/tim.c **** 
 459              		.loc 1 273 5 is_stmt 1 view .LVU137
 460 006c 03A9     		add	r1, sp, #12
 461 006e 1248     		ldr	r0, .L29+16
 462 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 463              	.LVL16:
 464 0074 D3E7     		b	.L23
 465              	.LVL17:
 466              	.L28:
 285:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 467              		.loc 1 285 5 view .LVU138
 468              	.LBB8:
 285:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 469              		.loc 1 285 5 view .LVU139
 470 0076 0023     		movs	r3, #0
 471 0078 0293     		str	r3, [sp, #8]
 285:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 472              		.loc 1 285 5 view .LVU140
 473 007a 0D4B     		ldr	r3, .L29+8
 474 007c 1A6B     		ldr	r2, [r3, #48]
 475 007e 42F00202 		orr	r2, r2, #2
 476 0082 1A63     		str	r2, [r3, #48]
 285:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 477              		.loc 1 285 5 view .LVU141
 478 0084 1B6B     		ldr	r3, [r3, #48]
 479 0086 03F00203 		and	r3, r3, #2
 480 008a 0293     		str	r3, [sp, #8]
 285:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 481              		.loc 1 285 5 view .LVU142
 482 008c 029B     		ldr	r3, [sp, #8]
 483              	.LBE8:
 285:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 484              		.loc 1 285 5 view .LVU143
 290:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 16


 485              		.loc 1 290 5 view .LVU144
 290:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486              		.loc 1 290 25 is_stmt 0 view .LVU145
 487 008e 4FF44043 		mov	r3, #49152
 488 0092 0393     		str	r3, [sp, #12]
 291:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 489              		.loc 1 291 5 is_stmt 1 view .LVU146
 291:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 490              		.loc 1 291 26 is_stmt 0 view .LVU147
 491 0094 0223     		movs	r3, #2
 492 0096 0493     		str	r3, [sp, #16]
 292:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 493              		.loc 1 292 5 is_stmt 1 view .LVU148
 293:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 494              		.loc 1 293 5 view .LVU149
 294:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 495              		.loc 1 294 5 view .LVU150
 294:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 496              		.loc 1 294 31 is_stmt 0 view .LVU151
 497 0098 0923     		movs	r3, #9
 498 009a 0793     		str	r3, [sp, #28]
 295:Core/Src/tim.c **** 
 499              		.loc 1 295 5 is_stmt 1 view .LVU152
 500 009c 03A9     		add	r1, sp, #12
 501 009e 0648     		ldr	r0, .L29+16
 502              	.LVL18:
 295:Core/Src/tim.c **** 
 503              		.loc 1 295 5 is_stmt 0 view .LVU153
 504 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 505              	.LVL19:
 506              		.loc 1 302 1 view .LVU154
 507 00a4 BBE7     		b	.L23
 508              	.L30:
 509 00a6 00BF     		.align	2
 510              	.L29:
 511 00a8 00040040 		.word	1073742848
 512 00ac 00180040 		.word	1073747968
 513 00b0 00380240 		.word	1073887232
 514 00b4 00000240 		.word	1073872896
 515 00b8 00040240 		.word	1073873920
 516              		.cfi_endproc
 517              	.LFE135:
 519              		.section	.text.MX_TIM3_Init,"ax",%progbits
 520              		.align	1
 521              		.global	MX_TIM3_Init
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 526              	MX_TIM3_Init:
 527              	.LFB130:
  33:Core/Src/tim.c **** 
 528              		.loc 1 33 1 is_stmt 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 56
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 532 0000 00B5     		push	{lr}
 533              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 17


 534              		.cfi_offset 14, -4
 535 0002 8FB0     		sub	sp, sp, #60
 536              		.cfi_def_cfa_offset 64
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 537              		.loc 1 39 3 view .LVU156
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 538              		.loc 1 39 26 is_stmt 0 view .LVU157
 539 0004 0023     		movs	r3, #0
 540 0006 0A93     		str	r3, [sp, #40]
 541 0008 0B93     		str	r3, [sp, #44]
 542 000a 0C93     		str	r3, [sp, #48]
 543 000c 0D93     		str	r3, [sp, #52]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 544              		.loc 1 40 3 is_stmt 1 view .LVU158
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 545              		.loc 1 40 27 is_stmt 0 view .LVU159
 546 000e 0893     		str	r3, [sp, #32]
 547 0010 0993     		str	r3, [sp, #36]
  41:Core/Src/tim.c **** 
 548              		.loc 1 41 3 is_stmt 1 view .LVU160
  41:Core/Src/tim.c **** 
 549              		.loc 1 41 22 is_stmt 0 view .LVU161
 550 0012 0193     		str	r3, [sp, #4]
 551 0014 0293     		str	r3, [sp, #8]
 552 0016 0393     		str	r3, [sp, #12]
 553 0018 0493     		str	r3, [sp, #16]
 554 001a 0593     		str	r3, [sp, #20]
 555 001c 0693     		str	r3, [sp, #24]
 556 001e 0793     		str	r3, [sp, #28]
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 90-1;
 557              		.loc 1 46 3 is_stmt 1 view .LVU162
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 90-1;
 558              		.loc 1 46 18 is_stmt 0 view .LVU163
 559 0020 2A48     		ldr	r0, .L47
 560 0022 2B4A     		ldr	r2, .L47+4
 561 0024 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 562              		.loc 1 47 3 is_stmt 1 view .LVU164
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 563              		.loc 1 47 24 is_stmt 0 view .LVU165
 564 0026 5922     		movs	r2, #89
 565 0028 4260     		str	r2, [r0, #4]
  48:Core/Src/tim.c ****   htim3.Init.Period = 40000-1;
 566              		.loc 1 48 3 is_stmt 1 view .LVU166
  48:Core/Src/tim.c ****   htim3.Init.Period = 40000-1;
 567              		.loc 1 48 26 is_stmt 0 view .LVU167
 568 002a 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 569              		.loc 1 49 3 is_stmt 1 view .LVU168
  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 570              		.loc 1 49 21 is_stmt 0 view .LVU169
 571 002c 49F63F42 		movw	r2, #39999
 572 0030 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 573              		.loc 1 50 3 is_stmt 1 view .LVU170
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 574              		.loc 1 50 28 is_stmt 0 view .LVU171
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 18


 575 0032 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 576              		.loc 1 51 3 is_stmt 1 view .LVU172
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 577              		.loc 1 51 32 is_stmt 0 view .LVU173
 578 0034 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   {
 579              		.loc 1 52 3 is_stmt 1 view .LVU174
  52:Core/Src/tim.c ****   {
 580              		.loc 1 52 7 is_stmt 0 view .LVU175
 581 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 582              	.LVL20:
  52:Core/Src/tim.c ****   {
 583              		.loc 1 52 6 view .LVU176
 584 003a 0028     		cmp	r0, #0
 585 003c 31D1     		bne	.L40
 586              	.L32:
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 587              		.loc 1 56 3 is_stmt 1 view .LVU177
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 588              		.loc 1 56 34 is_stmt 0 view .LVU178
 589 003e 4FF48053 		mov	r3, #4096
 590 0042 0A93     		str	r3, [sp, #40]
  57:Core/Src/tim.c ****   {
 591              		.loc 1 57 3 is_stmt 1 view .LVU179
  57:Core/Src/tim.c ****   {
 592              		.loc 1 57 7 is_stmt 0 view .LVU180
 593 0044 0AA9     		add	r1, sp, #40
 594 0046 2148     		ldr	r0, .L47
 595 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 596              	.LVL21:
  57:Core/Src/tim.c ****   {
 597              		.loc 1 57 6 view .LVU181
 598 004c 60BB     		cbnz	r0, .L41
 599              	.L33:
  61:Core/Src/tim.c ****   {
 600              		.loc 1 61 3 is_stmt 1 view .LVU182
  61:Core/Src/tim.c ****   {
 601              		.loc 1 61 7 is_stmt 0 view .LVU183
 602 004e 1F48     		ldr	r0, .L47
 603 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 604              	.LVL22:
  61:Core/Src/tim.c ****   {
 605              		.loc 1 61 6 view .LVU184
 606 0054 58BB     		cbnz	r0, .L42
 607              	.L34:
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 608              		.loc 1 65 3 is_stmt 1 view .LVU185
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 609              		.loc 1 65 37 is_stmt 0 view .LVU186
 610 0056 0023     		movs	r3, #0
 611 0058 0893     		str	r3, [sp, #32]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 612              		.loc 1 66 3 is_stmt 1 view .LVU187
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 613              		.loc 1 66 33 is_stmt 0 view .LVU188
 614 005a 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 19


  67:Core/Src/tim.c ****   {
 615              		.loc 1 67 3 is_stmt 1 view .LVU189
  67:Core/Src/tim.c ****   {
 616              		.loc 1 67 7 is_stmt 0 view .LVU190
 617 005c 08A9     		add	r1, sp, #32
 618 005e 1B48     		ldr	r0, .L47
 619 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 620              	.LVL23:
  67:Core/Src/tim.c ****   {
 621              		.loc 1 67 6 view .LVU191
 622 0064 30BB     		cbnz	r0, .L43
 623              	.L35:
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 624              		.loc 1 71 3 is_stmt 1 view .LVU192
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 625              		.loc 1 71 20 is_stmt 0 view .LVU193
 626 0066 6023     		movs	r3, #96
 627 0068 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 628              		.loc 1 72 3 is_stmt 1 view .LVU194
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 629              		.loc 1 72 19 is_stmt 0 view .LVU195
 630 006a 0022     		movs	r2, #0
 631 006c 0292     		str	r2, [sp, #8]
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 632              		.loc 1 73 3 is_stmt 1 view .LVU196
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 633              		.loc 1 73 24 is_stmt 0 view .LVU197
 634 006e 0392     		str	r2, [sp, #12]
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 635              		.loc 1 74 3 is_stmt 1 view .LVU198
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 636              		.loc 1 74 24 is_stmt 0 view .LVU199
 637 0070 0592     		str	r2, [sp, #20]
  75:Core/Src/tim.c ****   {
 638              		.loc 1 75 3 is_stmt 1 view .LVU200
  75:Core/Src/tim.c ****   {
 639              		.loc 1 75 7 is_stmt 0 view .LVU201
 640 0072 01A9     		add	r1, sp, #4
 641 0074 1548     		ldr	r0, .L47
 642 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 643              	.LVL24:
  75:Core/Src/tim.c ****   {
 644              		.loc 1 75 6 view .LVU202
 645 007a F0B9     		cbnz	r0, .L44
 646              	.L36:
  79:Core/Src/tim.c ****   {
 647              		.loc 1 79 3 is_stmt 1 view .LVU203
  79:Core/Src/tim.c ****   {
 648              		.loc 1 79 7 is_stmt 0 view .LVU204
 649 007c 0422     		movs	r2, #4
 650 007e 0DEB0201 		add	r1, sp, r2
 651 0082 1248     		ldr	r0, .L47
 652 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 653              	.LVL25:
  79:Core/Src/tim.c ****   {
 654              		.loc 1 79 6 view .LVU205
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 20


 655 0088 D0B9     		cbnz	r0, .L45
 656              	.L37:
  83:Core/Src/tim.c ****   {
 657              		.loc 1 83 3 is_stmt 1 view .LVU206
  83:Core/Src/tim.c ****   {
 658              		.loc 1 83 7 is_stmt 0 view .LVU207
 659 008a 0822     		movs	r2, #8
 660 008c 01A9     		add	r1, sp, #4
 661 008e 0F48     		ldr	r0, .L47
 662 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 663              	.LVL26:
  83:Core/Src/tim.c ****   {
 664              		.loc 1 83 6 view .LVU208
 665 0094 B8B9     		cbnz	r0, .L46
 666              	.L38:
  90:Core/Src/tim.c **** 
 667              		.loc 1 90 3 is_stmt 1 view .LVU209
 668 0096 0D48     		ldr	r0, .L47
 669 0098 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 670              	.LVL27:
  92:Core/Src/tim.c **** /* TIM5 init function */
 671              		.loc 1 92 1 is_stmt 0 view .LVU210
 672 009c 0FB0     		add	sp, sp, #60
 673              		.cfi_remember_state
 674              		.cfi_def_cfa_offset 4
 675              		@ sp needed
 676 009e 5DF804FB 		ldr	pc, [sp], #4
 677              	.L40:
 678              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 679              		.loc 1 54 5 is_stmt 1 view .LVU211
 680 00a2 FFF7FEFF 		bl	Error_Handler
 681              	.LVL28:
 682 00a6 CAE7     		b	.L32
 683              	.L41:
  59:Core/Src/tim.c ****   }
 684              		.loc 1 59 5 view .LVU212
 685 00a8 FFF7FEFF 		bl	Error_Handler
 686              	.LVL29:
 687 00ac CFE7     		b	.L33
 688              	.L42:
  63:Core/Src/tim.c ****   }
 689              		.loc 1 63 5 view .LVU213
 690 00ae FFF7FEFF 		bl	Error_Handler
 691              	.LVL30:
 692 00b2 D0E7     		b	.L34
 693              	.L43:
  69:Core/Src/tim.c ****   }
 694              		.loc 1 69 5 view .LVU214
 695 00b4 FFF7FEFF 		bl	Error_Handler
 696              	.LVL31:
 697 00b8 D5E7     		b	.L35
 698              	.L44:
  77:Core/Src/tim.c ****   }
 699              		.loc 1 77 5 view .LVU215
 700 00ba FFF7FEFF 		bl	Error_Handler
 701              	.LVL32:
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 21


 702 00be DDE7     		b	.L36
 703              	.L45:
  81:Core/Src/tim.c ****   }
 704              		.loc 1 81 5 view .LVU216
 705 00c0 FFF7FEFF 		bl	Error_Handler
 706              	.LVL33:
 707 00c4 E1E7     		b	.L37
 708              	.L46:
  85:Core/Src/tim.c ****   }
 709              		.loc 1 85 5 view .LVU217
 710 00c6 FFF7FEFF 		bl	Error_Handler
 711              	.LVL34:
 712 00ca E4E7     		b	.L38
 713              	.L48:
 714              		.align	2
 715              	.L47:
 716 00cc 00000000 		.word	.LANCHOR1
 717 00d0 00040040 		.word	1073742848
 718              		.cfi_endproc
 719              	.LFE130:
 721              		.section	.text.MX_TIM12_Init,"ax",%progbits
 722              		.align	1
 723              		.global	MX_TIM12_Init
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 728              	MX_TIM12_Init:
 729              	.LFB132:
 139:Core/Src/tim.c **** 
 730              		.loc 1 139 1 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 48
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734 0000 00B5     		push	{lr}
 735              		.cfi_def_cfa_offset 4
 736              		.cfi_offset 14, -4
 737 0002 8DB0     		sub	sp, sp, #52
 738              		.cfi_def_cfa_offset 56
 145:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 739              		.loc 1 145 3 view .LVU219
 145:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 740              		.loc 1 145 26 is_stmt 0 view .LVU220
 741 0004 0023     		movs	r3, #0
 742 0006 0893     		str	r3, [sp, #32]
 743 0008 0993     		str	r3, [sp, #36]
 744 000a 0A93     		str	r3, [sp, #40]
 745 000c 0B93     		str	r3, [sp, #44]
 146:Core/Src/tim.c **** 
 746              		.loc 1 146 3 is_stmt 1 view .LVU221
 146:Core/Src/tim.c **** 
 747              		.loc 1 146 22 is_stmt 0 view .LVU222
 748 000e 0193     		str	r3, [sp, #4]
 749 0010 0293     		str	r3, [sp, #8]
 750 0012 0393     		str	r3, [sp, #12]
 751 0014 0493     		str	r3, [sp, #16]
 752 0016 0593     		str	r3, [sp, #20]
 753 0018 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 22


 754 001a 0793     		str	r3, [sp, #28]
 151:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 755              		.loc 1 151 3 is_stmt 1 view .LVU223
 151:Core/Src/tim.c ****   htim12.Init.Prescaler = 0;
 756              		.loc 1 151 19 is_stmt 0 view .LVU224
 757 001c 1F48     		ldr	r0, .L61
 758 001e 204A     		ldr	r2, .L61+4
 759 0020 0260     		str	r2, [r0]
 152:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 760              		.loc 1 152 3 is_stmt 1 view .LVU225
 152:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 761              		.loc 1 152 25 is_stmt 0 view .LVU226
 762 0022 4360     		str	r3, [r0, #4]
 153:Core/Src/tim.c ****   htim12.Init.Period = 9000-1;
 763              		.loc 1 153 3 is_stmt 1 view .LVU227
 153:Core/Src/tim.c ****   htim12.Init.Period = 9000-1;
 764              		.loc 1 153 27 is_stmt 0 view .LVU228
 765 0024 8360     		str	r3, [r0, #8]
 154:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 766              		.loc 1 154 3 is_stmt 1 view .LVU229
 154:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 767              		.loc 1 154 22 is_stmt 0 view .LVU230
 768 0026 42F22732 		movw	r2, #8999
 769 002a C260     		str	r2, [r0, #12]
 155:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 770              		.loc 1 155 3 is_stmt 1 view .LVU231
 155:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 771              		.loc 1 155 29 is_stmt 0 view .LVU232
 772 002c 0361     		str	r3, [r0, #16]
 156:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 773              		.loc 1 156 3 is_stmt 1 view .LVU233
 156:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 774              		.loc 1 156 33 is_stmt 0 view .LVU234
 775 002e 8361     		str	r3, [r0, #24]
 157:Core/Src/tim.c ****   {
 776              		.loc 1 157 3 is_stmt 1 view .LVU235
 157:Core/Src/tim.c ****   {
 777              		.loc 1 157 7 is_stmt 0 view .LVU236
 778 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
 779              	.LVL35:
 157:Core/Src/tim.c ****   {
 780              		.loc 1 157 6 view .LVU237
 781 0034 18BB     		cbnz	r0, .L56
 782              	.L50:
 161:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 783              		.loc 1 161 3 is_stmt 1 view .LVU238
 161:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 784              		.loc 1 161 34 is_stmt 0 view .LVU239
 785 0036 4FF48053 		mov	r3, #4096
 786 003a 0893     		str	r3, [sp, #32]
 162:Core/Src/tim.c ****   {
 787              		.loc 1 162 3 is_stmt 1 view .LVU240
 162:Core/Src/tim.c ****   {
 788              		.loc 1 162 7 is_stmt 0 view .LVU241
 789 003c 08A9     		add	r1, sp, #32
 790 003e 1748     		ldr	r0, .L61
 791 0040 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 23


 792              	.LVL36:
 162:Core/Src/tim.c ****   {
 793              		.loc 1 162 6 view .LVU242
 794 0044 F0B9     		cbnz	r0, .L57
 795              	.L51:
 166:Core/Src/tim.c ****   {
 796              		.loc 1 166 3 is_stmt 1 view .LVU243
 166:Core/Src/tim.c ****   {
 797              		.loc 1 166 7 is_stmt 0 view .LVU244
 798 0046 1548     		ldr	r0, .L61
 799 0048 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 800              	.LVL37:
 166:Core/Src/tim.c ****   {
 801              		.loc 1 166 6 view .LVU245
 802 004c E8B9     		cbnz	r0, .L58
 803              	.L52:
 170:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 804              		.loc 1 170 3 is_stmt 1 view .LVU246
 170:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 805              		.loc 1 170 20 is_stmt 0 view .LVU247
 806 004e 6023     		movs	r3, #96
 807 0050 0193     		str	r3, [sp, #4]
 171:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 808              		.loc 1 171 3 is_stmt 1 view .LVU248
 171:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 809              		.loc 1 171 19 is_stmt 0 view .LVU249
 810 0052 0022     		movs	r2, #0
 811 0054 0292     		str	r2, [sp, #8]
 172:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 812              		.loc 1 172 3 is_stmt 1 view .LVU250
 172:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 813              		.loc 1 172 24 is_stmt 0 view .LVU251
 814 0056 0392     		str	r2, [sp, #12]
 173:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 815              		.loc 1 173 3 is_stmt 1 view .LVU252
 173:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 816              		.loc 1 173 24 is_stmt 0 view .LVU253
 817 0058 0592     		str	r2, [sp, #20]
 174:Core/Src/tim.c ****   {
 818              		.loc 1 174 3 is_stmt 1 view .LVU254
 174:Core/Src/tim.c ****   {
 819              		.loc 1 174 7 is_stmt 0 view .LVU255
 820 005a 01A9     		add	r1, sp, #4
 821 005c 0F48     		ldr	r0, .L61
 822 005e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 823              	.LVL38:
 174:Core/Src/tim.c ****   {
 824              		.loc 1 174 6 view .LVU256
 825 0062 A8B9     		cbnz	r0, .L59
 826              	.L53:
 178:Core/Src/tim.c ****   {
 827              		.loc 1 178 3 is_stmt 1 view .LVU257
 178:Core/Src/tim.c ****   {
 828              		.loc 1 178 7 is_stmt 0 view .LVU258
 829 0064 0422     		movs	r2, #4
 830 0066 0DEB0201 		add	r1, sp, r2
 831 006a 0C48     		ldr	r0, .L61
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 24


 832 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 833              	.LVL39:
 178:Core/Src/tim.c ****   {
 834              		.loc 1 178 6 view .LVU259
 835 0070 88B9     		cbnz	r0, .L60
 836              	.L54:
 185:Core/Src/tim.c **** 
 837              		.loc 1 185 3 is_stmt 1 view .LVU260
 838 0072 0A48     		ldr	r0, .L61
 839 0074 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 840              	.LVL40:
 187:Core/Src/tim.c **** 
 841              		.loc 1 187 1 is_stmt 0 view .LVU261
 842 0078 0DB0     		add	sp, sp, #52
 843              		.cfi_remember_state
 844              		.cfi_def_cfa_offset 4
 845              		@ sp needed
 846 007a 5DF804FB 		ldr	pc, [sp], #4
 847              	.L56:
 848              		.cfi_restore_state
 159:Core/Src/tim.c ****   }
 849              		.loc 1 159 5 is_stmt 1 view .LVU262
 850 007e FFF7FEFF 		bl	Error_Handler
 851              	.LVL41:
 852 0082 D8E7     		b	.L50
 853              	.L57:
 164:Core/Src/tim.c ****   }
 854              		.loc 1 164 5 view .LVU263
 855 0084 FFF7FEFF 		bl	Error_Handler
 856              	.LVL42:
 857 0088 DDE7     		b	.L51
 858              	.L58:
 168:Core/Src/tim.c ****   }
 859              		.loc 1 168 5 view .LVU264
 860 008a FFF7FEFF 		bl	Error_Handler
 861              	.LVL43:
 862 008e DEE7     		b	.L52
 863              	.L59:
 176:Core/Src/tim.c ****   }
 864              		.loc 1 176 5 view .LVU265
 865 0090 FFF7FEFF 		bl	Error_Handler
 866              	.LVL44:
 867 0094 E6E7     		b	.L53
 868              	.L60:
 180:Core/Src/tim.c ****   }
 869              		.loc 1 180 5 view .LVU266
 870 0096 FFF7FEFF 		bl	Error_Handler
 871              	.LVL45:
 872 009a EAE7     		b	.L54
 873              	.L62:
 874              		.align	2
 875              	.L61:
 876 009c 00000000 		.word	.LANCHOR2
 877 00a0 00180040 		.word	1073747968
 878              		.cfi_endproc
 879              	.LFE132:
 881              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 25


 882              		.align	1
 883              		.global	HAL_TIM_Base_MspDeInit
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 888              	HAL_TIM_Base_MspDeInit:
 889              	.LVL46:
 890              	.LFB136:
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 305:Core/Src/tim.c **** {
 891              		.loc 1 305 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 896              		.loc 1 307 3 view .LVU268
 897              		.loc 1 307 20 is_stmt 0 view .LVU269
 898 0000 0368     		ldr	r3, [r0]
 899              		.loc 1 307 5 view .LVU270
 900 0002 0A4A     		ldr	r2, .L68
 901 0004 9342     		cmp	r3, r2
 902 0006 03D0     		beq	.L66
 308:Core/Src/tim.c ****   {
 309:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 312:Core/Src/tim.c ****     /* Peripheral clock disable */
 313:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 314:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 317:Core/Src/tim.c ****   }
 318:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
 903              		.loc 1 318 8 is_stmt 1 view .LVU271
 904              		.loc 1 318 10 is_stmt 0 view .LVU272
 905 0008 094A     		ldr	r2, .L68+4
 906 000a 9342     		cmp	r3, r2
 907 000c 07D0     		beq	.L67
 908              	.L63:
 319:Core/Src/tim.c ****   {
 320:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
 323:Core/Src/tim.c ****     /* Peripheral clock disable */
 324:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 325:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 326:Core/Src/tim.c **** 
 327:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 328:Core/Src/tim.c ****   }
 329:Core/Src/tim.c **** }
 909              		.loc 1 329 1 view .LVU273
 910 000e 7047     		bx	lr
 911              	.L66:
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 26


 912              		.loc 1 313 5 is_stmt 1 view .LVU274
 913 0010 02F50D32 		add	r2, r2, #144384
 914 0014 136C     		ldr	r3, [r2, #64]
 915 0016 23F00203 		bic	r3, r3, #2
 916 001a 1364     		str	r3, [r2, #64]
 917 001c 7047     		bx	lr
 918              	.L67:
 324:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 919              		.loc 1 324 5 view .LVU275
 920 001e 02F50832 		add	r2, r2, #139264
 921 0022 136C     		ldr	r3, [r2, #64]
 922 0024 23F04003 		bic	r3, r3, #64
 923 0028 1364     		str	r3, [r2, #64]
 924              		.loc 1 329 1 is_stmt 0 view .LVU276
 925 002a F0E7     		b	.L63
 926              	.L69:
 927              		.align	2
 928              	.L68:
 929 002c 00040040 		.word	1073742848
 930 0030 00180040 		.word	1073747968
 931              		.cfi_endproc
 932              	.LFE136:
 934              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 935              		.align	1
 936              		.global	HAL_TIM_Encoder_MspDeInit
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 941              	HAL_TIM_Encoder_MspDeInit:
 942              	.LVL47:
 943              	.LFB137:
 330:Core/Src/tim.c **** 
 331:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 332:Core/Src/tim.c **** {
 944              		.loc 1 332 1 is_stmt 1 view -0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 0
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 948              		.loc 1 332 1 is_stmt 0 view .LVU278
 949 0000 08B5     		push	{r3, lr}
 950              		.cfi_def_cfa_offset 8
 951              		.cfi_offset 3, -8
 952              		.cfi_offset 14, -4
 333:Core/Src/tim.c **** 
 334:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM5)
 953              		.loc 1 334 3 is_stmt 1 view .LVU279
 954              		.loc 1 334 23 is_stmt 0 view .LVU280
 955 0002 0268     		ldr	r2, [r0]
 956              		.loc 1 334 5 view .LVU281
 957 0004 064B     		ldr	r3, .L74
 958 0006 9A42     		cmp	r2, r3
 959 0008 00D0     		beq	.L73
 960              	.LVL48:
 961              	.L70:
 335:Core/Src/tim.c ****   {
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 337:Core/Src/tim.c **** 
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 27


 338:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 339:Core/Src/tim.c ****     /* Peripheral clock disable */
 340:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 343:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 344:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 345:Core/Src/tim.c ****     */
 346:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, ENCODER1_Pin|ENCODER2_Pin);
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 351:Core/Src/tim.c ****   }
 352:Core/Src/tim.c **** }
 962              		.loc 1 352 1 view .LVU282
 963 000a 08BD     		pop	{r3, pc}
 964              	.LVL49:
 965              	.L73:
 340:Core/Src/tim.c **** 
 966              		.loc 1 340 5 is_stmt 1 view .LVU283
 967 000c 054A     		ldr	r2, .L74+4
 968 000e 136C     		ldr	r3, [r2, #64]
 969 0010 23F00803 		bic	r3, r3, #8
 970 0014 1364     		str	r3, [r2, #64]
 346:Core/Src/tim.c **** 
 971              		.loc 1 346 5 view .LVU284
 972 0016 0321     		movs	r1, #3
 973 0018 0348     		ldr	r0, .L74+8
 974              	.LVL50:
 346:Core/Src/tim.c **** 
 975              		.loc 1 346 5 is_stmt 0 view .LVU285
 976 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 977              	.LVL51:
 978              		.loc 1 352 1 view .LVU286
 979 001e F4E7     		b	.L70
 980              	.L75:
 981              		.align	2
 982              	.L74:
 983 0020 000C0040 		.word	1073744896
 984 0024 00380240 		.word	1073887232
 985 0028 00000240 		.word	1073872896
 986              		.cfi_endproc
 987              	.LFE137:
 989              		.global	htim12
 990              		.global	htim5
 991              		.global	htim3
 992              		.section	.bss.htim12,"aw",%nobits
 993              		.align	2
 994              		.set	.LANCHOR2,. + 0
 997              	htim12:
 998 0000 00000000 		.space	72
 998      00000000 
 998      00000000 
 998      00000000 
 998      00000000 
 999              		.section	.bss.htim3,"aw",%nobits
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 28


 1000              		.align	2
 1001              		.set	.LANCHOR1,. + 0
 1004              	htim3:
 1005 0000 00000000 		.space	72
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1006              		.section	.bss.htim5,"aw",%nobits
 1007              		.align	2
 1008              		.set	.LANCHOR0,. + 0
 1011              	htim5:
 1012 0000 00000000 		.space	72
 1012      00000000 
 1012      00000000 
 1012      00000000 
 1012      00000000 
 1013              		.text
 1014              	.Letext0:
 1015              		.file 2 "c:\\users\\baske\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 1016              		.file 3 "c:\\users\\baske\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 1017              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1018              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1019              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1020              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1021              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1022              		.file 9 "Core/Inc/tim.h"
 1023              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1024              		.file 11 "Core/Inc/main.h"
 1025              		.file 12 "<built-in>"
ARM GAS  C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:20     .text.MX_TIM5_Init:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:26     .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:133    .text.MX_TIM5_Init:000000000000005c $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:139    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:145    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:220    .text.HAL_TIM_Base_MspInit:0000000000000048 $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:227    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:233    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:331    .text.HAL_TIM_Encoder_MspInit:0000000000000060 $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:337    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:343    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:511    .text.HAL_TIM_MspPostInit:00000000000000a8 $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:520    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:526    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:716    .text.MX_TIM3_Init:00000000000000cc $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:722    .text.MX_TIM12_Init:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:728    .text.MX_TIM12_Init:0000000000000000 MX_TIM12_Init
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:876    .text.MX_TIM12_Init:000000000000009c $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:882    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:888    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:929    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:935    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:941    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:983    .text.HAL_TIM_Encoder_MspDeInit:0000000000000020 $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:997    .bss.htim12:0000000000000000 htim12
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:1011   .bss.htim5:0000000000000000 htim5
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:1004   .bss.htim3:0000000000000000 htim3
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:993    .bss.htim12:0000000000000000 $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:1000   .bss.htim3:0000000000000000 $d
C:\Users\baske\AppData\Local\Temp\cc1IMH5U.s:1007   .bss.htim5:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
