<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>rv32i_pp_ip</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp(delay=0 clock cycles(s))</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.031</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>0</Interval-min>
            <Interval-max>0</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_62_2>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>3</PipelineII>
                <PipelineDepth>3</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_62_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../rv32i_pp_ip.cpp:53</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_62_2>
                    <Name>VITIS_LOOP_62_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../compute.cpp:38~../../execute.cpp:83~../../rv32i_pp_ip.cpp:67</SourceLocation>
                </VITIS_LOOP_62_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>128</BRAM_18K>
            <FF>2296</FF>
            <LUT>3945</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>rv32i_pp_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>rv32i_pp_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>rv32i_pp_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>rv32i_pp_ip</ModuleName>
            <BindInstances>pc_fu_1142_p3 f_to_f_fu_1763_p2 f_to_e_d_i_is_load_fu_1828_p2 f_to_e_d_i_is_store_fu_1834_p2 f_to_e_d_i_is_branch_fu_1840_p2 f_to_e_d_i_is_jalr_fu_1846_p2 f_to_e_d_i_is_jal_fu_1852_p2 f_to_e_d_i_is_ret_fu_1858_p2 f_to_e_d_i_is_lui_fu_1864_p2 f_to_e_d_i_is_op_imm_fu_1870_p2 icmp_ln21_fu_1876_p2 or_ln21_fu_1882_p2 f_to_e_d_i_has_no_dest_fu_1888_p2 f_to_e_d_i_is_r_type_fu_2432_p2 sparsemux_65_5_32_1_1_U1 sparsemux_65_5_32_1_1_U2 or_ln30_fu_1442_p2 xor_ln30_fu_1448_p2 icmp_ln31_fu_1454_p2 icmp_ln31_1_fu_1460_p2 and_ln30_fu_1466_p2 m_bp_1_fu_1472_p2 xor_ln32_fu_1478_p2 or_ln32_fu_1484_p2 xor_ln32_1_fu_1490_p2 icmp_ln33_fu_1496_p2 and_ln32_fu_1502_p2 w_bp_1_fu_1508_p2 bypass_rs1_fu_1514_p2 icmp_ln36_fu_1520_p2 icmp_ln36_1_fu_1526_p2 and_ln35_fu_1532_p2 m_bp_2_fu_1538_p2 icmp_ln38_fu_1544_p2 and_ln37_fu_1550_p2 w_bp_2_fu_1556_p2 bypass_rs2_fu_1562_p2 select_ln8_fu_1568_p3 rv1_fu_1576_p3 select_ln8_1_fu_1588_p3 rv2_fu_1596_p3 grp_fu_810_p2 grp_fu_815_p2 xor_ln23_fu_1977_p2 grp_fu_815_p2 icmp_ln16_fu_1984_p2 icmp_ln14_fu_1989_p2 grp_fu_810_p2 xor_ln29_fu_1994_p2 taken_branch_fu_2001_p2 rs_fu_2015_p3 shift_1_fu_2026_p3 result_12_fu_2033_p2 result_9_fu_2042_p2 result_10_fu_2047_p2 result_11_fu_2052_p3 result_8_fu_2060_p2 result_7_fu_2065_p2 result_6_fu_2074_p2 result_5_fu_2087_p2 and_ln46_fu_2092_p2 result_2_fu_2098_p2 result_3_fu_2103_p2 result_4_fu_2108_p3 result_fu_2116_p2 npc4_fu_2577_p2 result_16_fu_2587_p2 result_17_fu_2593_p3 grp_fu_820_p2 grp_fu_820_p2 result_19_fu_2601_p3 or_ln85_fu_2619_p2 result_21_fu_2623_p3 npc_fu_2121_p2 j_b_target_pc_fu_2137_p2 add_ln127_fu_2143_p2 select_ln139_fu_2631_p3 select_ln133_fu_2638_p3 xor_ln92_fu_2158_p2 icmp_ln93_fu_2164_p2 xor_ln92_1_fu_2170_p2 xor_ln92_2_fu_2644_p2 icmp_ln93_1_fu_2648_p2 xor_ln94_fu_2176_p2 xor_ln94_1_fu_2182_p2 xor_ln94_2_fu_2188_p2 xor_ln94_3_fu_2194_p2 icmp_ln97_fu_2653_p2 xor_ln98_fu_2658_p2 xor_ln98_1_fu_2664_p2 or_ln98_fu_2669_p2 icmp_ln99_fu_2675_p2 and_ln99_1_fu_2679_p2 and_ln99_fu_2685_p2 icmp_ln100_fu_2691_p2 and_ln100_1_fu_2695_p2 and_ln100_2_fu_2699_p2 and_ln100_fu_2705_p2 or_ln102_fu_2711_p2 or_ln102_1_fu_2716_p2 or_ln102_2_fu_2720_p2 e_to_f_set_pc_fu_2726_p2 e_to_m_result_fu_2736_p3 icmp_ln31_2_fu_2248_p2 icmp_ln31_3_fu_2253_p2 icmp_ln31_4_fu_2258_p2 sparsemux_9_3_8_1_1_U3 h_fu_2305_p3 sel_tmp5_fu_2320_p2 icmp_ln44_fu_2326_p2 and_ln44_fu_2331_p2 icmp_ln44_1_fu_2337_p2 and_ln44_1_fu_2342_p2 icmp_ln44_2_fu_2348_p2 and_ln44_2_fu_2353_p2 icmp_ln44_3_fu_2359_p2 and_ln44_3_fu_2364_p2 icmp_ln44_4_fu_2370_p2 and_ln44_4_fu_2375_p2 sparsemux_15_6_32_1_1_U4 shl_ln79_fu_1665_p2 shl_ln79_2_fu_1683_p2 shl_ln76_fu_1697_p2 shl_ln76_2_fu_1715_p2 nb_instruction xor_ln21_fu_2888_p2 icmp_ln21_2_fu_2893_p2 or_ln21_2_fu_2898_p2 or_ln21_3_fu_2904_p2 add_ln53_fu_2920_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>rv32i_pp_ip</Name>
            <Loops>
                <VITIS_LOOP_62_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.031</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_2>
                        <Name>VITIS_LOOP_62_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../rv32i_pp_ip.cpp:53</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_62_2>
                            <Name>VITIS_LOOP_62_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../compute.cpp:38~../../execute.cpp:83~../../rv32i_pp_ip.cpp:67</SourceLocation>
                        </VITIS_LOOP_62_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <FF>2296</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="pc_fu_1142_p3" SOURCE="../../fetch_decode.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="pc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="f_to_f_fu_1763_p2" SOURCE="../../fetch.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_load_fu_1828_p2" SOURCE="../../decode.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_store_fu_1834_p2" SOURCE="../../decode.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_store" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_branch_fu_1840_p2" SOURCE="../../decode.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_branch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_jalr_fu_1846_p2" SOURCE="../../decode.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_jalr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_jal_fu_1852_p2" SOURCE="../../decode.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_jal" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_ret_fu_1858_p2" SOURCE="../../decode.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_ret" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_lui_fu_1864_p2" SOURCE="../../decode.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_lui" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_op_imm_fu_1870_p2" SOURCE="../../decode.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_op_imm" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_1876_p2" SOURCE="../../decode.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln21_fu_1882_p2" SOURCE="../../decode.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="f_to_e_d_i_has_no_dest_fu_1888_p2" SOURCE="../../decode.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_has_no_dest" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_r_type_fu_2432_p2" SOURCE="../../decode.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_r_type" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U1" SOURCE="../../compute.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="r1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U2" SOURCE="../../compute.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="r2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln30_fu_1442_p2" SOURCE="../../execute.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln30_fu_1448_p2" SOURCE="../../execute.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln31_fu_1454_p2" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_1_fu_1460_p2" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln30_fu_1466_p2" SOURCE="../../execute.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="m_bp_1_fu_1472_p2" SOURCE="../../execute.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="m_bp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_fu_1478_p2" SOURCE="../../execute.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln32_fu_1484_p2" SOURCE="../../execute.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln32_1_fu_1490_p2" SOURCE="../../execute.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln32_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln33_fu_1496_p2" SOURCE="../../execute.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln32_fu_1502_p2" SOURCE="../../execute.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="w_bp_1_fu_1508_p2" SOURCE="../../execute.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="w_bp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="bypass_rs1_fu_1514_p2" SOURCE="../../execute.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="bypass_rs1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln36_fu_1520_p2" SOURCE="../../execute.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_1_fu_1526_p2" SOURCE="../../execute.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_1532_p2" SOURCE="../../execute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="m_bp_2_fu_1538_p2" SOURCE="../../execute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="m_bp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_1544_p2" SOURCE="../../execute.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln37_fu_1550_p2" SOURCE="../../execute.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="w_bp_2_fu_1556_p2" SOURCE="../../execute.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="w_bp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="bypass_rs2_fu_1562_p2" SOURCE="../../execute.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="bypass_rs2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_1568_p3" SOURCE="../../execute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="rv1_fu_1576_p3" SOURCE="../../execute.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_1_fu_1588_p3" SOURCE="../../execute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="rv2_fu_1596_p3" SOURCE="../../execute.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="rv2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_810_p2" SOURCE="../../compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_815_p2" SOURCE="../../compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_fu_1977_p2" SOURCE="../../compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_815_p2" SOURCE="../../compute.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln16_fu_1984_p2" SOURCE="../../compute.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_fu_1989_p2" SOURCE="../../compute.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_810_p2" SOURCE="../../compute.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln29_fu_1994_p2" SOURCE="../../compute.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="taken_branch_fu_2001_p2" SOURCE="../../execute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="taken_branch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="rs_fu_2015_p3" SOURCE="../../execute.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="rs" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="shift_1_fu_2026_p3" SOURCE="../../compute.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="result_12_fu_2033_p2" SOURCE="../../compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="result_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="ashr" PRAGMA="" RTLNAME="result_9_fu_2042_p2" SOURCE="../../compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="lshr" PRAGMA="" RTLNAME="result_10_fu_2047_p2" SOURCE="../../compute.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="result_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="result_11_fu_2052_p3" SOURCE="../../compute.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="result_8_fu_2060_p2" SOURCE="../../compute.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setlt" PRAGMA="" RTLNAME="result_7_fu_2065_p2" SOURCE="../../compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setlt" PRAGMA="" RTLNAME="result_6_fu_2074_p2" SOURCE="../../compute.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="shl" PRAGMA="" RTLNAME="result_5_fu_2087_p2" SOURCE="../../compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_2092_p2" SOURCE="../../compute.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_2098_p2" SOURCE="../../compute.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="result_3_fu_2103_p2" SOURCE="../../compute.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="result_4_fu_2108_p3" SOURCE="../../compute.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="result_fu_2116_p2" SOURCE="../../compute.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="npc4_fu_2577_p2" SOURCE="../../compute.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="npc4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="result_16_fu_2587_p2" SOURCE="../../compute.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="result_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="result_17_fu_2593_p3" SOURCE="../../compute.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="result_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_820_p2" SOURCE="../../compute.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="result_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_820_p2" SOURCE="../../compute.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="result_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="result_19_fu_2601_p3" SOURCE="../../compute.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="result_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln85_fu_2619_p2" SOURCE="../../execute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="result_21_fu_2623_p3" SOURCE="../../execute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="result_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="npc_fu_2121_p2" SOURCE="../../compute.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="npc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="j_b_target_pc_fu_2137_p2" SOURCE="../../compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="j_b_target_pc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_2143_p2" SOURCE="../../compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln139_fu_2631_p3" SOURCE="../../compute.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_2638_p3" SOURCE="../../compute.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_fu_2158_p2" SOURCE="../../execute.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_2164_p2" SOURCE="../../execute.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_1_fu_2170_p2" SOURCE="../../execute.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_2_fu_2644_p2" SOURCE="../../execute.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln93_1_fu_2648_p2" SOURCE="../../execute.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln94_fu_2176_p2" SOURCE="../../execute.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln94_1_fu_2182_p2" SOURCE="../../execute.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln94_2_fu_2188_p2" SOURCE="../../execute.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln94_3_fu_2194_p2" SOURCE="../../execute.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln97_fu_2653_p2" SOURCE="../../execute.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_fu_2658_p2" SOURCE="../../execute.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_1_fu_2664_p2" SOURCE="../../execute.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_fu_2669_p2" SOURCE="../../execute.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_2675_p2" SOURCE="../../execute.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_1_fu_2679_p2" SOURCE="../../execute.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln99_fu_2685_p2" SOURCE="../../execute.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_2691_p2" SOURCE="../../execute.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_1_fu_2695_p2" SOURCE="../../execute.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_2_fu_2699_p2" SOURCE="../../execute.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln100_fu_2705_p2" SOURCE="../../execute.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_fu_2711_p2" SOURCE="../../execute.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_1_fu_2716_p2" SOURCE="../../execute.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_2_fu_2720_p2" SOURCE="../../execute.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="e_to_f_set_pc_fu_2726_p2" SOURCE="../../execute.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_f_set_pc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_result_fu_2736_p3" SOURCE="../../execute.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_2_fu_2248_p2" SOURCE="../../mem.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_3_fu_2253_p2" SOURCE="../../mem.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_4_fu_2258_p2" SOURCE="../../mem.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_8_1_1_U3" SOURCE="../../mem.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="select" PRAGMA="" RTLNAME="h_fu_2305_p3" SOURCE="../../mem.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp5_fu_2320_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_2326_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_fu_2331_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_1_fu_2337_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_1_fu_2342_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_2_fu_2348_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_2_fu_2353_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_3_fu_2359_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_3_fu_2364_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_4_fu_2370_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_4_fu_2375_p2" SOURCE="../../mem.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_32_1_1_U4" SOURCE="../../mem.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="m_to_w_result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln79_fu_1665_p2" SOURCE="../../mem.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln79_2_fu_1683_p2" SOURCE="../../mem.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln76_fu_1697_p2" SOURCE="../../mem.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln76_2_fu_1715_p2" SOURCE="../../mem.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln76_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="nb_instruction" SOURCE="../../rv32i_pp_ip.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="c_nbi" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_fu_2888_p2" SOURCE="../../rv32i_pp_ip.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln21_2_fu_2893_p2" SOURCE="../../rv32i_pp_ip.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln21_2_fu_2898_p2" SOURCE="../../rv32i_pp_ip.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln21_3_fu_2904_p2" SOURCE="../../rv32i_pp_ip.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln21_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_2920_p2" SOURCE="../../rv32i_pp_ip.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="128" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="start_pc" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="start_pc" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="code_ram" index="1" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="code_ram" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_ram" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="data_ram" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nb_instruction" index="3" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nb_cycle" index="4" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nb_cycle" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="nb_cycle_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="19" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="code_ram" offset="131072" range="131072"/>
                <memorie memorieName="data_ram" offset="262144" range="131072"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="start_pc" access="W" description="Data signal of start_pc" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_pc" access="W" description="Bit 31 to 0 of start_pc"/>
                    </fields>
                </register>
                <register offset="0x18" name="nb_instruction" access="R" description="Data signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="32" name="nb_instruction" access="R" description="Bit 31 to 0 of nb_instruction"/>
                    </fields>
                </register>
                <register offset="0x1c" name="nb_instruction_ctrl" access="R" description="Control signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="1" name="nb_instruction_ap_vld" access="R" description="Control signal nb_instruction_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="nb_cycle" access="R" description="Data signal of nb_cycle" range="32">
                    <fields>
                        <field offset="0" width="32" name="nb_cycle" access="R" description="Bit 31 to 0 of nb_cycle"/>
                    </fields>
                </register>
                <register offset="0x2c" name="nb_cycle_ctrl" access="R" description="Control signal of nb_cycle" range="32">
                    <fields>
                        <field offset="0" width="1" name="nb_cycle_ap_vld" access="R" description="Control signal nb_cycle_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="start_pc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="131072" argName="code_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="262144" argName="data_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="nb_instruction"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="nb_cycle"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 19, 16, 0, BRAM=128</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">start_pc, 0x10, 32, W, Data signal of start_pc, </column>
                    <column name="s_axi_control">nb_instruction, 0x18, 32, R, Data signal of nb_instruction, </column>
                    <column name="s_axi_control">nb_instruction_ctrl, 0x1c, 32, R, Control signal of nb_instruction, 0=nb_instruction_ap_vld</column>
                    <column name="s_axi_control">nb_cycle, 0x28, 32, R, Data signal of nb_cycle, </column>
                    <column name="s_axi_control">nb_cycle_ctrl, 0x2c, 32, R, Control signal of nb_cycle, 0=nb_cycle_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="start_pc">in, unsigned int</column>
                    <column name="code_ram">in, unsigned int*</column>
                    <column name="data_ram">inout, int*</column>
                    <column name="nb_instruction">out, unsigned int*</column>
                    <column name="nb_cycle">out, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="start_pc">s_axi_control, register, name=start_pc offset=0x10 range=32</column>
                    <column name="code_ram">s_axi_control, memory, name=code_ram offset=131072 range=131072</column>
                    <column name="data_ram">s_axi_control, memory, name=data_ram offset=262144 range=131072</column>
                    <column name="nb_instruction">s_axi_control, register, name=nb_instruction offset=0x18 range=32</column>
                    <column name="nb_instruction">s_axi_control, register, name=nb_instruction_ctrl offset=0x1c range=32</column>
                    <column name="nb_cycle">s_axi_control, register, name=nb_cycle offset=0x28 range=32</column>
                    <column name="nb_cycle">s_axi_control, register, name=nb_cycle_ctrl offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../rv32i_pp_ip.cpp:37" status="valid" parentFunction="rv32i_pp_ip" variable="start_pc" isDirective="0" options="s_axilite port=start_pc"/>
        <Pragma type="interface" location="../../rv32i_pp_ip.cpp:38" status="valid" parentFunction="rv32i_pp_ip" variable="code_ram" isDirective="0" options="s_axilite port=code_ram"/>
        <Pragma type="interface" location="../../rv32i_pp_ip.cpp:39" status="valid" parentFunction="rv32i_pp_ip" variable="data_ram" isDirective="0" options="s_axilite port=data_ram"/>
        <Pragma type="interface" location="../../rv32i_pp_ip.cpp:40" status="valid" parentFunction="rv32i_pp_ip" variable="nb_instruction" isDirective="0" options="s_axilite port=nb_instruction"/>
        <Pragma type="interface" location="../../rv32i_pp_ip.cpp:41" status="valid" parentFunction="rv32i_pp_ip" variable="nb_cycle" isDirective="0" options="s_axilite port=nb_cycle"/>
        <Pragma type="interface" location="../../rv32i_pp_ip.cpp:42" status="valid" parentFunction="rv32i_pp_ip" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="../../rv32i_pp_ip.cpp:43" status="valid" parentFunction="rv32i_pp_ip" variable="" isDirective="0" options="recursive"/>
        <Pragma type="array_partition" location="../../rv32i_pp_ip.cpp:45" status="valid" parentFunction="rv32i_pp_ip" variable="reg_file" isDirective="0" options="variable=reg_file dim=1 complete"/>
        <Pragma type="pipeline" location="../../rv32i_pp_ip.cpp:63" status="valid" parentFunction="rv32i_pp_ip" variable="" isDirective="0" options="II=3"/>
    </PragmaReport>
</profile>

