library verilog;
use verilog.vl_types.all;
entity gcd is
    port(
        clk             : in     vl_logic;
        start           : in     vl_logic;
        Ain             : in     vl_logic_vector(15 downto 0);
        Bin             : in     vl_logic_vector(15 downto 0);
        answer          : out    vl_logic_vector(15 downto 0);
        done            : out    vl_logic
    );
end gcd;
