# compile vhdl design source files
vhdl xil_defaultlib  "../../../Final_project.srcs/sources_1/new/voter.vhd"
vhdl xil_defaultlib  "../../../Final_project.srcs/sim_1/imports/EECS_443/voter_tb.vhd"

# Do not sort compile order
nosort
