Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 22 12:03:41 2021
| Host         : DESKTOP-AH7DD1E running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 68
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 55         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 9          |
| TIMING-20 | Warning          | Non-clocked latch            | 4          |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin fsm_1/cur_floor_i_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin motor_1/height_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin reqreg_1/REQ_FLOOR_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin reqreg_1/REQ_FLOOR_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin reqreg_1/REQ_FLOOR_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin reqreg_1/REQ_FLOOR_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[0].one_pipeline.SYNC_OUT_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[0].sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[0].sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[0].sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[1].one_pipeline.SYNC_OUT_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[1].sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[1].sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[1].sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[2].one_pipeline.SYNC_OUT_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[2].sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[2].sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[2].sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[3].one_pipeline.SYNC_OUT_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[3].sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[3].sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[3].sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[4].sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[4].sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin synchro_1/synchros[4].sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/ANODES_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/SEGMENTS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/SEGMENTS_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/SEGMENTS_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/SEGMENTS_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/SEGMENTS_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/SEGMENTS_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin udisplay_refresh/SEGMENTS_reg[6]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell motor_1/cur_floor_i_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell motor_1/cur_floor_i_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell motor_1/cur_floor_i_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell motor_1/cur_floor_i_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell synchro_1/FSM_sequential_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/FSM_sequential_state_reg[0]/CLR,
fsm_1/FSM_sequential_state_reg[1]/CLR, motor_1/height_reg[0]/CLR,
motor_1/height_reg[10]/CLR, motor_1/height_reg[11]/CLR,
motor_1/height_reg[12]/CLR, motor_1/height_reg[1]/CLR,
motor_1/height_reg[2]/CLR, motor_1/height_reg[3]/CLR,
motor_1/height_reg[4]/CLR, motor_1/height_reg[5]/CLR,
motor_1/height_reg[6]/CLR, motor_1/height_reg[7]/CLR,
motor_1/height_reg[8]/CLR, motor_1/height_reg[9]/CLR
 (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell synchro_1/cur_floor_i_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[0]_C/CLR, fsm_1/cur_floor_i_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell synchro_1/cur_floor_i_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[1]_C/CLR, fsm_1/cur_floor_i_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell synchro_1/cur_floor_i_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[2]_C/CLR, fsm_1/cur_floor_i_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell synchro_1/cur_floor_i_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) fsm_1/cur_floor_i_reg[3]_C/CLR, fsm_1/cur_floor_i_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch fsm_1/cur_floor_i_reg[0]_LDC cannot be properly analyzed as its control pin fsm_1/cur_floor_i_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch fsm_1/cur_floor_i_reg[1]_LDC cannot be properly analyzed as its control pin fsm_1/cur_floor_i_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch fsm_1/cur_floor_i_reg[2]_LDC cannot be properly analyzed as its control pin fsm_1/cur_floor_i_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch fsm_1/cur_floor_i_reg[3]_LDC cannot be properly analyzed as its control pin fsm_1/cur_floor_i_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>


