{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705868686496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705868686502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 22:24:46 2024 " "Processing started: Sun Jan 21 22:24:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705868686502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868686502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QP -c QP " "Command: quartus_map --read_settings_files=on --write_settings_files=off QP -c QP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868686502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705868687340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705868687340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/es.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/es.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES " "Found entity 1: ES" {  } { { "ES/synthesis/ES.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/ES.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ES/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ES/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_irq_mapper " "Found entity 1: ES_irq_mapper" {  } { { "ES/synthesis/submodules/ES_irq_mapper.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0 " "Found entity 1: ES_mm_interconnect_0" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ES_mm_interconnect_0_avalon_st_adapter" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ES_mm_interconnect_0_rsp_mux_001" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ES/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696923 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ES/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_mux " "Found entity 1: ES_mm_interconnect_0_rsp_mux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_demux_002 " "Found entity 1: ES_mm_interconnect_0_rsp_demux_002" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_rsp_demux " "Found entity 1: ES_mm_interconnect_0_rsp_demux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_mux_002 " "Found entity 1: ES_mm_interconnect_0_cmd_mux_002" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_mux " "Found entity 1: ES_mm_interconnect_0_cmd_mux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ES_mm_interconnect_0_cmd_demux_001" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868696999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868696999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_cmd_demux " "Found entity 1: ES_mm_interconnect_0_cmd_demux" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ES/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ES/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697042 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ES/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ES/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ES/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_004_default_decode " "Found entity 1: ES_mm_interconnect_0_router_004_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697066 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router_004 " "Found entity 2: ES_mm_interconnect_0_router_004" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_002_default_decode " "Found entity 1: ES_mm_interconnect_0_router_002_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697072 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router_002 " "Found entity 2: ES_mm_interconnect_0_router_002" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_001_default_decode " "Found entity 1: ES_mm_interconnect_0_router_001_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697077 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router_001 " "Found entity 2: ES_mm_interconnect_0_router_001" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ES_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ES_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ES_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705868697089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file es/synthesis/submodules/es_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ES_mm_interconnect_0_router_default_decode " "Found entity 1: ES_mm_interconnect_0_router_default_decode" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697092 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_mm_interconnect_0_router " "Found entity 2: ES_mm_interconnect_0_router" {  } { { "ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ES/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ES/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ES/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ES/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ES/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "ES/synthesis/submodules/reg32_avalon_interface.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "ES/synthesis/submodules/reg32.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_onchip_memory2_0 " "Found entity 1: ES_onchip_memory2_0" {  } { { "ES/synthesis/submodules/ES_onchip_memory2_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file es/synthesis/submodules/es_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_ic_data_module " "Found entity 1: ES_nios2_qsys_0_ic_data_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_nios2_qsys_0_ic_tag_module " "Found entity 2: ES_nios2_qsys_0_ic_tag_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "3 ES_nios2_qsys_0_bht_module " "Found entity 3: ES_nios2_qsys_0_bht_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "4 ES_nios2_qsys_0_register_bank_a_module " "Found entity 4: ES_nios2_qsys_0_register_bank_a_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "5 ES_nios2_qsys_0_register_bank_b_module " "Found entity 5: ES_nios2_qsys_0_register_bank_b_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "6 ES_nios2_qsys_0_dc_tag_module " "Found entity 6: ES_nios2_qsys_0_dc_tag_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "7 ES_nios2_qsys_0_dc_data_module " "Found entity 7: ES_nios2_qsys_0_dc_data_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "8 ES_nios2_qsys_0_dc_victim_module " "Found entity 8: ES_nios2_qsys_0_dc_victim_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "9 ES_nios2_qsys_0_nios2_oci_debug " "Found entity 9: ES_nios2_qsys_0_nios2_oci_debug" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "10 ES_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: ES_nios2_qsys_0_ociram_sp_ram_module" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "11 ES_nios2_qsys_0_nios2_ocimem " "Found entity 11: ES_nios2_qsys_0_nios2_ocimem" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "12 ES_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: ES_nios2_qsys_0_nios2_avalon_reg" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "13 ES_nios2_qsys_0_nios2_oci_break " "Found entity 13: ES_nios2_qsys_0_nios2_oci_break" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "14 ES_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: ES_nios2_qsys_0_nios2_oci_xbrk" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "15 ES_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: ES_nios2_qsys_0_nios2_oci_dbrk" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "16 ES_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: ES_nios2_qsys_0_nios2_oci_itrace" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "17 ES_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: ES_nios2_qsys_0_nios2_oci_td_mode" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "18 ES_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: ES_nios2_qsys_0_nios2_oci_dtrace" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "19 ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: ES_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "20 ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: ES_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "21 ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: ES_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "22 ES_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: ES_nios2_qsys_0_nios2_oci_fifo" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "23 ES_nios2_qsys_0_nios2_oci_pib " "Found entity 23: ES_nios2_qsys_0_nios2_oci_pib" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "24 ES_nios2_qsys_0_nios2_oci_im " "Found entity 24: ES_nios2_qsys_0_nios2_oci_im" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "25 ES_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: ES_nios2_qsys_0_nios2_performance_monitors" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "26 ES_nios2_qsys_0_nios2_oci " "Found entity 26: ES_nios2_qsys_0_nios2_oci" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""} { "Info" "ISGN_ENTITY_NAME" "27 ES_nios2_qsys_0 " "Found entity 27: ES_nios2_qsys_0" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: ES_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: ES_nios2_qsys_0_jtag_debug_module_tck" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: ES_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_mult_cell " "Found entity 1: ES_nios2_qsys_0_mult_cell" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_oci_test_bench " "Found entity 1: ES_nios2_qsys_0_oci_test_bench" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file es/synthesis/submodules/es_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_nios2_qsys_0_test_bench " "Found entity 1: ES_nios2_qsys_0_test_bench" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "es/synthesis/submodules/es_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file es/synthesis/submodules/es_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ES_jtag_uart_0_sim_scfifo_w " "Found entity 1: ES_jtag_uart_0_sim_scfifo_w" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697941 ""} { "Info" "ISGN_ENTITY_NAME" "2 ES_jtag_uart_0_scfifo_w " "Found entity 2: ES_jtag_uart_0_scfifo_w" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697941 ""} { "Info" "ISGN_ENTITY_NAME" "3 ES_jtag_uart_0_sim_scfifo_r " "Found entity 3: ES_jtag_uart_0_sim_scfifo_r" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697941 ""} { "Info" "ISGN_ENTITY_NAME" "4 ES_jtag_uart_0_scfifo_r " "Found entity 4: ES_jtag_uart_0_scfifo_r" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697941 ""} { "Info" "ISGN_ENTITY_NAME" "5 ES_jtag_uart_0 " "Found entity 5: ES_jtag_uart_0" {  } { { "ES/synthesis/submodules/ES_jtag_uart_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bimee/onedrive/soc/course_task/verilog_files/qp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/qp.v" { { "Info" "ISGN_ENTITY_NAME" "1 QP " "Found entity 1: QP" {  } { { "../Verilog_files/QP.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "selector.v(14) " "Verilog HDL information at selector.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog_files/selector.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705868697952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bimee/onedrive/soc/course_task/verilog_files/selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "../Verilog_files/selector.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bimee/onedrive/soc/course_task/verilog_files/seg_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bimee/onedrive/soc/course_task/verilog_files/seg_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decode " "Found entity 1: seg_decode" {  } { { "../Verilog_files/seg_decode.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/seg_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705868697961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868697961 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Verilog_files/reg16_avalon_interface.v " "Can't analyze file -- file ../Verilog_files/reg16_avalon_interface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705868697966 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Verilog_files/reg16.v " "Can't analyze file -- file ../Verilog_files/reg16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705868697970 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(2138) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2138): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868697987 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(2140) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2140): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868697987 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(2298) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(2298): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868697988 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ES_nios2_qsys_0.v(3128) " "Verilog HDL or VHDL warning at ES_nios2_qsys_0.v(3128): conditional expression evaluates to a constant" {  } { { "ES/synthesis/submodules/ES_nios2_qsys_0.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/ES/synthesis/submodules/ES_nios2_qsys_0.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705868697990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QP " "Elaborating entity \"QP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705868698068 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "seg_display_o QP.v(20) " "Verilog HDL Port Connection error at QP.v(20): output or inout port \"seg_display_o\" must be connected to a structural net expression" {  } { { "../Verilog_files/QP.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v" 20 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1705868698069 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "SS_o QP.v(21) " "Verilog HDL Port Connection error at QP.v(21): output or inout port \"SS_o\" must be connected to a structural net expression" {  } { { "../Verilog_files/QP.v" "" { Text "C:/Users/bimee/OneDrive/SoC/Course_Task/Verilog_files/QP.v" 21 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1705868698069 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705868698069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/output_files/QP.map.smsg " "Generated suppressed messages file C:/Users/bimee/OneDrive/SoC/Course_Task/Quartus_project/output_files/QP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868698161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705868699053 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 21 22:24:59 2024 " "Processing ended: Sun Jan 21 22:24:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705868699053 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705868699053 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705868699053 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868699053 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705868699689 ""}
