#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026fcdd0d430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026fcdce0940 .scope module, "async_fifo_tb" "async_fifo_tb" 3 3;
 .timescale -9 -12;
P_0000026fcdc99e30 .param/l "DEPTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_0000026fcdc99e68 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0000026fcdd60cb0_0 .var "din", 31 0;
v0000026fcdd600d0_0 .net "dout", 31 0, L_0000026fcdce0240;  1 drivers
v0000026fcdd608f0_0 .net "empty", 0 0, L_0000026fcdce0710;  1 drivers
v0000026fcdd617f0_0 .var "expected_data", 31 0;
v0000026fcdd61430_0 .net "full", 0 0, L_0000026fcdce0400;  1 drivers
v0000026fcdd60210_0 .var/i "i", 31 0;
v0000026fcdd60990_0 .var "rd_clk", 0 0;
v0000026fcdd61070_0 .var "rd_en", 0 0;
v0000026fcdd61890_0 .var "rd_rst_n", 0 0;
v0000026fcdd614d0_0 .var "test_passed", 0 0;
v0000026fcdd61610_0 .var "wr_clk", 0 0;
v0000026fcdd61930_0 .var "wr_en", 0 0;
v0000026fcdd60170_0 .var "wr_rst_n", 0 0;
E_0000026fcdd092f0 .event posedge, v0000026fcdd612f0_0;
S_0000026fcdce4530 .scope module, "dut" "async_fifo" 3 25, 4 9 0, S_0000026fcdce0940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "rd_clk";
    .port_info 2 /INPUT 1 "wr_rst_n";
    .port_info 3 /INPUT 1 "rd_rst_n";
    .port_info 4 /INPUT 32 "din";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 32 "dout";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
P_0000026fcdce0ad0 .param/l "ADDR_WIDTH" 1 4 29, +C4<00000000000000000000000000000100>;
P_0000026fcdce0b08 .param/l "DEPTH" 0 4 11, +C4<00000000000000000000000000010000>;
P_0000026fcdce0b40 .param/l "WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
L_0000026fcdce0400 .functor BUFZ 1, v0000026fcdd60d50_0, C4<0>, C4<0>, C4<0>;
L_0000026fcdce0710 .functor BUFZ 1, v0000026fcdce2300_0, C4<0>, C4<0>, C4<0>;
L_0000026fcdce0240 .functor BUFZ 32, L_0000026fcdd60e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026fcdda0088 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000026fcdce24e0_0 .net/2u *"_ivl_0", 4 0, L_0000026fcdda0088;  1 drivers
v0000026fcdce29e0_0 .net *"_ivl_20", 31 0, L_0000026fcdd60e90;  1 drivers
v0000026fcdce2580_0 .net *"_ivl_23", 3 0, L_0000026fcdd61bb0;  1 drivers
v0000026fcdce2760_0 .net *"_ivl_24", 5 0, L_0000026fcdd5fd10;  1 drivers
L_0000026fcdda0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026fcdce2800_0 .net *"_ivl_27", 1 0, L_0000026fcdda0118;  1 drivers
v0000026fcdce28a0_0 .net *"_ivl_31", 3 0, L_0000026fcdd60a30;  1 drivers
v0000026fcdce2b20_0 .net *"_ivl_32", 4 0, L_0000026fcdd605d0;  1 drivers
L_0000026fcdda0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026fcdce2bc0_0 .net *"_ivl_35", 0 0, L_0000026fcdda0160;  1 drivers
L_0000026fcdda00d0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000026fcdce1cc0_0 .net/2u *"_ivl_6", 4 0, L_0000026fcdda00d0;  1 drivers
v0000026fcdce1d60_0 .net "din", 31 0, v0000026fcdd60cb0_0;  1 drivers
v0000026fcdce1e00_0 .net "dout", 31 0, L_0000026fcdce0240;  alias, 1 drivers
v0000026fcdce2260_0 .net "empty", 0 0, L_0000026fcdce0710;  alias, 1 drivers
v0000026fcdce1f40_0 .net "empty_raw", 0 0, L_0000026fcdd60df0;  1 drivers
v0000026fcdce2300_0 .var "empty_reg", 0 0;
v0000026fcdce1fe0_0 .var "fill_level", 4 0;
v0000026fcdce23a0_0 .net "full", 0 0, L_0000026fcdce0400;  alias, 1 drivers
v0000026fcdce2080_0 .net "full_raw", 0 0, L_0000026fcdd61a70;  1 drivers
v0000026fcdd60d50_0 .var "full_reg", 0 0;
v0000026fcdd60b70 .array "mem", 15 0, 31 0;
v0000026fcdd612f0_0 .net "rd_clk", 0 0, v0000026fcdd60990_0;  1 drivers
v0000026fcdd611b0_0 .net "rd_en", 0 0, v0000026fcdd61070_0;  1 drivers
v0000026fcdd60030_0 .var "rd_ptr_bin", 4 0;
v0000026fcdd60ad0_0 .net "rd_ptr_bin_next", 4 0, L_0000026fcdd60530;  1 drivers
v0000026fcdd60850_0 .var "rd_ptr_gray", 4 0;
v0000026fcdd61750_0 .net "rd_ptr_gray_next", 4 0, L_0000026fcdd619d0;  1 drivers
v0000026fcdd603f0_0 .var "rd_ptr_gray_sync1", 4 0;
v0000026fcdd61b10_0 .var "rd_ptr_gray_sync2", 4 0;
v0000026fcdd60350_0 .net "rd_rst_n", 0 0, v0000026fcdd61890_0;  1 drivers
v0000026fcdd61110_0 .net "wr_clk", 0 0, v0000026fcdd61610_0;  1 drivers
v0000026fcdd60f30_0 .net "wr_diff", 4 0, L_0000026fcdd602b0;  1 drivers
v0000026fcdd616b0_0 .net "wr_en", 0 0, v0000026fcdd61930_0;  1 drivers
v0000026fcdd60c10_0 .var "wr_ptr_bin", 4 0;
v0000026fcdd5fef0_0 .net "wr_ptr_bin_next", 4 0, L_0000026fcdd61570;  1 drivers
v0000026fcdd60fd0_0 .var "wr_ptr_gray", 4 0;
v0000026fcdd61390_0 .net "wr_ptr_gray_next", 4 0, L_0000026fcdd60490;  1 drivers
v0000026fcdd607b0_0 .var "wr_ptr_gray_sync1", 4 0;
v0000026fcdd61250_0 .var "wr_ptr_gray_sync2", 4 0;
v0000026fcdd5ff90_0 .net "wr_rst_n", 0 0, v0000026fcdd60170_0;  1 drivers
E_0000026fcdd09930/0 .event negedge, v0000026fcdd5ff90_0;
E_0000026fcdd09930/1 .event posedge, v0000026fcdd61110_0;
E_0000026fcdd09930 .event/or E_0000026fcdd09930/0, E_0000026fcdd09930/1;
E_0000026fcdd09bf0 .event posedge, v0000026fcdd61110_0;
E_0000026fcdd098f0/0 .event negedge, v0000026fcdd60350_0;
E_0000026fcdd098f0/1 .event posedge, v0000026fcdd612f0_0;
E_0000026fcdd098f0 .event/or E_0000026fcdd098f0/0, E_0000026fcdd098f0/1;
L_0000026fcdd61570 .arith/sum 5, v0000026fcdd60c10_0, L_0000026fcdda0088;
L_0000026fcdd60490 .ufunc/vec4 TD_async_fifo_tb.dut.bin_to_gray, 5, L_0000026fcdd61570 (v0000026fcdce26c0_0) S_0000026fcdce3c90;
L_0000026fcdd60530 .arith/sum 5, v0000026fcdd60030_0, L_0000026fcdda00d0;
L_0000026fcdd619d0 .ufunc/vec4 TD_async_fifo_tb.dut.bin_to_gray, 5, L_0000026fcdd60530 (v0000026fcdce26c0_0) S_0000026fcdce3c90;
L_0000026fcdd61a70 .cmp/eq 5, L_0000026fcdd60490, v0000026fcdd61b10_0;
L_0000026fcdd60df0 .cmp/eq 5, v0000026fcdd61250_0, v0000026fcdd60850_0;
L_0000026fcdd60e90 .array/port v0000026fcdd60b70, L_0000026fcdd5fd10;
L_0000026fcdd61bb0 .part v0000026fcdd60030_0, 0, 4;
L_0000026fcdd5fd10 .concat [ 4 2 0 0], L_0000026fcdd61bb0, L_0000026fcdda0118;
L_0000026fcdd60a30 .part v0000026fcdd61b10_0, 1, 4;
L_0000026fcdd605d0 .concat [ 4 1 0 0], L_0000026fcdd60a30, L_0000026fcdda0160;
L_0000026fcdd602b0 .arith/sub 5, v0000026fcdd60c10_0, L_0000026fcdd605d0;
S_0000026fcdce3c90 .scope function.vec4.s5, "bin_to_gray" "bin_to_gray" 4 41, 4 41 0, S_0000026fcdce4530;
 .timescale -9 -12;
v0000026fcdce26c0_0 .var "bin", 4 0;
; Variable bin_to_gray is vec4 return value of scope S_0000026fcdce3c90
TD_async_fifo_tb.dut.bin_to_gray ;
    %load/vec4 v0000026fcdce26c0_0;
    %load/vec4 v0000026fcdce26c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 5;  Assign to bin_to_gray (store_vec4_to_lval)
    %end;
    .scope S_0000026fcdce4530;
T_1 ;
    %wait E_0000026fcdd09930;
    %load/vec4 v0000026fcdd5ff90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd60c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd60fd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026fcdd616b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000026fcdce23a0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000026fcdd5fef0_0;
    %assign/vec4 v0000026fcdd60c10_0, 0;
    %load/vec4 v0000026fcdd61390_0;
    %assign/vec4 v0000026fcdd60fd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026fcdce4530;
T_2 ;
    %wait E_0000026fcdd098f0;
    %load/vec4 v0000026fcdd60350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd60030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd60850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026fcdd611b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000026fcdce2260_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000026fcdd60ad0_0;
    %assign/vec4 v0000026fcdd60030_0, 0;
    %load/vec4 v0000026fcdd61750_0;
    %assign/vec4 v0000026fcdd60850_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026fcdce4530;
T_3 ;
    %wait E_0000026fcdd098f0;
    %load/vec4 v0000026fcdd60350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd607b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd61250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026fcdd60fd0_0;
    %assign/vec4 v0000026fcdd607b0_0, 0;
    %load/vec4 v0000026fcdd607b0_0;
    %assign/vec4 v0000026fcdd61250_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026fcdce4530;
T_4 ;
    %wait E_0000026fcdd09930;
    %load/vec4 v0000026fcdd5ff90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd603f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdd61b10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026fcdd60850_0;
    %assign/vec4 v0000026fcdd603f0_0, 0;
    %load/vec4 v0000026fcdd603f0_0;
    %assign/vec4 v0000026fcdd61b10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026fcdce4530;
T_5 ;
    %wait E_0000026fcdd09930;
    %load/vec4 v0000026fcdd5ff90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fcdd60d50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026fcdce2080_0;
    %assign/vec4 v0000026fcdd60d50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026fcdce4530;
T_6 ;
    %wait E_0000026fcdd098f0;
    %load/vec4 v0000026fcdd60350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fcdce2300_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026fcdce1f40_0;
    %assign/vec4 v0000026fcdce2300_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026fcdce4530;
T_7 ;
    %wait E_0000026fcdd09bf0;
    %load/vec4 v0000026fcdd616b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000026fcdce23a0_0;
    %nor/r;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026fcdce1d60_0;
    %load/vec4 v0000026fcdd60c10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026fcdd60b70, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026fcdce4530;
T_8 ;
    %wait E_0000026fcdd09930;
    %load/vec4 v0000026fcdd5ff90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026fcdce1fe0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026fcdd60f30_0;
    %assign/vec4 v0000026fcdce1fe0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026fcdce0940;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fcdd61610_0, 0, 1;
T_9.0 ;
    %delay 6000, 0;
    %load/vec4 v0000026fcdd61610_0;
    %inv;
    %store/vec4 v0000026fcdd61610_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000026fcdce0940;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fcdd60990_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026fcdd60990_0;
    %inv;
    %store/vec4 v0000026fcdd60990_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000026fcdce0940;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fcdd60170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fcdd61890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fcdd60cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fcdd61930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fcdd61070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026fcdd614d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026fcdd60170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026fcdd61890_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fcdd60210_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000026fcdd60210_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %wait E_0000026fcdd09bf0;
    %load/vec4 v0000026fcdd61430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026fcdd60210_0;
    %assign/vec4 v0000026fcdd60cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fcdd61930_0, 0;
T_11.2 ;
    %wait E_0000026fcdd09bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fcdd61930_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026fcdd60210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026fcdd60210_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fcdd617f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026fcdd60210_0, 0, 32;
T_11.4 ;
    %load/vec4 v0000026fcdd60210_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.5, 5;
    %wait E_0000026fcdd092f0;
    %load/vec4 v0000026fcdd608f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026fcdd61070_0, 0;
    %wait E_0000026fcdd092f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026fcdd61070_0, 0;
    %delay 1000, 0;
    %load/vec4 v0000026fcdd600d0_0;
    %load/vec4 v0000026fcdd617f0_0;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %vpi_call/w 3 95 "$display", "DATA MISMATCH: expected %h, got %h", v0000026fcdd617f0_0, v0000026fcdd600d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026fcdd614d0_0, 0, 1;
T_11.8 ;
    %load/vec4 v0000026fcdd617f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026fcdd617f0_0, 0, 32;
T_11.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026fcdd60210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000026fcdd60210_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %delay 100000, 0;
    %load/vec4 v0000026fcdd614d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %vpi_call/w 3 105 "$display", "TEST PASSED: FIFO read/write test successful" {0 0 0};
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 107 "$display", "TEST FAILED: FIFO test failed" {0 0 0};
T_11.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verilog\async_fifo_tb.v";
    "verilog\async_fifo.v";
