<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: components/enet_phy/dp83867/hpm_dp83867_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__dp83867__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_dp83867_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__dp83867__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2022 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_DP83867_REGS_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_DP83867_REGS_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02d">   12</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad4e8a3a36497fc7474470ae55cf66f51">   13</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad4e8a3a36497fc7474470ae55cf66f51">DP83867_BMCR</a>                        = 0,   <span class="comment">/* 0x0: Basic Mode Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad0911a38055c56168724d1e4a78b6e72">   14</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad0911a38055c56168724d1e4a78b6e72">DP83867_BMSR</a>                        = 1,   <span class="comment">/* 0x1: Basic Mode Status Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daddd46bdce57737b49ab3fd89804420b7">   15</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daddd46bdce57737b49ab3fd89804420b7">DP83867_PHYIDR1</a>                     = 2,   <span class="comment">/* 0x2: PHY Identifier Register #1 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daf07cd0ce68fa077592ee29b9d7af9eb0">   16</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daf07cd0ce68fa077592ee29b9d7af9eb0">DP83867_PHYIDR2</a>                     = 3,   <span class="comment">/* 0x3: PHY Identifier Register #2 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daade684fb88eb7345daa17474b5a88fae">   17</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daade684fb88eb7345daa17474b5a88fae">DP83867_ANAR</a>                        = 4,   <span class="comment">/* 0x4: MII Interrupt Control Register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da31147c8d8de614f004bb63abb624b725">   18</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da31147c8d8de614f004bb63abb624b725">DP83867_ANLPAR</a>                      = 5,   <span class="comment">/* 0x5: Auto-Negotiation Link Partner Ability Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dab7d7bfebd38e1f0d6d85d6c3ed8569cc">   19</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dab7d7bfebd38e1f0d6d85d6c3ed8569cc">DP83867_ANER</a>                        = 6,   <span class="comment">/* 0x6: Auto-Negotiate Expansion Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da446a5e46845219f8dcf238d626750c15">   20</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da446a5e46845219f8dcf238d626750c15">DP83867_ANNPTR</a>                      = 7,   <span class="comment">/* 0x7: Auto-Negotiation Next Page Transmit Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da81b7eeb66e8734ed4b8821f4cf52222c">   21</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da81b7eeb66e8734ed4b8821f4cf52222c">DP83867_ANNPRR</a>                      = 8,   <span class="comment">/* 0x8: Auto-Negotiation Next Page Receive Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da1a3593160712d7a19932494d42be6d88">   22</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da1a3593160712d7a19932494d42be6d88">DP83867_CFG1</a>                        = 9,   <span class="comment">/* 0x9: Configuration Register 1 */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5ae4d640ccc75326c8c4a0aef2cbbb32">   23</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5ae4d640ccc75326c8c4a0aef2cbbb32">DP83867_STS1</a>                        = 10,  <span class="comment">/* 0xA: Status Register 1 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daed379ba879cb73df813ca9401a37627f">   24</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daed379ba879cb73df813ca9401a37627f">DP83867_REGCR</a>                       = 13,  <span class="comment">/* 0xD: Register Control Register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad96c78ee437aac367a0a243ba80fc113">   25</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad96c78ee437aac367a0a243ba80fc113">DP83867_ADDAR</a>                       = 14,  <span class="comment">/* 0xE: Address or Data Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5856c9ed6691b8d02ddfece1eefbbc8c">   26</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5856c9ed6691b8d02ddfece1eefbbc8c">DP83867_1KSCR</a>                       = 15,  <span class="comment">/* 0xF: 1000BASE-T Status Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da27281174123d454ea7650a9b8c7876d9">   27</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da27281174123d454ea7650a9b8c7876d9">DP83867_PHYCR</a>                       = 16,  <span class="comment">/* 0x10: PHY Control Register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da81b23325269715b2769ccb26bcea26eb">   28</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da81b23325269715b2769ccb26bcea26eb">DP83867_PHYSTS</a>                      = 17,  <span class="comment">/* 0x11: PHY Status Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da0b2d52505b4329ee0106eb05409e9815">   29</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da0b2d52505b4329ee0106eb05409e9815">DP83867_MICR</a>                        = 18,  <span class="comment">/* 0x12: MII Interrupt Control Register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da96fcc65b0752c81f3d8a8426a4c8d66e">   30</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da96fcc65b0752c81f3d8a8426a4c8d66e">DP83867_ISR</a>                         = 19,  <span class="comment">/* 0x13: Interrupt Status Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da91dbde4afe8533f33b306b3f09c4428c">   31</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da91dbde4afe8533f33b306b3f09c4428c">DP83867_CRG2</a>                        = 20,  <span class="comment">/* 0x14: Configuration Register 2 */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4aaf12ff777d29c63746789190250e0c">   32</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4aaf12ff777d29c63746789190250e0c">DP83867_RECR</a>                        = 21,  <span class="comment">/* 0x15: Receiver Error Counter Register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da7865d3d3acdf00c6cc51cef238cc87de">   33</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da7865d3d3acdf00c6cc51cef238cc87de">DP83867_STS2</a>                        = 23,  <span class="comment">/* 0x17: Status Register 2 */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4e636bb2b78fcce11561daa8e0fecdec">   34</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4e636bb2b78fcce11561daa8e0fecdec">DP83867_LEDCR1</a>                      = 24,  <span class="comment">/* 0x18: LED Configuration Register 1 */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da697ab46281054c8b6ddebcc78aad8539">   35</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da697ab46281054c8b6ddebcc78aad8539">DP83867_LEDCR2</a>                      = 25,  <span class="comment">/* 0x19: LED Configuration Register 2 */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4d5cc9990ba880103a5f3e6f7c059c14">   36</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4d5cc9990ba880103a5f3e6f7c059c14">DP83867_LEDCR3</a>                      = 26,  <span class="comment">/* 0x1A: LED Configuration Register 3 */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daaff481acef9530afb954c520cc20e9ec">   37</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daaff481acef9530afb954c520cc20e9ec">DP83867_CFG3</a>                        = 30,  <span class="comment">/* 0x1E: Configuration Register 3 */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da8f22c95131462b8a925be6e671d2f9d4">   38</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da8f22c95131462b8a925be6e671d2f9d4">DP83867_CTRL</a>                        = 31,  <span class="comment">/* 0x1F: Control Register */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5a25f11cf8dbbf9055c197461ba08846">   39</a></span>    <a class="code hl_enumvalue" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5a25f11cf8dbbf9055c197461ba08846">DP83867_RGMIIDCTL</a>                   = 134, <span class="comment">/* 0x86: RGMII Delay Control Register */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>} <a class="code hl_enumeration" href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02d">DP83867_REG_Type</a>;</div>
</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Bitfield definition for register: BMCR */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * RESET (RW/SC)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> *</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * Reset:</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * 1 = Initiate software Reset / Reset in Process.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * This bit, which is self-clearing, returns a value of one until the reset</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * process is complete. The configuration is restrapped.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9ec7c82f3f2d9563f0e16b14141fd4b0">   53</a></span><span class="preprocessor">#define DP83867_BMCR_RESET_MASK (0x8000U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7ec574a9c08ca2ce3e8c137340b01aa4">   54</a></span><span class="preprocessor">#define DP83867_BMCR_RESET_SHIFT (15U)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abeae054d2249f2703a33c1a14a643754">   55</a></span><span class="preprocessor">#define DP83867_BMCR_RESET_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_RESET_SHIFT) &amp; DP83867_BMCR_RESET_MASK)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a56aff6de198ac5f3cf0a6615e9a9843f">   56</a></span><span class="preprocessor">#define DP83867_BMCR_RESET_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_RESET_MASK) &gt;&gt; DP83867_BMCR_RESET_SHIFT)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/*</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * LOOPBACK (RW)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> *</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * Loopback:</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * 1 = Loopback enabled.</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * The loopback function enables MAC transmit data to be routed to</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * the MAC receive data path.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * Setting this bit may cause the descrambler to lose synchronization</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * and produce a 500-Âµs dead time before any valid data will appear at</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * the MII receive outputs.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af10328b8e9070c43d00a9d697f10097f">   70</a></span><span class="preprocessor">#define DP83867_BMCR_LOOPBACK_MASK (0x4000U)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8f98aaa87bb6843fb0ccc6f20ef3caf5">   71</a></span><span class="preprocessor">#define DP83867_BMCR_LOOPBACK_SHIFT (14U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a70de6a35e1ab0606eca131908e000c24">   72</a></span><span class="preprocessor">#define DP83867_BMCR_LOOPBACK_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_LOOPBACK_SHIFT) &amp; DP83867_BMCR_LOOPBACK_MASK)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5bf0b1e213f08c2ea27a28b5fb5afd36">   73</a></span><span class="preprocessor">#define DP83867_BMCR_LOOPBACK_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_LOOPBACK_MASK) &gt;&gt; DP83867_BMCR_LOOPBACK_SHIFT)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/*</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * SPEED0 (RW)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> *</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * Speed Select (Bits 6, 13):</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * When auto-negotiation is disabled writing to this bit allows the port</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * speed to be selected.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 10 = 1000 Mbps</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * 1 = 100 Mbps</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * 0 = 10 Mbps</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a35b548200120241e895bbeabe560e4b9">   86</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED0_MASK (0x2000U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a84986a1e4ef6703834746ef161b5d3f4">   87</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED0_SHIFT (13U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac01217c6a0b9b08f8e4a92eab21e5a96">   88</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED0_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_SPEED0_SHIFT) &amp; DP83867_BMCR_SPEED0_MASK)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a436ae6c08fe150549cabe4484f4e4fde">   89</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED0_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_SPEED0_MASK) &gt;&gt; DP83867_BMCR_SPEED0_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * ANE (STRAP, RW)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * Auto-Negotiation Enable:</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * Strap controls initial value at reset.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * 1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * ignored when this bit is set.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * 0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * speed and duplex mode.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab21adfea5d9c8028f17a4b141d15cc9c">  101</a></span><span class="preprocessor">#define DP83867_BMCR_ANE_MASK (0x1000U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8062d02c344bd082fb614dc233e59dd3">  102</a></span><span class="preprocessor">#define DP83867_BMCR_ANE_SHIFT (12U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acae12118cdf929849df2e6136b8b7dc9">  103</a></span><span class="preprocessor">#define DP83867_BMCR_ANE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_ANE_SHIFT) &amp; DP83867_BMCR_ANE_MASK)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abca5cfb9fe440565b02000a8c63c576f">  104</a></span><span class="preprocessor">#define DP83867_BMCR_ANE_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_ANE_MASK) &gt;&gt; DP83867_BMCR_ANE_SHIFT)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/*</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * PWD (RW)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> *</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * Power Down:</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * 1 = Power down.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * Setting this bit powers down the PHY. Only the register block is</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * enabled during a power down condition. This bit is ORd with the</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * input from the PWRDOWN_INT pin. When the active low</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * PWRDOWN_INT pin is asserted, this bit will be set.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6b15059b8c3a51096f646214f9b7908b">  117</a></span><span class="preprocessor">#define DP83867_BMCR_PWD_MASK (0x800U)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a09b8c0851f632e9f0495c4bd42045492">  118</a></span><span class="preprocessor">#define DP83867_BMCR_PWD_SHIFT (11U)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae3867098c9204bb83d04573e5e8a0953">  119</a></span><span class="preprocessor">#define DP83867_BMCR_PWD_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_PWD_SHIFT) &amp; DP83867_BMCR_PWD_MASK)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaf06478fee035bc83f73c152e1a01c13">  120</a></span><span class="preprocessor">#define DP83867_BMCR_PWD_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_PWD_MASK) &gt;&gt; DP83867_BMCR_PWD_SHIFT)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/*</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * ISOLATE (RW)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> *</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * Isolate:</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * 1 = Isolates the Port from the MII with the exception of the serial</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * management.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3a695eeaaf498643dc8e76d67be8e81e">  130</a></span><span class="preprocessor">#define DP83867_BMCR_ISOLATE_MASK (0x400U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad0a5575439bbb5958ea699ccffb677c9">  131</a></span><span class="preprocessor">#define DP83867_BMCR_ISOLATE_SHIFT (10U)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a422513d1716d5586e2865496a846ac5e">  132</a></span><span class="preprocessor">#define DP83867_BMCR_ISOLATE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_ISOLATE_SHIFT) &amp; DP83867_BMCR_ISOLATE_MASK)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a592cb8b3077fecc662b82af5f4058a20">  133</a></span><span class="preprocessor">#define DP83867_BMCR_ISOLATE_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_ISOLATE_MASK) &gt;&gt; DP83867_BMCR_ISOLATE_SHIFT)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/*</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * RESTART_AN (RW/SC)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> *</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * Restart Auto-Negotiation:</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * 1 = Restart Auto-Negotiation. Reinitiates the Auto-Negotiation</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * process. If Auto-Negotiation is disabled (bit 12 = 0), this bit is</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * ignored. This bit is self-clearing and will return a value of 1 until</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * Auto-Negotiation is initiated, whereupon it will self-clear. Operation of</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * the Auto-Negotiation process is not affected by the management</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * entity clearing this bit.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a191ae221c6c864280a5b0dfbf800de42">  147</a></span><span class="preprocessor">#define DP83867_BMCR_RESTART_AN_MASK (0x200U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a65caa9350ddbeac6d5582284073bc0fa">  148</a></span><span class="preprocessor">#define DP83867_BMCR_RESTART_AN_SHIFT (9U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a81ee8ddf548f7e8b8e599db0282e6dc2">  149</a></span><span class="preprocessor">#define DP83867_BMCR_RESTART_AN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_RESTART_AN_SHIFT) &amp; DP83867_BMCR_RESTART_AN_MASK)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a531dd3b6e37e8475d738a025927cbf7d">  150</a></span><span class="preprocessor">#define DP83867_BMCR_RESTART_AN_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_RESTART_AN_MASK) &gt;&gt; DP83867_BMCR_RESTART_AN_SHIFT)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/*</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * DUPLEX (STRAP, RW)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> *</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * Duplex Mode:</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * When auto-negotiation is disabled writing to this bit allows the port</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * Duplex capability to be selected.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * 1 = Full Duplex operation.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * 0 = Half Duplex operation.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a77ca989c18d46d86b0d21d6a851aad7d">  161</a></span><span class="preprocessor">#define DP83867_BMCR_DUPLEX_MASK (0x100U)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acdcd015ea1e8fbb5feecd6ac8806ee61">  162</a></span><span class="preprocessor">#define DP83867_BMCR_DUPLEX_SHIFT (8U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0985040485be3d705e63a64496f84121">  163</a></span><span class="preprocessor">#define DP83867_BMCR_DUPLEX_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_DUPLEX_SHIFT) &amp; DP83867_BMCR_DUPLEX_MASK)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8a3db827f098525f7ba74e6cde44a5d2">  164</a></span><span class="preprocessor">#define DP83867_BMCR_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_DUPLEX_MASK) &gt;&gt; DP83867_BMCR_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/*</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * COLLISION_TEST (RW)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> *</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * Collision Test:</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * 1 = Collision test enabled.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * When set, this bit will cause the COL signal to be asserted in</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * response to the assertion of TX_EN within 512-bit times. The COL</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * signal will be deasserted within 4-bit times in response to the</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * deassertion of TX_EN.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a049f98ac2c4f62fd50530cb9e6a1bafa">  177</a></span><span class="preprocessor">#define DP83867_BMCR_COLLISION_TEST_MASK (0x80U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a254e6571f5da1579f3d73dbd7513cd19">  178</a></span><span class="preprocessor">#define DP83867_BMCR_COLLISION_TEST_SHIFT (7U)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a127ab4654929b7cf2b54df8c23107390">  179</a></span><span class="preprocessor">#define DP83867_BMCR_COLLISION_TEST_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_COLLISION_TEST_SHIFT) &amp; DP83867_BMCR_COLLISION_TEST_MASK)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9cbd374741b84b6af1e127805f581182">  180</a></span><span class="preprocessor">#define DP83867_BMCR_COLLISION_TEST_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_COLLISION_TEST_MASK) &gt;&gt; DP83867_BMCR_COLLISION_TEST_SHIFT)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/*</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * SPEED1 (RW)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> *</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * Speed Select: See description for bit 13.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ada42653d3fd8d905254f88ca13afafe7">  187</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED1_MASK (0x40U)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a47605bae6d4632cf2e28776439c98bd0">  188</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED1_SHIFT (6U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad8444f6bd985e3980b040294df73a85c">  189</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED1_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_BMCR_SPEED1_SHIFT) &amp; DP83867_BMCR_SPEED1_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab2d31a46139a88ddaad730e58ebd1f32">  190</a></span><span class="preprocessor">#define DP83867_BMCR_SPEED1_GET(x) (((uint16_t)(x) &amp; DP83867_BMCR_SPEED1_MASK) &gt;&gt; DP83867_BMCR_SPEED1_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* Bitfield definition for register: BMSR */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/*</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * 100BASE_T4 (RO/P)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> *</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * 100BASE-T4 Capable:</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * 0 = Device not able to perform 100BASE-T4 mode.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0206dd8445394f9a6d096c24f2f1272f">  199</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T4_MASK (0x8000U)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a391cb9d424618ac458676e6702b9fbcd">  200</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T4_SHIFT (15U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae01ee7abf8e25578b2f8e0360768e9bc">  201</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T4_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_100BASE_T4_MASK) &gt;&gt; DP83867_BMSR_100BASE_T4_SHIFT)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/*</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * 100BASE_TX_FULL_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> *</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 100BASE-TX Full Duplex Capable:</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 1 = Device able to perform 100BASE-TX in full duplex mode.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a10b7d03ae65820c7d513e200eb27445d">  209</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_TX_FULL_DUPLEX_MASK (0x4000U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1099a19f56a6ebd87db082571556658c">  210</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_TX_FULL_DUPLEX_SHIFT (14U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a22a280efdfdf511a0f82a4ddaaafc888">  211</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_TX_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_100BASE_TX_FULL_DUPLEX_MASK) &gt;&gt; DP83867_BMSR_100BASE_TX_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/*</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * 100BASE_TX_HALF_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> *</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * 100BASE-TX Half Duplex Capable:</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * 1 = Device able to perform 100BASE-TX in half duplex mode.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab7ef89c3b1c666086b109765a93f5eb9">  219</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_TX_HALF_DUPLEX_MASK (0x2000U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1a2838ebe04c8d49a52e087a594d2c5c">  220</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_TX_HALF_DUPLEX_SHIFT (13U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5a3b59fa20fa934134134f41c2577fc1">  221</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_TX_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_100BASE_TX_HALF_DUPLEX_MASK) &gt;&gt; DP83867_BMSR_100BASE_TX_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * 10BASE_TE_FULL_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> *</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * 10BASE-Te Full Duplex Capable:</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 1 = Device able to perform 10BASE-Te in full duplex mode.</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3ed8b84993e66c6e30db95c0e22b19f0">  229</a></span><span class="preprocessor">#define DP83867_BMSR_10BASE_TE_FULL_DUPLEX_MASK (0x1000U)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad9b7b6b53cd840b46da316a4b5de01a5">  230</a></span><span class="preprocessor">#define DP83867_BMSR_10BASE_TE_FULL_DUPLEX_SHIFT (12U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a93d3e3bd6251dd7025b9b992dc8d4246">  231</a></span><span class="preprocessor">#define DP83867_BMSR_10BASE_TE_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_10BASE_TE_FULL_DUPLEX_MASK) &gt;&gt; DP83867_BMSR_10BASE_TE_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/*</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * 10BASE_TE_HALF_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> *</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * 10BASE-Te Half Duplex Capable:</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * 1 = Device able to perform 10BASE-Te in half duplex mode.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a74aa2030a3d03dc1bdbb57547aa7f845">  239</a></span><span class="preprocessor">#define DP83867_BMSR_10BASE_TE_HALF_DUPLEX_MASK (0x800U)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a698e9457f61f58087e15dda17a272610">  240</a></span><span class="preprocessor">#define DP83867_BMSR_10BASE_TE_HALF_DUPLEX_SHIFT (11U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af18b294ce747a035fd48672f320367f9">  241</a></span><span class="preprocessor">#define DP83867_BMSR_10BASE_TE_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_10BASE_TE_HALF_DUPLEX_MASK) &gt;&gt; DP83867_BMSR_10BASE_TE_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/*</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * 100BASE_T2_FULL_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> *</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * 100BASE-T2 Full Duplex Capable:</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * 0 = Device not able to perform 100BASE-T2 in full duplex mode.</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6761b3fb94419c7202b1c7833aa61c3e">  249</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T2_FULL_DUPLEX_MASK (0x400U)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae095e8113f4bd4d77d879ea1847614a6">  250</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T2_FULL_DUPLEX_SHIFT (10U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a312c6849e0041f1cf15f6634c7115977">  251</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T2_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_100BASE_T2_FULL_DUPLEX_MASK) &gt;&gt; DP83867_BMSR_100BASE_T2_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/*</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * 100BASE_T2_HALF_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> *</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * 100BASE-T2 Half Duplex Capable:</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 0 = Device not able to perform 100BASE-T2 in half duplex mode.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a817a7dc9828364b10122356d5c119d3b">  259</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T2_HALF_DUPLEX_MASK (0x200U)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad68366ce240b1705c0faba7081f99298">  260</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T2_HALF_DUPLEX_SHIFT (9U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a99b6ca434a3cabcf8d12dcb9f89fe2c4">  261</a></span><span class="preprocessor">#define DP83867_BMSR_100BASE_T2_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_100BASE_T2_HALF_DUPLEX_MASK) &gt;&gt; DP83867_BMSR_100BASE_T2_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/*</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * EXTENDED_STATUS (RO/P)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> *</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 1000BASE-T Extended Status Register:</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * 1 = Device supports Extended Status Register 0x0F.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac530ce268f3e1a9deb1946bab6a2ab6d">  269</a></span><span class="preprocessor">#define DP83867_BMSR_EXTENDED_STATUS_MASK (0x100U)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8ded1ec161d61b7ab7ed9ba2eaad8d12">  270</a></span><span class="preprocessor">#define DP83867_BMSR_EXTENDED_STATUS_SHIFT (8U)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6942237eb1c80259b39aacbfdb73c8f2">  271</a></span><span class="preprocessor">#define DP83867_BMSR_EXTENDED_STATUS_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_EXTENDED_STATUS_MASK) &gt;&gt; DP83867_BMSR_EXTENDED_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/*</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * MF_PREAMBLE_SUPPRESSION (RO/P)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> *</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * Preamble Suppression Capable:</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * 1 = Device able to perform management transaction with preamble</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * suppressed, 32-bits of preamble needed only once after reset,</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * invalid opcode or invalid turnaround.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 0 = Normal management operation.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a66d51461f81044f8113a1e17e51ff01f">  282</a></span><span class="preprocessor">#define DP83867_BMSR_MF_PREAMBLE_SUPPRESSION_MASK (0x40U)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aad6289f45107109b8bf96c9249e28082">  283</a></span><span class="preprocessor">#define DP83867_BMSR_MF_PREAMBLE_SUPPRESSION_SHIFT (6U)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aeb81c805249b5de0d11f508322cd1a9a">  284</a></span><span class="preprocessor">#define DP83867_BMSR_MF_PREAMBLE_SUPPRESSION_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_MF_PREAMBLE_SUPPRESSION_MASK) &gt;&gt; DP83867_BMSR_MF_PREAMBLE_SUPPRESSION_SHIFT)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/*</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * AUTO_NEGOTIATION_COMPLETE (RO)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> *</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * Auto-Negotiation Complete:</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * 1 = Auto-Negotiation process complete.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * 0 = Auto-Negotiation process not complete.</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2af35d5d5b362c685990a9cf03a4ec93">  293</a></span><span class="preprocessor">#define DP83867_BMSR_AUTO_NEGOTIATION_COMPLETE_MASK (0x20U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6e22d564896ca5716cfbe805a4fbba72">  294</a></span><span class="preprocessor">#define DP83867_BMSR_AUTO_NEGOTIATION_COMPLETE_SHIFT (5U)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6d1c02ee4fe4a0325a3b283fef0b68e8">  295</a></span><span class="preprocessor">#define DP83867_BMSR_AUTO_NEGOTIATION_COMPLETE_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_AUTO_NEGOTIATION_COMPLETE_MASK) &gt;&gt; DP83867_BMSR_AUTO_NEGOTIATION_COMPLETE_SHIFT)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * REMOTE_FAULT (RO/LH)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> *</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * Remote Fault:</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * 1 = Remote Fault condition detected (cleared on read or by reset).</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * Fault criteria: Far-End Fault Indication or notification from Link</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * Partner of Remote Fault.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * 0 = No remote fault condition detected.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a75f7e1676f7ca69b4d3ca8a996699679">  306</a></span><span class="preprocessor">#define DP83867_BMSR_REMOTE_FAULT_MASK (0x10U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a850be7c8218a4682944de115827b6a84">  307</a></span><span class="preprocessor">#define DP83867_BMSR_REMOTE_FAULT_SHIFT (4U)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adbd4de5174d24b2dc87b75f18da08752">  308</a></span><span class="preprocessor">#define DP83867_BMSR_REMOTE_FAULT_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_REMOTE_FAULT_MASK) &gt;&gt; DP83867_BMSR_REMOTE_FAULT_SHIFT)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * AUTO_NEGOTIATION_ABILITY ( RO/P )</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * Auto Negotiation Ability:</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * 1 = Device is able to perform Auto-Negotiation.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * 0 = Device is not able to perform Auto-Negotiation.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a79fedee536ace065cdbe9599f7ed1da1">  317</a></span><span class="preprocessor">#define DP83867_BMSR_AUTO_NEGOTIATION_ABILITY_MASK (0x8U)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab463d68a88f91a7048f795bfe463aab7">  318</a></span><span class="preprocessor">#define DP83867_BMSR_AUTO_NEGOTIATION_ABILITY_SHIFT (3U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a229a60a44175664e8c36c32b36bb0d4c">  319</a></span><span class="preprocessor">#define DP83867_BMSR_AUTO_NEGOTIATION_ABILITY_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_AUTO_NEGOTIATION_ABILITY_MASK) &gt;&gt; DP83867_BMSR_AUTO_NEGOTIATION_ABILITY_SHIFT)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/*</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * LINK_STATUS ( RO/LL)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> *</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * Link Status:</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * 1 = Valid link established.</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * 0 = Link not established.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * The criteria for link validity is implementation specific. The</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * occurrence of a link failure condition will causes the Link Status bit</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * to clear. Once cleared, this bit may only be set by establishing a</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * good link condition and a read through the management interface.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae05eb1a81d5f828d47b2ad87d20f55e9">  332</a></span><span class="preprocessor">#define DP83867_BMSR_LINK_STATUS_MASK (0x4U)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af5232f473ea046cdc67329b6f62bd2c3">  333</a></span><span class="preprocessor">#define DP83867_BMSR_LINK_STATUS_SHIFT (2U)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8a0cdaa5a09fd67fbd1e058c29a5edf7">  334</a></span><span class="preprocessor">#define DP83867_BMSR_LINK_STATUS_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_LINK_STATUS_MASK) &gt;&gt; DP83867_BMSR_LINK_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * JABBER_DETECT ( RO/LH)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * Jabber Detect: This bit only has meaning in 10-Mbps mode.</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * 1 = Jabber condition detected.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * 0 = No Jabber.</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * This bit is implemented with a latching function, such that the</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * occurrence of a jabber condition causes it to set until it is cleared by</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * a read to this register by the management interface or by a reset.</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0b63bfc704ac906b320f8fa6603c2e64">  346</a></span><span class="preprocessor">#define DP83867_BMSR_JABBER_DETECT_MASK (0x2U)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af2e68acf140929ee36a7ef0f8efde978">  347</a></span><span class="preprocessor">#define DP83867_BMSR_JABBER_DETECT_SHIFT (1U)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2429522e35c616e1328dd03dec421eff">  348</a></span><span class="preprocessor">#define DP83867_BMSR_JABBER_DETECT_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_JABBER_DETECT_MASK) &gt;&gt; DP83867_BMSR_JABBER_DETECT_SHIFT)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/*</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * EXTENDED_CAPABILITY (RO/P)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> *</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * Extended Capability:</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * 1 = Extended register capabilities.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * 0 = Basic register set capabilities only.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a83b527ef6917fd9f7e543cf7782938f5">  357</a></span><span class="preprocessor">#define DP83867_BMSR_EXTENDED_CAPABILITY_MASK (0x1U)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a913e74e0f1a2fc7a69d54948c519bafe">  358</a></span><span class="preprocessor">#define DP83867_BMSR_EXTENDED_CAPABILITY_SHIFT (0U)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8221e31f2f5743f954f5231017fd7d41">  359</a></span><span class="preprocessor">#define DP83867_BMSR_EXTENDED_CAPABILITY_GET(x) (((uint16_t)(x) &amp; DP83867_BMSR_EXTENDED_CAPABILITY_MASK) &gt;&gt; DP83867_BMSR_EXTENDED_CAPABILITY_SHIFT)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/* Bitfield definition for register: PHYIDR1 */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">/*</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * OUI_MSB (RO/P)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> *</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * OUI Most Significant Bits: Bits 3 to 18 of the OUI (080028h,) are</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * stored in bits 15 to 0 of this register. The most significant two bits of</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * the OUI are ignored (the IEEE standard refers to these as bits 1 and</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * 2).</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a689cd9b60503d8cbc8243987a00bf5cd">  370</a></span><span class="preprocessor">#define DP83867_PHYIDR1_OUI_MSB_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad9370ec463cdc3254bf3de0615fd2b8c">  371</a></span><span class="preprocessor">#define DP83867_PHYIDR1_OUI_MSB_SHIFT (0U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9594bf61fcfbb2fda793d5395935f72a">  372</a></span><span class="preprocessor">#define DP83867_PHYIDR1_OUI_MSB_GET(x) (((uint16_t)(x) &amp; DP83867_PHYIDR1_OUI_MSB_MASK) &gt;&gt; DP83867_PHYIDR1_OUI_MSB_SHIFT)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/* Bitfield definition for register: PHYIDR2 */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * OUI_LSB (RO/P)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * OUI Least Significant Bits:</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * Bits 19 to 24 of the OUI (080028h) are mapped from bits 15 to 10 of</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * this register respectively.</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af69c5b5e30557fe8509d5be8912a2a4f">  382</a></span><span class="preprocessor">#define DP83867_PHYIDR2_OUI_LSB_MASK (0xFC00U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6e0d05236270868020711b034ce25bdb">  383</a></span><span class="preprocessor">#define DP83867_PHYIDR2_OUI_LSB_SHIFT (10U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0d8353894e0437f43bca8e16d38bdbbd">  384</a></span><span class="preprocessor">#define DP83867_PHYIDR2_OUI_LSB_GET(x) (((uint16_t)(x) &amp; DP83867_PHYIDR2_OUI_LSB_MASK) &gt;&gt; DP83867_PHYIDR2_OUI_LSB_SHIFT)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/*</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * VNDR_MDL (RO/P)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> *</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * Vendor Model Number:</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * The six bits of vendor model number are mapped from bits 9 to 4</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * (most significant bit to bit 9).</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> */</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5f1d6a11c50ce4e1d54deec05ea9124c">  393</a></span><span class="preprocessor">#define DP83867_PHYIDR2_VNDR_MDL_MASK (0x3F0U)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa2d2bfbbb12bbde26e16f5511bd6d073">  394</a></span><span class="preprocessor">#define DP83867_PHYIDR2_VNDR_MDL_SHIFT (4U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1f1f10cdf882a42d119e4d62a5d21615">  395</a></span><span class="preprocessor">#define DP83867_PHYIDR2_VNDR_MDL_GET(x) (((uint16_t)(x) &amp; DP83867_PHYIDR2_VNDR_MDL_MASK) &gt;&gt; DP83867_PHYIDR2_VNDR_MDL_SHIFT)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/*</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * MDL_REV (RO/P)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> *</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * Model Revision Number:</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * Four bits of the vendor model revision number are mapped from bits</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * 3 to 0 (most significant bit to bit 3). This field will be incremented for</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * all major device changes.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a95529e7a9c02309ece9399e7e396379e">  405</a></span><span class="preprocessor">#define DP83867_PHYIDR2_MDL_REV_MASK (0xFU)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af120dc2486b3f0219732b85a411f1a45">  406</a></span><span class="preprocessor">#define DP83867_PHYIDR2_MDL_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a270ce786158727f038b4b8273a04f7d0">  407</a></span><span class="preprocessor">#define DP83867_PHYIDR2_MDL_REV_GET(x) (((uint16_t)(x) &amp; DP83867_PHYIDR2_MDL_REV_MASK) &gt;&gt; DP83867_PHYIDR2_MDL_REV_SHIFT)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/* Bitfield definition for register: ANAR */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * NP (RW)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * Next Page Indication:</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * 0 = Next Page Transfer not desired.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * 1 = Next Page Transfer desired.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2737d9c10b0e64c6967d179e7d32de88">  417</a></span><span class="preprocessor">#define DP83867_ANAR_NP_MASK (0x8000U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a38c2a84f608f5496c2f17c96bcd02ba5">  418</a></span><span class="preprocessor">#define DP83867_ANAR_NP_SHIFT (15U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0b34a87fcc178d0c5e93c35b2ccbafff">  419</a></span><span class="preprocessor">#define DP83867_ANAR_NP_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_NP_SHIFT) &amp; DP83867_ANAR_NP_MASK)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaa05482f33a86303500c073206250cca">  420</a></span><span class="preprocessor">#define DP83867_ANAR_NP_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_NP_MASK) &gt;&gt; DP83867_ANAR_NP_SHIFT)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/*</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * RF (RW)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> *</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * Remote Fault:</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * 1 = Advertises that this device has detected a Remote Fault.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * 0 = No Remote Fault detected.</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a29aa8d75060e36015d5322f83d5f222d">  429</a></span><span class="preprocessor">#define DP83867_ANAR_RF_MASK (0x2000U)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5fd438663a2887d9d5939a6b5463cfcb">  430</a></span><span class="preprocessor">#define DP83867_ANAR_RF_SHIFT (13U)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a949c7d696c5ef852007c76326e80fcfd">  431</a></span><span class="preprocessor">#define DP83867_ANAR_RF_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_RF_SHIFT) &amp; DP83867_ANAR_RF_MASK)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a58a6902bcad5cc3e60e824c51ce27e64">  432</a></span><span class="preprocessor">#define DP83867_ANAR_RF_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_RF_MASK) &gt;&gt; DP83867_ANAR_RF_SHIFT)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/*</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * ASM_DIR (RW)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> *</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * Asymmetric PAUSE Support for Full Duplex Links:</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * The ASM_DIR bit indicates that asymmetric PAUSE is supported.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * Encoding and resolution of PAUSE bits is defined in IEEE 802.3</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * status is reported in PHYCR[13:12].</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * 1 = Advertise that the DTE (MAC) has implemented both the</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * optional MAC control sublayer and the pause function as specified</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * in clause 31 and annex 31B of 802.3u.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * 0 = No MAC based full duplex flow control.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a01834a0878ef55a47145c26bc1f6867b">  447</a></span><span class="preprocessor">#define DP83867_ANAR_ASM_DIR_MASK (0x800U)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad5b6d3db6e881f5e93e8e3189d838302">  448</a></span><span class="preprocessor">#define DP83867_ANAR_ASM_DIR_SHIFT (11U)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3025b792b50a8df761b7b155e9d9dffe">  449</a></span><span class="preprocessor">#define DP83867_ANAR_ASM_DIR_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_ASM_DIR_SHIFT) &amp; DP83867_ANAR_ASM_DIR_MASK)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a894cef5d68c59ed65a73345cb909c101">  450</a></span><span class="preprocessor">#define DP83867_ANAR_ASM_DIR_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_ASM_DIR_MASK) &gt;&gt; DP83867_ANAR_ASM_DIR_SHIFT)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * PAUSE (RW)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> *</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * PAUSE Support for Full Duplex Links:</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * The PAUSE bit indicates that the device is capable of providing the</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * symmetric PAUSE functions as defined in Annex 31B.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * Encoding and resolution of PAUSE bits is defined in IEEE 802.3</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * status is reported in PHYCR[13:12].</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * 1 = Advertise that the DTE (MAC) has implemented both the</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * optional MAC control sublayer and the pause function as specified</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * in clause 31 and annex 31B of 802.3u.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * 0 = No MAC based full duplex flow control.</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ade5c69272f42c390d7034609f0c1e6ae">  466</a></span><span class="preprocessor">#define DP83867_ANAR_PAUSE_MASK (0x400U)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a199453a01c1581b2554be35b0f774b3a">  467</a></span><span class="preprocessor">#define DP83867_ANAR_PAUSE_SHIFT (10U)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a78ef9170d0bff9e609dacfc7575e5fef">  468</a></span><span class="preprocessor">#define DP83867_ANAR_PAUSE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_PAUSE_SHIFT) &amp; DP83867_ANAR_PAUSE_MASK)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2af43d1096fde7fb4a5d3ebceaa1f293">  469</a></span><span class="preprocessor">#define DP83867_ANAR_PAUSE_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_PAUSE_MASK) &gt;&gt; DP83867_ANAR_PAUSE_SHIFT)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/*</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * T4 (RO/P)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> *</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * 100BASE-T4 Support:</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * 1 = 100BASE-T4 is supported by the local device.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * 0 = 100BASE-T4 not supported.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a23b083d4bedd33bcb5f1e61fc66f3000">  478</a></span><span class="preprocessor">#define DP83867_ANAR_T4_MASK (0x200U)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0ef68687d7bb0264be597d8e232dfd73">  479</a></span><span class="preprocessor">#define DP83867_ANAR_T4_SHIFT (9U)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa02d743646826cf264ee3b2cad635350">  480</a></span><span class="preprocessor">#define DP83867_ANAR_T4_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_T4_MASK) &gt;&gt; DP83867_ANAR_T4_SHIFT)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/*</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * TX_FD (STRAP, RW)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> *</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * 100BASE-TX Full Duplex Support:</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * 1 = 100BASE-TX Full Duplex is supported by the local device.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * 0 = 100BASE-TX Full Duplex not supported.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1a473a83b8a9ea583d80a4e993a4d33d">  489</a></span><span class="preprocessor">#define DP83867_ANAR_TX_FD_MASK (0x100U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5aa6ecb043e1a5df3cd20323d210efc0">  490</a></span><span class="preprocessor">#define DP83867_ANAR_TX_FD_SHIFT (8U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4252cadc78674fa92fbb58901b2f9dc3">  491</a></span><span class="preprocessor">#define DP83867_ANAR_TX_FD_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_TX_FD_SHIFT) &amp; DP83867_ANAR_TX_FD_MASK)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6d21d2b774c6587ddb18dfb3492fef5a">  492</a></span><span class="preprocessor">#define DP83867_ANAR_TX_FD_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_TX_FD_MASK) &gt;&gt; DP83867_ANAR_TX_FD_SHIFT)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/*</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * TX (STRAP, RW)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> *</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * 100BASE-TX Support:</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * 1 = 100BASE-TX is supported by the local device.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * 0 = 100BASE-TX not supported.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aca0bd11845d45a632f45bf0b29275df8">  501</a></span><span class="preprocessor">#define DP83867_ANAR_TX_MASK (0x80U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a45675cda1eeb5a9b974cdba62f38ef05">  502</a></span><span class="preprocessor">#define DP83867_ANAR_TX_SHIFT (7U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afe0d4f7442198f48cd3e54240152b534">  503</a></span><span class="preprocessor">#define DP83867_ANAR_TX_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_TX_SHIFT) &amp; DP83867_ANAR_TX_MASK)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0b53f3644c474ad97450ed78bf834802">  504</a></span><span class="preprocessor">#define DP83867_ANAR_TX_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_TX_MASK) &gt;&gt; DP83867_ANAR_TX_SHIFT)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/*</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * 10_FD (STRAP, RW)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> *</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * 10BASE-Te Full Duplex Support:</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * 1 = 10BASE-Te Full Duplex is supported by the local device.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * 0 = 10BASE-Te Full Duplex not supported.</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abc4194f283940d951a4ab0013212c96c">  513</a></span><span class="preprocessor">#define DP83867_ANAR_10_FD_MASK (0x40U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4bc4c11c97eec891f82bf3660d13e9dd">  514</a></span><span class="preprocessor">#define DP83867_ANAR_10_FD_SHIFT (6U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e59b932ee78042c4f8a26ec4f5ae788">  515</a></span><span class="preprocessor">#define DP83867_ANAR_10_FD_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_10_FD_SHIFT) &amp; DP83867_ANAR_10_FD_MASK)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a95a66fdbdbfae64a2eede7bd8a23c8c5">  516</a></span><span class="preprocessor">#define DP83867_ANAR_10_FD_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_10_FD_MASK) &gt;&gt; DP83867_ANAR_10_FD_SHIFT)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/*</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * 10BASETE_EN (STRAP, RW)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> *</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * 10BASE-Te Support:</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * 1 = 10BASE-Te is supported by the local device.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * 0 = 10BASE-Te not supported.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a384b6b2b2f6a29c9fb3cfa66fcf9d7e0">  525</a></span><span class="preprocessor">#define DP83867_ANAR_10BASETE_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6cdabc52a58453210897a79642f5334b">  526</a></span><span class="preprocessor">#define DP83867_ANAR_10BASETE_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae56afb21ebd719c35c854cdfadde4d3c">  527</a></span><span class="preprocessor">#define DP83867_ANAR_10BASETE_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_10BASETE_EN_SHIFT) &amp; DP83867_ANAR_10BASETE_EN_MASK)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab7ac6508929430a7c9c95df961b757f7">  528</a></span><span class="preprocessor">#define DP83867_ANAR_10BASETE_EN_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_10BASETE_EN_MASK) &gt;&gt; DP83867_ANAR_10BASETE_EN_SHIFT)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">/*</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * SELECTOR (RW)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> *</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * Protocol Selection Bits:</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * These bits contain the binary encoded protocol selector supported</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * by this port. &lt;00001&gt; indicates that this device supports IEEE</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * 802.3u.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac9f27508ab326697ba62752015d0b1cd">  538</a></span><span class="preprocessor">#define DP83867_ANAR_SELECTOR_MASK (0x1FU)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab8dfc8e2bdffa83b7a1947ef9c8e75ca">  539</a></span><span class="preprocessor">#define DP83867_ANAR_SELECTOR_SHIFT (0U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a96d7e8f19154c2eb0b67ba601d8c5ac2">  540</a></span><span class="preprocessor">#define DP83867_ANAR_SELECTOR_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANAR_SELECTOR_SHIFT) &amp; DP83867_ANAR_SELECTOR_MASK)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af13264854ba44484839f9d6e2cb3efba">  541</a></span><span class="preprocessor">#define DP83867_ANAR_SELECTOR_GET(x) (((uint16_t)(x) &amp; DP83867_ANAR_SELECTOR_MASK) &gt;&gt; DP83867_ANAR_SELECTOR_SHIFT)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/* Bitfield definition for register: ANLPAR */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/*</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * NP (RO)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> *</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * Next Page Indication:</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * 0 = Link Partner does not desire Next Page Transfer.</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * 1 = Link Partner desires Next Page Transfer.</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab240f9817f0dfc9ef99604b4714e5e12">  551</a></span><span class="preprocessor">#define DP83867_ANLPAR_NP_MASK (0x8000U)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6d08e19995a3f14f0c6ff60b4f107e8f">  552</a></span><span class="preprocessor">#define DP83867_ANLPAR_NP_SHIFT (15U)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa0947e329b48031f9dcf2d2dc161ceaa">  553</a></span><span class="preprocessor">#define DP83867_ANLPAR_NP_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_NP_MASK) &gt;&gt; DP83867_ANLPAR_NP_SHIFT)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/*</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * ACK (RO)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> *</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * Acknowledge:</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * 1 = Link Partner acknowledges reception of the ability data word.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * 0 = Not acknowledged.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * The Auto-Negotiation state machine will automatically control this bit</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * based on the incoming FLP bursts.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a31ce919dbe65f8f1ebc14f14c6160912">  564</a></span><span class="preprocessor">#define DP83867_ANLPAR_ACK_MASK (0x4000U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8c8401c721875bc88cf80cc7c266104e">  565</a></span><span class="preprocessor">#define DP83867_ANLPAR_ACK_SHIFT (14U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a82f603ca48be51600d0b64ab6fb66ffd">  566</a></span><span class="preprocessor">#define DP83867_ANLPAR_ACK_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_ACK_MASK) &gt;&gt; DP83867_ANLPAR_ACK_SHIFT)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/*</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * RF (RO)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> *</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * Remote Fault:</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * 1 = Remote Fault indicated by Link Partner.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * 0 = No Remote Fault indicated by Link Partner.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6143dd39662924a917c126abde8bcaa8">  575</a></span><span class="preprocessor">#define DP83867_ANLPAR_RF_MASK (0x2000U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad1e0c26551f8615a429f8db8a71671df">  576</a></span><span class="preprocessor">#define DP83867_ANLPAR_RF_SHIFT (13U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6b28812640c24f9e74aaa1845d7080a9">  577</a></span><span class="preprocessor">#define DP83867_ANLPAR_RF_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_RF_MASK) &gt;&gt; DP83867_ANLPAR_RF_SHIFT)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">/*</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * ASM_DIR (RO)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> *</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * ASYMMETRIC PAUSE:</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * 1 = Asymmetric pause is supported by the Link Partner.</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * 0 = Asymmetric pause is not supported by the Link Partner.</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaa843a2c5db93bd2180d058d099176f4">  586</a></span><span class="preprocessor">#define DP83867_ANLPAR_ASM_DIR_MASK (0x800U)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0f92820f813d0c956dd2b93ec9d6e988">  587</a></span><span class="preprocessor">#define DP83867_ANLPAR_ASM_DIR_SHIFT (11U)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a74b15d402f57a63c757624f9708eeb89">  588</a></span><span class="preprocessor">#define DP83867_ANLPAR_ASM_DIR_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_ASM_DIR_MASK) &gt;&gt; DP83867_ANLPAR_ASM_DIR_SHIFT)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">/*</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * PAUSE (RO)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> *</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * PAUSE:</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * 1 = Pause function is supported by the Link Partner.</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * 0 = Pause function is not supported by the Link Partner.</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3a16e268f53cf6e506576b9bda2b023f">  597</a></span><span class="preprocessor">#define DP83867_ANLPAR_PAUSE_MASK (0x400U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ababd746d66307e4190343e5553f8521d">  598</a></span><span class="preprocessor">#define DP83867_ANLPAR_PAUSE_SHIFT (10U)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4b85acf95592c3201193827f5ae1d3a7">  599</a></span><span class="preprocessor">#define DP83867_ANLPAR_PAUSE_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_PAUSE_MASK) &gt;&gt; DP83867_ANLPAR_PAUSE_SHIFT)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">/*</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> * T4 (RO)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> *</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * 100BASE-T4 Support:</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * 1 = 100BASE-T4 is supported by the Link Partner.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * 0 = 100BASE-T4 not supported by the Link Partner.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2ca79cb05f93bda8d5e560068d9681c5">  608</a></span><span class="preprocessor">#define DP83867_ANLPAR_T4_MASK (0x200U)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a57d0a99eb2ce80e5a404d17b0fa51574">  609</a></span><span class="preprocessor">#define DP83867_ANLPAR_T4_SHIFT (9U)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac1d32f9131befce19ca824eeb6b1cc89">  610</a></span><span class="preprocessor">#define DP83867_ANLPAR_T4_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_T4_MASK) &gt;&gt; DP83867_ANLPAR_T4_SHIFT)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/*</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * TX_FD (RO)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> *</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * 100BASE-TX Full Duplex Support:</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * 1 = 100BASE-TX Full Duplex is supported by the Link Partner.</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * 0 = 100BASE-TX Full Duplex not supported by the Link Partner.</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa145b9226d8b52817b4abd38f7dbce1c">  619</a></span><span class="preprocessor">#define DP83867_ANLPAR_TX_FD_MASK (0x100U)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a61c9112b56c6fe03ac8be375e65330f6">  620</a></span><span class="preprocessor">#define DP83867_ANLPAR_TX_FD_SHIFT (8U)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac10f98ebbf74c665ae08917fbd98d1e0">  621</a></span><span class="preprocessor">#define DP83867_ANLPAR_TX_FD_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_TX_FD_MASK) &gt;&gt; DP83867_ANLPAR_TX_FD_SHIFT)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/*</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * TX (RO)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> *</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * 100BASE-TX Support:</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * 1 = 100BASE-TX is supported by the Link Partner.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * 0 = 100BASE-TX not supported by the Link Partner.</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a674c9c12f67411f560cad686956a78e1">  630</a></span><span class="preprocessor">#define DP83867_ANLPAR_TX_MASK (0x80U)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae490a43a7948898d4432120769aab599">  631</a></span><span class="preprocessor">#define DP83867_ANLPAR_TX_SHIFT (7U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9b4147b409bb5d7dd13886ac48853816">  632</a></span><span class="preprocessor">#define DP83867_ANLPAR_TX_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_TX_MASK) &gt;&gt; DP83867_ANLPAR_TX_SHIFT)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">/*</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * 10_FD (RO)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> *</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * 10BASE-Te Full Duplex Support:</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * 1 = 10BASE-Te Full Duplex is supported by the Link Partner.</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * 0 = 10BASE-Te Full Duplex not supported by the Link Partner.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a245ab3c7145c5eeccf5dad93ad8710c6">  641</a></span><span class="preprocessor">#define DP83867_ANLPAR_10_FD_MASK (0x40U)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a44d07a4fc3b13e8534050f43c1a08d57">  642</a></span><span class="preprocessor">#define DP83867_ANLPAR_10_FD_SHIFT (6U)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aca49156ee9cda9879695586886eec1fc">  643</a></span><span class="preprocessor">#define DP83867_ANLPAR_10_FD_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_10_FD_MASK) &gt;&gt; DP83867_ANLPAR_10_FD_SHIFT)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">/*</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * 10 (RO)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> *</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * 10BASE-Te Support:</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * 1 = 10BASE-Te is supported by the Link Partner.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * 0 = 10BASE-Te not supported by the Link Partner.</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a894fc97764eb12a305612fc34a8e35f5">  652</a></span><span class="preprocessor">#define DP83867_ANLPAR_10_MASK (0x20U)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2fd704eed0ed76c9ba5dddb18c2b5e25">  653</a></span><span class="preprocessor">#define DP83867_ANLPAR_10_SHIFT (5U)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad6fe5b5709edf8a6d5d9185320a02e9d">  654</a></span><span class="preprocessor">#define DP83867_ANLPAR_10_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_10_MASK) &gt;&gt; DP83867_ANLPAR_10_SHIFT)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/*</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * SELECTOR (RO)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> *</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * Protocol Selection Bits:</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * Link Partner&#39;s binary encoded protocol selector.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad6c302ea61d5e0f8dc3ede7d757bcab3">  662</a></span><span class="preprocessor">#define DP83867_ANLPAR_SELECTOR_MASK (0x1FU)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af95df5369312ce4a46daaa9fb96a7ba5">  663</a></span><span class="preprocessor">#define DP83867_ANLPAR_SELECTOR_SHIFT (0U)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4dcdaebb560e7437b8676a5f3d119564">  664</a></span><span class="preprocessor">#define DP83867_ANLPAR_SELECTOR_GET(x) (((uint16_t)(x) &amp; DP83867_ANLPAR_SELECTOR_MASK) &gt;&gt; DP83867_ANLPAR_SELECTOR_SHIFT)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">/* Bitfield definition for register: ANER */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/*</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * RX_NEXT_PAGE_LOC_ABLE (RO)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> *</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * Receive Next Page Location Able:</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * 1 = Received Next Page storage location is specified by bit 6.5.</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * 0 = Received Next Page storage location is not specified by bit 6.5.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> */</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5402038d44abb50a37352beabca26ce2">  674</a></span><span class="preprocessor">#define DP83867_ANER_RX_NEXT_PAGE_LOC_ABLE_MASK (0x40U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af523bba72c604ea81041ed4bde97df39">  675</a></span><span class="preprocessor">#define DP83867_ANER_RX_NEXT_PAGE_LOC_ABLE_SHIFT (6U)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2be07a8986945f5a328c49c4651eafe1">  676</a></span><span class="preprocessor">#define DP83867_ANER_RX_NEXT_PAGE_LOC_ABLE_GET(x) (((uint16_t)(x) &amp; DP83867_ANER_RX_NEXT_PAGE_LOC_ABLE_MASK) &gt;&gt; DP83867_ANER_RX_NEXT_PAGE_LOC_ABLE_SHIFT)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/*</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * RX_NEXT_PAGE_STOR_LOC (RO)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> *</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * Receive Next Page Storage Location:</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * 1 = Link Partner Next Pages are stored in register 8.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * 0 = Link Partner Next Pages are stored in register 5.</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3f6f7d37d29e144fed122df3b6fb6417">  685</a></span><span class="preprocessor">#define DP83867_ANER_RX_NEXT_PAGE_STOR_LOC_MASK (0x20U)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaa50a341346c0cc0924ad7505ed5dcd3">  686</a></span><span class="preprocessor">#define DP83867_ANER_RX_NEXT_PAGE_STOR_LOC_SHIFT (5U)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4e310ceaf199e00461ed2bedb9e8c523">  687</a></span><span class="preprocessor">#define DP83867_ANER_RX_NEXT_PAGE_STOR_LOC_GET(x) (((uint16_t)(x) &amp; DP83867_ANER_RX_NEXT_PAGE_STOR_LOC_MASK) &gt;&gt; DP83867_ANER_RX_NEXT_PAGE_STOR_LOC_SHIFT)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/*</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * PDF (RO)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> *</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * Parallel Detection Fault:</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * 1 = A fault has been detected via the Parallel Detection function.</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * 0 = A fault has not been detected.</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> */</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4f8fb18cfd58b3bc73745f4576c3ce8b">  696</a></span><span class="preprocessor">#define DP83867_ANER_PDF_MASK (0x10U)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a903d284929282b54748f42fea3e81658">  697</a></span><span class="preprocessor">#define DP83867_ANER_PDF_SHIFT (4U)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7fc1951edec81fe67fa3890da336d920">  698</a></span><span class="preprocessor">#define DP83867_ANER_PDF_GET(x) (((uint16_t)(x) &amp; DP83867_ANER_PDF_MASK) &gt;&gt; DP83867_ANER_PDF_SHIFT)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">/*</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * LP_NP_ABLE (RO)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> *</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * Link Partner Next Page Able:</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * 1 = Link Partner does support Next Page.</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * 0 = Link Partner does not support Next Page.</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a46f9d8dd67dbd56f631f504949aceeff">  707</a></span><span class="preprocessor">#define DP83867_ANER_LP_NP_ABLE_MASK (0x8U)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac1dbc0baf033f6b54619a1e88bd8a8aa">  708</a></span><span class="preprocessor">#define DP83867_ANER_LP_NP_ABLE_SHIFT (3U)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a02580e647e2311c25810feda65a7595e">  709</a></span><span class="preprocessor">#define DP83867_ANER_LP_NP_ABLE_GET(x) (((uint16_t)(x) &amp; DP83867_ANER_LP_NP_ABLE_MASK) &gt;&gt; DP83867_ANER_LP_NP_ABLE_SHIFT)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/*</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * NP_ABLE (RO/P)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> *</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * Next Page Able:</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * 1 = Indicates local device is able to send additional Next Pages.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa9b296c94153b94e1a46f8fdfad971a0">  717</a></span><span class="preprocessor">#define DP83867_ANER_NP_ABLE_MASK (0x4U)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6b179dc189264686e2978bc82bc60e86">  718</a></span><span class="preprocessor">#define DP83867_ANER_NP_ABLE_SHIFT (2U)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac8d8a47f0fad2a2338a76cdf204f54f9">  719</a></span><span class="preprocessor">#define DP83867_ANER_NP_ABLE_GET(x) (((uint16_t)(x) &amp; DP83867_ANER_NP_ABLE_MASK) &gt;&gt; DP83867_ANER_NP_ABLE_SHIFT)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">/*</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * PAGE_RX (RO/COR)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> *</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> * Link Code Word Page Received:</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * 1 = Link Code Word has been received, cleared on a read.</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * 0 = Link Code Word has not been received.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af214d220fa9d57dc987fb1ffa79fcdde">  728</a></span><span class="preprocessor">#define DP83867_ANER_PAGE_RX_MASK (0x2U)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a88cdae0995b1e7e57b4e74a56d48bdf5">  729</a></span><span class="preprocessor">#define DP83867_ANER_PAGE_RX_SHIFT (1U)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a41a15813c2ab0ac60d867589f788037e">  730</a></span><span class="preprocessor">#define DP83867_ANER_PAGE_RX_GET(x) (((uint16_t)(x) &amp; DP83867_ANER_PAGE_RX_MASK) &gt;&gt; DP83867_ANER_PAGE_RX_SHIFT)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">/*</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * LP_AN_ABLE (RO)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> *</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * Link Partner Auto-Negotiation Able:</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * 1 = Indicates that the Link Partner supports Auto-Negotiation.</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * 0 = Indicates that the Link Partner does not support Auto-</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * Negotiation.</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7615162b41208267af75706e6c8829ee">  740</a></span><span class="preprocessor">#define DP83867_ANER_LP_AN_ABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adc0124f68240a28050a80e4e2d19f3ad">  741</a></span><span class="preprocessor">#define DP83867_ANER_LP_AN_ABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aedc4fcf34beede58a48f959256c537cc">  742</a></span><span class="preprocessor">#define DP83867_ANER_LP_AN_ABLE_GET(x) (((uint16_t)(x) &amp; DP83867_ANER_LP_AN_ABLE_MASK) &gt;&gt; DP83867_ANER_LP_AN_ABLE_SHIFT)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/* Bitfield definition for register: ANNPTR */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/*</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * NP (RW)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * Next Page Indication:</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * 0 = No other Next Page Transfer desired.</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * 1 = Another Next Page desired.</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#affd2b8388ef5230e273ab3ba9e447e5a">  752</a></span><span class="preprocessor">#define DP83867_ANNPTR_NP_MASK (0x8000U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7a05bc04482cfa24fac934dabe7a24a6">  753</a></span><span class="preprocessor">#define DP83867_ANNPTR_NP_SHIFT (15U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5282a3508eee74f0b69eb2ba52085b23">  754</a></span><span class="preprocessor">#define DP83867_ANNPTR_NP_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPTR_NP_SHIFT) &amp; DP83867_ANNPTR_NP_MASK)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae3209ee54894379830213c6c6ca4f686">  755</a></span><span class="preprocessor">#define DP83867_ANNPTR_NP_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPTR_NP_MASK) &gt;&gt; DP83867_ANNPTR_NP_SHIFT)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * ACK (RO)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * Acknowledge:</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * 1 = Acknowledge reception of link code word</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * 0 = Do not acknowledge of link code word.</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5c52c15c582cb25fb9820b9f6aee2412">  764</a></span><span class="preprocessor">#define DP83867_ANNPTR_ACK_MASK (0x4000U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a67f0c87c3ad243c46dfcffd061c917c6">  765</a></span><span class="preprocessor">#define DP83867_ANNPTR_ACK_SHIFT (14U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a962a7d64cc6738bf9b578866c0718d83">  766</a></span><span class="preprocessor">#define DP83867_ANNPTR_ACK_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPTR_ACK_MASK) &gt;&gt; DP83867_ANNPTR_ACK_SHIFT)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/*</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> * MP (RW)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> *</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * Message Page:</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * 1 = Current page is a Message Page.</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * 0 = Current page is an Unformatted Page.</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8c7e62a0856eab051aa4d9fd7798e7d0">  775</a></span><span class="preprocessor">#define DP83867_ANNPTR_MP_MASK (0x2000U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af0763bcf5e171d120b2ee5e0aec3eede">  776</a></span><span class="preprocessor">#define DP83867_ANNPTR_MP_SHIFT (13U)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ade1d4caabd587e01a0767fcd0b437088">  777</a></span><span class="preprocessor">#define DP83867_ANNPTR_MP_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPTR_MP_SHIFT) &amp; DP83867_ANNPTR_MP_MASK)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab3349f5d343d9f847de87ecd063033ba">  778</a></span><span class="preprocessor">#define DP83867_ANNPTR_MP_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPTR_MP_MASK) &gt;&gt; DP83867_ANNPTR_MP_SHIFT)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/*</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * ACK2 (RW)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * Acknowledge2:</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * 1 = Will comply with message.</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * 0 = Cannot comply with message.</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * Acknowledge2 is used by the next page function to indicate that</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * Local Device has the ability to comply with the message received.</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af570660f481c25f025739174df4e3221">  789</a></span><span class="preprocessor">#define DP83867_ANNPTR_ACK2_MASK (0x1000U)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8606e39f0b733d4618063205f76b434d">  790</a></span><span class="preprocessor">#define DP83867_ANNPTR_ACK2_SHIFT (12U)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa5d1d325d4042559f8029b2617672c66">  791</a></span><span class="preprocessor">#define DP83867_ANNPTR_ACK2_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPTR_ACK2_SHIFT) &amp; DP83867_ANNPTR_ACK2_MASK)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aab5a34171754d6ab8628566c2b9a6094">  792</a></span><span class="preprocessor">#define DP83867_ANNPTR_ACK2_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPTR_ACK2_MASK) &gt;&gt; DP83867_ANNPTR_ACK2_SHIFT)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">/*</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * TOG_TX (RO)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> *</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * Toggle:</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * 1 = Value of toggle bit in previously transmitted Link Code Word</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * was 0.</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * 0 = Value of toggle bit in previously transmitted Link Code Word</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * was 1.</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * Toggle is used by the Arbitration function within Auto-Negotiation to</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * ensure synchronization with the Link Partner during Next Page</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * exchange. This bit shall always take the opposite value of the</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * Toggle bit in the previously exchanged Link Code Word.</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad0df8534830efb4a7f6b4648f6ed0d67">  807</a></span><span class="preprocessor">#define DP83867_ANNPTR_TOG_TX_MASK (0x800U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8b4b824984c1fc00a27433152498fa9c">  808</a></span><span class="preprocessor">#define DP83867_ANNPTR_TOG_TX_SHIFT (11U)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad8b0cacd4abe886e538dd2ab72b39790">  809</a></span><span class="preprocessor">#define DP83867_ANNPTR_TOG_TX_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPTR_TOG_TX_MASK) &gt;&gt; DP83867_ANNPTR_TOG_TX_SHIFT)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/*</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * CODE (RW)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> *</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * Code:</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * This field represents the code field of the next page transmission. If</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * the MP bit is set (bit 13 of this register), then the code shall be</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * interpreted as a &quot;Message Pageâ, as defined in Annex 28C of IEEE</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * 802.3u. Otherwise, the code shall be interpreted as an &quot;Unformatted</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * Pageâ, and the interpretation is application specific.</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> * The default value of the CODE represents a Null Page as defined in</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> * Annex 28C of IEEE 802.3u.</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1b95dd4d7c734b29bda203fb18fbedd7">  823</a></span><span class="preprocessor">#define DP83867_ANNPTR_CODE_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a491b752c37f05e0f0a6b7c199193f8c5">  824</a></span><span class="preprocessor">#define DP83867_ANNPTR_CODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a75453987b1b7713341e56751b830e227">  825</a></span><span class="preprocessor">#define DP83867_ANNPTR_CODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPTR_CODE_SHIFT) &amp; DP83867_ANNPTR_CODE_MASK)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7a70558eeff921b37b0b126ac6d1533a">  826</a></span><span class="preprocessor">#define DP83867_ANNPTR_CODE_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPTR_CODE_MASK) &gt;&gt; DP83867_ANNPTR_CODE_SHIFT)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">/* Bitfield definition for register: ANNPRR */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">/*</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * NP (RW)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> *</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * Next Page Indication:</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> * 0 = No other Next Page Transfer desired by the link partner.</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * 1 = Another Next Page desired by the link partner.</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0b01f9ce1f8bdac02223bd53a485484f">  836</a></span><span class="preprocessor">#define DP83867_ANNPRR_NP_MASK (0x8000U)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a284b45dc79328ee2c8ec0dd2f1c47c8c">  837</a></span><span class="preprocessor">#define DP83867_ANNPRR_NP_SHIFT (15U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3ce9568c4dfa8311b7d9ebd340ed318f">  838</a></span><span class="preprocessor">#define DP83867_ANNPRR_NP_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPRR_NP_SHIFT) &amp; DP83867_ANNPRR_NP_MASK)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a99e5f31218f0b52de82864ecc024a98e">  839</a></span><span class="preprocessor">#define DP83867_ANNPRR_NP_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPRR_NP_MASK) &gt;&gt; DP83867_ANNPRR_NP_SHIFT)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/*</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * ACK (RO)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> *</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * Acknowledge:</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * 1 = Acknowledge reception of link code word by the link partner.</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * 0 = Link partner does not acknowledge reception of link code word.</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> */</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a059a5e0ce40dea68e20c69476dcb624b">  848</a></span><span class="preprocessor">#define DP83867_ANNPRR_ACK_MASK (0x4000U)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a197562d8e0fb79f29844890164763f56">  849</a></span><span class="preprocessor">#define DP83867_ANNPRR_ACK_SHIFT (14U)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae21117cfa85bb88e465aaa7e9ba2f02c">  850</a></span><span class="preprocessor">#define DP83867_ANNPRR_ACK_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPRR_ACK_MASK) &gt;&gt; DP83867_ANNPRR_ACK_SHIFT)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">/*</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * MP (RW)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> *</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * Message Page:</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * 1 = Received page is a Message Page.</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * 0 = Received page is an Unformatted Page.</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> */</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a460189c6cb00798dbe056173602b25e2">  859</a></span><span class="preprocessor">#define DP83867_ANNPRR_MP_MASK (0x2000U)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a12cd78ba454090cc0878e6efdad60b9e">  860</a></span><span class="preprocessor">#define DP83867_ANNPRR_MP_SHIFT (13U)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a66ea8f02100d0b661566dcb089773fa9">  861</a></span><span class="preprocessor">#define DP83867_ANNPRR_MP_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPRR_MP_SHIFT) &amp; DP83867_ANNPRR_MP_MASK)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a37b1cc8d65574e3f71962960ca6d4a1b">  862</a></span><span class="preprocessor">#define DP83867_ANNPRR_MP_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPRR_MP_MASK) &gt;&gt; DP83867_ANNPRR_MP_SHIFT)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">/*</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> * ACK2 (RW)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> *</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> * Acknowledge2:</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * 1 = Link partner sets the ACK2 bit.</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> * 0 = Link partner coes not set the ACK2 bit.</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * Acknowledge2 is used by the next page function to indicate that link</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * partner has the ability to comply with the message received.</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> */</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af72d7e713c1792e8e0251e4b79ba86b5">  873</a></span><span class="preprocessor">#define DP83867_ANNPRR_ACK2_MASK (0x1000U)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ade0180af21873050cf700adae1b85a75">  874</a></span><span class="preprocessor">#define DP83867_ANNPRR_ACK2_SHIFT (12U)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2ffd2c6d9a316a5f600159d396e73fbd">  875</a></span><span class="preprocessor">#define DP83867_ANNPRR_ACK2_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPRR_ACK2_SHIFT) &amp; DP83867_ANNPRR_ACK2_MASK)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2a98198c53c030437cef492c8d2f1847">  876</a></span><span class="preprocessor">#define DP83867_ANNPRR_ACK2_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPRR_ACK2_MASK) &gt;&gt; DP83867_ANNPRR_ACK2_SHIFT)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">/*</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> * TOG_TX (RO)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> *</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> * Toggle:</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * 1 = Value of toggle bit in previously transmitted Link Code Word</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * was 0.</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * 0 = Value of toggle bit in previously transmitted Link Code Word</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * was 1.</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * Toggle is used by the Arbitration function within Auto-Negotiation to</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> * ensure synchronization with the Link Partner during Next Page</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> * exchange. This bit shall always take the opposite value of the</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> * Toggle bit in the previously exchanged Link Code Word.</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a803cf77e04caf37bdc6a5ed5bc9c8118">  891</a></span><span class="preprocessor">#define DP83867_ANNPRR_TOG_TX_MASK (0x800U)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5d93526b538229052aed3b4a0541c431">  892</a></span><span class="preprocessor">#define DP83867_ANNPRR_TOG_TX_SHIFT (11U)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a42d5c3839a692389de3bf28d37b59f5c">  893</a></span><span class="preprocessor">#define DP83867_ANNPRR_TOG_TX_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPRR_TOG_TX_MASK) &gt;&gt; DP83867_ANNPRR_TOG_TX_SHIFT)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">/*</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * CODE (RW)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> *</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> * Code:</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> * This field represents the code field of the next page transmission. If</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * the MP bit is set (bit 13 of this register), then the code shall be</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> * interpreted as a &quot;Message Pageâ, as defined in Annex 28C of IEEE</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * 802.3u. Otherwise, the code shall be interpreted as an &quot;Unformatted</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * Pageâ, and the interpretation is application specific.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * The default value of the CODE represents a Null Page as defined in</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * Annex 28C of IEEE 802.3u.</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> */</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5264e2a2d60dac797294fe4c1b56248f">  907</a></span><span class="preprocessor">#define DP83867_ANNPRR_CODE_MASK (0x7FFU)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adb657f57d0062f32810bcf75112db8e3">  908</a></span><span class="preprocessor">#define DP83867_ANNPRR_CODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaf63a93a400468a3fa4928c0cb8ce011">  909</a></span><span class="preprocessor">#define DP83867_ANNPRR_CODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ANNPRR_CODE_SHIFT) &amp; DP83867_ANNPRR_CODE_MASK)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0e88b14daab9e3d98ea1a1e3615ba5f6">  910</a></span><span class="preprocessor">#define DP83867_ANNPRR_CODE_GET(x) (((uint16_t)(x) &amp; DP83867_ANNPRR_CODE_MASK) &gt;&gt; DP83867_ANNPRR_CODE_SHIFT)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/* Bitfield definition for register: CFG1 */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/*</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * TEST_MODE (RW)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> *</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * Test Mode Select:</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * 111 = Test Mode 7 - Repetitive {Pulse, 63 zeros}</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * 110 = Test Mode 6 - Repetitive 0001 sequence</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> * 101 = Test Mode 5 - Scrambled MLT3 Idles</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> * 100 = Test Mode 4 - Transmit Distortion Test</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * 011 = Test Mode 3 - Transmit Jitter Test (Slave Mode)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * 010 = Test Mode 2 - Transmit Jitter Test (Master Mode)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * 001 = Test Mode 1 - Transmit Waveform Test</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * 000 = Normal Mode</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4840b29ce183dc30675fa75701da24c8">  926</a></span><span class="preprocessor">#define DP83867_CFG1_TEST_MODE_MASK (0xE000U)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab276c93a86ee24a8dbce3597cff5f349">  927</a></span><span class="preprocessor">#define DP83867_CFG1_TEST_MODE_SHIFT (13U)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4b56d4cabcaa8d2398e73aaf70b6aa5c">  928</a></span><span class="preprocessor">#define DP83867_CFG1_TEST_MODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG1_TEST_MODE_SHIFT) &amp; DP83867_CFG1_TEST_MODE_MASK)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a99072085f965ebd50a48002e347625a2">  929</a></span><span class="preprocessor">#define DP83867_CFG1_TEST_MODE_GET(x) (((uint16_t)(x) &amp; DP83867_CFG1_TEST_MODE_MASK) &gt;&gt; DP83867_CFG1_TEST_MODE_SHIFT)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">/*</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> * MASTER_SLAVE_MANUAL_CONFIGURATION (RW)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> *</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> * Enable Manual Master / Slave Configuration:</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * 1 = Enable Manual Master/Slave Configuration control.</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> * 0 = Disable Manual Master/Slave Configuration control.</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * Using the manual configuration feature may prevent the PHY from</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * establishing link in 1000Base-T mode if a conflict with the link</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * partnerâs setting exists.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9c1de29d3c9388edf855cdcbd49adad5">  941</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_MASK (0x1000U)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a03fd1979662424e5e0587e5429e860e8">  942</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_SHIFT (12U)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aad4c352191078bf0907b6b233d28d7d7">  943</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_SHIFT) &amp; DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_MASK)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a726d27746fe71f07023ecee643bcb992">  944</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_GET(x) (((uint16_t)(x) &amp; DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_MASK) &gt;&gt; DP83867_CFG1_MASTER_SLAVE_MANUAL_CONFIGURATION_SHIFT)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">/*</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * MASTER_SLAVE_CONFIGURATION_VALUE (RW)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> *</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * Manual Master / Slave Configuration Value:</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * 1 = Set PHY as MASTER when register 09h bit 12 = 1.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * 0 = Set PHY as SLAVE when register 09h bit 12 = 1.</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> * Using the manual configuration feature may prevent the PHY from</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * establishing link in 1000Base-T mode if a conflict with the link</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> * partnerâs setting exists.</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> */</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6bc665977c300172f1477113461b4194">  956</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_MASK (0x800U)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac99f5b6bfd9610f5600bb806f616d6d6">  957</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_SHIFT (11U)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9aa8a04c0017aae1c7b2f1febb81f0a8">  958</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_SHIFT) &amp; DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_MASK)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaafe03b39c06a7371bcf0fbff24cf8fa">  959</a></span><span class="preprocessor">#define DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_GET(x) (((uint16_t)(x) &amp; DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_MASK) &gt;&gt; DP83867_CFG1_MASTER_SLAVE_CONFIGURATION_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">/*</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * PORT_TYPE (RW)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> *</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * Advertise Device Type: Multi or single port:</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> * 1 = Multi-port device.</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> * 0 = Single-port device.</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"> */</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a85c37a5a5ba6032d92b159643273c8ef">  968</a></span><span class="preprocessor">#define DP83867_CFG1_PORT_TYPE_MASK (0x400U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a386a9e55b62819a00203639c0adc08fc">  969</a></span><span class="preprocessor">#define DP83867_CFG1_PORT_TYPE_SHIFT (10U)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5cd455e43fd088068b00c7892208d158">  970</a></span><span class="preprocessor">#define DP83867_CFG1_PORT_TYPE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG1_PORT_TYPE_SHIFT) &amp; DP83867_CFG1_PORT_TYPE_MASK)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab1ca1e3d42089ba9de1f37dc44c64a51">  971</a></span><span class="preprocessor">#define DP83867_CFG1_PORT_TYPE_GET(x) (((uint16_t)(x) &amp; DP83867_CFG1_PORT_TYPE_MASK) &gt;&gt; DP83867_CFG1_PORT_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">/*</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * 1000BASE_T_FULL_DUPLEX (RW)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> *</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * Advertise 1000BASE-T Full Duplex Capable:</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> * 1 = Advertise 1000Base-T Full Duplex ability.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> * 0 = Do not advertise 1000Base-T Full Duplex ability.</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa5bbe4f6b93d249989ee70b130dc66c3">  980</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_FULL_DUPLEX_MASK (0x200U)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af678d244b1e806455f5c8f33bee88840">  981</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_FULL_DUPLEX_SHIFT (9U)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a69d73414168005cc9d781ea39a11060d">  982</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_FULL_DUPLEX_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG1_1000BASE_T_FULL_DUPLEX_SHIFT) &amp; DP83867_CFG1_1000BASE_T_FULL_DUPLEX_MASK)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af83971588a774617328b0f3a7d16eaac">  983</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_CFG1_1000BASE_T_FULL_DUPLEX_MASK) &gt;&gt; DP83867_CFG1_1000BASE_T_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">/*</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> * 1000BASE_T_HALF_DUPLEX (RW)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> *</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * Advertise 1000BASE-T Half Duplex Capable:</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * 1 = Advertise 1000Base-T Half Duplex ability.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * 0 = Do not advertise 1000Base-T Half Duplex ability.</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6c28e1d9d1b3ec327977296aabd39656">  992</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_HALF_DUPLEX_MASK (0x100U)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a87558bf05afd69287f85f5adf5a5acb0">  993</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_HALF_DUPLEX_SHIFT (8U)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab6be93c12d5557fb8470eecc218d0c41">  994</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_HALF_DUPLEX_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG1_1000BASE_T_HALF_DUPLEX_SHIFT) &amp; DP83867_CFG1_1000BASE_T_HALF_DUPLEX_MASK)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1bcc40b5d55699b60034dfd31bf9c182">  995</a></span><span class="preprocessor">#define DP83867_CFG1_1000BASE_T_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_CFG1_1000BASE_T_HALF_DUPLEX_MASK) &gt;&gt; DP83867_CFG1_1000BASE_T_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">/*</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> * TDR_AUTO_RUN (RW)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> *</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * Automatic TDR on Link Down:</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * 1 = Enable execution of TDR procedure after link down event.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * 0 = Disable automatic execution of TDR.</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> */</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af770bc6bce1ed859d13303107ca5f723"> 1004</a></span><span class="preprocessor">#define DP83867_CFG1_TDR_AUTO_RUN_MASK (0x80U)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a176b70a7ae3adef3b5927dc1e8bcc31e"> 1005</a></span><span class="preprocessor">#define DP83867_CFG1_TDR_AUTO_RUN_SHIFT (7U)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a118934455cb626b9849a5fb973e2f0be"> 1006</a></span><span class="preprocessor">#define DP83867_CFG1_TDR_AUTO_RUN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG1_TDR_AUTO_RUN_SHIFT) &amp; DP83867_CFG1_TDR_AUTO_RUN_MASK)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1397cf9d35950ed74652763bbdb89c42"> 1007</a></span><span class="preprocessor">#define DP83867_CFG1_TDR_AUTO_RUN_GET(x) (((uint16_t)(x) &amp; DP83867_CFG1_TDR_AUTO_RUN_MASK) &gt;&gt; DP83867_CFG1_TDR_AUTO_RUN_SHIFT)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">/* Bitfield definition for register: STS1 */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/*</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * MASTER_SLAVE_CONFIGURATION_FAULT (RO, LH, COR)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> *</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> * Master / Slave Manual Configuration Fault Detected:</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * 1 = Manual Master/Slave Configuration fault detected.</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> * 0 = No Manual Master/Slave Configuration fault detected.</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a14090e3cb8cc7b65b0201a5ed068b8a1"> 1017</a></span><span class="preprocessor">#define DP83867_STS1_MASTER_SLAVE_CONFIGURATION_FAULT_MASK (0x8000U)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7f65f03f345e228cb0c5cff8a28b9074"> 1018</a></span><span class="preprocessor">#define DP83867_STS1_MASTER_SLAVE_CONFIGURATION_FAULT_SHIFT (15U)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae8c80eb4bfd4d543efe874c0c5b6de97"> 1019</a></span><span class="preprocessor">#define DP83867_STS1_MASTER_SLAVE_CONFIGURATION_FAULT_GET(x) (((uint16_t)(x) &amp; DP83867_STS1_MASTER_SLAVE_CONFIGURATION_FAULT_MASK) &gt;&gt; DP83867_STS1_MASTER_SLAVE_CONFIGURATION_FAULT_SHIFT)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">/*</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * MASTER_SLAVE_CONFIGURATION_RESOLUTION (RO)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> *</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * Master / Slave Configuration Results:</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * 1 = Configuration resolved to MASTER.</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> * 0 = Configuration resolved to SLAVE.</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad5acc2ba9ccf087042abfdb1a82d608e"> 1028</a></span><span class="preprocessor">#define DP83867_STS1_MASTER_SLAVE_CONFIGURATION_RESOLUTION_MASK (0x4000U)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0a3f0e54a92ce4bf40540b9003e2dccb"> 1029</a></span><span class="preprocessor">#define DP83867_STS1_MASTER_SLAVE_CONFIGURATION_RESOLUTION_SHIFT (14U)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2e1fbf50a29ad138160a79c656a1cc9b"> 1030</a></span><span class="preprocessor">#define DP83867_STS1_MASTER_SLAVE_CONFIGURATION_RESOLUTION_GET(x) (((uint16_t)(x) &amp; DP83867_STS1_MASTER_SLAVE_CONFIGURATION_RESOLUTION_MASK) &gt;&gt; DP83867_STS1_MASTER_SLAVE_CONFIGURATION_RESOLUTION_SHIFT)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">/*</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> * LOCAL_RECEIVER_STATUS (RO)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> *</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> * Local Receiver Status:</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> * 1 = Local receiver is OK.</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> * 0 = Local receiver is not OK.</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae248d67c451ed991ee4c01f20971d0e4"> 1039</a></span><span class="preprocessor">#define DP83867_STS1_LOCAL_RECEIVER_STATUS_MASK (0x2000U)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a521c9e353bc8717b631f19cff3af313e"> 1040</a></span><span class="preprocessor">#define DP83867_STS1_LOCAL_RECEIVER_STATUS_SHIFT (13U)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a86092a8392e78f2b98604dd859e98c3e"> 1041</a></span><span class="preprocessor">#define DP83867_STS1_LOCAL_RECEIVER_STATUS_GET(x) (((uint16_t)(x) &amp; DP83867_STS1_LOCAL_RECEIVER_STATUS_MASK) &gt;&gt; DP83867_STS1_LOCAL_RECEIVER_STATUS_SHIFT)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/*</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * REMOTE_RECEIVER_STATUS (RO)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> *</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> * Remote Receiver Status:</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> * 1 = Remote receiver is OK.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> * 0 = Remote receiver is not OK.</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acfc5b70797ddf8920426acec4763af29"> 1050</a></span><span class="preprocessor">#define DP83867_STS1_REMOTE_RECEIVER_STATUS_MASK (0x1000U)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3e8d77cee70cc3737cd4994f21972a34"> 1051</a></span><span class="preprocessor">#define DP83867_STS1_REMOTE_RECEIVER_STATUS_SHIFT (12U)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4b5c70d95c2fec808e5d84e6b37e705c"> 1052</a></span><span class="preprocessor">#define DP83867_STS1_REMOTE_RECEIVER_STATUS_GET(x) (((uint16_t)(x) &amp; DP83867_STS1_REMOTE_RECEIVER_STATUS_MASK) &gt;&gt; DP83867_STS1_REMOTE_RECEIVER_STATUS_SHIFT)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">/*</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> * 1000BASE_T_FULL_DUPLEX (RO)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> *</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> * Link Partner 1000BASE-T Full Duplex Capable:</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * 1 = Link Partner capable of 1000Base-T Full Duplex.</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> * 0 = Link partner not capable of 1000Base-T Full Duplex.</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a716ce7542aa399cc8fa15851aa9e875f"> 1061</a></span><span class="preprocessor">#define DP83867_STS1_1000BASE_T_FULL_DUPLEX_MASK (0x800U)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7f05c51f2a5d3d0dc8b62b21e402001f"> 1062</a></span><span class="preprocessor">#define DP83867_STS1_1000BASE_T_FULL_DUPLEX_SHIFT (11U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a08d22a5e24a04728a8879985d86a16cf"> 1063</a></span><span class="preprocessor">#define DP83867_STS1_1000BASE_T_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_STS1_1000BASE_T_FULL_DUPLEX_MASK) &gt;&gt; DP83867_STS1_1000BASE_T_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">/*</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * 1000BASE_T_HALF_DUPLEX (RO)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> *</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> * Link Partner 1000BASE-T Half Duplex Capable:</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> * 1 = Link Partner capable of 1000Base-T Half Duplex.</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> * 0 = Link partner not capable of 1000Base-T Half Duplex.</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> */</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9674323365900a575257b0c744ad2147"> 1072</a></span><span class="preprocessor">#define DP83867_STS1_1000BASE_T_HALF_DUPLEX_MASK (0x400U)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9a718a68ad2da3def9990569d01be5c9"> 1073</a></span><span class="preprocessor">#define DP83867_STS1_1000BASE_T_HALF_DUPLEX_SHIFT (10U)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2ade487bde31e25c93f14ae3419715a1"> 1074</a></span><span class="preprocessor">#define DP83867_STS1_1000BASE_T_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_STS1_1000BASE_T_HALF_DUPLEX_MASK) &gt;&gt; DP83867_STS1_1000BASE_T_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">/*</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> * IDLE_ERROR_COUNTER (RO,COR)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> *</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> * 1000BASE-T Idle Error Counter</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> */</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2e5174690ba637ec5964b49021046bbd"> 1081</a></span><span class="preprocessor">#define DP83867_STS1_IDLE_ERROR_COUNTER_MASK (0xFFU)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad64f686c3cd7e1e133aa4efccaa41735"> 1082</a></span><span class="preprocessor">#define DP83867_STS1_IDLE_ERROR_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9a70630592e9527c53f65000c70ec3ec"> 1083</a></span><span class="preprocessor">#define DP83867_STS1_IDLE_ERROR_COUNTER_GET(x) (((uint16_t)(x) &amp; DP83867_STS1_IDLE_ERROR_COUNTER_MASK) &gt;&gt; DP83867_STS1_IDLE_ERROR_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">/* Bitfield definition for register: REGCR */</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">/*</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * FUNCTION (RW)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> *</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> * 00 = Address</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> * 01 = Data, no post increment</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * 10 = Data, post increment on read and write</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * 11 = Data, post increment on write only</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a27195a11ee24bc7d51be991804377bf3"> 1094</a></span><span class="preprocessor">#define DP83867_REGCR_FUNCTION_MASK (0xC000U)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae7f2d1286ba2a5ffea9f516152d2bee9"> 1095</a></span><span class="preprocessor">#define DP83867_REGCR_FUNCTION_SHIFT (14U)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ada0b57b53a21af3ead0bb40d89976ede"> 1096</a></span><span class="preprocessor">#define DP83867_REGCR_FUNCTION_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_REGCR_FUNCTION_SHIFT) &amp; DP83867_REGCR_FUNCTION_MASK)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6d5ee8fa49fc649079dc7f711d02d041"> 1097</a></span><span class="preprocessor">#define DP83867_REGCR_FUNCTION_GET(x) (((uint16_t)(x) &amp; DP83867_REGCR_FUNCTION_MASK) &gt;&gt; DP83867_REGCR_FUNCTION_SHIFT)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">/*</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * DEVAD (RW)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> *</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * Device Address: In general, these bits [4:0] are the device address</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> * DEVAD that directs any accesses of ADDAR register (0x000E) to</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> * the appropriate MMD. Specifically, the DP83867 uses the vendor</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * specific DEVAD [4:0] = 11111 for accesses. All accesses through</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> * registers REGCR and ADDAR should use this DEVAD.</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> * Transactions with other DEVAD are ignored.</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> */</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab22b57f37764ad1ee024b51c29fc99fd"> 1109</a></span><span class="preprocessor">#define DP83867_REGCR_DEVAD_MASK (0x1FU)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad6e35c75734d9cb692b2f066dc62691c"> 1110</a></span><span class="preprocessor">#define DP83867_REGCR_DEVAD_SHIFT (0U)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a01d02757601df0a2fc4a8ed6e673a3cf"> 1111</a></span><span class="preprocessor">#define DP83867_REGCR_DEVAD_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_REGCR_DEVAD_SHIFT) &amp; DP83867_REGCR_DEVAD_MASK)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab46f84404b390c3083b9ac8ae647d9e1"> 1112</a></span><span class="preprocessor">#define DP83867_REGCR_DEVAD_GET(x) (((uint16_t)(x) &amp; DP83867_REGCR_DEVAD_MASK) &gt;&gt; DP83867_REGCR_DEVAD_SHIFT)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">/* Bitfield definition for register: ADDAR */</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">/*</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * ADDRESS_OR_DATA_REGISTER (RW)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> *</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> * If REGCR register 15:14 = 00, holds the MMD DEVAD&#39;s address</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> * register, otherwise holds the MMD DEVAD&#39;s data register</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> */</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5cb40c757a2f7885f8d7645636fd08b3"> 1121</a></span><span class="preprocessor">#define DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4203146d87c8825126f530210ffb441e"> 1122</a></span><span class="preprocessor">#define DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_SHIFT (0U)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae43b1556c70a0667da9c08c794363e14"> 1123</a></span><span class="preprocessor">#define DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_SHIFT) &amp; DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_MASK)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6fb8d5c21b87ab36add0196fcd7688f2"> 1124</a></span><span class="preprocessor">#define DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_GET(x) (((uint16_t)(x) &amp; DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_MASK) &gt;&gt; DP83867_ADDAR_ADDRESS_OR_DATA_REGISTER_SHIFT)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span> </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">/* Bitfield definition for register: 1KSCR */</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">/*</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * 1000BASE_X_FULL_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> *</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> * 1000BASE-X Full Duplex Support:</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> * 1 = 1000BASE-X Full Duplex is supported by the local device.</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> * 0 = 1000BASE-X Full Duplex is not supported by the local device.</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a181f8f17e55dbb23a404f404f659c62d"> 1134</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_X_FULL_DUPLEX_MASK (0x8000U)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a87641e055e093b869ae27f89dce13db1"> 1135</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_X_FULL_DUPLEX_SHIFT (15U)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1487cbc9cb4791b78e80d23499f6ec5d"> 1136</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_X_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_1KSCR_1000BASE_X_FULL_DUPLEX_MASK) &gt;&gt; DP83867_1KSCR_1000BASE_X_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">/*</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * 1000BASE_X_HALF_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> *</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> * 1000BASE-X Half Duplex Support:</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * 1 = 1000BASE-X Half Duplex is supported by the local device.</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> * 0 = 1000BASE-X Half Duplex is not supported by the local device.</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a506b7a9727cfa526a099eb12040adbcf"> 1145</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_X_HALF_DUPLEX_MASK (0x4000U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7f7438ffb554f3049c54ca0e32683ca2"> 1146</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_X_HALF_DUPLEX_SHIFT (14U)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a86cc2e2a6d798febbfcf4da9e17e2c27"> 1147</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_X_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_1KSCR_1000BASE_X_HALF_DUPLEX_MASK) &gt;&gt; DP83867_1KSCR_1000BASE_X_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/*</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * 1000BASE_T_FULL_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> *</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * 1000BASE-T Full Duplex Support:</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> * 1 = 1000BASE-T Full Duplex is supported by the local device.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> * 0 = 1000BASE-T Full Duplex is not supported by the local device.</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> */</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9814367784c583998a320068cd6971db"> 1156</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_T_FULL_DUPLEX_MASK (0x2000U)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac0b4da8dbea2f3d292d67bbab99fb08d"> 1157</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_T_FULL_DUPLEX_SHIFT (13U)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae4c4f6e648d5cc465531e6a034970d81"> 1158</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_T_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_1KSCR_1000BASE_T_FULL_DUPLEX_MASK) &gt;&gt; DP83867_1KSCR_1000BASE_T_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">/*</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> * 1000BASE_T_HALF_DUPLEX (RO/P)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> *</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * 1000BASE-T Half Duplex Support:</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * 1 = 1000BASE-T Half Duplex is supported by the local device.</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * 0 = 1000BASE-T Half Duplex is not supported by the local device.</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac4dc3364a63319c3ded205c4bf597010"> 1167</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_T_HALF_DUPLEX_MASK (0x1000U)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9af1f5c24f52e8e22da0c5b07c313238"> 1168</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_T_HALF_DUPLEX_SHIFT (12U)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac1f1c81bd18e0a66c752c991efca6a36"> 1169</a></span><span class="preprocessor">#define DP83867_1KSCR_1000BASE_T_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83867_1KSCR_1000BASE_T_HALF_DUPLEX_MASK) &gt;&gt; DP83867_1KSCR_1000BASE_T_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">/* Bitfield definition for register: PHYCR */</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">/*</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> * TX_FIFO_DEPTH (RW)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> *</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> * TX FIFO Depth:</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> * 11 = 8 bytes/nibbles (1000Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> * 10 = 6 bytes/nibbles (1000Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> * 01 = 4 bytes/nibbles (1000Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"> * 00 = 3 bytes/nibbles (1000Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"> * Note: FIFO is enabled only in the following modes:</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"> * 1000BaseT + GMII</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> * 10BaseT/100BaseTX/1000BaseT + SGMII</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> */</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae95b57c2de66ae5468736c41d1fccb4f"> 1184</a></span><span class="preprocessor">#define DP83867_PHYCR_TX_FIFO_DEPTH_MASK (0xC000U)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1bf3f012dac32b5a3ab70b67d2d6a9af"> 1185</a></span><span class="preprocessor">#define DP83867_PHYCR_TX_FIFO_DEPTH_SHIFT (14U)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a75850621daa833f0ca913b06f770214e"> 1186</a></span><span class="preprocessor">#define DP83867_PHYCR_TX_FIFO_DEPTH_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_TX_FIFO_DEPTH_SHIFT) &amp; DP83867_PHYCR_TX_FIFO_DEPTH_MASK)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6c5f81aed3680f9734fff7788fe17843"> 1187</a></span><span class="preprocessor">#define DP83867_PHYCR_TX_FIFO_DEPTH_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_TX_FIFO_DEPTH_MASK) &gt;&gt; DP83867_PHYCR_TX_FIFO_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">/*</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> * RX_FIFO_DEPTH (RW)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment"> *</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> * RX FIFO Depth:</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"> * 11 = 8 bytes/nibbles (1000 Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment"> * 10 = 6 bytes/nibbles (1000 Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"> * 01 = 4 bytes/nibbles (1000 Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment"> * 00 = 3 bytes/nibbles (1000 Mbps/Other Speeds)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> * Note: FIFO is enabled only in SGMII</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> */</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ace19e60c4ba3374010dc31ec9589506b"> 1199</a></span><span class="preprocessor">#define DP83867_PHYCR_RX_FIFO_DEPTH_MASK (0x3000U)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a65f366672a66d1ef3af2b0e692619034"> 1200</a></span><span class="preprocessor">#define DP83867_PHYCR_RX_FIFO_DEPTH_SHIFT (12U)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a84dc61cfad5e79a50e4b7601f467e407"> 1201</a></span><span class="preprocessor">#define DP83867_PHYCR_RX_FIFO_DEPTH_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_RX_FIFO_DEPTH_SHIFT) &amp; DP83867_PHYCR_RX_FIFO_DEPTH_MASK)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aea1d0b77dbd15d6ef8e19c6fd034955f"> 1202</a></span><span class="preprocessor">#define DP83867_PHYCR_RX_FIFO_DEPTH_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_RX_FIFO_DEPTH_MASK) &gt;&gt; DP83867_PHYCR_RX_FIFO_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">/*</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> * SGMII_EN (RW)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"> *</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> * SGMII Enable:</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"> * 1 = Enable SGMII</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> * 0 = Disable SGMII</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5dd2173927163a2c497e9e3c4128ae6f"> 1211</a></span><span class="preprocessor">#define DP83867_PHYCR_SGMII_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a310a7596857fd6d7e5a5d95986dc8e4e"> 1212</a></span><span class="preprocessor">#define DP83867_PHYCR_SGMII_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad4df259716e5566fd3b6c38d7557b1df"> 1213</a></span><span class="preprocessor">#define DP83867_PHYCR_SGMII_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_SGMII_EN_SHIFT) &amp; DP83867_PHYCR_SGMII_EN_MASK)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6c9f03276dd0eec3782fcf6f6f0b4153"> 1214</a></span><span class="preprocessor">#define DP83867_PHYCR_SGMII_EN_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_SGMII_EN_MASK) &gt;&gt; DP83867_PHYCR_SGMII_EN_SHIFT)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">/*</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> * FORCE_LINK_GOOD (RW)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> *</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * Force Link Good:</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> * 1 = Force link good according to the selected speed.</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> */</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a14131fc7066dc0515dd0d6fd951a4b53"> 1223</a></span><span class="preprocessor">#define DP83867_PHYCR_FORCE_LINK_GOOD_MASK (0x400U)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a12bd673972a98c2292e1cee20061722d"> 1224</a></span><span class="preprocessor">#define DP83867_PHYCR_FORCE_LINK_GOOD_SHIFT (10U)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7d96e8c57bbfa43e272d13a1d30b2984"> 1225</a></span><span class="preprocessor">#define DP83867_PHYCR_FORCE_LINK_GOOD_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_FORCE_LINK_GOOD_SHIFT) &amp; DP83867_PHYCR_FORCE_LINK_GOOD_MASK)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1edf93d75c653a45d002da4864cc60b3"> 1226</a></span><span class="preprocessor">#define DP83867_PHYCR_FORCE_LINK_GOOD_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_FORCE_LINK_GOOD_MASK) &gt;&gt; DP83867_PHYCR_FORCE_LINK_GOOD_SHIFT)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">/*</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * POWER_SAVE_MODE (RW)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> *</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> * Power-Saving Modes:</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> * 11 = Passive Sleep mode: Power down all digital and analog</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> * blocks.</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment"> * 10 =Active Sleep mode: Power down all digital and analog blocks.</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment"> * Automatic power-up is performed when link partner is detected. Link</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment"> * pulses are transmitted approximately once per 1.4 Sec in this mode</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> * to wake up any potential link partner.</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> * 01 = IEEE mode: power down all digital and analog blocks.</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> * Note: If DISABLE_CLK_125 (bit [4]of this register) is set to zero, the</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> * PLL is also powered down.</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * 00 = Normal mode</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a63eca9dd48a3f14fdb219bdd0320b1d2"> 1243</a></span><span class="preprocessor">#define DP83867_PHYCR_POWER_SAVE_MODE_MASK (0x300U)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acee0075451431a6ae0671069351398b4"> 1244</a></span><span class="preprocessor">#define DP83867_PHYCR_POWER_SAVE_MODE_SHIFT (8U)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad4526aec2c65bce49eb70d32538e337f"> 1245</a></span><span class="preprocessor">#define DP83867_PHYCR_POWER_SAVE_MODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_POWER_SAVE_MODE_SHIFT) &amp; DP83867_PHYCR_POWER_SAVE_MODE_MASK)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa595d6ae692357b3b590399610c1a750"> 1246</a></span><span class="preprocessor">#define DP83867_PHYCR_POWER_SAVE_MODE_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_POWER_SAVE_MODE_MASK) &gt;&gt; DP83867_PHYCR_POWER_SAVE_MODE_SHIFT)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/*</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * DEEP_POWER_DOWN_EN (RW)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> *</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * Deep power-down mode enable</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> * 1 = When power down is initiated through assertion of the external</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> * power-down pin or through the POWER_DOWN bit in the BMCR,</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> * the device enters a deep power-down mode.</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment"> */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a256964474a377198d6b8b16c1fab1767"> 1257</a></span><span class="preprocessor">#define DP83867_PHYCR_DEEP_POWER_DOWN_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa2b0b38c7dbfc4137a2da39c45baa33f"> 1258</a></span><span class="preprocessor">#define DP83867_PHYCR_DEEP_POWER_DOWN_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af201cf7d5ff2e81c5b1ec3e77ce7abfe"> 1259</a></span><span class="preprocessor">#define DP83867_PHYCR_DEEP_POWER_DOWN_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_DEEP_POWER_DOWN_EN_SHIFT) &amp; DP83867_PHYCR_DEEP_POWER_DOWN_EN_MASK)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a83cae37dbe83575d1ff13a589a96d0ec"> 1260</a></span><span class="preprocessor">#define DP83867_PHYCR_DEEP_POWER_DOWN_EN_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_DEEP_POWER_DOWN_EN_MASK) &gt;&gt; DP83867_PHYCR_DEEP_POWER_DOWN_EN_SHIFT)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">/*</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * MDI_CROSSOVER (RW)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> *</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"> * MDI Crosssover Mode:</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> * 1x = Enable automatic crossover</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> * 01 = Manual MDI-X configuration</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> * 00 = Manual MDI configuration</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a85c606ef1f3b1b42a61fbc9814e5f5b6"> 1270</a></span><span class="preprocessor">#define DP83867_PHYCR_MDI_CROSSOVER_MASK (0x60U)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acd03efc9e810fb0087a832a7378eb9ee"> 1271</a></span><span class="preprocessor">#define DP83867_PHYCR_MDI_CROSSOVER_SHIFT (5U)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a25c13352dc17ef7520876310437a8601"> 1272</a></span><span class="preprocessor">#define DP83867_PHYCR_MDI_CROSSOVER_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_MDI_CROSSOVER_SHIFT) &amp; DP83867_PHYCR_MDI_CROSSOVER_MASK)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abcb00f1788514fb040f6d01f944f92c2"> 1273</a></span><span class="preprocessor">#define DP83867_PHYCR_MDI_CROSSOVER_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_MDI_CROSSOVER_MASK) &gt;&gt; DP83867_PHYCR_MDI_CROSSOVER_SHIFT)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">/*</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"> * DISABLE_CLK_125 (RW)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"> *</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * Disable 125MHz Clock:</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> * This bit may be used in conjunction with POWER_SAVE_MODE</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> * (bits 9:8 of this register).</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * 1 = Disable CLK125.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> * 0 = Enable CLK125.</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> */</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2538fe740e84896c365d29f3ed93b460"> 1284</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_CLK_125_MASK (0x10U)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a125b29055876a2ad0e0672f1ecfe2591"> 1285</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_CLK_125_SHIFT (4U)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa4d8e32cbbf8e5d2803b2c4c81c29f68"> 1286</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_CLK_125_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_DISABLE_CLK_125_SHIFT) &amp; DP83867_PHYCR_DISABLE_CLK_125_MASK)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acbf51dd37f15fbc79b5db4b07f1ac5d0"> 1287</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_CLK_125_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_DISABLE_CLK_125_MASK) &gt;&gt; DP83867_PHYCR_DISABLE_CLK_125_SHIFT)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">/*</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> * STANDBY_MODE (RW)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> *</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * Standby Mode:</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * 1 = Enable standby mode. Digital and analog circuitry are powered</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * up, but no link can be established.</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> */</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab1f3485e51e88f47eff04de0e706fb38"> 1297</a></span><span class="preprocessor">#define DP83867_PHYCR_STANDBY_MODE_MASK (0x4U)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad242d7acf414401be43a634cbd70e223"> 1298</a></span><span class="preprocessor">#define DP83867_PHYCR_STANDBY_MODE_SHIFT (2U)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab1cb6a6859b5188a100b33e4071ef6be"> 1299</a></span><span class="preprocessor">#define DP83867_PHYCR_STANDBY_MODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_STANDBY_MODE_SHIFT) &amp; DP83867_PHYCR_STANDBY_MODE_MASK)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8de2e4d1f62778485f3b9343a27d3361"> 1300</a></span><span class="preprocessor">#define DP83867_PHYCR_STANDBY_MODE_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_STANDBY_MODE_MASK) &gt;&gt; DP83867_PHYCR_STANDBY_MODE_SHIFT)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/*</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> * LINE_DRIVER_INV_EN (RW)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> *</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * Line Driver Inversion Enable:</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> * 1 = Invert Line Driver Transmission.</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> */</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3b6f48a91a47b8a183e8841559c26678"> 1309</a></span><span class="preprocessor">#define DP83867_PHYCR_LINE_DRIVER_INV_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad353db214fdbc20051bf80ca25276062"> 1310</a></span><span class="preprocessor">#define DP83867_PHYCR_LINE_DRIVER_INV_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5f0b58b9d9f288dd780f50ed0992c114"> 1311</a></span><span class="preprocessor">#define DP83867_PHYCR_LINE_DRIVER_INV_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_LINE_DRIVER_INV_EN_SHIFT) &amp; DP83867_PHYCR_LINE_DRIVER_INV_EN_MASK)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3328180c5f6d2bcf2194563b72838eae"> 1312</a></span><span class="preprocessor">#define DP83867_PHYCR_LINE_DRIVER_INV_EN_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_LINE_DRIVER_INV_EN_MASK) &gt;&gt; DP83867_PHYCR_LINE_DRIVER_INV_EN_SHIFT)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span> </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/*</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> * DISABLE_JABBER (RW)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> *</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * Disable Jabber</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> * 1 = Disable Jabber function.</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> * 0 = Enable Jabber function.</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> */</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa72ad1bc87fc2a9eb5547e1d2d274980"> 1321</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_JABBER_MASK (0x1U)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2f172d5da239bb79fe6b8561c0ff4086"> 1322</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_JABBER_SHIFT (0U)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a49c22534d5964dca7a070749bc11e2a1"> 1323</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_JABBER_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_PHYCR_DISABLE_JABBER_SHIFT) &amp; DP83867_PHYCR_DISABLE_JABBER_MASK)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa062b39f26068cef32eae8a3b1b35b9e"> 1324</a></span><span class="preprocessor">#define DP83867_PHYCR_DISABLE_JABBER_GET(x) (((uint16_t)(x) &amp; DP83867_PHYCR_DISABLE_JABBER_MASK) &gt;&gt; DP83867_PHYCR_DISABLE_JABBER_SHIFT)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">/* Bitfield definition for register: PHYSTS */</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">/*</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> * SPEED_SELECTION (RO)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment"> *</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment"> * Speed Select Status:</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> * These two bits indicate the speed of operation as determined by</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> * Auto-Negotiation or as set by manual configuration.</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> * 11 = Reserved</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> * 10 = 1000 Mbps</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> * 01 = 100 Mbps</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"> * 00 = 10 Mbps</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment"> */</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adf3d22406fb61c76e67686c5f21e9a1b"> 1338</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_SELECTION_MASK (0xC000U)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1cad693b435a3d4c1aa0adf56204dd09"> 1339</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_SELECTION_SHIFT (14U)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a032be5067e1db49d9431e58e1939ef28"> 1340</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_SELECTION_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_SPEED_SELECTION_MASK) &gt;&gt; DP83867_PHYSTS_SPEED_SELECTION_SHIFT)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">/*</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> * DUPLEX_MODE (RO)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> *</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * Duplex Mode Status:</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> * 1 = Full Duplex</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> * 0 = Half Duplex.</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment"> */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa17eddcf73afa5140072c265c1c75fb1"> 1349</a></span><span class="preprocessor">#define DP83867_PHYSTS_DUPLEX_MODE_MASK (0x2000U)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afafdb3f8f9cb76c9f531cf304bf8a442"> 1350</a></span><span class="preprocessor">#define DP83867_PHYSTS_DUPLEX_MODE_SHIFT (13U)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a03c9912f363f7913431fa9efe8a6aaf8"> 1351</a></span><span class="preprocessor">#define DP83867_PHYSTS_DUPLEX_MODE_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_DUPLEX_MODE_MASK) &gt;&gt; DP83867_PHYSTS_DUPLEX_MODE_SHIFT)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">/*</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> * PAGE_RECEIVED ( RO, LH, COR)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"> *</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> * Page Received:</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment"> * This bit is latched high and will be cleared upon a read.</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment"> * 1 = Page received.</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment"> * 0 = No page received.</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"> */</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aef925f6cafe30008cc8e6993e809b65e"> 1361</a></span><span class="preprocessor">#define DP83867_PHYSTS_PAGE_RECEIVED_MASK (0x1000U)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa60b1899416cb5a8ca94156ab6032caa"> 1362</a></span><span class="preprocessor">#define DP83867_PHYSTS_PAGE_RECEIVED_SHIFT (12U)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0f2fd48f819dc435bc741f556925cba1"> 1363</a></span><span class="preprocessor">#define DP83867_PHYSTS_PAGE_RECEIVED_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_PAGE_RECEIVED_MASK) &gt;&gt; DP83867_PHYSTS_PAGE_RECEIVED_SHIFT)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">/*</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment"> * SPEED_DUPLEX_RESOLVED (RO)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> *</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> * Speed Duplex Resolution Status:</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> * 1 = Auto-Negotiation has completed or is disabled.</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> * 0 = Auto-Negotiation is enabled and has not completed.</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment"> */</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a78b9ad90d7ee636d19c1050dd818a81d"> 1372</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_DUPLEX_RESOLVED_MASK (0x800U)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5dd361d5c3c18339ee4c2ca3c633e58e"> 1373</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_DUPLEX_RESOLVED_SHIFT (11U)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adad60d3cd812e0e4148c79727cd07db2"> 1374</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_DUPLEX_RESOLVED_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_SPEED_DUPLEX_RESOLVED_MASK) &gt;&gt; DP83867_PHYSTS_SPEED_DUPLEX_RESOLVED_SHIFT)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">/*</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment"> * LINK_STATUS (RO)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment"> *</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment"> * Link Status:</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"> * 1 = Link is up.</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"> * 0 = Link is down.</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"> */</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a18149614ec002a26d009d23bb011f5a1"> 1383</a></span><span class="preprocessor">#define DP83867_PHYSTS_LINK_STATUS_MASK (0x400U)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5572fb24d36957fddef8bfefb2da849c"> 1384</a></span><span class="preprocessor">#define DP83867_PHYSTS_LINK_STATUS_SHIFT (10U)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a118a5ceda31d9dbae1a5430d392d7464"> 1385</a></span><span class="preprocessor">#define DP83867_PHYSTS_LINK_STATUS_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_LINK_STATUS_MASK) &gt;&gt; DP83867_PHYSTS_LINK_STATUS_SHIFT)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span> </div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">/*</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment"> * MDI_X_MODE_CD (RO)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment"> *</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment"> * MDI/MDIX Resolution Status for C and D Line Driver Pairs:</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment"> * 1 = Resolved as MDIX</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"> * 0 = Resolved as MDI.</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment"> */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad94ed3f4bc14a3300d87205277e6d0ee"> 1394</a></span><span class="preprocessor">#define DP83867_PHYSTS_MDI_X_MODE_CD_MASK (0x200U)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a510c4de89cfd77a5c3512cf486fce6e8"> 1395</a></span><span class="preprocessor">#define DP83867_PHYSTS_MDI_X_MODE_CD_SHIFT (9U)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9e60934a9f58f3591e792240b963d1bf"> 1396</a></span><span class="preprocessor">#define DP83867_PHYSTS_MDI_X_MODE_CD_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_MDI_X_MODE_CD_MASK) &gt;&gt; DP83867_PHYSTS_MDI_X_MODE_CD_SHIFT)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span> </div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">/*</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment"> * MDI_X_MODE_AB (RO)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment"> *</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment"> * MDI/MDIX Resolution Status for A and B Line Driver Pairs:</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment"> * 1 = Resolved as MDIX</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment"> * 0 = Resolved as MDI.</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment"> */</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae033e18ea04f500488f9334e79a7afa9"> 1405</a></span><span class="preprocessor">#define DP83867_PHYSTS_MDI_X_MODE_AB_MASK (0x100U)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7a7bb86f28b4c241e2a49f7289a3c250"> 1406</a></span><span class="preprocessor">#define DP83867_PHYSTS_MDI_X_MODE_AB_SHIFT (8U)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4d22c8b7ea0e2217fb2dd22c2232711a"> 1407</a></span><span class="preprocessor">#define DP83867_PHYSTS_MDI_X_MODE_AB_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_MDI_X_MODE_AB_MASK) &gt;&gt; DP83867_PHYSTS_MDI_X_MODE_AB_SHIFT)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">/*</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment"> * SPEED_OPT_STATUS (RO)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment"> *</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment"> * Speed Optimization Status:</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"> * 1 = Auto-Negotiation is currently being performed with Speed</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> * Optimization masking 1000BaseT abilities (Valid only during Auto-</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> * Negotiation).</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> * 0 = Auto-Negotiation is currently being performed without Speed</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment"> * Optimization.</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment"> */</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac49a450e1af5f1f3e82c928c97e94894"> 1419</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_OPT_STATUS_MASK (0x80U)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e178ee7ffe50f6ad276e7b097bea48a"> 1420</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_OPT_STATUS_SHIFT (7U)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a739add9c9cc18210394863a786e41c9d"> 1421</a></span><span class="preprocessor">#define DP83867_PHYSTS_SPEED_OPT_STATUS_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_SPEED_OPT_STATUS_MASK) &gt;&gt; DP83867_PHYSTS_SPEED_OPT_STATUS_SHIFT)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">/*</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> * SLEEP_MODE (RO)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> *</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> * Sleep Mode Status:</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> * 1 = Device currently in sleep mode.</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment"> * 0 = Device currently in active mode.</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment"> */</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acebdc6e87727d4bcf0ddc5a78d8ef7a8"> 1430</a></span><span class="preprocessor">#define DP83867_PHYSTS_SLEEP_MODE_MASK (0x40U)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a51947c0bc61b884c1b90467fa01554f1"> 1431</a></span><span class="preprocessor">#define DP83867_PHYSTS_SLEEP_MODE_SHIFT (6U)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afc58e67635ba4dd37ea8be8dfb6c3541"> 1432</a></span><span class="preprocessor">#define DP83867_PHYSTS_SLEEP_MODE_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_SLEEP_MODE_MASK) &gt;&gt; DP83867_PHYSTS_SLEEP_MODE_SHIFT)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">/*</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> * WIRE_CROSS (RO)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> *</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> * Crossed Wire Indication:</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> * Indicates channel polarity in 1000BASE-T linked status. Bits [5:2]</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> * correspond to channels [D,C,B,A], respectively.</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment"> * 1 = Channel polarity is reversed.</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment"> * 0 = Channel polarity is normal.</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment"> */</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad901e7fe1d2539c0fbb1dec56fc33b87"> 1443</a></span><span class="preprocessor">#define DP83867_PHYSTS_WIRE_CROSS_MASK (0x3CU)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3563f70088e82071b44361f4c001d0b1"> 1444</a></span><span class="preprocessor">#define DP83867_PHYSTS_WIRE_CROSS_SHIFT (2U)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a09c45bafab7b4c98ac8aca9dace898f7"> 1445</a></span><span class="preprocessor">#define DP83867_PHYSTS_WIRE_CROSS_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_WIRE_CROSS_MASK) &gt;&gt; DP83867_PHYSTS_WIRE_CROSS_SHIFT)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">/*</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> * POLARITY_STATUS (RO)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> *</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment"> * 10BASE-Te Polarity Status:</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> * 1 = Correct Polarity detected.</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"> * 0 = Inverted Polarity detected.</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment"> */</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0f6661c3f6441b5f299fde04c68a37f7"> 1454</a></span><span class="preprocessor">#define DP83867_PHYSTS_POLARITY_STATUS_MASK (0x2U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acb69d147b6af809d19a5b254c487140c"> 1455</a></span><span class="preprocessor">#define DP83867_PHYSTS_POLARITY_STATUS_SHIFT (1U)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4f1b1d468f18b1db03772e7048760081"> 1456</a></span><span class="preprocessor">#define DP83867_PHYSTS_POLARITY_STATUS_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_POLARITY_STATUS_MASK) &gt;&gt; DP83867_PHYSTS_POLARITY_STATUS_SHIFT)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span> </div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">/*</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> * JABBER_DETECT (RO)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> *</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> * Jabber Detect: This bit only has meaning in 10 Mbps mode.</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"> * This bit is a duplicate of the Jabber Detect bit in the BMSR register,</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment"> * except that it is not cleared upon a read of the PHYSTS register.</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment"> * 1 = Jabber condition detected.</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment"> * 0 = No Jabber.</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment"> */</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6573754d8aae6014baa1f632989c3664"> 1467</a></span><span class="preprocessor">#define DP83867_PHYSTS_JABBER_DETECT_MASK (0x1U)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9a5499fd4c604581abe47af2c9d9315d"> 1468</a></span><span class="preprocessor">#define DP83867_PHYSTS_JABBER_DETECT_SHIFT (0U)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afd6eec15b8973b419390c0aa93991f84"> 1469</a></span><span class="preprocessor">#define DP83867_PHYSTS_JABBER_DETECT_GET(x) (((uint16_t)(x) &amp; DP83867_PHYSTS_JABBER_DETECT_MASK) &gt;&gt; DP83867_PHYSTS_JABBER_DETECT_SHIFT)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span> </div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">/* Bitfield definition for register: MICR */</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">/*</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment"> * AUTONEG_ERR_INT_EN (RW)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment"> *</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment"> * Enable Auto-Negotiation Error Interrupt:</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment"> * 1 = Enable Auto-Negotiation Error interrupt.</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment"> * 0 = Disable Auto-Negotiation Error interrupt.</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment"> */</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a64c58d8e227de2cb7bf92e3b7a03a575"> 1479</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_ERR_INT_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a15debeeead13282ddbcd976a8172f732"> 1480</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_ERR_INT_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9665177089e42041bea87e5b7fc54d7a"> 1481</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_ERR_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_AUTONEG_ERR_INT_EN_SHIFT) &amp; DP83867_MICR_AUTONEG_ERR_INT_EN_MASK)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a21386cf3bf3824a11626894461773a35"> 1482</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_ERR_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_AUTONEG_ERR_INT_EN_MASK) &gt;&gt; DP83867_MICR_AUTONEG_ERR_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">/*</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment"> * SPEED_CHNG_INT_EN (RW)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment"> *</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> * Enable Speed Change Interrupt:</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> * 1 = Enable Speed Change interrupt.</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> * 0 = Disable Speed Change interrupt.</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment"> */</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a44c9a9611664cbfc03cdb4ab08b9931a"> 1491</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_CHNG_INT_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa5ac6b26ba0db98d30767a24530d1f42"> 1492</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_CHNG_INT_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae023e64ffdfa1b730ca26d1c351dfe47"> 1493</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_CHNG_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_SPEED_CHNG_INT_EN_SHIFT) &amp; DP83867_MICR_SPEED_CHNG_INT_EN_MASK)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a71b54d36b07d47741dfd4d6d2715a7cf"> 1494</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_CHNG_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_SPEED_CHNG_INT_EN_MASK) &gt;&gt; DP83867_MICR_SPEED_CHNG_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">/*</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> * DUPLEX_MODE_CHNG_INT_EN (RW)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> *</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment"> * Enable Duplex Mode Change Interrupt:</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment"> * 1 = Enable Duplex Mode Change interrupt.</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"> * 0 = Disable Duplex Mode Change interrupt.</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment"> */</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae70f05aa2d3303760bcd83e88f5f06c8"> 1503</a></span><span class="preprocessor">#define DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a29dd21041017d9b6974643fe2e63f84d"> 1504</a></span><span class="preprocessor">#define DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a61d372c7a41335664f484b2930f9bafe"> 1505</a></span><span class="preprocessor">#define DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_SHIFT) &amp; DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_MASK)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab98faf9cd9dbfe8e0ee6dbdb28c33c6a"> 1506</a></span><span class="preprocessor">#define DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_MASK) &gt;&gt; DP83867_MICR_DUPLEX_MODE_CHNG_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">/*</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment"> * PAGE_RECEIVED_INT_EN (RW)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment"> *</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment"> * Enable Page Received Interrupt:</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment"> * 1 = Enable Page Received Interrupt.</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment"> * 0 = Disable Page Received Interrupt.</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> */</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a576d6ab41f45d35fc3148d4d3ff5bfef"> 1515</a></span><span class="preprocessor">#define DP83867_MICR_PAGE_RECEIVED_INT_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1a0d49f4da398b3936f71044921b631d"> 1516</a></span><span class="preprocessor">#define DP83867_MICR_PAGE_RECEIVED_INT_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afff0a035aeac485cce0042e561ff164d"> 1517</a></span><span class="preprocessor">#define DP83867_MICR_PAGE_RECEIVED_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_PAGE_RECEIVED_INT_EN_SHIFT) &amp; DP83867_MICR_PAGE_RECEIVED_INT_EN_MASK)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a601a7e41d56ddc541bdacb636c56fc7c"> 1518</a></span><span class="preprocessor">#define DP83867_MICR_PAGE_RECEIVED_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_PAGE_RECEIVED_INT_EN_MASK) &gt;&gt; DP83867_MICR_PAGE_RECEIVED_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">/*</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment"> * AUTONEG_COMP_INT_EN (RW)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment"> *</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment"> * Enable Auto-Negotiation Complete Interrupt:</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> * 1 = Enable Auto-Negotiation Complete Interrupt.</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> * 0 = Disable Auto-Negotiation Complete Interrupt.</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> */</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1afe60e0db32e885a4450894ce9d9b9f"> 1527</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_COMP_INT_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a25bccd34fe6636da0a05a3eba8019235"> 1528</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_COMP_INT_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9fdc94be27e872a6017cecc6717c2c6b"> 1529</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_COMP_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_AUTONEG_COMP_INT_EN_SHIFT) &amp; DP83867_MICR_AUTONEG_COMP_INT_EN_MASK)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae0dfa8f05c0a0f252ec991f51a447cc6"> 1530</a></span><span class="preprocessor">#define DP83867_MICR_AUTONEG_COMP_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_AUTONEG_COMP_INT_EN_MASK) &gt;&gt; DP83867_MICR_AUTONEG_COMP_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">/*</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment"> * LINK_STATUS_CHNG_INT_EN (RW)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment"> *</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> * Enable Link Status Change Interrupt:</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> * 1 = Enable Link Status Change interrupt.</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment"> * 0 = Disable Link Status Change interrupt.</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment"> */</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afa535f023f105014fa6e5293a56a1ca3"> 1539</a></span><span class="preprocessor">#define DP83867_MICR_LINK_STATUS_CHNG_INT_EN_MASK (0x400U)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5502a67c7782853713d784b3f9647332"> 1540</a></span><span class="preprocessor">#define DP83867_MICR_LINK_STATUS_CHNG_INT_EN_SHIFT (10U)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab79a93da12f5287e91c9dfb689a92055"> 1541</a></span><span class="preprocessor">#define DP83867_MICR_LINK_STATUS_CHNG_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_LINK_STATUS_CHNG_INT_EN_SHIFT) &amp; DP83867_MICR_LINK_STATUS_CHNG_INT_EN_MASK)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa7c6884bc3d2da8c8e88f3216be5c3ed"> 1542</a></span><span class="preprocessor">#define DP83867_MICR_LINK_STATUS_CHNG_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_LINK_STATUS_CHNG_INT_EN_MASK) &gt;&gt; DP83867_MICR_LINK_STATUS_CHNG_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">/*</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment"> * FALSE_CARRIER_INT_EN (RW)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment"> *</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment"> * Enable False Carrier Interrupt:</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment"> * 1 = Enable False Carrier interrupt.</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment"> * 0 = Disable False Carrier interrupt.</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment"> */</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aef46d6cdfa5e51aff50e20ab4184ef85"> 1551</a></span><span class="preprocessor">#define DP83867_MICR_FALSE_CARRIER_INT_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a06fc875e1095cdd0e6665940ba3c541b"> 1552</a></span><span class="preprocessor">#define DP83867_MICR_FALSE_CARRIER_INT_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af8ebbc9f1aab667c46c122ecfb2512bf"> 1553</a></span><span class="preprocessor">#define DP83867_MICR_FALSE_CARRIER_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_FALSE_CARRIER_INT_EN_SHIFT) &amp; DP83867_MICR_FALSE_CARRIER_INT_EN_MASK)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad0b64ba72fef07e1752f7894b3a12ed8"> 1554</a></span><span class="preprocessor">#define DP83867_MICR_FALSE_CARRIER_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_FALSE_CARRIER_INT_EN_MASK) &gt;&gt; DP83867_MICR_FALSE_CARRIER_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">/*</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment"> * MDI_CROSSOVER_CHNG_INT_EN (RW)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment"> *</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"> * Enable MDI Crossover Change Interrupt:</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment"> * 1 = Enable MDI Crossover Change interrupt.</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> * 0 = Disable MDI Crossover Change interrupt.</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment"> */</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa42047c95fee634b6decd780ec7cfb7a"> 1563</a></span><span class="preprocessor">#define DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af3b38f21d650338097d71037b37e9865"> 1564</a></span><span class="preprocessor">#define DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4ecab32d9600b3644956567cb9ecfb14"> 1565</a></span><span class="preprocessor">#define DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_SHIFT) &amp; DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_MASK)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a244e76b1efb09192e49f8b5722741781"> 1566</a></span><span class="preprocessor">#define DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_MASK) &gt;&gt; DP83867_MICR_MDI_CROSSOVER_CHNG_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span> </div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment">/*</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment"> * SPEED_OPT_EVENT_INT_EN (RW)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment"> *</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment"> * Enable Speed Optimization Event Interrupt:</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment"> * 1 = Enable Speed Optimization Event Interrupt.</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment"> * 0 = Disable Speed Optimization Event Interrupt.</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment"> */</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3257f23fc9d30d712d08e77af4053afc"> 1575</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_OPT_EVENT_INT_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9ae62af15d28729aabeefafdee6f4058"> 1576</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_OPT_EVENT_INT_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af43950e85ba3e59a44a001802a1a5642"> 1577</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_OPT_EVENT_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_SPEED_OPT_EVENT_INT_EN_SHIFT) &amp; DP83867_MICR_SPEED_OPT_EVENT_INT_EN_MASK)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a01a4a2d71ba9724c36c4cfb30c427beb"> 1578</a></span><span class="preprocessor">#define DP83867_MICR_SPEED_OPT_EVENT_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_SPEED_OPT_EVENT_INT_EN_MASK) &gt;&gt; DP83867_MICR_SPEED_OPT_EVENT_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">/*</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment"> * SLEEP_MODE_CHNG_INT_EN (RW)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment"> *</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment"> * Enable Sleep Mode Change Interrupt:</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment"> * 1 = Enable Sleep Mode Change Interrupt.</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment"> * 0 = Disable Sleep Mode Change Interrupt.</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment"> */</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3c23b551ecab4cd8ad594ef43bebf22e"> 1587</a></span><span class="preprocessor">#define DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a039aeaf0b85d0e83670a9fd8588eb49b"> 1588</a></span><span class="preprocessor">#define DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac4c27985909c025df59391a6fe9687f5"> 1589</a></span><span class="preprocessor">#define DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_SHIFT) &amp; DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_MASK)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8ff55eddb032d8f7070cc5fde43aa548"> 1590</a></span><span class="preprocessor">#define DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_MASK) &gt;&gt; DP83867_MICR_SLEEP_MODE_CHNG_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> </div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">/*</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment"> * WOL_INT_EN (RW)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment"> *</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment"> * Enable Wake-on-LAN Interrupt:</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment"> * 1 = Enable Wake-on-LAN Interrupt.</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"> * 0 = Disable Wake-on-LAN Interrupt.</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment"> */</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1c1b1c818f0e40bbbc280b41e5e34cf1"> 1599</a></span><span class="preprocessor">#define DP83867_MICR_WOL_INT_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3e4a719ab68911b3a0a5c90d8f83b710"> 1600</a></span><span class="preprocessor">#define DP83867_MICR_WOL_INT_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a28baa5b8ddefc9d79fa0e61ad1360cf8"> 1601</a></span><span class="preprocessor">#define DP83867_MICR_WOL_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_WOL_INT_EN_SHIFT) &amp; DP83867_MICR_WOL_INT_EN_MASK)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7d231041f162dc7bded390e4c51d2877"> 1602</a></span><span class="preprocessor">#define DP83867_MICR_WOL_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_WOL_INT_EN_MASK) &gt;&gt; DP83867_MICR_WOL_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">/*</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"> * XGMII_ERR_INT_EN (RW)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> *</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> * Enable xGMII Error Interrupt:</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> * 1 = Enable xGMII Error Interrupt.</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment"> * 0 = Disable xGMII Error Interrupt.</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment"> */</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad5ea11213a4d6937327f6f06cb46a7dc"> 1611</a></span><span class="preprocessor">#define DP83867_MICR_XGMII_ERR_INT_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a756587a76686ffc3b8b2013e0ff72845"> 1612</a></span><span class="preprocessor">#define DP83867_MICR_XGMII_ERR_INT_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2e4695c336b8582d617f5dea1a8c7756"> 1613</a></span><span class="preprocessor">#define DP83867_MICR_XGMII_ERR_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_XGMII_ERR_INT_EN_SHIFT) &amp; DP83867_MICR_XGMII_ERR_INT_EN_MASK)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6add424f6291e8b7a9b2810226166019"> 1614</a></span><span class="preprocessor">#define DP83867_MICR_XGMII_ERR_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_XGMII_ERR_INT_EN_MASK) &gt;&gt; DP83867_MICR_XGMII_ERR_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span> </div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">/*</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> * POLARITY_CHNG_INT_EN (RW)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> *</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"> * Enable Polarity Change Interrupt:</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment"> * 1 = Enable Polarity Change interrupt.</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment"> * 0 = Disable Polarity Change interrupt.</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment"> */</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1a496b572962b1241fbd41e3eeaedef6"> 1623</a></span><span class="preprocessor">#define DP83867_MICR_POLARITY_CHNG_INT_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a03175d05b72a3ebc209cde24fe72dac9"> 1624</a></span><span class="preprocessor">#define DP83867_MICR_POLARITY_CHNG_INT_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af7a5c0fafb38ff5894571fb8e53f1ba7"> 1625</a></span><span class="preprocessor">#define DP83867_MICR_POLARITY_CHNG_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_POLARITY_CHNG_INT_EN_SHIFT) &amp; DP83867_MICR_POLARITY_CHNG_INT_EN_MASK)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a29abbf6c0d23073d989785292c846c2d"> 1626</a></span><span class="preprocessor">#define DP83867_MICR_POLARITY_CHNG_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_POLARITY_CHNG_INT_EN_MASK) &gt;&gt; DP83867_MICR_POLARITY_CHNG_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment">/*</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment"> * JABBER_INT_EN (RW)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment"> *</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment"> * Enable Jabber Interrupt:</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment"> * 1 = Enable Jabber interrupt.</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"> * 0 = Disable Jabber interrupt.</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment"> */</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a036f6d3d3d70d5e6237994bd7bf7a54c"> 1635</a></span><span class="preprocessor">#define DP83867_MICR_JABBER_INT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a95277569868d017f6844f15ca00eb259"> 1636</a></span><span class="preprocessor">#define DP83867_MICR_JABBER_INT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a82ff76e76ceb3e3c2a4d262940d3333e"> 1637</a></span><span class="preprocessor">#define DP83867_MICR_JABBER_INT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_MICR_JABBER_INT_EN_SHIFT) &amp; DP83867_MICR_JABBER_INT_EN_MASK)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac0a41f3da5f51f4ca72f8296f7bef77a"> 1638</a></span><span class="preprocessor">#define DP83867_MICR_JABBER_INT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_MICR_JABBER_INT_EN_MASK) &gt;&gt; DP83867_MICR_JABBER_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span> </div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">/* Bitfield definition for register: ISR */</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">/*</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment"> * AUTONEG_ERR_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> *</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> * Auto-Negotiation Error Interrupt:</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> * 1 = Auto-Negotiation Error interrupt is pending and is cleared by the</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"> * current read.</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment"> * 0 = No Auto-Negotiation Error interrupt.</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"> */</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af0cc8b0553b2e74f7cadc591f311b491"> 1649</a></span><span class="preprocessor">#define DP83867_ISR_AUTONEG_ERR_INT_MASK (0x8000U)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a80ebff9450a3f75469b4aa82827edfbf"> 1650</a></span><span class="preprocessor">#define DP83867_ISR_AUTONEG_ERR_INT_SHIFT (15U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae7d72249a3d0a7510d0bfc4ddbe0d752"> 1651</a></span><span class="preprocessor">#define DP83867_ISR_AUTONEG_ERR_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_AUTONEG_ERR_INT_MASK) &gt;&gt; DP83867_ISR_AUTONEG_ERR_INT_SHIFT)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">/*</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment"> * SPEED_CHNG_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment"> *</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment"> * Speed Change Interrupt:</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> * 1 = Speed Change interrupt is pending and is cleared by the current</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment"> * read.</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment"> * 0 = No Speed Change interrupt.</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"> */</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4480255297690566f41237acc81d4323"> 1661</a></span><span class="preprocessor">#define DP83867_ISR_SPEED_CHNG_INT_MASK (0x4000U)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7d204029265ddb25c8c559ca1667b5c7"> 1662</a></span><span class="preprocessor">#define DP83867_ISR_SPEED_CHNG_INT_SHIFT (14U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ada6d0d8f595957ec8a62fdae3eabf124"> 1663</a></span><span class="preprocessor">#define DP83867_ISR_SPEED_CHNG_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_SPEED_CHNG_INT_MASK) &gt;&gt; DP83867_ISR_SPEED_CHNG_INT_SHIFT)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span> </div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment">/*</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment"> * DUPLEX_MODE_CHNG_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"> *</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment"> * Duplex Mode Change Interrupt:</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> * 1 = Duplex Mode Change interrupt is pending and is cleared by the</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"> * current read.</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"> * 0 = No Duplex Mode Change interrupt.</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment"> */</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5414599308dac16b101c22913ebda9aa"> 1673</a></span><span class="preprocessor">#define DP83867_ISR_DUPLEX_MODE_CHNG_INT_MASK (0x2000U)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abc3c6355b9e3bfb054466bf4cc574640"> 1674</a></span><span class="preprocessor">#define DP83867_ISR_DUPLEX_MODE_CHNG_INT_SHIFT (13U)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a531381d389377cadda4744bfcbb56598"> 1675</a></span><span class="preprocessor">#define DP83867_ISR_DUPLEX_MODE_CHNG_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_DUPLEX_MODE_CHNG_INT_MASK) &gt;&gt; DP83867_ISR_DUPLEX_MODE_CHNG_INT_SHIFT)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">/*</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment"> * PAGE_RECEIVED_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> *</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment"> * Page Received Interrupt:</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment"> * 1 = Page Received Interrupt is pending and is cleared by the</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment"> * current read.</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment"> * 0 = No Page Received Interrupt is pending.</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment"> */</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a33553ce590c8cbc51ae74c54e0401582"> 1685</a></span><span class="preprocessor">#define DP83867_ISR_PAGE_RECEIVED_INT_MASK (0x1000U)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6ded58e0883d04bb37fbd5941ff9ec70"> 1686</a></span><span class="preprocessor">#define DP83867_ISR_PAGE_RECEIVED_INT_SHIFT (12U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1d8eba4adc630ccbd7f428c2018609e6"> 1687</a></span><span class="preprocessor">#define DP83867_ISR_PAGE_RECEIVED_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_PAGE_RECEIVED_INT_MASK) &gt;&gt; DP83867_ISR_PAGE_RECEIVED_INT_SHIFT)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">/*</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment"> * AUTONEG_COMP_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment"> *</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"> * Auto-Negotiation Complete Interrupt:</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment"> * 1 = Auto-Negotiation Complete Interrupt is pending and is cleared</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment"> * by the current read.</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment"> * 0 = No Auto-Negotiation Complete Interrupt is pending.</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment"> */</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac732c853cb57b9a0818e73263ef53581"> 1697</a></span><span class="preprocessor">#define DP83867_ISR_AUTONEG_COMP_INT_MASK (0x800U)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8cc2f274685e38795d2d627d0c6f0fc1"> 1698</a></span><span class="preprocessor">#define DP83867_ISR_AUTONEG_COMP_INT_SHIFT (11U)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa5840f30fbbad62664dc85d66cc53fde"> 1699</a></span><span class="preprocessor">#define DP83867_ISR_AUTONEG_COMP_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_AUTONEG_COMP_INT_MASK) &gt;&gt; DP83867_ISR_AUTONEG_COMP_INT_SHIFT)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span> </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">/*</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment"> * LINK_STATUS_CHNG_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment"> *</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment"> * Link Status Change Interrupt:</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment"> * 1 = Link Status Change interrupt is pending and is cleared by the</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment"> * current read.</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment"> * 0 = No Link Status Change interrupt is pending.</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment"> */</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a82b8f6af8590fc2b06c90843b5ea6552"> 1709</a></span><span class="preprocessor">#define DP83867_ISR_LINK_STATUS_CHNG_INT_MASK (0x400U)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad2c9b758f561cc3caaa7c84ab5e0b121"> 1710</a></span><span class="preprocessor">#define DP83867_ISR_LINK_STATUS_CHNG_INT_SHIFT (10U)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5dbe8057bf372e0810d71236336ea287"> 1711</a></span><span class="preprocessor">#define DP83867_ISR_LINK_STATUS_CHNG_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_LINK_STATUS_CHNG_INT_MASK) &gt;&gt; DP83867_ISR_LINK_STATUS_CHNG_INT_SHIFT)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment">/*</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment"> * FALSE_CARRIER_INT ( RO, LH, COR)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment"> *</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment"> * False Carrier Interrupt:</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment"> * 1 = False Carrier interrupt is pending and is cleared by the current</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment"> * read.</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment"> * 0 = No False Carrier interrupt is pending.</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment"> */</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9aaf2c8570695c112a1d890e9b559faf"> 1721</a></span><span class="preprocessor">#define DP83867_ISR_FALSE_CARRIER_INT_MASK (0x100U)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#affe117dfeaa0b9f6d6b3f1fa6d498352"> 1722</a></span><span class="preprocessor">#define DP83867_ISR_FALSE_CARRIER_INT_SHIFT (8U)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af4f3b71983a227da700598d37cc8d34c"> 1723</a></span><span class="preprocessor">#define DP83867_ISR_FALSE_CARRIER_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_FALSE_CARRIER_INT_MASK) &gt;&gt; DP83867_ISR_FALSE_CARRIER_INT_SHIFT)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">/*</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment"> * MDI_CROSSOVER_CHNG_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment"> *</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment"> * MDI Crossover Change Interrupt:</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment"> * 1 = MDI Crossover Change interrupt is pending and is cleared by</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment"> * the current read.</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment"> * 0 = No MDI Crossover Change interrupt is pending.</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment"> */</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5b59cd08d586e3c0f0c8850399272f24"> 1733</a></span><span class="preprocessor">#define DP83867_ISR_MDI_CROSSOVER_CHNG_INT_MASK (0x40U)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae8d9a91337c942b19c9be820f9985930"> 1734</a></span><span class="preprocessor">#define DP83867_ISR_MDI_CROSSOVER_CHNG_INT_SHIFT (6U)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a377bb808a61b0ae44bbb4d8997d8514d"> 1735</a></span><span class="preprocessor">#define DP83867_ISR_MDI_CROSSOVER_CHNG_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_MDI_CROSSOVER_CHNG_INT_MASK) &gt;&gt; DP83867_ISR_MDI_CROSSOVER_CHNG_INT_SHIFT)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span> </div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">/*</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment"> * SPEED_OPT_EVENT_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment"> *</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment"> * Speed Optimization Event Interrupt:</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"> * 1 = Speed Optimization Event Interrupt is pending and is cleared by</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"> * the current read.</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment"> * 0 = No Speed Optimization Event Interrupt is pending.</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment"> */</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab03729f4785cf704930faa4fa8e26346"> 1745</a></span><span class="preprocessor">#define DP83867_ISR_SPEED_OPT_EVENT_INT_MASK (0x20U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa5999689caa0adbd028666b07bd4187b"> 1746</a></span><span class="preprocessor">#define DP83867_ISR_SPEED_OPT_EVENT_INT_SHIFT (5U)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a46bd07e4075062234c167b5809d2288d"> 1747</a></span><span class="preprocessor">#define DP83867_ISR_SPEED_OPT_EVENT_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_SPEED_OPT_EVENT_INT_MASK) &gt;&gt; DP83867_ISR_SPEED_OPT_EVENT_INT_SHIFT)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment">/*</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> * SLEEP_MODE_CHNG_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> *</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> * Sleep Mode Change Interrupt:</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment"> * 1 = Sleep Mode Change Interrupt is pending and is cleared by the</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment"> * current read.</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment"> * 0 = No Sleep Mode Change Interrupt is pending.</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment"> */</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac1b8a2c0b59407ce5ff75d3dbfaf79e3"> 1757</a></span><span class="preprocessor">#define DP83867_ISR_SLEEP_MODE_CHNG_INT_MASK (0x10U)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1587b4101ff8d4c78814e2668dfb29d3"> 1758</a></span><span class="preprocessor">#define DP83867_ISR_SLEEP_MODE_CHNG_INT_SHIFT (4U)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a782c28389891c24378f97d3f0b3f5f24"> 1759</a></span><span class="preprocessor">#define DP83867_ISR_SLEEP_MODE_CHNG_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_SLEEP_MODE_CHNG_INT_MASK) &gt;&gt; DP83867_ISR_SLEEP_MODE_CHNG_INT_SHIFT)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span> </div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">/*</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment"> * WOL_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment"> *</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment"> * Wake-on-LAN Interrupt:</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment"> * 1 = Wake-on-LAN Interrupt is pending.</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment"> * 0 = No Wake-on-LAN Interrupt is pending.</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment"> */</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a98e568e6b291cb51ee1548642b6e90c9"> 1768</a></span><span class="preprocessor">#define DP83867_ISR_WOL_INT_MASK (0x8U)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1310e2b012052fe8655d0aabb1292e3b"> 1769</a></span><span class="preprocessor">#define DP83867_ISR_WOL_INT_SHIFT (3U)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5d7833764242e5679fb096af229e3b12"> 1770</a></span><span class="preprocessor">#define DP83867_ISR_WOL_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_WOL_INT_MASK) &gt;&gt; DP83867_ISR_WOL_INT_SHIFT)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span> </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">/*</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment"> * XGMII_ERR_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment"> *</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment"> * xGMII Error Interrupt:</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment"> * 1 = xGMII Error Interrupt is pending and is cleared by the current</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment"> * read.</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment"> * 0 = No xGMII Error Interrupt is pending.</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment"> */</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0a4c9942ee24ba31ecd052d8f1aeed3f"> 1780</a></span><span class="preprocessor">#define DP83867_ISR_XGMII_ERR_INT_MASK (0x4U)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adeddafb5fa992eba76a0ff5d808cc0e0"> 1781</a></span><span class="preprocessor">#define DP83867_ISR_XGMII_ERR_INT_SHIFT (2U)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a11f8b708d8ab8b0fad401d0a81c6a033"> 1782</a></span><span class="preprocessor">#define DP83867_ISR_XGMII_ERR_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_XGMII_ERR_INT_MASK) &gt;&gt; DP83867_ISR_XGMII_ERR_INT_SHIFT)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">/*</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment"> * POLARITY_CHNG_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment"> *</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment"> * Polarity Change Interrupt:</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment"> * 1 = Polarity Change interrupt is pending and is cleared by the</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment"> * current read.</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment"> * 0 = No Polarity Change interrupt is pending.</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"> */</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad9c65e61a2ef1120c15d221d02dbc85c"> 1792</a></span><span class="preprocessor">#define DP83867_ISR_POLARITY_CHNG_INT_MASK (0x2U)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a28790a7e5380b7ac09b8f0b5131b9b61"> 1793</a></span><span class="preprocessor">#define DP83867_ISR_POLARITY_CHNG_INT_SHIFT (1U)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0ba1486440cbaed528f4f0e0edd5ac9a"> 1794</a></span><span class="preprocessor">#define DP83867_ISR_POLARITY_CHNG_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_POLARITY_CHNG_INT_MASK) &gt;&gt; DP83867_ISR_POLARITY_CHNG_INT_SHIFT)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span> </div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment">/*</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment"> * JABBER_INT (RO, LH, COR)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment"> *</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment"> * Jabber Interrupt:</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment"> * 1 = Jabber interrupt is pending and is cleared by the current read.</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment"> * 0 = No Jabber interrupt is pending.</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment"> */</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac0f54fb12cffe540d2f39815a58a1152"> 1803</a></span><span class="preprocessor">#define DP83867_ISR_JABBER_INT_MASK (0x1U)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abc7fdaccbae5e01756f7d28837f20b36"> 1804</a></span><span class="preprocessor">#define DP83867_ISR_JABBER_INT_SHIFT (0U)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a796cd93d2f9e4c72e90d8c997d97da62"> 1805</a></span><span class="preprocessor">#define DP83867_ISR_JABBER_INT_GET(x) (((uint16_t)(x) &amp; DP83867_ISR_JABBER_INT_MASK) &gt;&gt; DP83867_ISR_JABBER_INT_SHIFT)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span> </div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment">/* Bitfield definition for register: CRG2 */</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">/*</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment"> * INTERRUPT_POLARITY (RW)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="comment"> *</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment"> * Configure Interrupt Polarity:</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment"> * 1 = Interrupt pin is active low.</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment"> * 0 = Interrupt pin is active high.</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment"> */</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a398764acfd23ca131bada8d5be4e217a"> 1815</a></span><span class="preprocessor">#define DP83867_CRG2_INTERRUPT_POLARITY_MASK (0x2000U)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7d2c23abc44f45332a7c541c8dd96b6b"> 1816</a></span><span class="preprocessor">#define DP83867_CRG2_INTERRUPT_POLARITY_SHIFT (13U)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4ff72115fdd4cf126bf1abdf4fb8b666"> 1817</a></span><span class="preprocessor">#define DP83867_CRG2_INTERRUPT_POLARITY_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CRG2_INTERRUPT_POLARITY_SHIFT) &amp; DP83867_CRG2_INTERRUPT_POLARITY_MASK)</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a48803f88bb2c9cacea8b08afce1965aa"> 1818</a></span><span class="preprocessor">#define DP83867_CRG2_INTERRUPT_POLARITY_GET(x) (((uint16_t)(x) &amp; DP83867_CRG2_INTERRUPT_POLARITY_MASK) &gt;&gt; DP83867_CRG2_INTERRUPT_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">/*</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment"> * SPEED_OPT_ATTEMPT_CNT (RO)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment"> *</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment"> * Speed Optimization Attempt Count:</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment"> * Selects the number of 1000BASE-T link establishment attempt</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment"> * failures prior to performing Speed Optimization.</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> * 11 = 8</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> * 10 = 4</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment"> * 01 = 2</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment"> * 00 = 1</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment"> */</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab9f416446181d6905ad0adafe52bc4cf"> 1831</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_ATTEMPT_CNT_MASK (0xC00U)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a61e5b1502045c15cd49c50a21e0c8a01"> 1832</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_ATTEMPT_CNT_SHIFT (10U)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a263997ca9e00dd4fc81f65ced7e23ec8"> 1833</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_ATTEMPT_CNT_GET(x) (((uint16_t)(x) &amp; DP83867_CRG2_SPEED_OPT_ATTEMPT_CNT_MASK) &gt;&gt; DP83867_CRG2_SPEED_OPT_ATTEMPT_CNT_SHIFT)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">/*</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment"> * SPEED_OPT_EN (RW)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment"> *</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment"> * Speed Optimization Enable:</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment"> * 1 = Enable Speed Optimization.</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment"> * 0 = Disable Speed Optimization.</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment"> */</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa2fc6eea9bb0e085caed36a062d6b72e"> 1842</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a93a7e405d85354d08689f841bd82a0e5"> 1843</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae72d8026b6d9905e2cf70fba9d8a2027"> 1844</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CRG2_SPEED_OPT_EN_SHIFT) &amp; DP83867_CRG2_SPEED_OPT_EN_MASK)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a67a43e40dbec2cc2727f789858f1b4f2"> 1845</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_EN_GET(x) (((uint16_t)(x) &amp; DP83867_CRG2_SPEED_OPT_EN_MASK) &gt;&gt; DP83867_CRG2_SPEED_OPT_EN_SHIFT)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment">/*</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment"> * SPEED_OPT_ENHANCED_EN (RW)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment"> *</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment"> * Speed Optimization Enhanced Mode Enable:</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment"> * In enhanced mode, speed is optimized if energy is not detected in</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment"> * channels C and D.</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment"> * 1 = Enable Speed Optimization enhanced mode.</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment"> * 0 = Disable Speed Optimization enhanced mode.</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment"> */</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9bba71f29516d9f4ee78a1dab96c8340"> 1856</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_ENHANCED_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0d9c84f7213ef2f6e6d3bce0f721bcb3"> 1857</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_ENHANCED_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaab1cf7790eb2c8d42e5b5860d710e53"> 1858</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_ENHANCED_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CRG2_SPEED_OPT_ENHANCED_EN_SHIFT) &amp; DP83867_CRG2_SPEED_OPT_ENHANCED_EN_MASK)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abff98d3485798b37b32b0304a847891f"> 1859</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_ENHANCED_EN_GET(x) (((uint16_t)(x) &amp; DP83867_CRG2_SPEED_OPT_ENHANCED_EN_MASK) &gt;&gt; DP83867_CRG2_SPEED_OPT_ENHANCED_EN_SHIFT)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span> </div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">/*</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment"> * SGMII_AUTONEG_EN (RW)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment"> *</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment"> * SGMII Auto-Negotiation Enable:</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment"> * 1 = Enable SGMII Auto-Negotaition.</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment"> * 0 = Disable SGMII Auto-Negotaition.</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment"> */</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5683744afab3ed9289c0cb48f793a727"> 1868</a></span><span class="preprocessor">#define DP83867_CRG2_SGMII_AUTONEG_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6a168bbdc16d32e386aa80b9a010fb18"> 1869</a></span><span class="preprocessor">#define DP83867_CRG2_SGMII_AUTONEG_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5cb70c92492ed0616344c8f0cbd66312"> 1870</a></span><span class="preprocessor">#define DP83867_CRG2_SGMII_AUTONEG_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CRG2_SGMII_AUTONEG_EN_SHIFT) &amp; DP83867_CRG2_SGMII_AUTONEG_EN_MASK)</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4f8d2ab80af8e231fc97c884237b2045"> 1871</a></span><span class="preprocessor">#define DP83867_CRG2_SGMII_AUTONEG_EN_GET(x) (((uint16_t)(x) &amp; DP83867_CRG2_SGMII_AUTONEG_EN_MASK) &gt;&gt; DP83867_CRG2_SGMII_AUTONEG_EN_SHIFT)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span> </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment">/*</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment"> * SPEED_OPT_10M_EN (RW)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment"> *</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment"> * Enable Speed Optimization to 10BASE-Te:</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment"> * 1 = Enable speed optimization to 10BASE-Te if link establishment</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment"> * fails in 1000BASE-T and 100BASE-TX .</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment"> * 0 = Disable speed optimization to 10BASE-Te.</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment"> */</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a42604debafcdf98c9dd4542208249b90"> 1881</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_10M_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7ec869926718604b9b5cf133dea90bc2"> 1882</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_10M_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7cc730cc6027b26b3b6075ddc127ae12"> 1883</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_10M_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CRG2_SPEED_OPT_10M_EN_SHIFT) &amp; DP83867_CRG2_SPEED_OPT_10M_EN_MASK)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a51e89e7e6124e5a433702c8ab29721c3"> 1884</a></span><span class="preprocessor">#define DP83867_CRG2_SPEED_OPT_10M_EN_GET(x) (((uint16_t)(x) &amp; DP83867_CRG2_SPEED_OPT_10M_EN_MASK) &gt;&gt; DP83867_CRG2_SPEED_OPT_10M_EN_SHIFT)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span> </div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment">/* Bitfield definition for register: RECR */</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">/*</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment"> * RXERCNT_15_0 (RO, WSC)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment"> *</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment"> * RX_ER Counter:</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment"> * Receive error counter. This register saturates at the maximum value</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment"> * of 0xFFFF. It is cleared by dummy write to this register.</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> */</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a291bf43fda4b59518cc94372742458da"> 1894</a></span><span class="preprocessor">#define DP83867_RECR_RXERCNT_15_0_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab758b17ac5400d7205d9ef2cd1bc797d"> 1895</a></span><span class="preprocessor">#define DP83867_RECR_RXERCNT_15_0_SHIFT (0U)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3893a8c660e5f11134c8e6c5eb78d920"> 1896</a></span><span class="preprocessor">#define DP83867_RECR_RXERCNT_15_0_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_RECR_RXERCNT_15_0_SHIFT) &amp; DP83867_RECR_RXERCNT_15_0_MASK)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aede45e555e4c2549efa106bd1552bb66"> 1897</a></span><span class="preprocessor">#define DP83867_RECR_RXERCNT_15_0_GET(x) (((uint16_t)(x) &amp; DP83867_RECR_RXERCNT_15_0_MASK) &gt;&gt; DP83867_RECR_RXERCNT_15_0_SHIFT)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span> </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">/* Bitfield definition for register: STS2 */</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">/*</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment"> * PRBS_LOCK (RO)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment"> *</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment"> * PRBS Lock Status:</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment"> * 1 = PRBS checker is locked to the received byte stream.</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment"> * 0 = PRBS checker is not locked.</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment"> */</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad181dd99a9e06043c5eba75438ebf5c6"> 1907</a></span><span class="preprocessor">#define DP83867_STS2_PRBS_LOCK_MASK (0x800U)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae4a25cf7a8c05de1a33a7b12f441fc3e"> 1908</a></span><span class="preprocessor">#define DP83867_STS2_PRBS_LOCK_SHIFT (11U)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af99c8cbc31e3371fe04598299d66d871"> 1909</a></span><span class="preprocessor">#define DP83867_STS2_PRBS_LOCK_GET(x) (((uint16_t)(x) &amp; DP83867_STS2_PRBS_LOCK_MASK) &gt;&gt; DP83867_STS2_PRBS_LOCK_SHIFT)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span> </div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment">/*</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment"> * PRBS_LOCK_LOST (RO, LH, COR)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment"> *</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment"> * PRBS Lock Lost:</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment"> * 1 = PRBS checker has lost lock.</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment"> * 0 = PRBS checker has not lost lock.</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment"> */</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a20af7e420bd9f478db8c7bfd056d53df"> 1918</a></span><span class="preprocessor">#define DP83867_STS2_PRBS_LOCK_LOST_MASK (0x400U)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aecba898ba9825f1dc38fb73bb6f88ae8"> 1919</a></span><span class="preprocessor">#define DP83867_STS2_PRBS_LOCK_LOST_SHIFT (10U)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a301e193eeff38c3621b5b3c53b06e570"> 1920</a></span><span class="preprocessor">#define DP83867_STS2_PRBS_LOCK_LOST_GET(x) (((uint16_t)(x) &amp; DP83867_STS2_PRBS_LOCK_LOST_MASK) &gt;&gt; DP83867_STS2_PRBS_LOCK_LOST_SHIFT)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span> </div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">/*</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment"> * PKT_GEN_BUSY (RO)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> *</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment"> * Packet Generator Busy:</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment"> * 1 = Packet generation is in process.</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment"> * 0 = Packet generation is not in process.</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment"> */</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adc462ed57a629e0f7a1e01f2391d12c8"> 1929</a></span><span class="preprocessor">#define DP83867_STS2_PKT_GEN_BUSY_MASK (0x200U)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a68a91893d4a672e9996f2d26c2d0c5e7"> 1930</a></span><span class="preprocessor">#define DP83867_STS2_PKT_GEN_BUSY_SHIFT (9U)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a86237d78ab042ba31d11ff09671b157f"> 1931</a></span><span class="preprocessor">#define DP83867_STS2_PKT_GEN_BUSY_GET(x) (((uint16_t)(x) &amp; DP83867_STS2_PKT_GEN_BUSY_MASK) &gt;&gt; DP83867_STS2_PKT_GEN_BUSY_SHIFT)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">/*</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"> * SCR_MODE_MASTER_1G (RO)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment"> *</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment"> * Gigabit Master Scramble Mode:</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment"> * 1 = 1G PCS (master) is in legacy encoding mode.</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment"> * 0 = 1G PCS (master) is in normal encoding mode..</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment"> */</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a38bbd0f937fcd833a595f5d681506cea"> 1940</a></span><span class="preprocessor">#define DP83867_STS2_SCR_MODE_MASTER_1G_MASK (0x100U)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8a7b4cbd56f9e8e916ce0aa7ec8cbb7f"> 1941</a></span><span class="preprocessor">#define DP83867_STS2_SCR_MODE_MASTER_1G_SHIFT (8U)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae59c4d42e817c5eee5c36812b8402659"> 1942</a></span><span class="preprocessor">#define DP83867_STS2_SCR_MODE_MASTER_1G_GET(x) (((uint16_t)(x) &amp; DP83867_STS2_SCR_MODE_MASTER_1G_MASK) &gt;&gt; DP83867_STS2_SCR_MODE_MASTER_1G_SHIFT)</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">/*</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> * SCR_MODE_SLAVE_1G (RO)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment"> *</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment"> * Gigabit Slave Scramble Mode:</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment"> * 1 = 1G PCS (slave) is in legacy encoding mode.</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment"> * 0 = 1G PCS (slave) is in normal encoding mode..</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment"> */</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a32339898ed99d785fe2df947c7a4e9c0"> 1951</a></span><span class="preprocessor">#define DP83867_STS2_SCR_MODE_SLAVE_1G_MASK (0x80U)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1b86d270b57baf58ce7638b49aabbcbf"> 1952</a></span><span class="preprocessor">#define DP83867_STS2_SCR_MODE_SLAVE_1G_SHIFT (7U)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a38a82590ed699810ad95e8c21f975922"> 1953</a></span><span class="preprocessor">#define DP83867_STS2_SCR_MODE_SLAVE_1G_GET(x) (((uint16_t)(x) &amp; DP83867_STS2_SCR_MODE_SLAVE_1G_MASK) &gt;&gt; DP83867_STS2_SCR_MODE_SLAVE_1G_SHIFT)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span> </div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment">/*</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment"> * CORE_PWR_MODE (RO)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment"> *</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment"> * Core Power Mode:</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment"> * 1 = Core is in normal power mode.</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment"> * 0 = Core is power-down mode or in sleep mode.</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment"> */</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0a3a6ac68ac1245afca05985cf99c520"> 1962</a></span><span class="preprocessor">#define DP83867_STS2_CORE_PWR_MODE_MASK (0x40U)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab2341cc8701e860512950d8a119d42d3"> 1963</a></span><span class="preprocessor">#define DP83867_STS2_CORE_PWR_MODE_SHIFT (6U)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2f7ce27f8b9dad765e7e1d4e206efa72"> 1964</a></span><span class="preprocessor">#define DP83867_STS2_CORE_PWR_MODE_GET(x) (((uint16_t)(x) &amp; DP83867_STS2_CORE_PWR_MODE_MASK) &gt;&gt; DP83867_STS2_CORE_PWR_MODE_SHIFT)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment">/* Bitfield definition for register: LEDCR1 */</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">/*</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment"> * LED_GPIO_SEL (RW)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment"> *</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment"> * Source of the GPIO LED_3:</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment"> * 1111: Reserved</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment"> * 1110: Receive Error</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment"> * 1101: Receive Error or Transmit Error</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment"> * 1100: RESERVED</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment"> * 1011: Link established, blink for transmit or receive activity</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment"> * 1010: Full duplex</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment"> * 1001: 100/1000BT link established</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment"> * 1000: 10/100BT link established</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment"> * 0111: 10BT link established</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment"> * 0110: 100 BTX link established</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment"> * 0101: 1000BT link established</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment"> * 0100: Collision detected</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment"> * 0011: Receive activity</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment"> * 0010: Transmit activity</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment"> * 0001: Receive or Transmit activity</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment"> * 0000: Link established</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment"> */</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a92ddef1da00836420e21ad9124099abb"> 1988</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_GPIO_SEL_MASK (0xF000U)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abc1cdd9a21530289efbbf034c5a64315"> 1989</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_GPIO_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac71143ab7feaff62b2a3fcc460603b27"> 1990</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_GPIO_SEL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR1_LED_GPIO_SEL_SHIFT) &amp; DP83867_LEDCR1_LED_GPIO_SEL_MASK)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acbc5419a49f8076a76e967d2cdddf1b2"> 1991</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_GPIO_SEL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR1_LED_GPIO_SEL_MASK) &gt;&gt; DP83867_LEDCR1_LED_GPIO_SEL_SHIFT)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span> </div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment">/*</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment"> * LED_2_SEL (RW)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment"> *</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment"> * Source of LED_2:</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment"> * 1111: Reserved</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment"> * 1110: Receive Error</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment"> * 1101: Receive Error or Transmit Error</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * 1100: RESERVED</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> * 1011: Link established, blink for transmit or receive activity</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> * 1010: Full duplex</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment"> * 1001: 100/1000BT link established</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment"> * 1000: 10/100BT link established</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment"> * 0111: 10BT link established</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment"> * 0110: 100 BTX link established</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment"> * 0101: 1000BT link established</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment"> * 0100: Collision detected</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment"> * 0011: Receive activity</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment"> * 0010: Transmit activity</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment"> * 0001: Receive or Transmit activity</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> * 0000: Link established</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"> */</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3ac22bfb761767edd554fc86d03bda39"> 2014</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_2_SEL_MASK (0xF00U)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac3bb91583577912eb5ea75db1d110629"> 2015</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_2_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae4f20ba21a3bdbe4f3416c18dbbda1c2"> 2016</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_2_SEL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR1_LED_2_SEL_SHIFT) &amp; DP83867_LEDCR1_LED_2_SEL_MASK)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae69724042696b96aaa6f26eedc5315b8"> 2017</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_2_SEL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR1_LED_2_SEL_MASK) &gt;&gt; DP83867_LEDCR1_LED_2_SEL_SHIFT)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">/*</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment"> * LED_1_SEL (RW)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment"> *</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> * Source of LED_1:</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> * 1111: Reserved</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> * 1110: Receive Error</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment"> * 1101: Receive Error or Transmit Error</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment"> * 1100: RESERVED</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment"> * 1011: Link established, blink for transmit or receive activity</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment"> * 1010: Full duplex</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment"> * 1001: 100/1000BT link established</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment"> * 1000: 10/100BT link established</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment"> * 0111: 10BT link established</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment"> * 0110: 100 BTX link established</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment"> * 0101: 1000BT link established</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment"> * 0100: Collision detected</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment"> * 0011: Receive activity</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment"> * 0010: Transmit activity</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment"> * 0001: Receive or Transmit activity</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment"> * 0000: Link established</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment"> */</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a21a512b2642216de89f203ea9de48244"> 2040</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_1_SEL_MASK (0xF0U)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a111c6e6b646bd40d90736fe095f7d8ec"> 2041</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_1_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aec27d9d42fd2a08b015214918d93ee12"> 2042</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_1_SEL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR1_LED_1_SEL_SHIFT) &amp; DP83867_LEDCR1_LED_1_SEL_MASK)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abb43019d59698b89eec913b261b982b3"> 2043</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_1_SEL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR1_LED_1_SEL_MASK) &gt;&gt; DP83867_LEDCR1_LED_1_SEL_SHIFT)</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span> </div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment">/*</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment"> * LED_0_SEL (RW)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment"> *</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment"> * Source of LED_0:</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment"> * 1111: Reserved</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment"> * 1110: Receive Error</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment"> * 1101: Receive Error or Transmit Error</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment"> * 1100: RESERVED</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment"> * 1011: Link established, blink for transmit or receive activity</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment"> * 1010: Full duplex</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment"> * 1001: 100/1000BT link established</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment"> * 1000: 10/100BT link established</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment"> * 0111: 10BT link established</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment"> * 0110: 100 BTX link established</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment"> * 0101: 1000BT link established</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment"> * 0100: Collision detected</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment"> * 0011: Receive activity</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment"> * 0010: Transmit activity</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment"> * 0001: Receive or Transmit activity</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment"> * 0000: Link established</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment"> */</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af0df1fd3dde7677c5a57f5265183f5eb"> 2066</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_0_SEL_MASK (0xFU)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#adcb5886eed115d10dd31c707c45687e1"> 2067</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a593dbf99612af4e04a53d4b4578d4355"> 2068</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_0_SEL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR1_LED_0_SEL_SHIFT) &amp; DP83867_LEDCR1_LED_0_SEL_MASK)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a43bd2da548387aeb6d8ea62327a739b1"> 2069</a></span><span class="preprocessor">#define DP83867_LEDCR1_LED_0_SEL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR1_LED_0_SEL_MASK) &gt;&gt; DP83867_LEDCR1_LED_0_SEL_SHIFT)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">/* Bitfield definition for register: LEDCR2 */</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">/*</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment"> * LED_GPIO_POLARITY (RW)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment"> *</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment"> * GPIO LED Polarity:</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment"> * 1 = Active high</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment"> * 0 = Active low</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"> */</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a28d016ad9de48280fcba5a1914edb2d5"> 2079</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_POLARITY_MASK (0x4000U)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4a9ca51bd7099860be12c25474cbf3ca"> 2080</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_POLARITY_SHIFT (14U)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a782c0544431c7dfd7e7432b35666674e"> 2081</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_POLARITY_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_GPIO_POLARITY_SHIFT) &amp; DP83867_LEDCR2_LED_GPIO_POLARITY_MASK)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa354074d862bd921efe05fb1352d6262"> 2082</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_POLARITY_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_GPIO_POLARITY_MASK) &gt;&gt; DP83867_LEDCR2_LED_GPIO_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">/*</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment"> * LED_GPIO_DRV_VAL (RW)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment"> *</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment"> * GPIO LED Drive Value:</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment"> * Value to force on GPIO LED</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment"> * This bit is only valid if enabled through LED_GPIO_DRV_EN.</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment"> */</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae06bf7bd13febf98f00e5dd611a5dc9a"> 2091</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_VAL_MASK (0x2000U)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac7d7ec1c0f81932bcca965de0d58910e"> 2092</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_VAL_SHIFT (13U)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#af910f614fc39e835811bec2c8f528999"> 2093</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_VAL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_GPIO_DRV_VAL_SHIFT) &amp; DP83867_LEDCR2_LED_GPIO_DRV_VAL_MASK)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae88ace40f4d9b3cfcc7cdc79e1c3b744"> 2094</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_VAL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_GPIO_DRV_VAL_MASK) &gt;&gt; DP83867_LEDCR2_LED_GPIO_DRV_VAL_SHIFT)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span> </div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">/*</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment"> * LED_GPIO_DRV_EN (RW)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment"> *</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment"> * GPIO LED Drive Enable:</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment"> * 1 = Force the value of the LED_GPIO_DRV_VAL bit onto the GPIO</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment"> * LED.</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> */</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3917c158019d186d05d5529a532ca103"> 2104</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a018496c1cfa24873da7b949d880eed0c"> 2105</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afe5f8d977f4d09b99cac0489c62e1595"> 2106</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_GPIO_DRV_EN_SHIFT) &amp; DP83867_LEDCR2_LED_GPIO_DRV_EN_MASK)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab2944b3f26f0135dbcc16dcda7c83bd8"> 2107</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_GPIO_DRV_EN_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_GPIO_DRV_EN_MASK) &gt;&gt; DP83867_LEDCR2_LED_GPIO_DRV_EN_SHIFT)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">/*</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment"> * LED_2_POLARITY (RW)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment"> *</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment"> * LED_2 Polarity:</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment"> * 1 = Active high</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment"> * 0 = Active low</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment"> */</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0a5acba339a38aa0c8fabf0154ca59ae"> 2116</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_POLARITY_MASK (0x400U)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae3432d7fa3d46260c2336550c4c02d96"> 2117</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_POLARITY_SHIFT (10U)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a945c6185d4cda7df799eaadbb9bca27a"> 2118</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_POLARITY_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_2_POLARITY_SHIFT) &amp; DP83867_LEDCR2_LED_2_POLARITY_MASK)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a86045c280c1257c0e09165068a2b306b"> 2119</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_POLARITY_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_2_POLARITY_MASK) &gt;&gt; DP83867_LEDCR2_LED_2_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span> </div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">/*</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment"> * LED_2_DRV_VAL (RW)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment"> *</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment"> * LED_2 Drive Value:</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment"> * Value to force on LED_2</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment"> * This bit is only valid if enabled through LED_2_DRV_EN.</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment"> */</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad4fa6fc01d68fc58388894c0b8a61251"> 2128</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_VAL_MASK (0x200U)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4d82498263cf3566b006a7edf863fd45"> 2129</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_VAL_SHIFT (9U)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aaa248b6303ff1ad5f7a94f4ea35be8df"> 2130</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_VAL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_2_DRV_VAL_SHIFT) &amp; DP83867_LEDCR2_LED_2_DRV_VAL_MASK)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a66afd9295dfa0e5489a76fa7022b8165"> 2131</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_VAL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_2_DRV_VAL_MASK) &gt;&gt; DP83867_LEDCR2_LED_2_DRV_VAL_SHIFT)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span> </div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment">/*</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment"> * LED_2_DRV_EN (RW)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment"> *</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment"> * LED_2 Drive Enable:</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment"> * 1 = Force the value of the LED_2_DRV_VAL bit onto LED_2.</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment"> */</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8a16fe4984b719975c8b2c4ed500e00b"> 2140</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad5d9546aacf73542754d80f931ab2ab1"> 2141</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abfb90542ea80f3a8e26b029829942bc1"> 2142</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_2_DRV_EN_SHIFT) &amp; DP83867_LEDCR2_LED_2_DRV_EN_MASK)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae139c02ae85518c258015debedc6a6fa"> 2143</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_2_DRV_EN_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_2_DRV_EN_MASK) &gt;&gt; DP83867_LEDCR2_LED_2_DRV_EN_SHIFT)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span> </div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment">/*</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment"> * LED_1_POLARITY (RW)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment"> *</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment"> * LED_1 Polarity:</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment"> * 1 = Active high</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment"> * 0 = Active low</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment"> */</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae7c7244c45ff59ad7dcf1cd8c46a2b7b"> 2152</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_POLARITY_MASK (0x40U)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a10401107c58c2a88583a0383117f6850"> 2153</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_POLARITY_SHIFT (6U)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad6930a2ef9e9714db31b18e499df10cc"> 2154</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_POLARITY_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_1_POLARITY_SHIFT) &amp; DP83867_LEDCR2_LED_1_POLARITY_MASK)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4b18eed89217199ff46575084d997e82"> 2155</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_POLARITY_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_1_POLARITY_MASK) &gt;&gt; DP83867_LEDCR2_LED_1_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span> </div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">/*</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment"> * LED_1_DRV_VAL (RW)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment"> *</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment"> * LED_1 Drive Value:</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="comment"> * Value to force on LED_1</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="comment"> * This bit is only valid if enabled through LED_1_DRV_EN.</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment"> */</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a75cb09c9c8b8d9768c2a972462f7711e"> 2164</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_VAL_MASK (0x20U)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a966020e4f8aded1973c0f7730af8be8f"> 2165</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_VAL_SHIFT (5U)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4ccc199b8583409afc4f316b211c9ea3"> 2166</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_VAL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_1_DRV_VAL_SHIFT) &amp; DP83867_LEDCR2_LED_1_DRV_VAL_MASK)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a393623e6365ce96dd6dc5eab1b4a920b"> 2167</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_VAL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_1_DRV_VAL_MASK) &gt;&gt; DP83867_LEDCR2_LED_1_DRV_VAL_SHIFT)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span> </div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment">/*</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment"> * LED_1_DRV_EN (RW)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment"> *</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment"> * LED_1 Drive Enable:</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment"> * 1 = Force the value of the LED_1_DRV_VAL bit onto LED_1.</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment"> */</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9b58003c4f26ddad324bd4850a779b44"> 2176</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae11ce56a05ae9b3fe78fe20b1b7480fa"> 2177</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a80f16c43dbb9bc562905c1648275c50a"> 2178</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_1_DRV_EN_SHIFT) &amp; DP83867_LEDCR2_LED_1_DRV_EN_MASK)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8e1624b4417bb9be881d0d43d6b8b317"> 2179</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_1_DRV_EN_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_1_DRV_EN_MASK) &gt;&gt; DP83867_LEDCR2_LED_1_DRV_EN_SHIFT)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="comment">/*</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="comment"> * LED_0_POLARITY (RW)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment"> *</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment"> * LED_0 Polarity:</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment"> * 1 = Active high</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment"> * 0 = Active low</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> */</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae67df628db2fdac1ed2905dde1131595"> 2188</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_POLARITY_MASK (0x4U)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6d578019776064831615927d71f6ab7c"> 2189</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_POLARITY_SHIFT (2U)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aad45b93356914eab97157bb78007bd22"> 2190</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_POLARITY_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_0_POLARITY_SHIFT) &amp; DP83867_LEDCR2_LED_0_POLARITY_MASK)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a646e2a1d2d72f3833cde72d9d1cc8c96"> 2191</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_POLARITY_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_0_POLARITY_MASK) &gt;&gt; DP83867_LEDCR2_LED_0_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span> </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment">/*</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment"> * LED_0_DRV_VAL (RW)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment"> *</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment"> * LED_0 Drive Value:</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment"> * Value to force on LED_0</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> * This bit is only valid if enabled through LED_0_DRV_EN.</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment"> */</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad2f034cc5be8d5d2e4ea29fd873188f4"> 2200</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_VAL_MASK (0x2U)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8e236d15d1d605a35291607a76700f40"> 2201</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_VAL_SHIFT (1U)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5e36a9253f4ce0ce6d870e42e093d911"> 2202</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_VAL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_0_DRV_VAL_SHIFT) &amp; DP83867_LEDCR2_LED_0_DRV_VAL_MASK)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2e45321f20cb1d6679ff27a62135db44"> 2203</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_VAL_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_0_DRV_VAL_MASK) &gt;&gt; DP83867_LEDCR2_LED_0_DRV_VAL_SHIFT)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">/*</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment"> * LED_0_DRV_EN (RW)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment"> *</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment"> * LED_0 Drive Enable:</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment"> * 1 = Force the value of the LED_0_DRV_VAL bit onto LED_0.</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment"> */</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae11d72d7c12b88a63e9d22ed17424dfb"> 2212</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a6ae1b5bf123020f6fddcbf2d6af824e0"> 2213</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a21a0beffdce7005dbe03bb98562d3ddc"> 2214</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR2_LED_0_DRV_EN_SHIFT) &amp; DP83867_LEDCR2_LED_0_DRV_EN_MASK)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9c77a03613334db130d40ce39294ab7a"> 2215</a></span><span class="preprocessor">#define DP83867_LEDCR2_LED_0_DRV_EN_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR2_LED_0_DRV_EN_MASK) &gt;&gt; DP83867_LEDCR2_LED_0_DRV_EN_SHIFT)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span> </div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">/* Bitfield definition for register: LEDCR3 */</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">/*</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment"> * LEDS_BYPASS_STRETCHING (RW)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment"> *</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment"> * Bypass LED Stretching:</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment"> * 1 = Bypass LED Stretching</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment"> */</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a03a21c682a61e1407c9082359358c719"> 2225</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_MASK (0x4U)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afd64858ad3ab20fcf369abb736d684e1"> 2226</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_SHIFT (2U)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aba2062a3fd9728e375021a7a17eca3fa"> 2227</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_SHIFT) &amp; DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_MASK)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5aa5999f5bf913958ace3a568fa8218c"> 2228</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_MASK) &gt;&gt; DP83867_LEDCR3_LEDS_BYPASS_STRETCHING_SHIFT)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span> </div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">/*</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment"> * LEDS_BLINK_RATE (RW)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment"> *</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment"> * LED Blink Rate:</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment"> * 11: 2 Hz (500 ms)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment"> * 10: 5 Hz (200 ms)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment"> * 01: 10 Hz (100 ms)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment"> * 00 = 20 Hz (50 ms)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment"> */</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3821fae35bb430c8408ec9975837beb1"> 2239</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BLINK_RATE_MASK (0x3U)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac354d6f8abdfd89a500aab0c5f8aa78e"> 2240</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BLINK_RATE_SHIFT (0U)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad91861ee6035d7c0086ca0a5aac8d217"> 2241</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BLINK_RATE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_LEDCR3_LEDS_BLINK_RATE_SHIFT) &amp; DP83867_LEDCR3_LEDS_BLINK_RATE_MASK)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3aef3cdb34debd369221be4c981970c8"> 2242</a></span><span class="preprocessor">#define DP83867_LEDCR3_LEDS_BLINK_RATE_GET(x) (((uint16_t)(x) &amp; DP83867_LEDCR3_LEDS_BLINK_RATE_MASK) &gt;&gt; DP83867_LEDCR3_LEDS_BLINK_RATE_SHIFT)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span> </div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">/* Bitfield definition for register: CFG3 */</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">/*</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment"> * FAST_LINK_UP_IN_PARALLEL_DETECT (RW)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment"> *</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment"> * Fast Link-Up in Parallel Detect Mode:</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment"> * 1 = Enable Fast Link-Up time During Parallel Detection</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment"> * 0 = Normal Parallel Detection link establishment</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment"> * In Fast Auto MDI-X this bit is automatically set.</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment"> */</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac9801b8df1ff993e2973d326d38ad4b8"> 2253</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_MASK (0x8000U)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#acad6bf60b647dbecd221580d5b3600cd"> 2254</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_SHIFT (15U)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ad40e0d65d25d14f323629aaab147a320"> 2255</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_SHIFT) &amp; DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_MASK)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#addf33c42827d81771703f14c1d580bcd"> 2256</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_MASK) &gt;&gt; DP83867_CFG3_FAST_LINK_UP_IN_PARALLEL_DETECT_SHIFT)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span> </div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">/*</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment"> * FAST_AN_ENABLE (RW)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment"> *</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment"> * Fast Auto-Negotiation Enable:</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment"> * 1 = Enable Fast Auto-Negotiation mode â The PHY auto-</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment"> * negotiates using Timer setting according to Fast AN Sel bits</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment"> * 0 = Disable Fast Auto-Negotiation mode â The PHY auto-</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment"> * negotiates using normal Timer setting</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="comment"> * Adjusting these bits reduces the time it takes to Auto-negotiate</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment"> * between two PHYs. Note: When using this option care must be</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment"> * taken to maintain proper operation of the system. While shortening</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment"> * these timer intervals may not cause problems in normal operation,</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment"> * there are certain situations where this may lead to problems.</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment"> */</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a48593f965ccb7327be2f3508a2125c53"> 2272</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_ENABLE_MASK (0x4000U)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a861313599aae000b4396469157e30176"> 2273</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_ENABLE_SHIFT (14U)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a2121bbfa61e3380a03c562047ac0bd21"> 2274</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_ENABLE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_FAST_AN_ENABLE_SHIFT) &amp; DP83867_CFG3_FAST_AN_ENABLE_MASK)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a065175f885403a88652de074ec724888"> 2275</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_ENABLE_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_FAST_AN_ENABLE_MASK) &gt;&gt; DP83867_CFG3_FAST_AN_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span> </div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment">/*</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment"> * FAST_AN_SEL (RW)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment"> *</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="comment"> * Fast Auto-Negotiation Select bits:</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment"> * Fast AN Select  Break Link Timer(ms)    Link Fail Inhibit TImer(ms)   Auto-Neg Wait Timer(ms)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment"> * &lt;00&gt;            80                      50                            35</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment"> * &lt;01&gt;            120                     75                            50</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment"> * &lt;10&gt;            240                     150                           100</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment"> * &lt;11&gt;            NA                      NA                            NA</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment"> * Adjusting these bits reduces the time it takes to auto-negotiate</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment"> * between two PHYs. In Fast AN mode, both PHYs should be</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment"> * configured to the same configuration. These 2 bits define the</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment"> * duration for each state of the Auto-Negotiation process according</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment"> * to the table above. The new duration time must be enabled by</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment"> * setting Fast AN En - bit 4 of this register. Note: Using this mode in</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment"> * cases where both link partners are not configured to the same</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment"> * Fast Auto-Negotiation configuration might produce scenarios with</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment"> * unexpected behavior.</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment"> */</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac740e217aca61c8e02b5ec3403c44224"> 2296</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_SEL_MASK (0x3000U)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aee3762e85ade12f751832258dc2f587b"> 2297</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5b1269d40759839d39807339ee2d9901"> 2298</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_SEL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_FAST_AN_SEL_SHIFT) &amp; DP83867_CFG3_FAST_AN_SEL_MASK)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae36db1fc7bccfa81a1d814f15a0e0927"> 2299</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AN_SEL_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_FAST_AN_SEL_MASK) &gt;&gt; DP83867_CFG3_FAST_AN_SEL_SHIFT)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span> </div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">/*</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment"> * EXTENDED_FD_ABILITY (RW)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="comment"> *</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="comment"> * Extended Full-Duplex Ability:</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment"> * 1 = Force Full-Duplex while working with link partner in forced</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment"> * 100B-TX. When the PHY is set to Auto-Negotiation or Force 100B-</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment"> * TX and the link partner is operated in Force 100B-TX, the link is</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment"> * always Full Duplex</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment"> * 0 = Disable Extended Full Duplex Ability. Decision to work in Full</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment"> * Duplex or Half Duplex mode follows IEEE specification.</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment"> */</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abb645f11821ac05c49364f3fa68c1d32"> 2312</a></span><span class="preprocessor">#define DP83867_CFG3_EXTENDED_FD_ABILITY_MASK (0x800U)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3e709c8ca91d2453e8a88c172bfbf141"> 2313</a></span><span class="preprocessor">#define DP83867_CFG3_EXTENDED_FD_ABILITY_SHIFT (11U)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab3c5975e311315fe779d95b0bc814e6c"> 2314</a></span><span class="preprocessor">#define DP83867_CFG3_EXTENDED_FD_ABILITY_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_EXTENDED_FD_ABILITY_SHIFT) &amp; DP83867_CFG3_EXTENDED_FD_ABILITY_MASK)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aeb204b8d4783f6c4aed22157febe0af7"> 2315</a></span><span class="preprocessor">#define DP83867_CFG3_EXTENDED_FD_ABILITY_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_EXTENDED_FD_ABILITY_MASK) &gt;&gt; DP83867_CFG3_EXTENDED_FD_ABILITY_SHIFT)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span> </div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">/*</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment"> * ROBUST_AUTO_MDIX (RW)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment"> *</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment"> * Robust Auto-MDIX:</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment"> * 1 =Enable Robust Auto MDI/MDIX resolution</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment"> * 0 = Normal Auto MDI/MDIX mode</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment"> * If link partners are configured to operational modes that are not</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment"> * supported by normal Auto MDI/MDIX mode (like Auto-Neg versus</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment"> * Force 100Base-TX or Force 100Base-TX versus Force 100Base-</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment"> * TX), this Robust Auto MDI/MDIX mode allows MDI/MDIX</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment"> * resolution and prevents deadlock.</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment"> */</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ade22149ec61c2bc83f0a01bfe4b5217e"> 2329</a></span><span class="preprocessor">#define DP83867_CFG3_ROBUST_AUTO_MDIX_MASK (0x200U)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab957cee4fafca17cd152062e11938800"> 2330</a></span><span class="preprocessor">#define DP83867_CFG3_ROBUST_AUTO_MDIX_SHIFT (9U)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a57fdcb61831890627b6fd62af484b788"> 2331</a></span><span class="preprocessor">#define DP83867_CFG3_ROBUST_AUTO_MDIX_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_ROBUST_AUTO_MDIX_SHIFT) &amp; DP83867_CFG3_ROBUST_AUTO_MDIX_MASK)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7305ef3c455b5e0f55cc55fb96efc234"> 2332</a></span><span class="preprocessor">#define DP83867_CFG3_ROBUST_AUTO_MDIX_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_ROBUST_AUTO_MDIX_MASK) &gt;&gt; DP83867_CFG3_ROBUST_AUTO_MDIX_SHIFT)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span> </div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment">/*</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment"> * FAST_AUTO_MDIX (RW)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment"> *</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment"> * Fast Auto MDI/MDIX:</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment"> * 1 = Enable Fast Auto MDI/MDIX mode</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment"> * 0 = Normal Auto MDI/MDIX mode</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment"> * If both link partners are configured to work in Force 100Base-TX</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment"> * mode (Auto-Negotiation is disabled), this mode enables Automatic</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment"> * MDI/MDIX resolution in a short time.</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment"> */</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aed43fcc3ff096099d1e00e60248f2079"> 2344</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AUTO_MDIX_MASK (0x100U)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a31872378fd180481c89149ee6a64c06e"> 2345</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AUTO_MDIX_SHIFT (8U)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae59d2f82b78ebbbf659ea22ec83c7b5e"> 2346</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AUTO_MDIX_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_FAST_AUTO_MDIX_SHIFT) &amp; DP83867_CFG3_FAST_AUTO_MDIX_MASK)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae631af51d6483300fa2235c2263c5129"> 2347</a></span><span class="preprocessor">#define DP83867_CFG3_FAST_AUTO_MDIX_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_FAST_AUTO_MDIX_MASK) &gt;&gt; DP83867_CFG3_FAST_AUTO_MDIX_SHIFT)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span> </div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment">/*</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment"> * INT_OE (RW)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment"> *</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment"> * Interrupt Output Enable:</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> * 1 = INTN/PWDNN Pad is an Interrupt Output.</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment"> * 0 = INTN/PWDNN Pad in a Power-Down Input.</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment"> */</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aefe6b024d8a80e385b8171797cda15be"> 2356</a></span><span class="preprocessor">#define DP83867_CFG3_INT_OE_MASK (0x80U)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a122d6d32363c46dd4725be488f8445dd"> 2357</a></span><span class="preprocessor">#define DP83867_CFG3_INT_OE_SHIFT (7U)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3adec9b8278ec05f7a37ed19a29e1e87"> 2358</a></span><span class="preprocessor">#define DP83867_CFG3_INT_OE_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_INT_OE_SHIFT) &amp; DP83867_CFG3_INT_OE_MASK)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3e27a989cf0c83f0efc8fa157785fc45"> 2359</a></span><span class="preprocessor">#define DP83867_CFG3_INT_OE_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_INT_OE_MASK) &gt;&gt; DP83867_CFG3_INT_OE_SHIFT)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span> </div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment">/*</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment"> * FORCE_INTERRUPT (RW)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment"> *</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment"> * Force Interrupt:</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment"> * 1 = Assert interrupt pin.</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment"> * 0 = Normal interrupt mode.</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment"> */</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ab31e4e10d91e2465a04554ca22686fe4"> 2368</a></span><span class="preprocessor">#define DP83867_CFG3_FORCE_INTERRUPT_MASK (0x40U)</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4ba4381f7228166bc69b110cb579b0dc"> 2369</a></span><span class="preprocessor">#define DP83867_CFG3_FORCE_INTERRUPT_SHIFT (6U)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a9304dea72064c498b0c82c8468b2fc44"> 2370</a></span><span class="preprocessor">#define DP83867_CFG3_FORCE_INTERRUPT_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_FORCE_INTERRUPT_SHIFT) &amp; DP83867_CFG3_FORCE_INTERRUPT_MASK)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a01ed315157afe849c764545cddf600c5"> 2371</a></span><span class="preprocessor">#define DP83867_CFG3_FORCE_INTERRUPT_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_FORCE_INTERRUPT_MASK) &gt;&gt; DP83867_CFG3_FORCE_INTERRUPT_SHIFT)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span> </div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment">/*</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment"> * TDR_FAIL (RO)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment"> *</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment"> * TDR Failure:</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment"> * 1 = TDR failed.</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment"> * 0 = Normal TDR operation.</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment"> */</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4d593f6493e96f8d68c4940d832902e5"> 2380</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_FAIL_MASK (0x4U)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8dd5a70abe842b0a201587b6f7533147"> 2381</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_FAIL_SHIFT (2U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3f734a4e2a1e787fb31e300a9870ff8d"> 2382</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_FAIL_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_TDR_FAIL_MASK) &gt;&gt; DP83867_CFG3_TDR_FAIL_SHIFT)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span> </div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment">/*</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment"> * TDR_DONE (RO)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment"> *</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment"> * TDR Done:</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment"> * 1 = TDR has completed.</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment"> * 0 = TDR has not completed.</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment"> */</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a4f7f0eb0464d9ad7a9163d4bb9e57216"> 2391</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_DONE_MASK (0x2U)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a18d0774b314ce3ff025c3710dafa6afa"> 2392</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_DONE_SHIFT (1U)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#abf16fa9a39e77df2c5f0a536e88b11e2"> 2393</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_DONE_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_TDR_DONE_MASK) &gt;&gt; DP83867_CFG3_TDR_DONE_SHIFT)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span> </div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">/*</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment"> * TDR_START (RW)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment"> *</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment"> * TDR Start:</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment"> * 1 = Start TDR.</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment"> */</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aea363af14fac088c0c30b51c221ba934"> 2402</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_START_MASK (0x1U)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a789941b47ac07a24e99f137b799b3c66"> 2403</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_START_SHIFT (0U)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a5aa56552cddb5ae6db3cc07c47999536"> 2404</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_START_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CFG3_TDR_START_SHIFT) &amp; DP83867_CFG3_TDR_START_MASK)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1698f90f1a9b7fb3456018ee3181a013"> 2405</a></span><span class="preprocessor">#define DP83867_CFG3_TDR_START_GET(x) (((uint16_t)(x) &amp; DP83867_CFG3_TDR_START_MASK) &gt;&gt; DP83867_CFG3_TDR_START_SHIFT)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span> </div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="comment">/*</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment"> * SW_RESET (RW,SC)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment"> *</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> * Software Reset:</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> * 1 = Perform a full reset, including registers.</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment"> */</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a50aadab9f2a6152dc97471da19cd362a"> 2415</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESET_MASK (0x8000U)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a3848f177594ac2461d7f45f90bf96cb2"> 2416</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESET_SHIFT (15U)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7bde5b4f3217c305a45ea9c4ab9eb4c6"> 2417</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESET_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CTRL_SW_RESET_SHIFT) &amp; DP83867_CTRL_SW_RESET_MASK)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ac4ea2e0efb21255884a2277d7cbee3ca"> 2418</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESET_GET(x) (((uint16_t)(x) &amp; DP83867_CTRL_SW_RESET_MASK) &gt;&gt; DP83867_CTRL_SW_RESET_SHIFT)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">/*</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment"> * SW_RESTART (RW,SC)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment"> *</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment"> * Software Restart:</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment"> * 1 = Perform a full reset, not including registers. .</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="comment"> */</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a281ade46607c067a43959b81af95bb0a"> 2427</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESTART_MASK (0x4000U)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a7a74ea1e1a72a7c3c9a11964702602f8"> 2428</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESTART_SHIFT (14U)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a0e97014c01b43e68fa8a5bc8b1cc6987"> 2429</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESTART_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_CTRL_SW_RESTART_SHIFT) &amp; DP83867_CTRL_SW_RESTART_MASK)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa0f76daf5f7f45944516125c9e524701"> 2430</a></span><span class="preprocessor">#define DP83867_CTRL_SW_RESTART_GET(x) (((uint16_t)(x) &amp; DP83867_CTRL_SW_RESTART_MASK) &gt;&gt; DP83867_CTRL_SW_RESTART_SHIFT)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span> </div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment">/* Bitfield definition for register: RGMIIDCTL */</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment">/*</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment"> * RGMII_TX_DELAY_CTRL (RW)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="comment"> *</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="comment"> * RGMII Transmit Clock Delay:</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment"> * 1111: 4.00 ns</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment"> * 1110: 3.75 ns</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment"> * 1101: 3.50 ns</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment"> * 1100: 3.25 ns</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> * 1011: 3.00 ns</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> * 1010: 2.75 ns</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment"> * 1001: 2.50 ns</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment"> * 1000: 2.25 ns</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment"> * 0111: 2.00 ns</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment"> * 0110: 1.75 ns</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment"> * 0101: 1.50 ns</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="comment"> * 0100: 1.25 ns</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment"> * 0011: 1.00 ns</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment"> * 0010: 0.75 ns</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment"> * 0001: 0.50 ns</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment"> * 0000: 0.25 ns</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment"> */</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a389eb60c7658b78a761d947732f8135d"> 2454</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_MASK (0xF0U)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#ae19c04791f10a692e5e1c15cb1997d80"> 2455</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_SHIFT (4U)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#aa3d00c6c161e69d49833608c150c930a"> 2456</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_SHIFT) &amp; DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_MASK)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a15789396ff22d92faba5f0bacf1abada"> 2457</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_GET(x) (((uint16_t)(x) &amp; DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_MASK) &gt;&gt; DP83867_RGMIIDCTL_RGMII_TX_DELAY_CTRL_SHIFT)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span> </div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">/*</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment"> * RGMII_RX_DELAY_CTRL (RW)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment"> *</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment"> * RGMII Receive Clock Delay:</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment"> * 1111: 4.00 ns</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment"> * 1110: 3.75 ns</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment"> * 1101: 3.50 ns</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment"> * 1100: 3.25 ns</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment"> * 1011: 3.00 ns</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment"> * 1010: 2.75 ns</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment"> * 1001: 2.50 ns</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment"> * 1000: 2.25 ns</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment"> * 0111: 2.00 ns</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment"> * 0110: 1.75 ns</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment"> * 0101: 1.50 ns</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment"> * 0100: 1.25 ns</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment"> * 0011: 1.00 ns</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment"> * 0010: 0.75 ns</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment"> * 0001: 0.50 ns</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment"> * 0000: 0.25 ns</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment"> */</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a8857fc3e334bf0803fb9e38c73d20720"> 2480</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_MASK (0xFU)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a1f3ee871cd1d540e568e45a41a31585d"> 2481</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_SHIFT (0U)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#afa6503eb61f5248d12fc74c270816061"> 2482</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_SET(x) (((uint16_t)(x) &lt;&lt; DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_SHIFT) &amp; DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_MASK)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="hpm__dp83867__regs_8h.html#a53d64f551c4476b9f25f1f01652a8644"> 2483</a></span><span class="preprocessor">#define DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_GET(x) (((uint16_t)(x) &amp; DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_MASK) &gt;&gt; DP83867_RGMIIDCTL_RGMII_RX_DELAY_CTRL_SHIFT)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span> </div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span> </div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span> </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span> </div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_DP83867_REGS_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02d"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02d">DP83867_REG_Type</a></div><div class="ttdeci">DP83867_REG_Type</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:12</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da0b2d52505b4329ee0106eb05409e9815"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da0b2d52505b4329ee0106eb05409e9815">DP83867_MICR</a></div><div class="ttdeci">@ DP83867_MICR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:29</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da1a3593160712d7a19932494d42be6d88"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da1a3593160712d7a19932494d42be6d88">DP83867_CFG1</a></div><div class="ttdeci">@ DP83867_CFG1</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:22</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da27281174123d454ea7650a9b8c7876d9"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da27281174123d454ea7650a9b8c7876d9">DP83867_PHYCR</a></div><div class="ttdeci">@ DP83867_PHYCR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:27</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da31147c8d8de614f004bb63abb624b725"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da31147c8d8de614f004bb63abb624b725">DP83867_ANLPAR</a></div><div class="ttdeci">@ DP83867_ANLPAR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:18</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da446a5e46845219f8dcf238d626750c15"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da446a5e46845219f8dcf238d626750c15">DP83867_ANNPTR</a></div><div class="ttdeci">@ DP83867_ANNPTR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:20</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da4aaf12ff777d29c63746789190250e0c"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4aaf12ff777d29c63746789190250e0c">DP83867_RECR</a></div><div class="ttdeci">@ DP83867_RECR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:32</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da4d5cc9990ba880103a5f3e6f7c059c14"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4d5cc9990ba880103a5f3e6f7c059c14">DP83867_LEDCR3</a></div><div class="ttdeci">@ DP83867_LEDCR3</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:36</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da4e636bb2b78fcce11561daa8e0fecdec"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da4e636bb2b78fcce11561daa8e0fecdec">DP83867_LEDCR1</a></div><div class="ttdeci">@ DP83867_LEDCR1</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:34</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da5856c9ed6691b8d02ddfece1eefbbc8c"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5856c9ed6691b8d02ddfece1eefbbc8c">DP83867_1KSCR</a></div><div class="ttdeci">@ DP83867_1KSCR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:26</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da5a25f11cf8dbbf9055c197461ba08846"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5a25f11cf8dbbf9055c197461ba08846">DP83867_RGMIIDCTL</a></div><div class="ttdeci">@ DP83867_RGMIIDCTL</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:39</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da5ae4d640ccc75326c8c4a0aef2cbbb32"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da5ae4d640ccc75326c8c4a0aef2cbbb32">DP83867_STS1</a></div><div class="ttdeci">@ DP83867_STS1</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:23</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da697ab46281054c8b6ddebcc78aad8539"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da697ab46281054c8b6ddebcc78aad8539">DP83867_LEDCR2</a></div><div class="ttdeci">@ DP83867_LEDCR2</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:35</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da7865d3d3acdf00c6cc51cef238cc87de"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da7865d3d3acdf00c6cc51cef238cc87de">DP83867_STS2</a></div><div class="ttdeci">@ DP83867_STS2</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:33</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da81b23325269715b2769ccb26bcea26eb"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da81b23325269715b2769ccb26bcea26eb">DP83867_PHYSTS</a></div><div class="ttdeci">@ DP83867_PHYSTS</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:28</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da81b7eeb66e8734ed4b8821f4cf52222c"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da81b7eeb66e8734ed4b8821f4cf52222c">DP83867_ANNPRR</a></div><div class="ttdeci">@ DP83867_ANNPRR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:21</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da8f22c95131462b8a925be6e671d2f9d4"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da8f22c95131462b8a925be6e671d2f9d4">DP83867_CTRL</a></div><div class="ttdeci">@ DP83867_CTRL</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:38</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da91dbde4afe8533f33b306b3f09c4428c"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da91dbde4afe8533f33b306b3f09c4428c">DP83867_CRG2</a></div><div class="ttdeci">@ DP83867_CRG2</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:31</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02da96fcc65b0752c81f3d8a8426a4c8d66e"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02da96fcc65b0752c81f3d8a8426a4c8d66e">DP83867_ISR</a></div><div class="ttdeci">@ DP83867_ISR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:30</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02daade684fb88eb7345daa17474b5a88fae"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daade684fb88eb7345daa17474b5a88fae">DP83867_ANAR</a></div><div class="ttdeci">@ DP83867_ANAR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:17</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02daaff481acef9530afb954c520cc20e9ec"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daaff481acef9530afb954c520cc20e9ec">DP83867_CFG3</a></div><div class="ttdeci">@ DP83867_CFG3</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:37</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02dab7d7bfebd38e1f0d6d85d6c3ed8569cc"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dab7d7bfebd38e1f0d6d85d6c3ed8569cc">DP83867_ANER</a></div><div class="ttdeci">@ DP83867_ANER</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:19</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02dad0911a38055c56168724d1e4a78b6e72"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad0911a38055c56168724d1e4a78b6e72">DP83867_BMSR</a></div><div class="ttdeci">@ DP83867_BMSR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:14</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02dad4e8a3a36497fc7474470ae55cf66f51"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad4e8a3a36497fc7474470ae55cf66f51">DP83867_BMCR</a></div><div class="ttdeci">@ DP83867_BMCR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:13</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02dad96c78ee437aac367a0a243ba80fc113"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02dad96c78ee437aac367a0a243ba80fc113">DP83867_ADDAR</a></div><div class="ttdeci">@ DP83867_ADDAR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:25</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02daddd46bdce57737b49ab3fd89804420b7"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daddd46bdce57737b49ab3fd89804420b7">DP83867_PHYIDR1</a></div><div class="ttdeci">@ DP83867_PHYIDR1</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:15</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02daed379ba879cb73df813ca9401a37627f"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daed379ba879cb73df813ca9401a37627f">DP83867_REGCR</a></div><div class="ttdeci">@ DP83867_REGCR</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:24</div></div>
<div class="ttc" id="ahpm__dp83867__regs_8h_html_a5e9e2a06e3cacff6b25a845dac59a02daf07cd0ce68fa077592ee29b9d7af9eb0"><div class="ttname"><a href="hpm__dp83867__regs_8h.html#a5e9e2a06e3cacff6b25a845dac59a02daf07cd0ce68fa077592ee29b9d7af9eb0">DP83867_PHYIDR2</a></div><div class="ttdeci">@ DP83867_PHYIDR2</div><div class="ttdef"><b>Definition</b> hpm_dp83867_regs.h:16</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_409f97388efe006bc3438b95e9edef48.html">components</a></li><li class="navelem"><a class="el" href="dir_9da15277711f469d4d74cee377601090.html">enet_phy</a></li><li class="navelem"><a class="el" href="dir_1ae3a38fc9819236ad06adc8abe27e12.html">dp83867</a></li><li class="navelem"><a class="el" href="hpm__dp83867__regs_8h.html">hpm_dp83867_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:16 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
