Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 19:16:25 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #1                                                                   |                                                           WorstPath from Dst                                                           |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                       6.250 |                                                                                                                                  6.250 |
| Path Delay                |                0.963 |                                                                                                                                      10.026 |                                                                                                                                  9.732 |
| Logic Delay               | 0.096(10%)           | 3.216(33%)                                                                                                                                  | 3.032(32%)                                                                                                                             |
| Net Delay                 | 0.867(90%)           | 6.810(67%)                                                                                                                                  | 6.700(68%)                                                                                                                             |
| Clock Skew                |               -0.023 |                                                                                                                                      -0.110 |                                                                                                                                 -0.076 |
| Slack                     |                5.256 |                                                                                                                                      -3.894 |                                                                                                                                 -3.566 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                                        |
| Bounding Box Size         | 0% x 0%              | 6% x 3%                                                                                                                                     | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                                 |
| Cumulative Fanout         |                    1 |                                                                                                                                         162 |                                                                                                                                    167 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                                           |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                                     25 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                    | clk_user                                                                                                                               |
| End Point Clock           | clk_user             | clk_user                                                                                                                                    | clk_user                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                                   |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                                   |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| High Fanout               |                    1 |                                                                                                                                          26 |                                                                                                                                     16 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[197]/C    | muon_cand_12.pt[1]/C                                                                                                                        | sr_p.sr_1_10.roi_ret_689/C                                                                                                             |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1_10.roi_ret_689/D                                                                                                                  | sr_p.sr_1[243]/D                                                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #2                                                                |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                                  6.250 |
| Path Delay                |               0.466 |                                                                                                                                 10.073 |                                                                                                                                  9.446 |
| Logic Delay               | 0.096(21%)          | 2.811(28%)                                                                                                                             | 2.570(28%)                                                                                                                             |
| Net Delay                 | 0.370(79%)          | 7.262(72%)                                                                                                                             | 6.876(72%)                                                                                                                             |
| Clock Skew                |              -0.038 |                                                                                                                                 -0.062 |                                                                                                                                 -0.162 |
| Slack                     |               5.737 |                                                                                                                                 -3.893 |                                                                                                                                 -3.366 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                                        |
| Bounding Box Size         | 0% x 0%             | 6% x 3%                                                                                                                                | 11% x 2%                                                                                                                               |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                 | (1, 1)                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                    200 |                                                                                                                                    157 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                                     25 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                               |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                               |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                     30 |                                                                                                                                     15 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                    | sr_p.sr_1_10.sector_ret_48/C                                                                                                           |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_10.sector_ret_48/D                                                                                                           | sr_p.sr_1[243]/D                                                                                                                       |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                 WorstPath to Src                                                                 |                                                                      Path #3                                                                     | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                            6.250 |                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                                                                                                                                           10.172 |                                                                                                                                            9.801 |              0.300 |
| Logic Delay               | 3.176(32%)                                                                                                                                       | 3.159(33%)                                                                                                                                       | 0.097(33%)         |
| Net Delay                 | 6.996(68%)                                                                                                                                       | 6.642(67%)                                                                                                                                       | 0.203(67%)         |
| Clock Skew                |                                                                                                                                            0.108 |                                                                                                                                           -0.333 |             -0.045 |
| Slack                     |                                                                                                                                           -3.822 |                                                                                                                                           -3.892 |              5.896 |
| Timing Exception          |                                                                                                                                                  |                                                                                                                                                  |                    |
| Bounding Box Size         | 6% x 3%                                                                                                                                          | 10% x 2%                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                                                                                                                           | (0, 1)                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                              163 |                                                                                                                                              172 |                  1 |
| Fixed Loc                 |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Fixed Route               |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                                     | Safely Timed       |
| Logic Levels              |                                                                                                                                               27 |                                                                                                                                               27 |                  0 |
| Routes                    |                                                                                                                                               27 |                                                                                                                                               27 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 FDRE | FDRE LUT4 LUT4 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                         | clk_user                                                                                                                                         | clk_user           |
| End Point Clock           | clk_user                                                                                                                                         | clk_user                                                                                                                                         | clk_user           |
| DSP Block                 | None                                                                                                                                             | None                                                                                                                                             | None               |
| BRAM                      | None                                                                                                                                             | None                                                                                                                                             | None               |
| IO Crossings              |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| SLR Crossings             |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| PBlocks                   |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| High Fanout               |                                                                                                                                               26 |                                                                                                                                               16 |                  1 |
| Dont Touch                |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Mark Debug                |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                           | FDRE/D             |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                             | sr_p.sr_1_12.sector_ret_0/C                                                                                                                      | sr_p.sr_1[243]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_0/D                                                                                                                      | sr_p.sr_1[243]/D                                                                                                                                 | sr_p.sr_2[243]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #4                                                                |                                                              WorstPath from Dst                                                             |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                                       6.250 |
| Path Delay                |               0.466 |                                                                                                                                 10.121 |                                                                                                                                       9.445 |
| Logic Delay               | 0.096(21%)          | 2.865(29%)                                                                                                                             | 2.604(28%)                                                                                                                                  |
| Net Delay                 | 0.370(79%)          | 7.256(71%)                                                                                                                             | 6.841(72%)                                                                                                                                  |
| Clock Skew                |              -0.038 |                                                                                                                                 -0.010 |                                                                                                                                      -0.223 |
| Slack                     |               5.737 |                                                                                                                                 -3.889 |                                                                                                                                      -3.426 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                                             |
| Bounding Box Size         | 0% x 0%             | 6% x 3%                                                                                                                                | 11% x 2%                                                                                                                                    |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                 | (1, 1)                                                                                                                                      |
| Cumulative Fanout         |                   1 |                                                                                                                                    200 |                                                                                                                                         177 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                                          26 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT2 LUT6 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                                    |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                                    |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                                        |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                                        |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| High Fanout               |                   1 |                                                                                                                                     30 |                                                                                                                                          16 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                    | sr_p.sr_1_10.sector_ret/C                                                                                                                   |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_10.sector_ret/D                                                                                                              | sr_p.sr_1[243]/D                                                                                                                            |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                 WorstPath to Src                                                                 |                                                                      Path #5                                                                     | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                            6.250 |                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                                                                                                                                           10.172 |                                                                                                                                            9.849 |              0.898 |
| Logic Delay               | 3.176(32%)                                                                                                                                       | 3.112(32%)                                                                                                                                       | 0.093(11%)         |
| Net Delay                 | 6.996(68%)                                                                                                                                       | 6.737(68%)                                                                                                                                       | 0.805(89%)         |
| Clock Skew                |                                                                                                                                            0.108 |                                                                                                                                           -0.280 |             -0.171 |
| Slack                     |                                                                                                                                           -3.822 |                                                                                                                                           -3.887 |              5.173 |
| Timing Exception          |                                                                                                                                                  |                                                                                                                                                  |                    |
| Bounding Box Size         | 6% x 3%                                                                                                                                          | 10% x 1%                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                                                                                                                           | (0, 1)                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                              163 |                                                                                                                                              172 |                  1 |
| Fixed Loc                 |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Fixed Route               |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                                     | Safely Timed       |
| Logic Levels              |                                                                                                                                               27 |                                                                                                                                               27 |                  0 |
| Routes                    |                                                                                                                                               27 |                                                                                                                                               27 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 FDRE | FDRE LUT4 LUT4 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                         | clk_user                                                                                                                                         | clk_user           |
| End Point Clock           | clk_user                                                                                                                                         | clk_user                                                                                                                                         | clk_user           |
| DSP Block                 | None                                                                                                                                             | None                                                                                                                                             | None               |
| BRAM                      | None                                                                                                                                             | None                                                                                                                                             | None               |
| IO Crossings              |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| SLR Crossings             |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| PBlocks                   |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| High Fanout               |                                                                                                                                               26 |                                                                                                                                               16 |                  1 |
| Dont Touch                |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Mark Debug                |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                           | FDRE/D             |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                             | sr_p.sr_1_12.sector_ret_0/C                                                                                                                      | sr_p.sr_1[252]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_0/D                                                                                                                      | sr_p.sr_1[252]/D                                                                                                                                 | sr_p.sr_2[252]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #6                                                                     |                                                         WorstPath from Dst                                                        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                            6.250 |                                                                                                                             6.250 |
| Path Delay                |                0.963 |                                                                                                                                           10.231 |                                                                                                                             9.390 |
| Logic Delay               | 0.096(10%)           | 3.275(33%)                                                                                                                                       | 2.914(32%)                                                                                                                        |
| Net Delay                 | 0.867(90%)           | 6.956(67%)                                                                                                                                       | 6.476(68%)                                                                                                                        |
| Clock Skew                |               -0.023 |                                                                                                                                            0.103 |                                                                                                                            -0.327 |
| Slack                     |                5.256 |                                                                                                                                           -3.886 |                                                                                                                            -3.475 |
| Timing Exception          |                      |                                                                                                                                                  |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%              | 6% x 3%                                                                                                                                          | 11% x 2%                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 1)                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                              163 |                                                                                                                               167 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                               27 |                                                                                                                                24 |
| Routes                    |                    1 |                                                                                                                                               27 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT2 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                         | clk_user                                                                                                                          |
| End Point Clock           | clk_user             | clk_user                                                                                                                                         | clk_user                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                             | None                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                             | None                                                                                                                              |
| IO Crossings              |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                               26 |                                                                                                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[197]/C    | muon_cand_12.pt[1]/C                                                                                                                             | sr_p.sr_1_10.roi_ret_24/C                                                                                                         |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1_10.roi_ret_24/D                                                                                                                        | sr_p.sr_1[243]/D                                                                                                                  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                 WorstPath to Src                                                                 |                                                                      Path #7                                                                     | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                            6.250 |                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                                                                                                                                           10.172 |                                                                                                                                            9.785 |              0.789 |
| Logic Delay               | 3.176(32%)                                                                                                                                       | 3.299(34%)                                                                                                                                       | 0.097(13%)         |
| Net Delay                 | 6.996(68%)                                                                                                                                       | 6.486(66%)                                                                                                                                       | 0.692(87%)         |
| Clock Skew                |                                                                                                                                            0.108 |                                                                                                                                           -0.342 |             -0.093 |
| Slack                     |                                                                                                                                           -3.822 |                                                                                                                                           -3.885 |              5.360 |
| Timing Exception          |                                                                                                                                                  |                                                                                                                                                  |                    |
| Bounding Box Size         | 6% x 3%                                                                                                                                          | 10% x 1%                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                                                                                                                           | (0, 1)                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                              163 |                                                                                                                                              172 |                  1 |
| Fixed Loc                 |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Fixed Route               |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                                     | Safely Timed       |
| Logic Levels              |                                                                                                                                               27 |                                                                                                                                               27 |                  0 |
| Routes                    |                                                                                                                                               27 |                                                                                                                                               27 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 FDRE | FDRE LUT4 LUT4 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                         | clk_user                                                                                                                                         | clk_user           |
| End Point Clock           | clk_user                                                                                                                                         | clk_user                                                                                                                                         | clk_user           |
| DSP Block                 | None                                                                                                                                             | None                                                                                                                                             | None               |
| BRAM                      | None                                                                                                                                             | None                                                                                                                                             | None               |
| IO Crossings              |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| SLR Crossings             |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| PBlocks                   |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| High Fanout               |                                                                                                                                               26 |                                                                                                                                               16 |                  1 |
| Dont Touch                |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Mark Debug                |                                                                                                                                                0 |                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                           | FDRE/D             |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                             | sr_p.sr_1_12.sector_ret_0/C                                                                                                                      | sr_p.sr_1[242]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_0/D                                                                                                                      | sr_p.sr_1[242]/D                                                                                                                                 | sr_p.sr_2[242]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                            Path #8                                                           |                                                              WorstPath from Dst                                                             |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                        6.250 |                                                                                                                                       6.250 |
| Path Delay                |                0.419 |                                                                                                                       10.022 |                                                                                                                                       9.767 |
| Logic Delay               | 0.094(23%)           | 3.038(31%)                                                                                                                   | 2.944(31%)                                                                                                                                  |
| Net Delay                 | 0.325(77%)           | 6.984(69%)                                                                                                                   | 6.823(69%)                                                                                                                                  |
| Clock Skew                |               -0.122 |                                                                                                                       -0.096 |                                                                                                                                      -0.104 |
| Slack                     |                5.700 |                                                                                                                       -3.876 |                                                                                                                                      -3.629 |
| Timing Exception          |                      |                                                                                                                              |                                                                                                                                             |
| Bounding Box Size         | 0% x 0%              | 6% x 2%                                                                                                                      | 11% x 2%                                                                                                                                    |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                       | (0, 1)                                                                                                                                      |
| Cumulative Fanout         |                    1 |                                                                                                                          193 |                                                                                                                                         169 |
| Fixed Loc                 |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| Fixed Route               |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                 | Safely Timed                                                                                                                                |
| Logic Levels              |                    0 |                                                                                                                           23 |                                                                                                                                          26 |
| Routes                    |                    1 |                                                                                                                           24 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                     | clk_user                                                                                                                                    |
| End Point Clock           | clk_user             | clk_user                                                                                                                     | clk_user                                                                                                                                    |
| DSP Block                 | None                 | None                                                                                                                         | None                                                                                                                                        |
| BRAM                      | None                 | None                                                                                                                         | None                                                                                                                                        |
| IO Crossings              |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| SLR Crossings             |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| PBlocks                   |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| High Fanout               |                    1 |                                                                                                                           23 |                                                                                                                                          15 |
| Dont Touch                |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| Mark Debug                |                    0 |                                                                                                                            0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                         | sr_p.sr_1_8.pt_ret_252/C                                                                                                                    |
| End Point Pin             | muon_cand_11.pt[1]/D | sr_p.sr_1_8.pt_ret_252/D                                                                                                     | sr_p.sr_1[243]/D                                                                                                                            |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #9                                                                |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                                  6.250 |
| Path Delay                |               0.466 |                                                                                                                                 10.084 |                                                                                                                                  9.305 |
| Logic Delay               | 0.096(21%)          | 2.794(28%)                                                                                                                             | 2.521(28%)                                                                                                                             |
| Net Delay                 | 0.370(79%)          | 7.290(72%)                                                                                                                             | 6.784(72%)                                                                                                                             |
| Clock Skew                |              -0.038 |                                                                                                                                 -0.032 |                                                                                                                                 -0.215 |
| Slack                     |               5.737 |                                                                                                                                 -3.874 |                                                                                                                                 -3.278 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                                        |
| Bounding Box Size         | 0% x 0%             | 6% x 3%                                                                                                                                | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 1)                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                    212 |                                                                                                                                    164 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                                     25 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT2 LUT6 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                               |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                               |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                     30 |                                                                                                                                     15 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                    | sr_p.sr_1_15.sector_ret_651/C                                                                                                          |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_15.sector_ret_651/D                                                                                                          | sr_p.sr_1[243]/D                                                                                                                       |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                 WorstPath to Src                                                                 |                                                                        Path #10                                                                       | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                            6.250 |                                                                                                                                                 6.250 |              6.250 |
| Path Delay                |                                                                                                                                           10.172 |                                                                                                                                                 9.791 |              0.506 |
| Logic Delay               | 3.176(32%)                                                                                                                                       | 3.281(34%)                                                                                                                                            | 0.095(19%)         |
| Net Delay                 | 6.996(68%)                                                                                                                                       | 6.510(66%)                                                                                                                                            | 0.411(81%)         |
| Clock Skew                |                                                                                                                                            0.108 |                                                                                                                                                -0.324 |             -0.052 |
| Slack                     |                                                                                                                                           -3.822 |                                                                                                                                                -3.873 |              5.683 |
| Timing Exception          |                                                                                                                                                  |                                                                                                                                                       |                    |
| Bounding Box Size         | 6% x 3%                                                                                                                                          | 10% x 1%                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                                                                                                                           | (0, 1)                                                                                                                                                | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                              163 |                                                                                                                                                   173 |                  1 |
| Fixed Loc                 |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| Fixed Route               |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                                          | Safely Timed       |
| Logic Levels              |                                                                                                                                               27 |                                                                                                                                                    28 |                  0 |
| Routes                    |                                                                                                                                               27 |                                                                                                                                                    28 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 FDRE | FDRE LUT4 LUT4 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                         | clk_user                                                                                                                                              | clk_user           |
| End Point Clock           | clk_user                                                                                                                                         | clk_user                                                                                                                                              | clk_user           |
| DSP Block                 | None                                                                                                                                             | None                                                                                                                                                  | None               |
| BRAM                      | None                                                                                                                                             | None                                                                                                                                                  | None               |
| IO Crossings              |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| SLR Crossings             |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| PBlocks                   |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| High Fanout               |                                                                                                                                               26 |                                                                                                                                                    16 |                  1 |
| Dont Touch                |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| Mark Debug                |                                                                                                                                                0 |                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                                | FDRE/D             |
| Start Point Pin           | muon_cand_12.pt[1]/C                                                                                                                             | sr_p.sr_1_12.sector_ret_0/C                                                                                                                           | sr_p.sr_1[249]/C   |
| End Point Pin             | sr_p.sr_1_12.sector_ret_0/D                                                                                                                      | sr_p.sr_1[249]/D                                                                                                                                      | sr_p.sr_2[249]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+----+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  2 | 3 |  4 |  6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
+-----------------+-------------+-----+----+---+----+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk_user        | 6.250ns     | 459 | 11 | 9 | 12 | 14 | 14 | 6 | 3 | 22 |  9 |  7 |  9 | 17 | 11 | 16 |  3 | 13 | 32 | 37 | 28 | 44 | 86 | 85 | 21 | 14 | 14 |  4 |
+-----------------+-------------+-----+----+---+----+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


