/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *
 *                This software is copyright protected and proprietary to Vector Informatik GmbH.
 *                Vector Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vector Informatik GmbH.
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *          File:  TSC_SchM_Dio.c
 *        Config:  S32K144_Start.dpa
 *   ECU-Project:  MyECU
 *
 *     Generator:  MICROSAR RTE Generator Version 4.19.0
 *                 RTE Core Version 1.19.0
 *       License:  CBD1800257
 *
 *   Description:  Header of wrapper software component for Bte-based Rte test cases
 *********************************************************************************************************************/
#include "SchM_Dio.h"
#include "TSC_SchM_Dio.h"
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_02(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_02();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_02(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_02();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_03(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_03();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_03(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_03();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_04(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_04();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_04(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_04();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_05(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_05();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_05(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_05();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_06(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_06();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_06(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_06();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_07(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_07();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_07(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_07();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_08(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_08();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_08(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_08();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_09(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_09();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_09(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_09();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_10(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_10();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_10(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_10();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_11(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_11();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_11(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_11();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_12(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_12();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_12(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_12();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_13(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_13();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_13(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_13();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_14(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_14();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_14(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_14();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_15(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_15();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_15(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_15();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_16(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_16();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_16(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_16();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_17(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_17();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_17(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_17();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_18(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_18();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_18(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_18();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_19(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_19();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_19(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_19();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_20(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_20();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_20(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_20();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_21(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_21();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_21(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_21();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_22(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_22();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_22(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_22();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_23(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_23();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_23(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_23();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_24(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_24();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_24(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_24();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_25(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_25();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_25(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_25();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_26(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_26();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_26(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_26();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_27(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_27();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_27(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_27();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_28(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_28();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_28(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_28();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_29(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_29();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_29(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_29();
}
void TSC_Dio_SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_30(void)
{
  SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_30();
}
void TSC_Dio_SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_30(void)
{
  SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_30();
}
