// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/06/2019 14:24:49"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module p3_accel_motor (
	CLK,
	reset_n,
	I2C_SCLK,
	I2C_SDAT,
	G_SENSOR_CS_N,
	G_SENSOR_INT,
	btn_1,
	h);
input 	CLK;
input 	reset_n;
output 	I2C_SCLK;
inout 	I2C_SDAT;
output 	G_SENSOR_CS_N;
input 	G_SENSOR_INT;
input 	btn_1;
output 	[1:0] h;

// Design Ports Information
// I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_SENSOR_INT	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_1	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pract_3_spi_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \G_SENSOR_INT~input_o ;
wire \btn_1~input_o ;
wire \I2C_SDAT~output_o ;
wire \I2C_SCLK~output_o ;
wire \G_SENSOR_CS_N~output_o ;
wire \h[0]~output_o ;
wire \h[1]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout ;
wire \reset_n~input_o ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ;
wire \inst1|accel_rw_inst1|state.INIT~feeder_combout ;
wire \inst1|accel_rw_inst1|state.INIT~q ;
wire \inst1|delay[0]~16_combout ;
wire \inst1|delay[15]~48_combout ;
wire \inst1|delay[0]~17 ;
wire \inst1|delay[1]~18_combout ;
wire \inst1|delay[1]~19 ;
wire \inst1|delay[2]~20_combout ;
wire \inst1|delay[2]~21 ;
wire \inst1|delay[3]~22_combout ;
wire \inst1|delay[3]~23 ;
wire \inst1|delay[4]~24_combout ;
wire \inst1|delay[4]~25 ;
wire \inst1|delay[5]~26_combout ;
wire \inst1|delay[5]~27 ;
wire \inst1|delay[6]~28_combout ;
wire \inst1|delay[6]~29 ;
wire \inst1|delay[7]~30_combout ;
wire \inst1|delay[7]~31 ;
wire \inst1|delay[8]~32_combout ;
wire \inst1|delay[8]~33 ;
wire \inst1|delay[9]~34_combout ;
wire \inst1|delay[9]~35 ;
wire \inst1|delay[10]~36_combout ;
wire \inst1|delay[10]~37 ;
wire \inst1|delay[11]~38_combout ;
wire \inst1|delay[11]~39 ;
wire \inst1|delay[12]~40_combout ;
wire \inst1|delay[12]~41 ;
wire \inst1|delay[13]~42_combout ;
wire \inst1|delay[13]~43 ;
wire \inst1|delay[14]~44_combout ;
wire \inst1|delay[14]~45 ;
wire \inst1|delay[15]~46_combout ;
wire \inst1|Selector31~1_combout ;
wire \inst1|Selector31~2_combout ;
wire \inst1|Selector31~3_combout ;
wire \inst1|state.WRITING~q ;
wire \inst1|Selector33~0_combout ;
wire \inst1|state.READING~q ;
wire \inst1|tx_data_buffer[3]~2_combout ;
wire \inst1|Selector27~1_combout ;
wire \inst1|Selector27~2_combout ;
wire \inst1|next_wr_buffer~q ;
wire \inst1|init_accel_inst1|state.WR_THRESH_ACT~q ;
wire \inst1|init_accel_inst1|state.WR_THRESH_INACT~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_THRESH_INACT~q ;
wire \inst1|init_accel_inst1|state.WR_TIME_INACT~q ;
wire \inst1|init_accel_inst1|state.WR_ACT_INACT_CTL~q ;
wire \inst1|init_accel_inst1|state.WR_THRESH_FF~q ;
wire \inst1|init_accel_inst1|state.WR_TIME_FF~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_TIME_FF~q ;
wire \inst1|init_accel_inst1|state.WR_BW_RATE~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_BW_RATE~q ;
wire \inst1|init_accel_inst1|state.WR_INT_ENABLE~q ;
wire \inst1|init_accel_inst1|state.WR_INT_MAP~q ;
wire \inst1|init_accel_inst1|state.WR_THRESH_TAP~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_THRESH_TAP~q ;
wire \inst1|init_accel_inst1|state.WR_DUR~q ;
wire \inst1|init_accel_inst1|state.WR_TAP_AXES~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_TAP_AXES~q ;
wire \inst1|init_accel_inst1|state.WR_LATENT~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_LATENT~q ;
wire \inst1|init_accel_inst1|state.WR_WINDOW~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_WINDOW~q ;
wire \inst1|init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout ;
wire \inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ;
wire \inst1|init_accel_inst1|Selector1~0_combout ;
wire \inst1|init_accel_inst1|state.IDLE~q ;
wire \inst1|init_accel_inst1|Selector17~0_combout ;
wire \inst1|init_accel_inst1|busy_buffer~q ;
wire \inst1|Selector26~0_combout ;
wire \inst1|init_done~q ;
wire \inst1|Selector28~2_combout ;
wire \inst1|Selector28~0_combout ;
wire \inst1|Selector28~1_combout ;
wire \inst1|Selector32~0_combout ;
wire \inst1|state.RD_PARAMS_SEND~q ;
wire \inst1|read_accel_n~0_combout ;
wire \inst1|read_accel_n~q ;
wire \inst1|accel_rw_inst1|Selector2~3_combout ;
wire \inst1|accel_rw_inst1|Selector4~0_combout ;
wire \inst1|accel_rw_inst1|Selector4~1_combout ;
wire \inst1|accel_rw_inst1|state.WR_ST~q ;
wire \inst1|accel_rw_inst1|Selector2~1_combout ;
wire \inst1|accel_rw_inst1|Selector2~2_combout ;
wire \inst1|accel_rw_inst1|Selector7~1_combout ;
wire \inst1|accel_rw_inst1|Selector7~2_combout ;
wire \inst1|accel_rw_inst1|Selector7~3_combout ;
wire \inst1|accel_rw_inst1|state.TX~q ;
wire \inst1|accel_rw_inst1|Selector3~0_combout ;
wire \inst1|accel_rw_inst1|Selector3~1_combout ;
wire \inst1|accel_rw_inst1|state.IDLE~q ;
wire \inst1|accel_rw_inst1|busy_out~0_combout ;
wire \inst1|accel_rw_inst1|busy_out~q ;
wire \inst1|Selector29~0_combout ;
wire \inst1|Selector29~1_combout ;
wire \inst1|state.IDLE~q ;
wire \inst1|Selector27~0_combout ;
wire \inst1|Selector30~0_combout ;
wire \inst1|state.WR_PARAMS_SEND~q ;
wire \inst1|write_accel_n~feeder_combout ;
wire \inst1|write_accel_n~q ;
wire \inst1|accel_rw_inst1|Selector5~0_combout ;
wire \inst1|accel_rw_inst1|state.RD_ST~q ;
wire \inst1|accel_rw_inst1|Selector6~0_combout ;
wire \inst1|accel_rw_inst1|state.RX~q ;
wire \inst1|accel_rw_inst1|Selector2~0_combout ;
wire \inst1|accel_rw_inst1|Selector1~0_combout ;
wire \inst1|accel_rw_inst1|enable~q ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~61 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~8 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~10 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~12 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~14 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~16 ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~18_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ;
wire \inst1|init_accel_inst1|WideOr5~0_combout ;
wire \inst1|init_accel_inst1|WideOr2~1_combout ;
wire \inst1|init_accel_inst1|WideOr5~combout ;
wire \inst1|Selector15~0_combout ;
wire \inst1|cmd_buffer[5]~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ;
wire \inst1|WideOr1~combout ;
wire \inst1|init_accel_inst1|WideOr4~0_combout ;
wire \inst1|init_accel_inst1|WideOr4~combout ;
wire \inst1|Selector14~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout ;
wire \inst1|init_accel_inst1|WideOr0~0_combout ;
wire \inst1|init_accel_inst1|WideOr3~0_combout ;
wire \inst1|init_accel_inst1|WideOr3~combout ;
wire \inst1|Selector13~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout ;
wire \inst1|init_accel_inst1|WideOr2~0_combout ;
wire \inst1|init_accel_inst1|WideOr2~combout ;
wire \inst1|Selector12~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout ;
wire \inst1|Selector11~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout ;
wire \inst1|init_accel_inst1|WideOr1~combout ;
wire \inst1|Selector10~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout ;
wire \inst1|accel_rw_inst1|Selector0~0_combout ;
wire \inst1|accel_rw_inst1|rw_buffer~q ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~feeder_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout ;
wire \I2C_SDAT~input_o ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout ;
wire \inst1|init_accel_inst1|Selector19~0_combout ;
wire \inst1|Selector22~0_combout ;
wire \inst1|tx_data_buffer[3]~3_combout ;
wire \inst1|tx_data_buffer[3]~4_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout ;
wire \inst1|init_accel_inst1|Selector18~0_combout ;
wire \inst1|Selector20~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~5_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0_q ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~en_q ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ;
wire \inst1|Selector1~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0_combout ;
wire \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~1_combout ;
wire \inst1|Selector1~1_combout ;
wire [7:0] \inst1|cmd_buffer ;
wire [5:0] \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles ;
wire [15:0] \inst1|delay ;
wire [7:0] \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer ;
wire [7:0] \inst1|init_accel_inst1|rx_buffer ;
wire [7:0] \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer ;
wire [7:0] \inst1|tx_data_buffer ;
wire [0:0] \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n ;
wire [7:0] \inst1|leds_buffer ;
wire [7:0] \inst1|init_accel_inst1|cmd_buffer ;
wire [31:0] \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count ;
wire [31:0] \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio ;
wire [7:0] \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \I2C_SDAT~output (
	.i(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0_q ),
	.oe(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \I2C_SCLK~output (
	.i(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \G_SENSOR_CS_N~output (
	.i(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G_SENSOR_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \G_SENSOR_CS_N~output .bus_hold = "false";
defparam \G_SENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \h[0]~output (
	.i(!\inst1|leds_buffer [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \h[0]~output .bus_hold = "false";
defparam \h[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \h[1]~output (
	.i(\inst1|leds_buffer [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \h[1]~output .bus_hold = "false";
defparam \h[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout  = \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0] $ (GND)
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~1  = CARRY(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0])

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0 .lut_mask = 16'hAA55;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~33 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~33 .lut_mask = 16'h0303;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout  = !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~2 .lut_mask = 16'h00FF;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N25
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|state.INIT~feeder (
// Equation(s):
// \inst1|accel_rw_inst1|state.INIT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|state.INIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|state.INIT~feeder .lut_mask = 16'hFFFF;
defparam \inst1|accel_rw_inst1|state.INIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N1
dffeas \inst1|accel_rw_inst1|state.INIT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|state.INIT~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|state.INIT .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneive_lcell_comb \inst1|delay[0]~16 (
// Equation(s):
// \inst1|delay[0]~16_combout  = \inst1|delay [0] $ (VCC)
// \inst1|delay[0]~17  = CARRY(\inst1|delay [0])

	.dataa(gnd),
	.datab(\inst1|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|delay[0]~16_combout ),
	.cout(\inst1|delay[0]~17 ));
// synopsys translate_off
defparam \inst1|delay[0]~16 .lut_mask = 16'h33CC;
defparam \inst1|delay[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneive_lcell_comb \inst1|delay[15]~48 (
// Equation(s):
// \inst1|delay[15]~48_combout  = (\inst1|state.IDLE~q  & (\inst1|init_done~q  & \reset_n~input_o ))

	.dataa(gnd),
	.datab(\inst1|state.IDLE~q ),
	.datac(\inst1|init_done~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\inst1|delay[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|delay[15]~48 .lut_mask = 16'hC000;
defparam \inst1|delay[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N1
dffeas \inst1|delay[0] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[0] .is_wysiwyg = "true";
defparam \inst1|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneive_lcell_comb \inst1|delay[1]~18 (
// Equation(s):
// \inst1|delay[1]~18_combout  = (\inst1|delay [1] & (!\inst1|delay[0]~17 )) # (!\inst1|delay [1] & ((\inst1|delay[0]~17 ) # (GND)))
// \inst1|delay[1]~19  = CARRY((!\inst1|delay[0]~17 ) # (!\inst1|delay [1]))

	.dataa(gnd),
	.datab(\inst1|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[0]~17 ),
	.combout(\inst1|delay[1]~18_combout ),
	.cout(\inst1|delay[1]~19 ));
// synopsys translate_off
defparam \inst1|delay[1]~18 .lut_mask = 16'h3C3F;
defparam \inst1|delay[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N3
dffeas \inst1|delay[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[1] .is_wysiwyg = "true";
defparam \inst1|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneive_lcell_comb \inst1|delay[2]~20 (
// Equation(s):
// \inst1|delay[2]~20_combout  = (\inst1|delay [2] & (\inst1|delay[1]~19  $ (GND))) # (!\inst1|delay [2] & (!\inst1|delay[1]~19  & VCC))
// \inst1|delay[2]~21  = CARRY((\inst1|delay [2] & !\inst1|delay[1]~19 ))

	.dataa(gnd),
	.datab(\inst1|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[1]~19 ),
	.combout(\inst1|delay[2]~20_combout ),
	.cout(\inst1|delay[2]~21 ));
// synopsys translate_off
defparam \inst1|delay[2]~20 .lut_mask = 16'hC30C;
defparam \inst1|delay[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N5
dffeas \inst1|delay[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[2] .is_wysiwyg = "true";
defparam \inst1|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneive_lcell_comb \inst1|delay[3]~22 (
// Equation(s):
// \inst1|delay[3]~22_combout  = (\inst1|delay [3] & (!\inst1|delay[2]~21 )) # (!\inst1|delay [3] & ((\inst1|delay[2]~21 ) # (GND)))
// \inst1|delay[3]~23  = CARRY((!\inst1|delay[2]~21 ) # (!\inst1|delay [3]))

	.dataa(\inst1|delay [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[2]~21 ),
	.combout(\inst1|delay[3]~22_combout ),
	.cout(\inst1|delay[3]~23 ));
// synopsys translate_off
defparam \inst1|delay[3]~22 .lut_mask = 16'h5A5F;
defparam \inst1|delay[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N7
dffeas \inst1|delay[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[3] .is_wysiwyg = "true";
defparam \inst1|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneive_lcell_comb \inst1|delay[4]~24 (
// Equation(s):
// \inst1|delay[4]~24_combout  = (\inst1|delay [4] & (\inst1|delay[3]~23  $ (GND))) # (!\inst1|delay [4] & (!\inst1|delay[3]~23  & VCC))
// \inst1|delay[4]~25  = CARRY((\inst1|delay [4] & !\inst1|delay[3]~23 ))

	.dataa(gnd),
	.datab(\inst1|delay [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[3]~23 ),
	.combout(\inst1|delay[4]~24_combout ),
	.cout(\inst1|delay[4]~25 ));
// synopsys translate_off
defparam \inst1|delay[4]~24 .lut_mask = 16'hC30C;
defparam \inst1|delay[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N9
dffeas \inst1|delay[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[4] .is_wysiwyg = "true";
defparam \inst1|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
cycloneive_lcell_comb \inst1|delay[5]~26 (
// Equation(s):
// \inst1|delay[5]~26_combout  = (\inst1|delay [5] & (!\inst1|delay[4]~25 )) # (!\inst1|delay [5] & ((\inst1|delay[4]~25 ) # (GND)))
// \inst1|delay[5]~27  = CARRY((!\inst1|delay[4]~25 ) # (!\inst1|delay [5]))

	.dataa(\inst1|delay [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[4]~25 ),
	.combout(\inst1|delay[5]~26_combout ),
	.cout(\inst1|delay[5]~27 ));
// synopsys translate_off
defparam \inst1|delay[5]~26 .lut_mask = 16'h5A5F;
defparam \inst1|delay[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N11
dffeas \inst1|delay[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[5] .is_wysiwyg = "true";
defparam \inst1|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneive_lcell_comb \inst1|delay[6]~28 (
// Equation(s):
// \inst1|delay[6]~28_combout  = (\inst1|delay [6] & (\inst1|delay[5]~27  $ (GND))) # (!\inst1|delay [6] & (!\inst1|delay[5]~27  & VCC))
// \inst1|delay[6]~29  = CARRY((\inst1|delay [6] & !\inst1|delay[5]~27 ))

	.dataa(\inst1|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[5]~27 ),
	.combout(\inst1|delay[6]~28_combout ),
	.cout(\inst1|delay[6]~29 ));
// synopsys translate_off
defparam \inst1|delay[6]~28 .lut_mask = 16'hA50A;
defparam \inst1|delay[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N13
dffeas \inst1|delay[6] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[6] .is_wysiwyg = "true";
defparam \inst1|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
cycloneive_lcell_comb \inst1|delay[7]~30 (
// Equation(s):
// \inst1|delay[7]~30_combout  = (\inst1|delay [7] & (!\inst1|delay[6]~29 )) # (!\inst1|delay [7] & ((\inst1|delay[6]~29 ) # (GND)))
// \inst1|delay[7]~31  = CARRY((!\inst1|delay[6]~29 ) # (!\inst1|delay [7]))

	.dataa(gnd),
	.datab(\inst1|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[6]~29 ),
	.combout(\inst1|delay[7]~30_combout ),
	.cout(\inst1|delay[7]~31 ));
// synopsys translate_off
defparam \inst1|delay[7]~30 .lut_mask = 16'h3C3F;
defparam \inst1|delay[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N15
dffeas \inst1|delay[7] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[7] .is_wysiwyg = "true";
defparam \inst1|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneive_lcell_comb \inst1|delay[8]~32 (
// Equation(s):
// \inst1|delay[8]~32_combout  = (\inst1|delay [8] & (\inst1|delay[7]~31  $ (GND))) # (!\inst1|delay [8] & (!\inst1|delay[7]~31  & VCC))
// \inst1|delay[8]~33  = CARRY((\inst1|delay [8] & !\inst1|delay[7]~31 ))

	.dataa(gnd),
	.datab(\inst1|delay [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[7]~31 ),
	.combout(\inst1|delay[8]~32_combout ),
	.cout(\inst1|delay[8]~33 ));
// synopsys translate_off
defparam \inst1|delay[8]~32 .lut_mask = 16'hC30C;
defparam \inst1|delay[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N17
dffeas \inst1|delay[8] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[8] .is_wysiwyg = "true";
defparam \inst1|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneive_lcell_comb \inst1|delay[9]~34 (
// Equation(s):
// \inst1|delay[9]~34_combout  = (\inst1|delay [9] & (!\inst1|delay[8]~33 )) # (!\inst1|delay [9] & ((\inst1|delay[8]~33 ) # (GND)))
// \inst1|delay[9]~35  = CARRY((!\inst1|delay[8]~33 ) # (!\inst1|delay [9]))

	.dataa(gnd),
	.datab(\inst1|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[8]~33 ),
	.combout(\inst1|delay[9]~34_combout ),
	.cout(\inst1|delay[9]~35 ));
// synopsys translate_off
defparam \inst1|delay[9]~34 .lut_mask = 16'h3C3F;
defparam \inst1|delay[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N19
dffeas \inst1|delay[9] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[9] .is_wysiwyg = "true";
defparam \inst1|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneive_lcell_comb \inst1|delay[10]~36 (
// Equation(s):
// \inst1|delay[10]~36_combout  = (\inst1|delay [10] & (\inst1|delay[9]~35  $ (GND))) # (!\inst1|delay [10] & (!\inst1|delay[9]~35  & VCC))
// \inst1|delay[10]~37  = CARRY((\inst1|delay [10] & !\inst1|delay[9]~35 ))

	.dataa(gnd),
	.datab(\inst1|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[9]~35 ),
	.combout(\inst1|delay[10]~36_combout ),
	.cout(\inst1|delay[10]~37 ));
// synopsys translate_off
defparam \inst1|delay[10]~36 .lut_mask = 16'hC30C;
defparam \inst1|delay[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N21
dffeas \inst1|delay[10] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[10] .is_wysiwyg = "true";
defparam \inst1|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneive_lcell_comb \inst1|delay[11]~38 (
// Equation(s):
// \inst1|delay[11]~38_combout  = (\inst1|delay [11] & (!\inst1|delay[10]~37 )) # (!\inst1|delay [11] & ((\inst1|delay[10]~37 ) # (GND)))
// \inst1|delay[11]~39  = CARRY((!\inst1|delay[10]~37 ) # (!\inst1|delay [11]))

	.dataa(\inst1|delay [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[10]~37 ),
	.combout(\inst1|delay[11]~38_combout ),
	.cout(\inst1|delay[11]~39 ));
// synopsys translate_off
defparam \inst1|delay[11]~38 .lut_mask = 16'h5A5F;
defparam \inst1|delay[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N23
dffeas \inst1|delay[11] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[11] .is_wysiwyg = "true";
defparam \inst1|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneive_lcell_comb \inst1|delay[12]~40 (
// Equation(s):
// \inst1|delay[12]~40_combout  = (\inst1|delay [12] & (\inst1|delay[11]~39  $ (GND))) # (!\inst1|delay [12] & (!\inst1|delay[11]~39  & VCC))
// \inst1|delay[12]~41  = CARRY((\inst1|delay [12] & !\inst1|delay[11]~39 ))

	.dataa(gnd),
	.datab(\inst1|delay [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[11]~39 ),
	.combout(\inst1|delay[12]~40_combout ),
	.cout(\inst1|delay[12]~41 ));
// synopsys translate_off
defparam \inst1|delay[12]~40 .lut_mask = 16'hC30C;
defparam \inst1|delay[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N25
dffeas \inst1|delay[12] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[12] .is_wysiwyg = "true";
defparam \inst1|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneive_lcell_comb \inst1|delay[13]~42 (
// Equation(s):
// \inst1|delay[13]~42_combout  = (\inst1|delay [13] & (!\inst1|delay[12]~41 )) # (!\inst1|delay [13] & ((\inst1|delay[12]~41 ) # (GND)))
// \inst1|delay[13]~43  = CARRY((!\inst1|delay[12]~41 ) # (!\inst1|delay [13]))

	.dataa(\inst1|delay [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[12]~41 ),
	.combout(\inst1|delay[13]~42_combout ),
	.cout(\inst1|delay[13]~43 ));
// synopsys translate_off
defparam \inst1|delay[13]~42 .lut_mask = 16'h5A5F;
defparam \inst1|delay[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N27
dffeas \inst1|delay[13] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[13] .is_wysiwyg = "true";
defparam \inst1|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneive_lcell_comb \inst1|delay[14]~44 (
// Equation(s):
// \inst1|delay[14]~44_combout  = (\inst1|delay [14] & (\inst1|delay[13]~43  $ (GND))) # (!\inst1|delay [14] & (!\inst1|delay[13]~43  & VCC))
// \inst1|delay[14]~45  = CARRY((\inst1|delay [14] & !\inst1|delay[13]~43 ))

	.dataa(gnd),
	.datab(\inst1|delay [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|delay[13]~43 ),
	.combout(\inst1|delay[14]~44_combout ),
	.cout(\inst1|delay[14]~45 ));
// synopsys translate_off
defparam \inst1|delay[14]~44 .lut_mask = 16'hC30C;
defparam \inst1|delay[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N29
dffeas \inst1|delay[14] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[14] .is_wysiwyg = "true";
defparam \inst1|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
cycloneive_lcell_comb \inst1|delay[15]~46 (
// Equation(s):
// \inst1|delay[15]~46_combout  = \inst1|delay [15] $ (\inst1|delay[14]~45 )

	.dataa(\inst1|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|delay[14]~45 ),
	.combout(\inst1|delay[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|delay[15]~46 .lut_mask = 16'h5A5A;
defparam \inst1|delay[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N31
dffeas \inst1|delay[15] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|delay[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|delay [15]),
	.sload(gnd),
	.ena(\inst1|delay[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|delay[15] .is_wysiwyg = "true";
defparam \inst1|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
cycloneive_lcell_comb \inst1|Selector31~1 (
// Equation(s):
// \inst1|Selector31~1_combout  = (\inst1|state.IDLE~q  & (!\inst1|delay [15] & (\inst1|init_done~q ))) # (!\inst1|state.IDLE~q  & (((\inst1|accel_rw_inst1|busy_out~q ))))

	.dataa(\inst1|delay [15]),
	.datab(\inst1|state.IDLE~q ),
	.datac(\inst1|init_done~q ),
	.datad(\inst1|accel_rw_inst1|busy_out~q ),
	.cin(gnd),
	.combout(\inst1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector31~1 .lut_mask = 16'h7340;
defparam \inst1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
cycloneive_lcell_comb \inst1|Selector31~2 (
// Equation(s):
// \inst1|Selector31~2_combout  = (\inst1|state.WRITING~q  & (\inst1|accel_rw_inst1|state.INIT~q  & \inst1|Selector31~1_combout ))

	.dataa(gnd),
	.datab(\inst1|state.WRITING~q ),
	.datac(\inst1|accel_rw_inst1|state.INIT~q ),
	.datad(\inst1|Selector31~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector31~2 .lut_mask = 16'hC000;
defparam \inst1|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneive_lcell_comb \inst1|Selector31~3 (
// Equation(s):
// \inst1|Selector31~3_combout  = (\inst1|accel_rw_inst1|busy_out~q  & (!\inst1|state.RD_PARAMS_SEND~q  & ((\inst1|state.WR_PARAMS_SEND~q ) # (\inst1|Selector31~2_combout )))) # (!\inst1|accel_rw_inst1|busy_out~q  & (((\inst1|Selector31~2_combout ))))

	.dataa(\inst1|accel_rw_inst1|busy_out~q ),
	.datab(\inst1|state.WR_PARAMS_SEND~q ),
	.datac(\inst1|state.RD_PARAMS_SEND~q ),
	.datad(\inst1|Selector31~2_combout ),
	.cin(gnd),
	.combout(\inst1|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector31~3 .lut_mask = 16'h5F08;
defparam \inst1|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \inst1|state.WRITING (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector31~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.WRITING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.WRITING .is_wysiwyg = "true";
defparam \inst1|state.WRITING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneive_lcell_comb \inst1|Selector33~0 (
// Equation(s):
// \inst1|Selector33~0_combout  = (\inst1|accel_rw_inst1|busy_out~q  & ((\inst1|state.RD_PARAMS_SEND~q ) # (\inst1|state.READING~q )))

	.dataa(\inst1|state.RD_PARAMS_SEND~q ),
	.datab(gnd),
	.datac(\inst1|state.READING~q ),
	.datad(\inst1|accel_rw_inst1|busy_out~q ),
	.cin(gnd),
	.combout(\inst1|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector33~0 .lut_mask = 16'hFA00;
defparam \inst1|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N3
dffeas \inst1|state.READING (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.READING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.READING .is_wysiwyg = "true";
defparam \inst1|state.READING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneive_lcell_comb \inst1|tx_data_buffer[3]~2 (
// Equation(s):
// \inst1|tx_data_buffer[3]~2_combout  = (!\inst1|state.WRITING~q  & !\inst1|state.READING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|state.WRITING~q ),
	.datad(\inst1|state.READING~q ),
	.cin(gnd),
	.combout(\inst1|tx_data_buffer[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|tx_data_buffer[3]~2 .lut_mask = 16'h000F;
defparam \inst1|tx_data_buffer[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneive_lcell_comb \inst1|Selector27~1 (
// Equation(s):
// \inst1|Selector27~1_combout  = ((\inst1|state.RD_PARAMS_SEND~q ) # ((!\inst1|delay [15] & \inst1|state.IDLE~q ))) # (!\inst1|tx_data_buffer[3]~2_combout )

	.dataa(\inst1|tx_data_buffer[3]~2_combout ),
	.datab(\inst1|delay [15]),
	.datac(\inst1|state.IDLE~q ),
	.datad(\inst1|state.RD_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\inst1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector27~1 .lut_mask = 16'hFF75;
defparam \inst1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneive_lcell_comb \inst1|Selector27~2 (
// Equation(s):
// \inst1|Selector27~2_combout  = (\inst1|state.IDLE~q  & (((\inst1|Selector27~1_combout  & \inst1|next_wr_buffer~q )) # (!\inst1|init_done~q ))) # (!\inst1|state.IDLE~q  & (\inst1|Selector27~1_combout  & (\inst1|next_wr_buffer~q )))

	.dataa(\inst1|state.IDLE~q ),
	.datab(\inst1|Selector27~1_combout ),
	.datac(\inst1|next_wr_buffer~q ),
	.datad(\inst1|init_done~q ),
	.cin(gnd),
	.combout(\inst1|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector27~2 .lut_mask = 16'hC0EA;
defparam \inst1|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N7
dffeas \inst1|next_wr_buffer (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|next_wr_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|next_wr_buffer .is_wysiwyg = "true";
defparam \inst1|next_wr_buffer .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N13
dffeas \inst1|init_accel_inst1|state.WR_THRESH_ACT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.IDLE~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_THRESH_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_THRESH_ACT .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_THRESH_ACT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_THRESH_INACT~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_THRESH_INACT~feeder_combout  = \inst1|init_accel_inst1|state.WR_THRESH_ACT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_THRESH_ACT~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_THRESH_INACT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_THRESH_INACT~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_THRESH_INACT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N15
dffeas \inst1|init_accel_inst1|state.WR_THRESH_INACT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_THRESH_INACT~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_THRESH_INACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_THRESH_INACT .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_THRESH_INACT .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N19
dffeas \inst1|init_accel_inst1|state.WR_TIME_INACT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.WR_THRESH_INACT~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_TIME_INACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_TIME_INACT .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_TIME_INACT .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N9
dffeas \inst1|init_accel_inst1|state.WR_ACT_INACT_CTL (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.WR_TIME_INACT~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_ACT_INACT_CTL .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_ACT_INACT_CTL .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N3
dffeas \inst1|init_accel_inst1|state.WR_THRESH_FF (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_THRESH_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_THRESH_FF .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_THRESH_FF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_TIME_FF~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_TIME_FF~feeder_combout  = \inst1|init_accel_inst1|state.WR_THRESH_FF~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_THRESH_FF~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_TIME_FF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_TIME_FF~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_TIME_FF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N21
dffeas \inst1|init_accel_inst1|state.WR_TIME_FF (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_TIME_FF~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_TIME_FF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_TIME_FF .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_TIME_FF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_BW_RATE~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_BW_RATE~feeder_combout  = \inst1|init_accel_inst1|state.WR_TIME_FF~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_TIME_FF~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_BW_RATE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_BW_RATE~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_BW_RATE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N7
dffeas \inst1|init_accel_inst1|state.WR_BW_RATE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_BW_RATE~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_BW_RATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_BW_RATE .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_BW_RATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N23
dffeas \inst1|init_accel_inst1|state.WR_INT_ENABLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.WR_BW_RATE~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_INT_ENABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_INT_ENABLE .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_INT_ENABLE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N27
dffeas \inst1|init_accel_inst1|state.WR_INT_MAP (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.WR_INT_ENABLE~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_INT_MAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_INT_MAP .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_INT_MAP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_THRESH_TAP~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_THRESH_TAP~feeder_combout  = \inst1|init_accel_inst1|state.WR_INT_MAP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_INT_MAP~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_THRESH_TAP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_THRESH_TAP~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_THRESH_TAP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N31
dffeas \inst1|init_accel_inst1|state.WR_THRESH_TAP (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_THRESH_TAP~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_THRESH_TAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_THRESH_TAP .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_THRESH_TAP .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N11
dffeas \inst1|init_accel_inst1|state.WR_DUR (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.WR_THRESH_TAP~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_DUR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_DUR .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_DUR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N0
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_TAP_AXES~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_TAP_AXES~feeder_combout  = \inst1|init_accel_inst1|state.WR_DUR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_DUR~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_TAP_AXES~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_TAP_AXES~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_TAP_AXES~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N1
dffeas \inst1|init_accel_inst1|state.WR_TAP_AXES (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_TAP_AXES~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_TAP_AXES~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_TAP_AXES .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_TAP_AXES .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_LATENT~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_LATENT~feeder_combout  = \inst1|init_accel_inst1|state.WR_TAP_AXES~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_TAP_AXES~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_LATENT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_LATENT~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_LATENT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \inst1|init_accel_inst1|state.WR_LATENT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_LATENT~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_LATENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_LATENT .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_LATENT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_WINDOW~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_WINDOW~feeder_combout  = \inst1|init_accel_inst1|state.WR_LATENT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_LATENT~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_WINDOW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_WINDOW~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_WINDOW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N5
dffeas \inst1|init_accel_inst1|state.WR_WINDOW (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_WINDOW~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_WINDOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_WINDOW .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_WINDOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
cycloneive_lcell_comb \inst1|init_accel_inst1|state.WR_POWER_CONTROL~feeder (
// Equation(s):
// \inst1|init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout  = \inst1|init_accel_inst1|state.WR_WINDOW~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|state.WR_WINDOW~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_POWER_CONTROL~feeder .lut_mask = 16'hFF00;
defparam \inst1|init_accel_inst1|state.WR_POWER_CONTROL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N29
dffeas \inst1|init_accel_inst1|state.WR_POWER_CONTROL (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|state.WR_POWER_CONTROL~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|next_wr_buffer~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.WR_POWER_CONTROL .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.WR_POWER_CONTROL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneive_lcell_comb \inst1|init_accel_inst1|Selector1~0 (
// Equation(s):
// \inst1|init_accel_inst1|Selector1~0_combout  = ((\inst1|next_wr_buffer~q  & ((\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ))) # (!\inst1|next_wr_buffer~q  & (\inst1|init_accel_inst1|state.IDLE~q ))) # (!\inst1|accel_rw_inst1|state.INIT~q )

	.dataa(\inst1|next_wr_buffer~q ),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|init_accel_inst1|state.IDLE~q ),
	.datad(\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|Selector1~0 .lut_mask = 16'hFB73;
defparam \inst1|init_accel_inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N1
dffeas \inst1|init_accel_inst1|state.IDLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|state.IDLE .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneive_lcell_comb \inst1|init_accel_inst1|Selector17~0 (
// Equation(s):
// \inst1|init_accel_inst1|Selector17~0_combout  = (\inst1|init_accel_inst1|state.IDLE~q  & (\inst1|next_wr_buffer~q )) # (!\inst1|init_accel_inst1|state.IDLE~q  & (((\inst1|accel_rw_inst1|state.INIT~q  & !\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q 
// ))))

	.dataa(\inst1|next_wr_buffer~q ),
	.datab(\inst1|init_accel_inst1|state.IDLE~q ),
	.datac(\inst1|accel_rw_inst1|state.INIT~q ),
	.datad(\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|Selector17~0 .lut_mask = 16'h88B8;
defparam \inst1|init_accel_inst1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N5
dffeas \inst1|init_accel_inst1|busy_buffer (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|busy_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|busy_buffer .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|busy_buffer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneive_lcell_comb \inst1|Selector26~0 (
// Equation(s):
// \inst1|Selector26~0_combout  = (\inst1|state.WRITING~q  & (((\inst1|init_done~q ) # (!\inst1|init_accel_inst1|busy_buffer~q )))) # (!\inst1|state.WRITING~q  & (\inst1|accel_rw_inst1|state.INIT~q  & (\inst1|init_done~q )))

	.dataa(\inst1|state.WRITING~q ),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|init_done~q ),
	.datad(\inst1|init_accel_inst1|busy_buffer~q ),
	.cin(gnd),
	.combout(\inst1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector26~0 .lut_mask = 16'hE0EA;
defparam \inst1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N13
dffeas \inst1|init_done (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_done .is_wysiwyg = "true";
defparam \inst1|init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneive_lcell_comb \inst1|Selector28~2 (
// Equation(s):
// \inst1|Selector28~2_combout  = (\inst1|state.IDLE~q  & ((\inst1|delay [15]) # (!\inst1|init_done~q )))

	.dataa(gnd),
	.datab(\inst1|delay [15]),
	.datac(\inst1|state.IDLE~q ),
	.datad(\inst1|init_done~q ),
	.cin(gnd),
	.combout(\inst1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector28~2 .lut_mask = 16'hC0F0;
defparam \inst1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneive_lcell_comb \inst1|Selector28~0 (
// Equation(s):
// \inst1|Selector28~0_combout  = (!\inst1|state.RD_PARAMS_SEND~q  & (\inst1|accel_rw_inst1|busy_out~q  & !\inst1|state.WR_PARAMS_SEND~q ))

	.dataa(gnd),
	.datab(\inst1|state.RD_PARAMS_SEND~q ),
	.datac(\inst1|accel_rw_inst1|busy_out~q ),
	.datad(\inst1|state.WR_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\inst1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector28~0 .lut_mask = 16'h0030;
defparam \inst1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneive_lcell_comb \inst1|Selector28~1 (
// Equation(s):
// \inst1|Selector28~1_combout  = (\inst1|accel_rw_inst1|state.INIT~q  & ((\inst1|Selector28~0_combout ) # ((\inst1|tx_data_buffer[3]~2_combout  & !\inst1|accel_rw_inst1|busy_out~q ))))

	.dataa(\inst1|tx_data_buffer[3]~2_combout ),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|accel_rw_inst1|busy_out~q ),
	.datad(\inst1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\inst1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector28~1 .lut_mask = 16'hCC08;
defparam \inst1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneive_lcell_comb \inst1|Selector32~0 (
// Equation(s):
// \inst1|Selector32~0_combout  = (\inst1|Selector28~2_combout  & (\inst1|init_done~q )) # (!\inst1|Selector28~2_combout  & (((\inst1|state.RD_PARAMS_SEND~q  & \inst1|Selector28~1_combout ))))

	.dataa(\inst1|init_done~q ),
	.datab(\inst1|Selector28~2_combout ),
	.datac(\inst1|state.RD_PARAMS_SEND~q ),
	.datad(\inst1|Selector28~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector32~0 .lut_mask = 16'hB888;
defparam \inst1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \inst1|state.RD_PARAMS_SEND (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.RD_PARAMS_SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.RD_PARAMS_SEND .is_wysiwyg = "true";
defparam \inst1|state.RD_PARAMS_SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneive_lcell_comb \inst1|read_accel_n~0 (
// Equation(s):
// \inst1|read_accel_n~0_combout  = (!\inst1|state.IDLE~q  & \reset_n~input_o )

	.dataa(\inst1|state.IDLE~q ),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|read_accel_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|read_accel_n~0 .lut_mask = 16'h4444;
defparam \inst1|read_accel_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N27
dffeas \inst1|read_accel_n (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|state.RD_PARAMS_SEND~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|read_accel_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|read_accel_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|read_accel_n .is_wysiwyg = "true";
defparam \inst1|read_accel_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector2~3 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector2~3_combout  = (\inst1|accel_rw_inst1|state.IDLE~q  & ((\inst1|write_accel_n~q ) # (\inst1|read_accel_n~q )))

	.dataa(gnd),
	.datab(\inst1|write_accel_n~q ),
	.datac(\inst1|read_accel_n~q ),
	.datad(\inst1|accel_rw_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector2~3 .lut_mask = 16'hFC00;
defparam \inst1|accel_rw_inst1|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector4~0 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector4~0_combout  = (\inst1|write_accel_n~q  & \inst1|accel_rw_inst1|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|write_accel_n~q ),
	.datad(\inst1|accel_rw_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector4~0 .lut_mask = 16'hF000;
defparam \inst1|accel_rw_inst1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector4~1 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector4~1_combout  = (\inst1|accel_rw_inst1|Selector4~0_combout ) # ((\inst1|accel_rw_inst1|Selector2~2_combout  & (!\inst1|accel_rw_inst1|Selector2~3_combout  & \inst1|accel_rw_inst1|state.WR_ST~q )))

	.dataa(\inst1|accel_rw_inst1|Selector2~2_combout ),
	.datab(\inst1|accel_rw_inst1|Selector2~3_combout ),
	.datac(\inst1|accel_rw_inst1|state.WR_ST~q ),
	.datad(\inst1|accel_rw_inst1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector4~1 .lut_mask = 16'hFF20;
defparam \inst1|accel_rw_inst1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N13
dffeas \inst1|accel_rw_inst1|state.WR_ST (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|state.WR_ST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|state.WR_ST .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|state.WR_ST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector2~1 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector2~1_combout  = (!\inst1|accel_rw_inst1|state.RD_ST~q  & !\inst1|accel_rw_inst1|state.WR_ST~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|state.RD_ST~q ),
	.datad(\inst1|accel_rw_inst1|state.WR_ST~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector2~1 .lut_mask = 16'h000F;
defparam \inst1|accel_rw_inst1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector2~2 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector2~2_combout  = (\inst1|accel_rw_inst1|state.INIT~q  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & (\inst1|accel_rw_inst1|Selector2~0_combout )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & 
// ((\inst1|accel_rw_inst1|Selector2~1_combout )))))

	.dataa(\inst1|accel_rw_inst1|Selector2~0_combout ),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|accel_rw_inst1|Selector2~1_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector2~2 .lut_mask = 16'h88C0;
defparam \inst1|accel_rw_inst1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector7~1 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector7~1_combout  = (\inst1|accel_rw_inst1|state.IDLE~q  & (!\inst1|read_accel_n~q  & (!\inst1|write_accel_n~q ))) # (!\inst1|accel_rw_inst1|state.IDLE~q  & (((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ))))

	.dataa(\inst1|read_accel_n~q ),
	.datab(\inst1|write_accel_n~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.datad(\inst1|accel_rw_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector7~1 .lut_mask = 16'h110F;
defparam \inst1|accel_rw_inst1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector7~2 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector7~2_combout  = (\inst1|accel_rw_inst1|state.INIT~q  & (\inst1|accel_rw_inst1|state.TX~q  & \inst1|accel_rw_inst1|Selector7~1_combout ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|accel_rw_inst1|state.TX~q ),
	.datad(\inst1|accel_rw_inst1|Selector7~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector7~2 .lut_mask = 16'hC000;
defparam \inst1|accel_rw_inst1|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector7~3 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector7~3_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & (((\inst1|accel_rw_inst1|Selector7~2_combout )))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & (!\inst1|accel_rw_inst1|state.RD_ST~q  & 
// ((\inst1|accel_rw_inst1|state.WR_ST~q ) # (\inst1|accel_rw_inst1|Selector7~2_combout ))))

	.dataa(\inst1|accel_rw_inst1|state.WR_ST~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.datac(\inst1|accel_rw_inst1|state.RD_ST~q ),
	.datad(\inst1|accel_rw_inst1|Selector7~2_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector7~3 .lut_mask = 16'hCF02;
defparam \inst1|accel_rw_inst1|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N25
dffeas \inst1|accel_rw_inst1|state.TX (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|state.TX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|state.TX .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|state.TX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector3~0 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector3~0_combout  = ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & ((\inst1|accel_rw_inst1|state.TX~q ) # (\inst1|accel_rw_inst1|state.RX~q )))) # (!\inst1|accel_rw_inst1|state.INIT~q )

	.dataa(\inst1|accel_rw_inst1|state.TX~q ),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|accel_rw_inst1|state.RX~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector3~0 .lut_mask = 16'hFB33;
defparam \inst1|accel_rw_inst1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector3~1 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector3~1_combout  = (!\inst1|accel_rw_inst1|Selector2~3_combout  & ((\inst1|accel_rw_inst1|Selector3~0_combout ) # ((\inst1|accel_rw_inst1|Selector2~2_combout  & \inst1|accel_rw_inst1|state.IDLE~q ))))

	.dataa(\inst1|accel_rw_inst1|Selector2~2_combout ),
	.datab(\inst1|accel_rw_inst1|Selector2~3_combout ),
	.datac(\inst1|accel_rw_inst1|state.IDLE~q ),
	.datad(\inst1|accel_rw_inst1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector3~1 .lut_mask = 16'h3320;
defparam \inst1|accel_rw_inst1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N19
dffeas \inst1|accel_rw_inst1|state.IDLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|state.IDLE .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|busy_out~0 (
// Equation(s):
// \inst1|accel_rw_inst1|busy_out~0_combout  = (!\inst1|accel_rw_inst1|state.IDLE~q  & \inst1|accel_rw_inst1|state.INIT~q )

	.dataa(\inst1|accel_rw_inst1|state.IDLE~q ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|state.INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|busy_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|busy_out~0 .lut_mask = 16'h5050;
defparam \inst1|accel_rw_inst1|busy_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N27
dffeas \inst1|accel_rw_inst1|busy_out (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|busy_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|busy_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|busy_out .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|busy_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneive_lcell_comb \inst1|Selector29~0 (
// Equation(s):
// \inst1|Selector29~0_combout  = ((!\inst1|accel_rw_inst1|busy_out~q  & ((\inst1|state.WRITING~q ) # (\inst1|state.READING~q )))) # (!\inst1|accel_rw_inst1|state.INIT~q )

	.dataa(\inst1|accel_rw_inst1|busy_out~q ),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|state.WRITING~q ),
	.datad(\inst1|state.READING~q ),
	.cin(gnd),
	.combout(\inst1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector29~0 .lut_mask = 16'h7773;
defparam \inst1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneive_lcell_comb \inst1|Selector29~1 (
// Equation(s):
// \inst1|Selector29~1_combout  = (!\inst1|Selector28~2_combout  & ((\inst1|Selector29~0_combout ) # ((\inst1|state.IDLE~q  & \inst1|Selector28~1_combout ))))

	.dataa(\inst1|Selector29~0_combout ),
	.datab(\inst1|Selector28~2_combout ),
	.datac(\inst1|state.IDLE~q ),
	.datad(\inst1|Selector28~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector29~1 .lut_mask = 16'h3222;
defparam \inst1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N1
dffeas \inst1|state.IDLE (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.IDLE .is_wysiwyg = "true";
defparam \inst1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneive_lcell_comb \inst1|Selector27~0 (
// Equation(s):
// \inst1|Selector27~0_combout  = (\inst1|state.IDLE~q  & !\inst1|init_done~q )

	.dataa(gnd),
	.datab(\inst1|state.IDLE~q ),
	.datac(\inst1|init_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector27~0 .lut_mask = 16'h0C0C;
defparam \inst1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneive_lcell_comb \inst1|Selector30~0 (
// Equation(s):
// \inst1|Selector30~0_combout  = (\inst1|Selector27~0_combout ) # ((!\inst1|Selector28~2_combout  & (\inst1|state.WR_PARAMS_SEND~q  & \inst1|Selector28~1_combout )))

	.dataa(\inst1|Selector27~0_combout ),
	.datab(\inst1|Selector28~2_combout ),
	.datac(\inst1|state.WR_PARAMS_SEND~q ),
	.datad(\inst1|Selector28~1_combout ),
	.cin(gnd),
	.combout(\inst1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector30~0 .lut_mask = 16'hBAAA;
defparam \inst1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N15
dffeas \inst1|state.WR_PARAMS_SEND (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|state.WR_PARAMS_SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|state.WR_PARAMS_SEND .is_wysiwyg = "true";
defparam \inst1|state.WR_PARAMS_SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneive_lcell_comb \inst1|write_accel_n~feeder (
// Equation(s):
// \inst1|write_accel_n~feeder_combout  = \inst1|state.WR_PARAMS_SEND~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|state.WR_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\inst1|write_accel_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|write_accel_n~feeder .lut_mask = 16'hFF00;
defparam \inst1|write_accel_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N5
dffeas \inst1|write_accel_n (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|write_accel_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|read_accel_n~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|write_accel_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|write_accel_n .is_wysiwyg = "true";
defparam \inst1|write_accel_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector5~0 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector5~0_combout  = (\inst1|accel_rw_inst1|Selector2~3_combout  & (!\inst1|write_accel_n~q )) # (!\inst1|accel_rw_inst1|Selector2~3_combout  & (((\inst1|accel_rw_inst1|state.RD_ST~q  & \inst1|accel_rw_inst1|Selector2~2_combout 
// ))))

	.dataa(\inst1|write_accel_n~q ),
	.datab(\inst1|accel_rw_inst1|Selector2~3_combout ),
	.datac(\inst1|accel_rw_inst1|state.RD_ST~q ),
	.datad(\inst1|accel_rw_inst1|Selector2~2_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector5~0 .lut_mask = 16'h7444;
defparam \inst1|accel_rw_inst1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \inst1|accel_rw_inst1|state.RD_ST (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|state.RD_ST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|state.RD_ST .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|state.RD_ST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector6~0 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector6~0_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & ((\inst1|accel_rw_inst1|state.RD_ST~q ) # (\inst1|accel_rw_inst1|state.RX~q )))

	.dataa(\inst1|accel_rw_inst1|state.RD_ST~q ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|state.RX~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector6~0 .lut_mask = 16'h00FA;
defparam \inst1|accel_rw_inst1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y19_N15
dffeas \inst1|accel_rw_inst1|state.RX (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|state.RX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|state.RX .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|state.RX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector2~0 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector2~0_combout  = (!\inst1|accel_rw_inst1|state.RX~q  & !\inst1|accel_rw_inst1|state.TX~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|state.RX~q ),
	.datad(\inst1|accel_rw_inst1|state.TX~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector2~0 .lut_mask = 16'h000F;
defparam \inst1|accel_rw_inst1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector1~0 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector1~0_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & (((!\inst1|accel_rw_inst1|Selector2~0_combout  & \inst1|accel_rw_inst1|enable~q )) # (!\inst1|accel_rw_inst1|Selector2~1_combout ))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q  & (!\inst1|accel_rw_inst1|Selector2~0_combout  & (\inst1|accel_rw_inst1|enable~q )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~q ),
	.datab(\inst1|accel_rw_inst1|Selector2~0_combout ),
	.datac(\inst1|accel_rw_inst1|enable~q ),
	.datad(\inst1|accel_rw_inst1|Selector2~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector1~0 .lut_mask = 16'h30BA;
defparam \inst1|accel_rw_inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N21
dffeas \inst1|accel_rw_inst1|enable (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|enable .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout  = (\reset_n~input_o  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ) # (\inst1|accel_rw_inst1|enable~q )))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|enable~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2 .lut_mask = 16'hAAA0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N7
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[0] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [1] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [1] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~3  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [1]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~1 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~32 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~2_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~32 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N23
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[1] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~3  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~3  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~5  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~3 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4 .lut_mask = 16'hA50A;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [6] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~11  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [6] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~11  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~13  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [6] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12 .lut_mask = 16'hA50A;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [7] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [7] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~15  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [7]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~13 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~27 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~14_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~27 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N15
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[7] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [8] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~15  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [8] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~15  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~17  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [8] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~15 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~26 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~16_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~26 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N19
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [9] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [9] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~19  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [9]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~17 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~25 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~18_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~25 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N29
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[9] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [10] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~19  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [10] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~19  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~21  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [10] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~19 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~24 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~24 .lut_mask = 16'h3030;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N19
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[10] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [11] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [11] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~23  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [11]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~21 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~23 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~22_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~23 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N5
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[11] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [12] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~23  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [12] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~23  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~25  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [12] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~23 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~22 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~24_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~22 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[12] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [13] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [13] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~27  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [13]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~25 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~21 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~21 .lut_mask = 16'h3030;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[13] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [14] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~27  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [14] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~27  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~29  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [14] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~27 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28 .lut_mask = 16'hA50A;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~20 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~28_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~20 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N15
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[14] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [15] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [15] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~31  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [15]))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~29 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30 .lut_mask = 16'h5A5F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~19 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~19 .lut_mask = 16'h3030;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N3
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[15] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [16] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~31  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [16] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~31  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~33  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [16] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~31 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~18 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~18 .lut_mask = 16'h5050;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N15
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[16] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [17] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [17] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~35  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [17]))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~33 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34 .lut_mask = 16'h5A5F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~17 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~34_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~17 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N13
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[17] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [18] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~35  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [18] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~35  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~37  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [18] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~35 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~16 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~16 .lut_mask = 16'h3030;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N31
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[18] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [19] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [19] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~39  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [19]))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~37 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38 .lut_mask = 16'h5A5F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~15 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~38_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~15 .lut_mask = 16'h5500;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[19] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [20] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~39  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [20] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~39  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~41  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [20] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~39 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~14 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~40_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~14 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N1
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[20] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [21] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [21] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~43  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [21]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~41 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~13 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~42_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~13 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N15
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[21] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [22] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~43  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [22] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~43  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~45  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [22] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~43 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~12 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~44_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~12 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N5
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[22] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [23] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [23] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~47  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [23]))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~45 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46 .lut_mask = 16'h5A5F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~11 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~46_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~11 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N11
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[23] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [24] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~47  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [24] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~47  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~49  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [24] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~47 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~10 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~10 .lut_mask = 16'h5050;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N27
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[24] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [25] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [25] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~51  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [25]))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~49 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50 .lut_mask = 16'h5A5F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~9 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~50_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~9 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N17
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[25] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [24] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [23] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [22] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [25])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [24]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [23]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [22]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [25]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [26] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~51  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [26] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~51  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~53  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [26] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~51 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52 .lut_mask = 16'hA50A;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~8 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~8 .lut_mask = 16'h3030;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N21
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[26] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [27] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [27] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~55  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [27]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~53 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~7 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~54_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~7 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[27] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [28] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~55  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [28] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~55  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~57  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [28] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~55 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56 .lut_mask = 16'hA50A;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~6 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~6 .lut_mask = 16'h3030;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N9
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[28] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [29] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [29] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~59  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [29]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~57 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~5 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout 
// ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~5 .lut_mask = 16'h2020;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N7
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[29] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [30] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~59  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [30] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~59  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~61  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [30] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~59 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~61 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~4 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~60_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~4 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N1
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout  = \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~61  $ (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [31]),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~61 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62 .lut_mask = 16'hF00F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~3 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~62_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~3 .lut_mask = 16'hF0FF;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N25
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[31] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout  = (\reset_n~input_o  & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|accel_rw_inst1|enable~q ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|enable~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0 .lut_mask = 16'h0A00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N5
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [30] & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [31] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [31] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2]))))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [31]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [30]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0 .lut_mask = 16'h0081;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [19] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [20] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [21] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [18])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [19]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [20]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [21]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [18]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [27] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [26] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [28] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [29])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [27]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [26]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [28]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [29]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout  & 
// (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~2_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~3_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4 .lut_mask = 16'h8000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout  & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10 .lut_mask = 16'h3000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout  = ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout )) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~4_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datac(gnd),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~1 .lut_mask = 16'h33BB;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[2] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [3] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [3] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~7  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [3]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~5 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~31 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~6_combout ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~31 .lut_mask = 16'h0A0A;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N9
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[3] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [4] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~7  $ (GND))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [4] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~7  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~9  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [4] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~7 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~30 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~8_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~30 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N3
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[4] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [5] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [5] & 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~11  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [5]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~9 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~11 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~29 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~10_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~29 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N17
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[5] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~28 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout  & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Add4~12_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~28 .lut_mask = 16'h0C0C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y18_N31
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[6] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [6] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [8] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [9] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [7])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [6]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [8]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [9]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [7]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [12] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [13] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [11] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [10])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [12]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [13]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [11]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [10]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [4] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [3] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [5] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [1])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [4]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [3]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [1]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [17] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [15] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [16] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [14])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [17]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [15]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [16]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [14]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout  & 
// (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~7_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~6_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~8_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9 .lut_mask = 16'h8000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout  = ((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout  & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0 .lut_mask = 16'h7555;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7_combout  = \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] $ (VCC)
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~8  = CARRY(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0])

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~8 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 .lut_mask = 16'h33CC;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout  & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count [0]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~4_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~9_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6 .lut_mask = 16'h4000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout  = (\reset_n~input_o  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout ) # ((\inst1|accel_rw_inst1|enable~q  & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ))))

	.dataa(\reset_n~input_o ),
	.datab(\inst1|accel_rw_inst1|enable~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17 .lut_mask = 16'hAA08;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N1
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~8 )) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1] & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~8 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~10  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~8 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~8 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~10 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9 .lut_mask = 16'h3C3F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N3
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~10  $ (GND))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~10  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~12  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~10 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[1]~10 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~12 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~12 )) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~12 ) # (GND)))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~14  = CARRY((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~12 ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[2]~12 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~14 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13 .lut_mask = 16'h5A5F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N7
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~14  $ (GND))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~14  & VCC))
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~16  = CARRY((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~14 ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[3]~14 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15_combout ),
	.cout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~16 ));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15 .lut_mask = 16'hC30C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N9
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles 
// [4] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~18 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~18_combout  = \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~16  $ (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.cin(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[4]~16 ),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~18 .lut_mask = 16'h0FF0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles 
// [0])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0 .lut_mask = 16'h70F0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout  = ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ) # ((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|accel_rw_inst1|enable~q ))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|count[8]~0_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ),
	.datad(\inst1|accel_rw_inst1|enable~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1 .lut_mask = 16'hF7F5;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~feeder (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout  = \inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~feeder .lut_mask = 16'hFF00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N23
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr5~0 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr5~0_combout  = (\inst1|init_accel_inst1|state.WR_WINDOW~q ) # ((\inst1|init_accel_inst1|state.WR_THRESH_INACT~q ) # ((\inst1|init_accel_inst1|state.WR_ACT_INACT_CTL~q ) # (\inst1|init_accel_inst1|state.WR_DUR~q )))

	.dataa(\inst1|init_accel_inst1|state.WR_WINDOW~q ),
	.datab(\inst1|init_accel_inst1|state.WR_THRESH_INACT~q ),
	.datac(\inst1|init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.datad(\inst1|init_accel_inst1|state.WR_DUR~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr5~0 .lut_mask = 16'hFFFE;
defparam \inst1|init_accel_inst1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr2~1 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr2~1_combout  = (!\inst1|init_accel_inst1|state.WR_THRESH_TAP~q  & (!\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q  & (!\inst1|init_accel_inst1|state.WR_INT_MAP~q  & !\inst1|init_accel_inst1|state.WR_TIME_FF~q )))

	.dataa(\inst1|init_accel_inst1|state.WR_THRESH_TAP~q ),
	.datab(\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.datac(\inst1|init_accel_inst1|state.WR_INT_MAP~q ),
	.datad(\inst1|init_accel_inst1|state.WR_TIME_FF~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr2~1 .lut_mask = 16'h0001;
defparam \inst1|init_accel_inst1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr5 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr5~combout  = (\inst1|init_accel_inst1|WideOr5~0_combout ) # (!\inst1|init_accel_inst1|WideOr2~1_combout )

	.dataa(gnd),
	.datab(\inst1|init_accel_inst1|WideOr5~0_combout ),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr5 .lut_mask = 16'hCCFF;
defparam \inst1|init_accel_inst1|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N15
dffeas \inst1|init_accel_inst1|cmd_buffer[0] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|cmd_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|cmd_buffer[0] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|cmd_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneive_lcell_comb \inst1|Selector15~0 (
// Equation(s):
// \inst1|Selector15~0_combout  = (\inst1|state.WR_PARAMS_SEND~q  & (\inst1|init_accel_inst1|cmd_buffer [0])) # (!\inst1|state.WR_PARAMS_SEND~q  & ((\inst1|state.RD_PARAMS_SEND~q )))

	.dataa(\inst1|state.WR_PARAMS_SEND~q ),
	.datab(gnd),
	.datac(\inst1|init_accel_inst1|cmd_buffer [0]),
	.datad(\inst1|state.RD_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\inst1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector15~0 .lut_mask = 16'hF5A0;
defparam \inst1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneive_lcell_comb \inst1|cmd_buffer[5]~0 (
// Equation(s):
// \inst1|cmd_buffer[5]~0_combout  = (\reset_n~input_o  & (!\inst1|state.IDLE~q  & (!\inst1|state.WRITING~q  & !\inst1|state.READING~q )))

	.dataa(\reset_n~input_o ),
	.datab(\inst1|state.IDLE~q ),
	.datac(\inst1|state.WRITING~q ),
	.datad(\inst1|state.READING~q ),
	.cin(gnd),
	.combout(\inst1|cmd_buffer[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|cmd_buffer[5]~0 .lut_mask = 16'h0002;
defparam \inst1|cmd_buffer[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N7
dffeas \inst1|cmd_buffer[0] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cmd_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cmd_buffer[0] .is_wysiwyg = "true";
defparam \inst1|cmd_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|cmd_buffer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|cmd_buffer [0]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9 .lut_mask = 16'h0F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & ((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0 .lut_mask = 16'h0AF0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N19
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0 .lut_mask = 16'h0400;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ) # ((\reset_n~input_o  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout  & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout )))

	.dataa(\reset_n~input_o ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2 .lut_mask = 16'hFF80;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N19
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[0] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneive_lcell_comb \inst1|WideOr1 (
// Equation(s):
// \inst1|WideOr1~combout  = (\inst1|state.IDLE~q ) # ((\inst1|state.WRITING~q ) # (\inst1|state.READING~q ))

	.dataa(gnd),
	.datab(\inst1|state.IDLE~q ),
	.datac(\inst1|state.WRITING~q ),
	.datad(\inst1|state.READING~q ),
	.cin(gnd),
	.combout(\inst1|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr1 .lut_mask = 16'hFFFC;
defparam \inst1|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr4~0 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr4~0_combout  = (\inst1|init_accel_inst1|state.WR_WINDOW~q ) # ((\inst1|init_accel_inst1|state.WR_LATENT~q ) # ((\inst1|init_accel_inst1|state.WR_TIME_INACT~q ) # (\inst1|init_accel_inst1|state.WR_TAP_AXES~q )))

	.dataa(\inst1|init_accel_inst1|state.WR_WINDOW~q ),
	.datab(\inst1|init_accel_inst1|state.WR_LATENT~q ),
	.datac(\inst1|init_accel_inst1|state.WR_TIME_INACT~q ),
	.datad(\inst1|init_accel_inst1|state.WR_TAP_AXES~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr4~0 .lut_mask = 16'hFFFE;
defparam \inst1|init_accel_inst1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr4 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr4~combout  = (\inst1|init_accel_inst1|state.WR_INT_ENABLE~q ) # ((\inst1|init_accel_inst1|WideOr4~0_combout ) # ((\inst1|init_accel_inst1|state.WR_ACT_INACT_CTL~q ) # (\inst1|init_accel_inst1|state.WR_INT_MAP~q )))

	.dataa(\inst1|init_accel_inst1|state.WR_INT_ENABLE~q ),
	.datab(\inst1|init_accel_inst1|WideOr4~0_combout ),
	.datac(\inst1|init_accel_inst1|state.WR_ACT_INACT_CTL~q ),
	.datad(\inst1|init_accel_inst1|state.WR_INT_MAP~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr4 .lut_mask = 16'hFFFE;
defparam \inst1|init_accel_inst1|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N25
dffeas \inst1|init_accel_inst1|cmd_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|WideOr4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|cmd_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|cmd_buffer[1] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|cmd_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneive_lcell_comb \inst1|Selector14~0 (
// Equation(s):
// \inst1|Selector14~0_combout  = (\inst1|WideOr1~combout  & ((\inst1|cmd_buffer [1]) # ((\inst1|init_accel_inst1|cmd_buffer [1] & \inst1|state.WR_PARAMS_SEND~q )))) # (!\inst1|WideOr1~combout  & (\inst1|init_accel_inst1|cmd_buffer [1] & 
// ((\inst1|state.WR_PARAMS_SEND~q ))))

	.dataa(\inst1|WideOr1~combout ),
	.datab(\inst1|init_accel_inst1|cmd_buffer [1]),
	.datac(\inst1|cmd_buffer [1]),
	.datad(\inst1|state.WR_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\inst1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector14~0 .lut_mask = 16'hECA0;
defparam \inst1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N11
dffeas \inst1|cmd_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cmd_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cmd_buffer[1] .is_wysiwyg = "true";
defparam \inst1|cmd_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [0])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((\inst1|cmd_buffer [1])))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|cmd_buffer [1]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8 .lut_mask = 16'hCFC0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N13
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[1] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr0~0 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr0~0_combout  = (\inst1|accel_rw_inst1|state.INIT~q  & !\inst1|init_accel_inst1|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|state.INIT~q ),
	.datad(\inst1|init_accel_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr0~0 .lut_mask = 16'h00F0;
defparam \inst1|init_accel_inst1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr3~0 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr3~0_combout  = (\inst1|init_accel_inst1|state.WR_WINDOW~q ) # ((\inst1|init_accel_inst1|state.WR_LATENT~q ) # ((\inst1|init_accel_inst1|state.WR_THRESH_FF~q ) # (\inst1|init_accel_inst1|state.WR_TAP_AXES~q )))

	.dataa(\inst1|init_accel_inst1|state.WR_WINDOW~q ),
	.datab(\inst1|init_accel_inst1|state.WR_LATENT~q ),
	.datac(\inst1|init_accel_inst1|state.WR_THRESH_FF~q ),
	.datad(\inst1|init_accel_inst1|state.WR_TAP_AXES~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr3~0 .lut_mask = 16'hFFFE;
defparam \inst1|init_accel_inst1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr3 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr3~combout  = (\inst1|init_accel_inst1|WideOr0~0_combout  & (!\inst1|init_accel_inst1|state.WR_TIME_FF~q  & (!\inst1|init_accel_inst1|state.WR_DUR~q  & !\inst1|init_accel_inst1|WideOr3~0_combout )))

	.dataa(\inst1|init_accel_inst1|WideOr0~0_combout ),
	.datab(\inst1|init_accel_inst1|state.WR_TIME_FF~q ),
	.datac(\inst1|init_accel_inst1|state.WR_DUR~q ),
	.datad(\inst1|init_accel_inst1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr3 .lut_mask = 16'h0002;
defparam \inst1|init_accel_inst1|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N29
dffeas \inst1|init_accel_inst1|cmd_buffer[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|cmd_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|cmd_buffer[2] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|cmd_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneive_lcell_comb \inst1|Selector13~0 (
// Equation(s):
// \inst1|Selector13~0_combout  = (\inst1|state.WR_PARAMS_SEND~q  & ((\inst1|init_accel_inst1|cmd_buffer [2]))) # (!\inst1|state.WR_PARAMS_SEND~q  & (\inst1|state.RD_PARAMS_SEND~q ))

	.dataa(\inst1|state.RD_PARAMS_SEND~q ),
	.datab(\inst1|init_accel_inst1|cmd_buffer [2]),
	.datac(\inst1|state.WR_PARAMS_SEND~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector13~0 .lut_mask = 16'hCACA;
defparam \inst1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N5
dffeas \inst1|cmd_buffer[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cmd_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cmd_buffer[2] .is_wysiwyg = "true";
defparam \inst1|cmd_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [1])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((\inst1|cmd_buffer [2])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [1]),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|cmd_buffer [2]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7 .lut_mask = 16'hAFA0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N27
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[2] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr2~0 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr2~0_combout  = (\inst1|init_accel_inst1|state.WR_BW_RATE~q ) # ((\inst1|init_accel_inst1|state.WR_THRESH_FF~q ) # ((\inst1|init_accel_inst1|state.WR_INT_ENABLE~q ) # (\inst1|init_accel_inst1|state.WR_TAP_AXES~q )))

	.dataa(\inst1|init_accel_inst1|state.WR_BW_RATE~q ),
	.datab(\inst1|init_accel_inst1|state.WR_THRESH_FF~q ),
	.datac(\inst1|init_accel_inst1|state.WR_INT_ENABLE~q ),
	.datad(\inst1|init_accel_inst1|state.WR_TAP_AXES~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \inst1|init_accel_inst1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr2 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr2~combout  = (\inst1|init_accel_inst1|WideOr2~0_combout ) # (!\inst1|init_accel_inst1|WideOr2~1_combout )

	.dataa(gnd),
	.datab(\inst1|init_accel_inst1|WideOr2~1_combout ),
	.datac(gnd),
	.datad(\inst1|init_accel_inst1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr2 .lut_mask = 16'hFF33;
defparam \inst1|init_accel_inst1|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N19
dffeas \inst1|init_accel_inst1|cmd_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|cmd_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|cmd_buffer[3] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|cmd_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
cycloneive_lcell_comb \inst1|Selector12~0 (
// Equation(s):
// \inst1|Selector12~0_combout  = (\inst1|WideOr1~combout  & ((\inst1|cmd_buffer [3]) # ((\inst1|init_accel_inst1|cmd_buffer [3] & \inst1|state.WR_PARAMS_SEND~q )))) # (!\inst1|WideOr1~combout  & (\inst1|init_accel_inst1|cmd_buffer [3] & 
// ((\inst1|state.WR_PARAMS_SEND~q ))))

	.dataa(\inst1|WideOr1~combout ),
	.datab(\inst1|init_accel_inst1|cmd_buffer [3]),
	.datac(\inst1|cmd_buffer [3]),
	.datad(\inst1|state.WR_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\inst1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector12~0 .lut_mask = 16'hECA0;
defparam \inst1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y18_N17
dffeas \inst1|cmd_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cmd_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cmd_buffer[3] .is_wysiwyg = "true";
defparam \inst1|cmd_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [2])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((\inst1|cmd_buffer [3])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [2]),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|cmd_buffer [3]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6 .lut_mask = 16'hAFA0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N21
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[3] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N11
dffeas \inst1|init_accel_inst1|cmd_buffer[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|init_accel_inst1|state.WR_THRESH_TAP~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|cmd_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|cmd_buffer[4] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|cmd_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneive_lcell_comb \inst1|Selector11~0 (
// Equation(s):
// \inst1|Selector11~0_combout  = (\inst1|state.WR_PARAMS_SEND~q  & (\inst1|init_accel_inst1|cmd_buffer [4])) # (!\inst1|state.WR_PARAMS_SEND~q  & ((\inst1|state.RD_PARAMS_SEND~q )))

	.dataa(\inst1|state.WR_PARAMS_SEND~q ),
	.datab(gnd),
	.datac(\inst1|init_accel_inst1|cmd_buffer [4]),
	.datad(\inst1|state.RD_PARAMS_SEND~q ),
	.cin(gnd),
	.combout(\inst1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector11~0 .lut_mask = 16'hF5A0;
defparam \inst1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N21
dffeas \inst1|cmd_buffer[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cmd_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cmd_buffer[4] .is_wysiwyg = "true";
defparam \inst1|cmd_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [3])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((\inst1|cmd_buffer [4])))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [3]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|cmd_buffer [4]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5 .lut_mask = 16'hCFC0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N23
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[4] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneive_lcell_comb \inst1|init_accel_inst1|WideOr1 (
// Equation(s):
// \inst1|init_accel_inst1|WideOr1~combout  = (\inst1|accel_rw_inst1|state.INIT~q  & (!\inst1|init_accel_inst1|state.WR_THRESH_TAP~q  & !\inst1|init_accel_inst1|state.IDLE~q ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|state.INIT~q ),
	.datac(\inst1|init_accel_inst1|state.WR_THRESH_TAP~q ),
	.datad(\inst1|init_accel_inst1|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|WideOr1 .lut_mask = 16'h000C;
defparam \inst1|init_accel_inst1|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N9
dffeas \inst1|init_accel_inst1|cmd_buffer[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|cmd_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|cmd_buffer[5] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|cmd_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneive_lcell_comb \inst1|Selector10~0 (
// Equation(s):
// \inst1|Selector10~0_combout  = (\inst1|state.WR_PARAMS_SEND~q  & ((\inst1|init_accel_inst1|cmd_buffer [5]))) # (!\inst1|state.WR_PARAMS_SEND~q  & (\inst1|state.RD_PARAMS_SEND~q ))

	.dataa(\inst1|state.RD_PARAMS_SEND~q ),
	.datab(gnd),
	.datac(\inst1|state.WR_PARAMS_SEND~q ),
	.datad(\inst1|init_accel_inst1|cmd_buffer [5]),
	.cin(gnd),
	.combout(\inst1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector10~0 .lut_mask = 16'hFA0A;
defparam \inst1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N19
dffeas \inst1|cmd_buffer[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cmd_buffer[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|cmd_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|cmd_buffer[5] .is_wysiwyg = "true";
defparam \inst1|cmd_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [4])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((\inst1|cmd_buffer [5])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [4]),
	.datab(\inst1|cmd_buffer [5]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4 .lut_mask = 16'hACAC;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N17
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[5] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [5]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3 .lut_mask = 16'hF000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N25
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[6] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|Selector0~0 (
// Equation(s):
// \inst1|accel_rw_inst1|Selector0~0_combout  = (\inst1|accel_rw_inst1|state.WR_ST~q ) # ((\inst1|accel_rw_inst1|rw_buffer~q  & ((\inst1|accel_rw_inst1|state.IDLE~q ) # (!\inst1|accel_rw_inst1|Selector2~0_combout ))))

	.dataa(\inst1|accel_rw_inst1|state.IDLE~q ),
	.datab(\inst1|accel_rw_inst1|Selector2~0_combout ),
	.datac(\inst1|accel_rw_inst1|rw_buffer~q ),
	.datad(\inst1|accel_rw_inst1|state.WR_ST~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|Selector0~0 .lut_mask = 16'hFFB0;
defparam \inst1|accel_rw_inst1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N21
dffeas \inst1|accel_rw_inst1|rw_buffer (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|rw_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|rw_buffer .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|rw_buffer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [6])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((!\inst1|accel_rw_inst1|rw_buffer~q )))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [6]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|rw_buffer~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1 .lut_mask = 16'hC0CF;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N29
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~feeder (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~feeder_combout  = \inst1|accel_rw_inst1|rw_buffer~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|rw_buffer~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~feeder .lut_mask = 16'hF0F0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N11
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2] & !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [3]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [1]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [2]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0 .lut_mask = 16'h0001;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout  = ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]) # ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4] & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout ))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2])

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [4]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1 .lut_mask = 16'hF3FB;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & (((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2] & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1 .lut_mask = 16'h2B0A;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout  = ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q )) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout )))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2 .lut_mask = 16'h7B7F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout  & 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10 .lut_mask = 16'h0400;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]) # 
// ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout  & \I2C_SDAT~input_o )))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout  & ((\I2C_SDAT~input_o 
// ))))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~10_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]),
	.datad(\I2C_SDAT~input_o ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11 .lut_mask = 16'hECA0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N29
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[0] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneive_lcell_comb \inst1|init_accel_inst1|Selector19~0 (
// Equation(s):
// \inst1|init_accel_inst1|Selector19~0_combout  = (\inst1|init_accel_inst1|state.WR_BW_RATE~q ) # ((\inst1|init_accel_inst1|rx_buffer [1] & ((\inst1|init_accel_inst1|state.IDLE~q ) # (!\inst1|accel_rw_inst1|state.INIT~q ))))

	.dataa(\inst1|accel_rw_inst1|state.INIT~q ),
	.datab(\inst1|init_accel_inst1|state.IDLE~q ),
	.datac(\inst1|init_accel_inst1|rx_buffer [1]),
	.datad(\inst1|init_accel_inst1|state.WR_BW_RATE~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|Selector19~0 .lut_mask = 16'hFFD0;
defparam \inst1|init_accel_inst1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N17
dffeas \inst1|init_accel_inst1|rx_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|rx_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|rx_buffer[1] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|rx_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneive_lcell_comb \inst1|Selector22~0 (
// Equation(s):
// \inst1|Selector22~0_combout  = (\inst1|state.WR_PARAMS_SEND~q  & \inst1|init_accel_inst1|rx_buffer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|state.WR_PARAMS_SEND~q ),
	.datad(\inst1|init_accel_inst1|rx_buffer [1]),
	.cin(gnd),
	.combout(\inst1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector22~0 .lut_mask = 16'hF000;
defparam \inst1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
cycloneive_lcell_comb \inst1|tx_data_buffer[3]~3 (
// Equation(s):
// \inst1|tx_data_buffer[3]~3_combout  = (\reset_n~input_o  & (((\inst1|init_done~q  & \inst1|delay [15])) # (!\inst1|state.IDLE~q )))

	.dataa(\inst1|init_done~q ),
	.datab(\reset_n~input_o ),
	.datac(\inst1|state.IDLE~q ),
	.datad(\inst1|delay [15]),
	.cin(gnd),
	.combout(\inst1|tx_data_buffer[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|tx_data_buffer[3]~3 .lut_mask = 16'h8C0C;
defparam \inst1|tx_data_buffer[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneive_lcell_comb \inst1|tx_data_buffer[3]~4 (
// Equation(s):
// \inst1|tx_data_buffer[3]~4_combout  = (!\inst1|state.WRITING~q  & (!\inst1|state.RD_PARAMS_SEND~q  & (\inst1|tx_data_buffer[3]~3_combout  & !\inst1|state.READING~q )))

	.dataa(\inst1|state.WRITING~q ),
	.datab(\inst1|state.RD_PARAMS_SEND~q ),
	.datac(\inst1|tx_data_buffer[3]~3_combout ),
	.datad(\inst1|state.READING~q ),
	.cin(gnd),
	.combout(\inst1|tx_data_buffer[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|tx_data_buffer[3]~4 .lut_mask = 16'h0010;
defparam \inst1|tx_data_buffer[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N3
dffeas \inst1|tx_data_buffer[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|tx_data_buffer[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|tx_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|tx_data_buffer[1] .is_wysiwyg = "true";
defparam \inst1|tx_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((\inst1|tx_data_buffer [1])))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [0]),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|tx_data_buffer [1]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9 .lut_mask = 16'hAFA0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout  & ((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q )))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~2_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles[0]~17_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3 .lut_mask = 16'h3F00;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N27
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [1]),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8 .lut_mask = 16'hA0A0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N29
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[2] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
cycloneive_lcell_comb \inst1|init_accel_inst1|Selector18~0 (
// Equation(s):
// \inst1|init_accel_inst1|Selector18~0_combout  = (\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ) # ((\inst1|init_accel_inst1|state.WR_BW_RATE~q ) # ((!\inst1|init_accel_inst1|WideOr0~0_combout  & \inst1|init_accel_inst1|rx_buffer [3])))

	.dataa(\inst1|init_accel_inst1|WideOr0~0_combout ),
	.datab(\inst1|init_accel_inst1|state.WR_POWER_CONTROL~q ),
	.datac(\inst1|init_accel_inst1|rx_buffer [3]),
	.datad(\inst1|init_accel_inst1|state.WR_BW_RATE~q ),
	.cin(gnd),
	.combout(\inst1|init_accel_inst1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|init_accel_inst1|Selector18~0 .lut_mask = 16'hFFDC;
defparam \inst1|init_accel_inst1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N21
dffeas \inst1|init_accel_inst1|rx_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|init_accel_inst1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|init_accel_inst1|rx_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|init_accel_inst1|rx_buffer[3] .is_wysiwyg = "true";
defparam \inst1|init_accel_inst1|rx_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneive_lcell_comb \inst1|Selector20~0 (
// Equation(s):
// \inst1|Selector20~0_combout  = (\inst1|state.WR_PARAMS_SEND~q  & \inst1|init_accel_inst1|rx_buffer [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|state.WR_PARAMS_SEND~q ),
	.datad(\inst1|init_accel_inst1|rx_buffer [3]),
	.cin(gnd),
	.combout(\inst1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector20~0 .lut_mask = 16'hF000;
defparam \inst1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N13
dffeas \inst1|tx_data_buffer[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|tx_data_buffer[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|tx_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|tx_data_buffer[3] .is_wysiwyg = "true";
defparam \inst1|tx_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & 
// ((\inst1|tx_data_buffer [3])))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [2]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|tx_data_buffer [3]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7 .lut_mask = 16'hCFC0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N19
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[3] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [3]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6 .lut_mask = 16'hF000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N25
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[4] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [4]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4 .lut_mask = 16'hF000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N13
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[5] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [5] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [5]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0 .lut_mask = 16'hC0C0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N23
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~5 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~5_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6]),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~5 .lut_mask = 16'hF000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y18_N5
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[7] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0 .lut_mask = 16'h8080;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7]))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [7]))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer [7]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [7]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~1 .lut_mask = 16'hF0CC;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ) # ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & 
// (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|cmd_buffer[7]~0_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2 .lut_mask = 16'hEAAA;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ) # ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q  & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ))

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~2_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3 .lut_mask = 16'hFCF0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout  = ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout  & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q 
// )

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~3_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4 .lut_mask = 16'hF333;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N9
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0 .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~5 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ) # ((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q 
// ) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ))))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|busy~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|LessThan3~1_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|assert_data~q ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~5 .lut_mask = 16'h8CCC;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N3
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~en (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~en .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sdio~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles 
// [5] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|Equal1~10_combout ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0 .lut_mask = 16'h8000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q  & (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]) # 
// (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]))))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio [2]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1 .lut_mask = 16'h00A8;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N19
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n[0] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout  = ((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5])

	.dataa(gnd),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1 .lut_mask = 16'h3F0F;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout  = (\reset_n~input_o  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0] & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout  & 
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout )))

	.dataa(\reset_n~input_o ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|ss_n [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~1_combout ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2 .lut_mask = 16'h8000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~3 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~q  & (((!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout  & 
// !\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout )) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ))) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~q  & 
// (((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ) # (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ))))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|state~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~2_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_ratio[31]~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~3 .lut_mask = 16'h5F7C;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N1
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneive_lcell_comb \inst1|Selector1~0 (
// Equation(s):
// \inst1|Selector1~0_combout  = (\inst1|leds_buffer [6] & ((\inst1|state.READING~q  & (\inst1|accel_rw_inst1|busy_out~q )) # (!\inst1|state.READING~q  & ((\inst1|accel_rw_inst1|state.INIT~q )))))

	.dataa(\inst1|accel_rw_inst1|busy_out~q ),
	.datab(\inst1|state.READING~q ),
	.datac(\inst1|accel_rw_inst1|state.INIT~q ),
	.datad(\inst1|leds_buffer [6]),
	.cin(gnd),
	.combout(\inst1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector1~0 .lut_mask = 16'hB800;
defparam \inst1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0_combout  = (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0] & 
// (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5] & \inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout )))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rw_buffer~q ),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [0]),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles [5]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|sclk~0_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0 .lut_mask = 16'h4000;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneive_lcell_comb \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~1 (
// Equation(s):
// \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~1_combout  = (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0_combout  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout  & 
// (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6])) # (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout  & ((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6]))))) # 
// (!\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0_combout  & (((\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6]))))

	.dataa(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|d_buffer [6]),
	.datab(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6]),
	.datad(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|clk_toggles~6_combout ),
	.cin(gnd),
	.combout(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~1 .lut_mask = 16'hB8F0;
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N21
dffeas \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6] .is_wysiwyg = "true";
defparam \inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneive_lcell_comb \inst1|Selector1~1 (
// Equation(s):
// \inst1|Selector1~1_combout  = (\inst1|Selector1~0_combout ) # ((!\inst1|accel_rw_inst1|busy_out~q  & (\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6] & \inst1|state.READING~q )))

	.dataa(\inst1|accel_rw_inst1|busy_out~q ),
	.datab(\inst1|Selector1~0_combout ),
	.datac(\inst1|accel_rw_inst1|spi_3_wire_master_inst1|rx_data [6]),
	.datad(\inst1|state.READING~q ),
	.cin(gnd),
	.combout(\inst1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Selector1~1 .lut_mask = 16'hDCCC;
defparam \inst1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \inst1|leds_buffer[6] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\inst1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|leds_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|leds_buffer[6] .is_wysiwyg = "true";
defparam \inst1|leds_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \G_SENSOR_INT~input (
	.i(G_SENSOR_INT),
	.ibar(gnd),
	.o(\G_SENSOR_INT~input_o ));
// synopsys translate_off
defparam \G_SENSOR_INT~input .bus_hold = "false";
defparam \G_SENSOR_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \btn_1~input (
	.i(btn_1),
	.ibar(gnd),
	.o(\btn_1~input_o ));
// synopsys translate_off
defparam \btn_1~input .bus_hold = "false";
defparam \btn_1~input .simulate_z_as = "z";
// synopsys translate_on

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign G_SENSOR_CS_N = \G_SENSOR_CS_N~output_o ;

assign h[0] = \h[0]~output_o ;

assign h[1] = \h[1]~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
