
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.59

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency input_count[1]$_DFFE_PN0P_/CLK ^
  -0.24 target latency pattern_detected$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pattern_reg[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net10 (net)
                  0.06    0.00    0.72 ^ input6/A (sky130_fd_sc_hd__clkbuf_2)
     4    0.03    0.15    0.19    0.91 ^ input6/X (sky130_fd_sc_hd__clkbuf_2)
                                         net7 (net)
                  0.15    0.00    0.91 ^ pattern_reg[0]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ pattern_reg[0]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.24   clock reconvergence pessimism
                          0.14    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: config_pattern[2] (input port clocked by core_clock)
Endpoint: pattern_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ config_pattern[2] (in)
                                         config_pattern[2] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net4 (net)
                  0.04    0.00    0.26 ^ _84_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.38 ^ _84_/X (sky130_fd_sc_hd__mux2_1)
                                         _07_ (net)
                  0.04    0.00    0.38 ^ pattern_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ pattern_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.03    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net10 (net)
                  0.06    0.00    0.72 ^ input6/A (sky130_fd_sc_hd__clkbuf_2)
     4    0.03    0.15    0.19    0.91 ^ input6/X (sky130_fd_sc_hd__clkbuf_2)
                                         net7 (net)
                  0.15    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.05    0.15    0.25    1.16 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    1.17 ^ shift_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.02    0.04    0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.20    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: input_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ input_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.39    0.63 v input_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         input_count[3] (net)
                  0.07    0.00    0.63 v _60_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.51    1.14 v _60_/X (sky130_fd_sc_hd__or4b_1)
                                         _23_ (net)
                  0.08    0.00    1.14 v _62_/B (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.16    0.18    1.33 ^ _62_/Y (sky130_fd_sc_hd__nor3_1)
                                         _25_ (net)
                  0.16    0.00    1.33 ^ _63_/A2 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.08    0.10    1.43 v _63_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _26_ (net)
                  0.08    0.00    1.43 v _69_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.15    1.58 ^ _69_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _00_ (net)
                  0.11    0.00    1.58 ^ pattern_detected$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.58   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.02    0.04    0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ pattern_detected$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.07    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  3.59   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net10 (net)
                  0.06    0.00    0.72 ^ input6/A (sky130_fd_sc_hd__clkbuf_2)
     4    0.03    0.15    0.19    0.91 ^ input6/X (sky130_fd_sc_hd__clkbuf_2)
                                         net7 (net)
                  0.15    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.05    0.15    0.25    1.16 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.15    0.00    1.17 ^ shift_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.02    0.04    0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                          0.20    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: input_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ input_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.39    0.63 v input_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         input_count[3] (net)
                  0.07    0.00    0.63 v _60_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.51    1.14 v _60_/X (sky130_fd_sc_hd__or4b_1)
                                         _23_ (net)
                  0.08    0.00    1.14 v _62_/B (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.16    0.18    1.33 ^ _62_/Y (sky130_fd_sc_hd__nor3_1)
                                         _25_ (net)
                  0.16    0.00    1.33 ^ _63_/A2 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.08    0.10    1.43 v _63_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _26_ (net)
                  0.08    0.00    1.43 v _69_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.15    1.58 ^ _69_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _00_ (net)
                  0.11    0.00    1.58 ^ pattern_detected$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.58   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.02    0.04    0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.24 ^ pattern_detected$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.07    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  3.59   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.2851462364196777

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8568

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.04731200635433197

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9394

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.24 ^ input_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.63 v input_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.51    1.14 v _60_/X (sky130_fd_sc_hd__or4b_1)
   0.18    1.33 ^ _62_/Y (sky130_fd_sc_hd__nor3_1)
   0.10    1.43 v _63_/Y (sky130_fd_sc_hd__o211ai_1)
   0.15    1.58 ^ _69_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.58 ^ pattern_detected$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           1.58   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.12    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.24 ^ pattern_detected$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.07    5.16   library setup time
           5.16   data required time
---------------------------------------------------------
           5.16   data required time
          -1.58   data arrival time
---------------------------------------------------------
           3.59   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.24 ^ shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.61 ^ shift_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.69 v _90_/Y (sky130_fd_sc_hd__mux2i_1)
   0.08    0.76 ^ _91_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.76 ^ shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.24 ^ shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.24   clock reconvergence pessimism
  -0.04    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.76   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2363

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2371

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.5754

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.5866

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
227.662816

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-04   8.49e-06   1.51e-10   1.13e-04  39.5%
Combinational          1.45e-05   1.38e-05   1.65e-10   2.82e-05   9.8%
Clock                  1.05e-04   4.02e-05   3.85e-11   1.45e-04  50.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.24e-04   6.25e-05   3.54e-10   2.87e-04 100.0%
                          78.2%      21.8%       0.0%
