Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 10 Nov 2018 00:50:15 -0000
Received: from icoremail.net (unknown [209.85.210.181])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH_qUMeVbw9ZlAQ--.31059S3;
	Fri, 09 Nov 2018 15:04:52 +0800 (CST)
Received: from mail-pf1-f181.google.com (unknown [209.85.210.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwA3FUGSMeVbOiUhAA--.6592S3;
	Fri, 09 Nov 2018 15:04:51 +0800 (CST)
Received: by mail-pf1-f181.google.com with SMTP id p17-v6so498058pfj.12
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 23:04:51 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:cc:subject
         :date:message-id:mime-version:content-transfer-encoding:sender
         :precedence:list-id;
        bh=SJ+v0BXwndWkxIR5JNNZT8JK5KSLhgzMQKBDpZfoGUk=;
        b=qb/Pg+kwMSV19X9HFSRjM/KKbmGUM139mMRgHwTXogiiHBlVsoXfJHcE6wkle6ljdG
         sX4wehhCUR1XMJEIMmaANwO4MqMYlJsjjPLpNgzYJMgGCLYmhzF+gVuAreig2a58qSSm
         KZDZM5y/ay5ikcX+q09sM6JrZd1vRqlxXaD2O4prvUYFBqMRADPaQSgGhP49Lp49Cszp
         9HXcYKDDkdOy7Pzc0ywk1wiyRvQtQHwe0/rrgUNhIjkpDY76CaCLugW/ceFTWjM9EeX7
         IkFGgIYgSQslZXlIi8wXA9uWYiPd9nx5hUD3ftk0Qzdu0sAWNNCH9nfKQvt3pOxpqhv+
         Ir1g==
X-Gm-Message-State: AGRZ1gKhhioSZH328gN+pWnNdjftQfb+hrxIXGLJQ/onqBEbEB/h0Uow
	EVjobYA911Cg709QupMCqMqstpRvTWw3ZDtW8UmH0mx84oNoPWJqGQ==
X-Received: by 2002:aa7:87d0:: with SMTP id i16-v6mr7789141pfo.20.1541747090685;
        Thu, 08 Nov 2018 23:04:50 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp1181039pjt;
        Thu, 8 Nov 2018 23:04:49 -0800 (PST)
X-Google-Smtp-Source: AJdET5d+Mkr5vHWcjHwXmFRFUZrDvxmKGOcvhDMQbh9WiKrJvJ1ZuExVCZA+CfxXUWwBdwPRIvAX
X-Received: by 2002:a62:1552:: with SMTP id 79-v6mr7744738pfv.120.1541747089705;
        Thu, 08 Nov 2018 23:04:49 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541747089; cv=none;
        d=google.com; s=arc-20160816;
        b=UngFDa5GpY1Y1ktNxT8tOh9XGoTg/aBj2xIxlSOLs1n2+NqxrbdHQ70Zz2kyvnjKHZ
         J+cSPKc04ZuUjBPlC7PG522l97hcAgf2wVp83kg8bpOKoFTIv5eHUUGJVvGxNs58scQ+
         CavdstkyRTaSVffk88DcVWQMa6NRPNJ3HoPCYezwaL/6cwv9bPDFfMFhKCgqkrL+SKpE
         URwTCRVDPdxsWiY41PW6hm6j3JgVFfH0W/D45uMmBCpeTTLBsyHbmsCGTcW1b92hDn9x
         rTK7HoOsQMiP7Bg981ENGrTnQ5mPHyCrxkl2uF2AkLVyNJQRMya4zVZRmbh7+xNU/Ocv
         csGQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :message-id:date:subject:cc:to:from:dkim-signature;
        bh=SJ+v0BXwndWkxIR5JNNZT8JK5KSLhgzMQKBDpZfoGUk=;
        b=K9bblUiL4O5qgj/3ih4qr1PKhKEqEWUyyWJiGsUHzN8l5Vm2fm8V4JlPUqRSzfxVhO
         BxrtjN+Ig3biSGGOOjvu1cdjCBDs9VLNI1odXILLtL6dSeGOWcnTZ3geIQ7/wWi1l4JR
         DSsa15HdWy3sSnPcUNMNz2FJO8fDhwpVthee1ek5uTNQyS5uu/l4Tbz+MASnveBrj7FN
         TtOx7+GqjI9YbohrRwqlsJ53MUasFY7xMQOKmZ1jnepTH4lnf8Pkr3bhdQb4sG57NaFd
         UP+42tLFzKYrQiLsTD78eMoq290FEcwsonGNTl/s+bzXi4XF9i8/H9gl15Uk3Mj/RiRO
         7+2g==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@alliedtelesis.co.nz header.s=mail181024 header.b=gGSIAUws;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=alliedtelesis.co.nz
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id b3-v6si7604685pfh.233.2018.11.08.23.04.34;
        Thu, 08 Nov 2018 23:04:49 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728287AbeKIQnf (ORCPT <rfc822;changseok.bae@gmail.com>
        + 99 others); Fri, 9 Nov 2018 11:43:35 -0500
Received: from gate2.alliedtelesis.co.nz ([202.36.163.20]:45786 "EHLO
        gate2.alliedtelesis.co.nz" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728094AbeKIQnd (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 9 Nov 2018 11:43:33 -0500
Received: from mmarshal3.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (Client did not present a certificate)
        by gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id 8BC1A8365D;
        Fri,  9 Nov 2018 20:04:15 +1300 (NZDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz;
        s=mail181024; t=1541747055;
        bh=SJ+v0BXwndWkxIR5JNNZT8JK5KSLhgzMQKBDpZfoGUk=;
        h=From:To:Cc:Subject:Date;
        b=gGSIAUwsz6bOxh7b8cc7s9J3jcFgZRDUtTjuXwndKrzUZSN8rt/6zZ9+O7kWo8XXK
         9RFq/kOo/qFRq04Bp0+iXXUszVhS1/ERicnEMdTAg4a4oECNahBxfgjE7f81vowQSM
         iQ8wGiHHlXKQuW2IcCF7xG1QsYg1fzvsAeMeR2spOapwN08kK8ReiRt4hqYG7l/uBw
         mJt2FNpqqKwBO1dZqCdLnWDpStCoJsL7+LqQLGhd4CB7GwrBh/s9mgSmS4iA2mEiN9
         yG8EowUOVZNl83bWNO2WSuOewpWhWqyZKbGxt6xRtjZ++mYpTv//Rieu804U2TvPhz
         xcd3Rwoh08Ugg==
Received: from smtp (Not Verified[10.32.16.33]) by mmarshal3.atlnz.lc with Trustwave SEG (v7,5,8,10121)
        id <B5be5315f0000>; Fri, 09 Nov 2018 20:03:59 +1300
Received: from chrisp-dl.ws.atlnz.lc (chrisp-dl.ws.atlnz.lc [10.33.22.30])
        by smtp (Postfix) with ESMTP id 140ED13EEA1;
        Fri,  9 Nov 2018 20:04:04 +1300 (NZDT)
Received: by chrisp-dl.ws.atlnz.lc (Postfix, from userid 1030)
        id E2A071E0BC9; Fri,  9 Nov 2018 20:03:58 +1300 (NZDT)
From: Chris Packham <chris.packham@alliedtelesis.co.nz>
To: linux@armlinux.org.uk, bp@alien8.de, arnd@arndb.de,
        jlu@pengutronix.de, gregory.clement@bootlin.com
Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
        linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org,
        Chris Packham <chris.packham@alliedtelesis.co.nz>
Subject: [PATCH v6 0/9] EDAC drivers for Armada XP L2 and DDR
Date: Fri,  9 Nov 2018 20:03:40 +1300
Message-Id: <20181109070349.20464-1-chris.packham@alliedtelesis.co.nz>
X-Mailer: git-send-email 2.19.1
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
x-atlnz-ls: pat
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwA3FUGSMeVbOiUhAA--.6592S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZF48tw4UKFWUCw1kGw18AFb_yoW5tr17pa
	9akrs8taykGr1fKw1xC3WxuF1rK3yxJryjgryjg3yDu3W5uFykAr4vga15u3WUur1xur4S
	vFn0qwnxWF1qv3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkI
	ecxEwVCI4VW8CwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Gr0_Xr1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_GcCE3s1lcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUvcSsGvfC2KfnxnUUI43ZEXa7IUOgi
	StUUUUU==

The current plan is for these to go in via the ARM tree once appropriate
Reviews/Acks have been given

http://lists.infradead.org/pipermail/linux-arm-kernel/2017-August/525561.=
html

This series adds drivers for the L2 cache and DDR RAM ECC functionality a=
s
found on the MV78230/MV78x60 SoCs. Jan has tested these changes with the
MV78460 (on a custom board with a DDR3 ECC DIMM), Chris has tested these
changes with 88F6820 and 98dx3236 (both a custom boards with fixed DDR3 +=
=20ECC).

Also contained in this series is an additional debugfs wrapper.

Compared to the previous v5 series I've split the dt-binding documentatio=
n into
its own patch and updated armada_xp_edac.c to use a SPDX license.

Compared to the previous v4 series I've added my s-o-b to some of Jan's
patches and rebased against v4.19.0.

Compared to the previous v3 series, the following changes have been made:=

- Use shorter names for the AURORA ECC and parity registers
- Numerous formatting changes to edac/armada_xp.c (as requested by Boris)=

- Added support for Armada-38x and 98dx3236 SoCs

Compared to the previous v2 series, the following changes have been made:=

- Allocate EDAC structures later during probing and drop devres support
=20 patches (requested by Boris)
- Make drvdata->width usage consistent according to the comment (suggeste=
d by
=20 Chris)

Compared to the previous v1 series, the following changes have been made:=

- Add the aurora-l2 register defines earlier in the series (suggested by
=20 Russell King and Gregory CLEMENT )
- Changed the DT vendor prefix from "arm" to "marvell" for the ecc-enable=
/disable
=20 properties on the aurora-l2 (suggested by Russell King)
- Fix some warnings reported by checkpatch

Compared to the original RFC series, the following changes have been made=
:
- Integrated Chris' patches for parity and ECC configuration via DT
- Merged the DDR RAM and L2 cache drivers (as requested by Boris, analogo=
us
=20 to fsl_ddr_edac.c and mpc85xx_edac.c)
- Added myself to MAINTAINERS (requested by Boris)
- L2 cache: Track the msg size and use snprintf (review comment by Chris)=

- L2 cache: Split error injection from the check function (review comment=
=20by
=20 Chris)
- DDR RAM: Allow 16 bit width in addition to 32 and 64 bit (review commen=
t by
=20 Chris)
- Use of_match_ptr() (review comments by Chris)
- Minor checkpatch cleanups

Chris Packham (4):
=20 ARM: l2x0: support parity-enable/disable on aurora
=20 dt-bindings: ARM: document marvell,ecc-enable binding
=20 ARM: l2x0: add marvell,ecc-enable property for aurora
=20 EDAC: armada_xp: Add support for more SoCs

Jan Luebbe (5):
=20 ARM: l2c: move cache-aurora-l2.h to asm/hardware
=20 ARM: aurora-l2: add prefix to MAX_RANGE_SIZE
=20 ARM: aurora-l2: add defines for parity and ECC registers
=20 EDAC: Add missing debugfs_create_x32 wrapper
=20 EDAC: Add driver for the Marvell Armada XP SDRAM and L2 cache ECC

=20.../devicetree/bindings/arm/l2c2x0.txt        |   2 +
=20MAINTAINERS                                   |   6 +
=20.../asm/hardware}/cache-aurora-l2.h           |  50 +-
=20arch/arm/mm/cache-l2x0.c                      |  20 +-
=20drivers/edac/Kconfig                          |   7 +
=20drivers/edac/Makefile                         |   1 +
=20drivers/edac/armada_xp_edac.c                 | 635 ++++++++++++++++++=

=20drivers/edac/debugfs.c                        |  11 +
=20drivers/edac/edac_module.h                    |   5 +
=209 files changed, 733 insertions(+), 4 deletions(-)
=20rename arch/arm/{mm =3D> include/asm/hardware}/cache-aurora-l2.h (50%)=

=20create mode 100644 drivers/edac/armada_xp_edac.c

--=20
2.19.1
