# ECE-128-Lab-1

8-1 multiplexer design and testbench
  - Structual
  - Behavioral
  - Dataflow

Simulation Instructions
1. Download files
2. Set top module (dataflow)
3. Run synthesis and implementation
4. Run simulation with declared top module

FPGA Implementation
1. Download files
2. Set top module (dataflow)
3. Run synthesis and implementation
4. Generate bitstream (while board is connected)
5. Begin testing on board
