strict digraph "" {
	node [label="\N"];
	"2862:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f692fdd0>",
		fillcolor=turquoise,
		label="2862:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2863:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f692fe10>",
		fillcolor=springgreen,
		label="2863:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2862:BL" -> "2863:IF"	 [cond="[]",
		lineno=None];
	"Leaf_2861:AL"	 [def_var="['rtr2']",
		label="Leaf_2861:AL"];
	"2865:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f692fe50>",
		fillcolor=springgreen,
		label="2865:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2866:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f692fe90>",
		fillcolor=firebrick,
		label="2866:NS
rtr2 <= #Tp sampled_bit;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f692fe90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2865:IF" -> "2866:NS"	 [cond="['sample_point', 'rx_rtr2', 'bit_de_stuff']",
		label="(sample_point & rx_rtr2 & ~bit_de_stuff)",
		lineno=2865];
	"2863:IF" -> "2865:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2863];
	"2864:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6921290>",
		fillcolor=firebrick,
		label="2864:NS
rtr2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6921290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2863:IF" -> "2864:NS"	 [cond="['rst']",
		label=rst,
		lineno=2863];
	"2861:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6921450>",
		clk_sens=True,
		fillcolor=gold,
		label="2861:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'sample_point', 'bit_de_stuff', 'rx_rtr2', 'sampled_bit']"];
	"2861:AL" -> "2862:BL"	 [cond="[]",
		lineno=None];
	"2864:NS" -> "Leaf_2861:AL"	 [cond="[]",
		lineno=None];
	"2866:NS" -> "Leaf_2861:AL"	 [cond="[]",
		lineno=None];
}
