// package bismo

// import sys.process._
// import java.io._
// import scala.collection.mutable.ArrayBuffer
// import chisel3._
// import chisel3.util._
// import chisel3.stage.ChiselGeneratorAnnotation
// import firrtl.options.TargetDirAnnotation

// // Utilities for estimating FPGA resource and Fmax from a parametrizable Chisel
// // Module. Uses the oh-my-xilinx scripts to perform Vivado out-of-context
// // synthesis, place and route.
// // Facilitates design space exploration using the characterizePoint
// // and characterizeSpace functions of the VivadoSynth object.


// // the Module parameters that will be used for characterization should inherit
// // PrintableParam so that the parameters of each design point can be summarized
// // in a human-readable fashion.
// abstract class PrintableParam() {
//   def headersAsList(): List[String] // parameter names as a list of strings
//   def contentAsList(): List[String] // parameter values as list of strings
// }

// // bundled up numbers/results from characteriation
// class CharacterizeResult(
//   val lut: Int,
//   val reg: Int,
//   val dsp: Int,
//   val bram: Int,
//   val target_ns: Double,
//   val fmax_mhz: Double
// ) extends PrintableParam {
//   def printSummary() = {
//     println(s"$lut LUTs, $reg FFs, $bram BRAMs, $dsp DSP slices, $fmax_mhz MHz")
//   }

//   def headersAsList(): List[String] = {
//     return List("LUT", "FF", "DSP", "BRAM", "Fmax (MHz)")
//   }

//   def contentAsList(): List[String] = {
//     return List(lut, reg, dsp, bram, fmax_mhz).map(_.toString)
//   }
// }

// object VivadoSynth {
//   // handy to have a few commonly available Xilinx FPGA boards here
//   val fpgaPartMap = Map(
//     "PYNQZ1" -> "xc7z020clg400-1",
//     "ZC706" -> "xc7z045ffg900-2",
//     "TULKU115" -> "xcku115-flvb2104-2-e",
//     "VU9P" -> "xcvu9p-flgb2104-2-i"
//   )
//   // given an instantiation function instFxn that generates a Chisel module
//   // from parameters p, return the FPGA synthesis results
//   def characterizePoint[Tp <: PrintableParam, Tm <: Module](
//     p: Tp,                // printable parameters for instantiation of module
//     instFxn: Tp => Tm,    // function that instantiates module from parameters
//     path: String,         // directory to create Vivado proj in
//     fpgaPart: String      // FPGA part to run characterization for
//   ): CharacterizeResult = {
//     val args = Array[String]("--backend", "v", "--targetDir", path)
//     println("Now exploring design point with parameters:")
//     println(p.headersAsList().mkString("\t"))
//     println(p.contentAsList().mkString("\t"))
//     (new chisel3.stage.ChiselStage).execute(
//         args,
//         Seq(
//             ChiselGeneratorAnnotation(() => instFxn(p))
//         )
//     )
//     // call Chisel to generate Verilog
//     // chiselMain(args, () => instFxn(p))
//     val topModuleName: String = instFxn(p).getClass.getSimpleName
//     // run Nachiket Kapre's quick synthesis-and-characterization scripts
//     var ret: CharacterizeResult = new CharacterizeResult(
//       lut = 0, reg = 0, bram = 0, dsp = 0, target_ns = 0, fmax_mhz = 0
//     )
//     try {
//       val compile_res = Process(s"vivadocompile.sh $topModuleName clk $fpgaPart", new File(path)).!!
//       val result_res =  Process(s"cat results_$topModuleName/res.txt", new File(path)).!!
//       // do some string parsing to pull out the numbers
//       val result_lines = result_res.split("\n")
//       val luts_fields = result_lines(0).split('=').map(_.trim)
//       val regs_fields = result_lines(1).split('=').map(_.trim)
//       val dsps_fields = result_lines(2).split('=').map(_.trim)
//       val bram_fields = result_lines(3).split('=').map(_.trim)
//       val slack_fields = result_lines(4).split('=').map(_.trim)

//       val slack_ns: Double = slack_fields(1).toDouble
//       val req_ns: Double = 2.0 // TODO should pull from vivadocompile.xdc
//       val fmax_mhz: Double = 1000.0 / (req_ns - slack_ns)

//       ret = new CharacterizeResult(
//         lut = luts_fields(1).toInt, reg = regs_fields(1).toInt,
//         bram = bram_fields(1).toInt,
//         dsp = dsps_fields(1).toInt, target_ns = req_ns, fmax_mhz = fmax_mhz
//       )
//     } catch {
//       case _ : Throwable => println("Synthesis failed, probably out of resources")
//     }

//     println("Results for parameters:")
//     println(ret.headersAsList().mkString("\t"))
//     println(ret.contentAsList().mkString("\t"))
//     return ret
//   }

//   // given an instantiation function instFxn that generates a Chisel module
//   // from parameters, and a space of parameters, return FPGA synth results
//   def characterizeSpace[Tp <: PrintableParam, Tm <: Module](
//     param_space: Seq[Tp],   // space of parameters to explore
//     instFxn: Tp => Tm,      // instantiation function as in characterizePoint
//     path: String,           // directory to create Vivado proj in
//     log: String,            // filename for log
//     // FPGA part to run characterization for
//     fpgaPart: String = fpgaPartMap("PYNQZ1")
//   ): Seq[(Tp, CharacterizeResult)] = {
//     // TODO maybe consider parallelization here to make things go faster?
//     val logfile = new PrintWriter(new File(log))
//     logfile.println("Design Space Exploration Results")
//     logfile.println("===================================")
//     var headers_written = false
//     var design_space = ArrayBuffer[(Tp, CharacterizeResult)]()
//     for(p <- param_space) {
//       val res = characterizePoint(p, instFxn, path, fpgaPart)
//       // write headers (description of parameters)
//       if(!headers_written) {
//         val headers = param_space(0).headersAsList() ++ res.headersAsList()
//         logfile.println(headers.mkString("\t"))
//         headers_written = true
//       }
//       // write parameter and result data
//       val content = p.contentAsList() ++ res.contentAsList()
//       logfile.println(content.mkString("\t"))
//       logfile.flush()
//       val design_point: (Tp, CharacterizeResult) = (p, res)
//       design_space += design_point
//     }

//     logfile.close()
//     return design_space
//   }
// }