
5. Printing statistics.

=== counter_63_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== single_port_ram ===

   Number of wires:                  9
   Number of wire bits:           1454
   Number of public wires:           5
   Number of public wire bits:     584
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== stage2_parameter_buffer_18_2_16_64 ===

   Number of wires:                452
   Number of wire bits:           8081
   Number of public wires:         452
   Number of public wire bits:    8081
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     counter_63_2                    1
     weight_buffer_18_16_2_64_Wfc_0      1
     weight_buffer_18_16_2_64_Wic_0      1
     weight_buffer_18_16_2_64_Woc_0      1
     weight_buffer_18_16_2_64_bc_0      1
     weight_buffer_18_16_2_64_bf_0      1
     weight_buffer_18_16_2_64_bi_0      1
     weight_buffer_18_16_2_64_bo_0      1

=== weight_buffer_18_16_2_64_Wfc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_Wic_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_Woc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bc_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bf_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bi_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     single_port_ram                 2

=== weight_buffer_18_16_2_64_bo_0 ===

   Number of wires:                 42
   Number of wire bits:           1190
   Number of public wires:          41
   Number of public wire bits:    1184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     single_port_ram                 2

=== design hierarchy ===

   stage2_parameter_buffer_18_2_16_64      1
     counter_63_2                    1
     weight_buffer_18_16_2_64_Wfc_0      1
       single_port_ram               2
     weight_buffer_18_16_2_64_Wic_0      1
       single_port_ram               2
     weight_buffer_18_16_2_64_Woc_0      1
       single_port_ram               2
     weight_buffer_18_16_2_64_bc_0      1
       single_port_ram               2
     weight_buffer_18_16_2_64_bf_0      1
       single_port_ram               2
     weight_buffer_18_16_2_64_bi_0      1
       single_port_ram               2
     weight_buffer_18_16_2_64_bo_0      1
       single_port_ram               2

   Number of wires:                879
   Number of wire bits:          36831
   Number of public wires:         813
   Number of public wire bits:   24562
   Number of memories:              14
   Number of memory bits:        24192
   Number of processes:              0
   Number of cells:                109
     $add                            8
     $dff                           14
     $dffe                          14
     $le                             1
     $memrd                         14
     $memwr_v2                      14
     $mux                           43
     $sdffe                          1

