
RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000673c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  080068dc  080068dc  000168dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a10  08006a10  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  08006a10  08006a10  00016a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a18  08006a18  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a18  08006a18  00016a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a1c  08006a1c  00016a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08006a20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014490  2000001c  08006a3c  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200144ac  08006a3c  000244ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015083  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000322b  00000000  00000000  000350cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f0  00000000  00000000  00038300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001258  00000000  00000000  000396f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019302  00000000  00000000  0003a948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015a28  00000000  00000000  00053c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ab10  00000000  00000000  00069672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00104182  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052ec  00000000  00000000  001041d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000001c 	.word	0x2000001c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080068c4 	.word	0x080068c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000020 	.word	0x20000020
 80001dc:	080068c4 	.word	0x080068c4

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	20012ed8 	.word	0x20012ed8

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000284:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000288:	f000 b974 	b.w	8000574 <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a8:	9d08      	ldr	r5, [sp, #32]
 80002aa:	4604      	mov	r4, r0
 80002ac:	468e      	mov	lr, r1
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d14d      	bne.n	800034e <__udivmoddi4+0xaa>
 80002b2:	428a      	cmp	r2, r1
 80002b4:	4694      	mov	ip, r2
 80002b6:	d969      	bls.n	800038c <__udivmoddi4+0xe8>
 80002b8:	fab2 f282 	clz	r2, r2
 80002bc:	b152      	cbz	r2, 80002d4 <__udivmoddi4+0x30>
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	f1c2 0120 	rsb	r1, r2, #32
 80002c6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ca:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ce:	ea41 0e03 	orr.w	lr, r1, r3
 80002d2:	4094      	lsls	r4, r2
 80002d4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d8:	0c21      	lsrs	r1, r4, #16
 80002da:	fbbe f6f8 	udiv	r6, lr, r8
 80002de:	fa1f f78c 	uxth.w	r7, ip
 80002e2:	fb08 e316 	mls	r3, r8, r6, lr
 80002e6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002ea:	fb06 f107 	mul.w	r1, r6, r7
 80002ee:	4299      	cmp	r1, r3
 80002f0:	d90a      	bls.n	8000308 <__udivmoddi4+0x64>
 80002f2:	eb1c 0303 	adds.w	r3, ip, r3
 80002f6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002fa:	f080 811f 	bcs.w	800053c <__udivmoddi4+0x298>
 80002fe:	4299      	cmp	r1, r3
 8000300:	f240 811c 	bls.w	800053c <__udivmoddi4+0x298>
 8000304:	3e02      	subs	r6, #2
 8000306:	4463      	add	r3, ip
 8000308:	1a5b      	subs	r3, r3, r1
 800030a:	b2a4      	uxth	r4, r4
 800030c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000310:	fb08 3310 	mls	r3, r8, r0, r3
 8000314:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000318:	fb00 f707 	mul.w	r7, r0, r7
 800031c:	42a7      	cmp	r7, r4
 800031e:	d90a      	bls.n	8000336 <__udivmoddi4+0x92>
 8000320:	eb1c 0404 	adds.w	r4, ip, r4
 8000324:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000328:	f080 810a 	bcs.w	8000540 <__udivmoddi4+0x29c>
 800032c:	42a7      	cmp	r7, r4
 800032e:	f240 8107 	bls.w	8000540 <__udivmoddi4+0x29c>
 8000332:	4464      	add	r4, ip
 8000334:	3802      	subs	r0, #2
 8000336:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800033a:	1be4      	subs	r4, r4, r7
 800033c:	2600      	movs	r6, #0
 800033e:	b11d      	cbz	r5, 8000348 <__udivmoddi4+0xa4>
 8000340:	40d4      	lsrs	r4, r2
 8000342:	2300      	movs	r3, #0
 8000344:	e9c5 4300 	strd	r4, r3, [r5]
 8000348:	4631      	mov	r1, r6
 800034a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d909      	bls.n	8000366 <__udivmoddi4+0xc2>
 8000352:	2d00      	cmp	r5, #0
 8000354:	f000 80ef 	beq.w	8000536 <__udivmoddi4+0x292>
 8000358:	2600      	movs	r6, #0
 800035a:	e9c5 0100 	strd	r0, r1, [r5]
 800035e:	4630      	mov	r0, r6
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	fab3 f683 	clz	r6, r3
 800036a:	2e00      	cmp	r6, #0
 800036c:	d14a      	bne.n	8000404 <__udivmoddi4+0x160>
 800036e:	428b      	cmp	r3, r1
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xd4>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 80f9 	bhi.w	800056a <__udivmoddi4+0x2c6>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb61 0303 	sbc.w	r3, r1, r3
 800037e:	2001      	movs	r0, #1
 8000380:	469e      	mov	lr, r3
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e0      	beq.n	8000348 <__udivmoddi4+0xa4>
 8000386:	e9c5 4e00 	strd	r4, lr, [r5]
 800038a:	e7dd      	b.n	8000348 <__udivmoddi4+0xa4>
 800038c:	b902      	cbnz	r2, 8000390 <__udivmoddi4+0xec>
 800038e:	deff      	udf	#255	; 0xff
 8000390:	fab2 f282 	clz	r2, r2
 8000394:	2a00      	cmp	r2, #0
 8000396:	f040 8092 	bne.w	80004be <__udivmoddi4+0x21a>
 800039a:	eba1 010c 	sub.w	r1, r1, ip
 800039e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a2:	fa1f fe8c 	uxth.w	lr, ip
 80003a6:	2601      	movs	r6, #1
 80003a8:	0c20      	lsrs	r0, r4, #16
 80003aa:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ae:	fb07 1113 	mls	r1, r7, r3, r1
 80003b2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b6:	fb0e f003 	mul.w	r0, lr, r3
 80003ba:	4288      	cmp	r0, r1
 80003bc:	d908      	bls.n	80003d0 <__udivmoddi4+0x12c>
 80003be:	eb1c 0101 	adds.w	r1, ip, r1
 80003c2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003c6:	d202      	bcs.n	80003ce <__udivmoddi4+0x12a>
 80003c8:	4288      	cmp	r0, r1
 80003ca:	f200 80cb 	bhi.w	8000564 <__udivmoddi4+0x2c0>
 80003ce:	4643      	mov	r3, r8
 80003d0:	1a09      	subs	r1, r1, r0
 80003d2:	b2a4      	uxth	r4, r4
 80003d4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d8:	fb07 1110 	mls	r1, r7, r0, r1
 80003dc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003e0:	fb0e fe00 	mul.w	lr, lr, r0
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x156>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003f0:	d202      	bcs.n	80003f8 <__udivmoddi4+0x154>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f200 80bb 	bhi.w	800056e <__udivmoddi4+0x2ca>
 80003f8:	4608      	mov	r0, r1
 80003fa:	eba4 040e 	sub.w	r4, r4, lr
 80003fe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000402:	e79c      	b.n	800033e <__udivmoddi4+0x9a>
 8000404:	f1c6 0720 	rsb	r7, r6, #32
 8000408:	40b3      	lsls	r3, r6
 800040a:	fa22 fc07 	lsr.w	ip, r2, r7
 800040e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000412:	fa20 f407 	lsr.w	r4, r0, r7
 8000416:	fa01 f306 	lsl.w	r3, r1, r6
 800041a:	431c      	orrs	r4, r3
 800041c:	40f9      	lsrs	r1, r7
 800041e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000422:	fa00 f306 	lsl.w	r3, r0, r6
 8000426:	fbb1 f8f9 	udiv	r8, r1, r9
 800042a:	0c20      	lsrs	r0, r4, #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fb09 1118 	mls	r1, r9, r8, r1
 8000434:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000438:	fb08 f00e 	mul.w	r0, r8, lr
 800043c:	4288      	cmp	r0, r1
 800043e:	fa02 f206 	lsl.w	r2, r2, r6
 8000442:	d90b      	bls.n	800045c <__udivmoddi4+0x1b8>
 8000444:	eb1c 0101 	adds.w	r1, ip, r1
 8000448:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800044c:	f080 8088 	bcs.w	8000560 <__udivmoddi4+0x2bc>
 8000450:	4288      	cmp	r0, r1
 8000452:	f240 8085 	bls.w	8000560 <__udivmoddi4+0x2bc>
 8000456:	f1a8 0802 	sub.w	r8, r8, #2
 800045a:	4461      	add	r1, ip
 800045c:	1a09      	subs	r1, r1, r0
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb1 f0f9 	udiv	r0, r1, r9
 8000464:	fb09 1110 	mls	r1, r9, r0, r1
 8000468:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800046c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000470:	458e      	cmp	lr, r1
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x1e2>
 8000474:	eb1c 0101 	adds.w	r1, ip, r1
 8000478:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800047c:	d26c      	bcs.n	8000558 <__udivmoddi4+0x2b4>
 800047e:	458e      	cmp	lr, r1
 8000480:	d96a      	bls.n	8000558 <__udivmoddi4+0x2b4>
 8000482:	3802      	subs	r0, #2
 8000484:	4461      	add	r1, ip
 8000486:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800048a:	fba0 9402 	umull	r9, r4, r0, r2
 800048e:	eba1 010e 	sub.w	r1, r1, lr
 8000492:	42a1      	cmp	r1, r4
 8000494:	46c8      	mov	r8, r9
 8000496:	46a6      	mov	lr, r4
 8000498:	d356      	bcc.n	8000548 <__udivmoddi4+0x2a4>
 800049a:	d053      	beq.n	8000544 <__udivmoddi4+0x2a0>
 800049c:	b15d      	cbz	r5, 80004b6 <__udivmoddi4+0x212>
 800049e:	ebb3 0208 	subs.w	r2, r3, r8
 80004a2:	eb61 010e 	sbc.w	r1, r1, lr
 80004a6:	fa01 f707 	lsl.w	r7, r1, r7
 80004aa:	fa22 f306 	lsr.w	r3, r2, r6
 80004ae:	40f1      	lsrs	r1, r6
 80004b0:	431f      	orrs	r7, r3
 80004b2:	e9c5 7100 	strd	r7, r1, [r5]
 80004b6:	2600      	movs	r6, #0
 80004b8:	4631      	mov	r1, r6
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	f1c2 0320 	rsb	r3, r2, #32
 80004c2:	40d8      	lsrs	r0, r3
 80004c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c8:	fa21 f303 	lsr.w	r3, r1, r3
 80004cc:	4091      	lsls	r1, r2
 80004ce:	4301      	orrs	r1, r0
 80004d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d4:	fa1f fe8c 	uxth.w	lr, ip
 80004d8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004dc:	fb07 3610 	mls	r6, r7, r0, r3
 80004e0:	0c0b      	lsrs	r3, r1, #16
 80004e2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e6:	fb00 f60e 	mul.w	r6, r0, lr
 80004ea:	429e      	cmp	r6, r3
 80004ec:	fa04 f402 	lsl.w	r4, r4, r2
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x260>
 80004f2:	eb1c 0303 	adds.w	r3, ip, r3
 80004f6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004fa:	d22f      	bcs.n	800055c <__udivmoddi4+0x2b8>
 80004fc:	429e      	cmp	r6, r3
 80004fe:	d92d      	bls.n	800055c <__udivmoddi4+0x2b8>
 8000500:	3802      	subs	r0, #2
 8000502:	4463      	add	r3, ip
 8000504:	1b9b      	subs	r3, r3, r6
 8000506:	b289      	uxth	r1, r1
 8000508:	fbb3 f6f7 	udiv	r6, r3, r7
 800050c:	fb07 3316 	mls	r3, r7, r6, r3
 8000510:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000514:	fb06 f30e 	mul.w	r3, r6, lr
 8000518:	428b      	cmp	r3, r1
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x28a>
 800051c:	eb1c 0101 	adds.w	r1, ip, r1
 8000520:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000524:	d216      	bcs.n	8000554 <__udivmoddi4+0x2b0>
 8000526:	428b      	cmp	r3, r1
 8000528:	d914      	bls.n	8000554 <__udivmoddi4+0x2b0>
 800052a:	3e02      	subs	r6, #2
 800052c:	4461      	add	r1, ip
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000534:	e738      	b.n	80003a8 <__udivmoddi4+0x104>
 8000536:	462e      	mov	r6, r5
 8000538:	4628      	mov	r0, r5
 800053a:	e705      	b.n	8000348 <__udivmoddi4+0xa4>
 800053c:	4606      	mov	r6, r0
 800053e:	e6e3      	b.n	8000308 <__udivmoddi4+0x64>
 8000540:	4618      	mov	r0, r3
 8000542:	e6f8      	b.n	8000336 <__udivmoddi4+0x92>
 8000544:	454b      	cmp	r3, r9
 8000546:	d2a9      	bcs.n	800049c <__udivmoddi4+0x1f8>
 8000548:	ebb9 0802 	subs.w	r8, r9, r2
 800054c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000550:	3801      	subs	r0, #1
 8000552:	e7a3      	b.n	800049c <__udivmoddi4+0x1f8>
 8000554:	4646      	mov	r6, r8
 8000556:	e7ea      	b.n	800052e <__udivmoddi4+0x28a>
 8000558:	4620      	mov	r0, r4
 800055a:	e794      	b.n	8000486 <__udivmoddi4+0x1e2>
 800055c:	4640      	mov	r0, r8
 800055e:	e7d1      	b.n	8000504 <__udivmoddi4+0x260>
 8000560:	46d0      	mov	r8, sl
 8000562:	e77b      	b.n	800045c <__udivmoddi4+0x1b8>
 8000564:	3b02      	subs	r3, #2
 8000566:	4461      	add	r1, ip
 8000568:	e732      	b.n	80003d0 <__udivmoddi4+0x12c>
 800056a:	4630      	mov	r0, r6
 800056c:	e709      	b.n	8000382 <__udivmoddi4+0xde>
 800056e:	4464      	add	r4, ip
 8000570:	3802      	subs	r0, #2
 8000572:	e742      	b.n	80003fa <__udivmoddi4+0x156>

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08a      	sub	sp, #40	; 0x28
 800057c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f000 fa53 	bl	8000a28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f86d 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f000 f8d3 	bl	8000730 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  DWT_CTRL|=(1<<0);
 800058a:	4b2d      	ldr	r3, [pc, #180]	; (8000640 <main+0xc8>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a2c      	ldr	r2, [pc, #176]	; (8000640 <main+0xc8>)
 8000590:	f043 0301 	orr.w	r3, r3, #1
 8000594:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 8000596:	482b      	ldr	r0, [pc, #172]	; (8000644 <main+0xcc>)
 8000598:	f004 fa9a 	bl	8004ad0 <SEGGER_UART_init>
  SEGGER_SYSVIEW_Conf();
 800059c:	f004 f8c2 	bl	8004724 <SEGGER_SYSVIEW_Conf>

//  SEGGER_SYSVIEW_Start();

status =xTaskCreate(LEDgreen, "LEDgreen", 100, "LEDgreen", 0, &taskLedGreen);
 80005a0:	f107 030c 	add.w	r3, r7, #12
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2300      	movs	r3, #0
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	4b27      	ldr	r3, [pc, #156]	; (8000648 <main+0xd0>)
 80005ac:	2264      	movs	r2, #100	; 0x64
 80005ae:	4926      	ldr	r1, [pc, #152]	; (8000648 <main+0xd0>)
 80005b0:	4826      	ldr	r0, [pc, #152]	; (800064c <main+0xd4>)
 80005b2:	f002 fa07 	bl	80029c4 <xTaskCreate>
 80005b6:	61f8      	str	r0, [r7, #28]
configASSERT(status==pdPASS);
 80005b8:	69fb      	ldr	r3, [r7, #28]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d00a      	beq.n	80005d4 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005c2:	f383 8811 	msr	BASEPRI, r3
 80005c6:	f3bf 8f6f 	isb	sy
 80005ca:	f3bf 8f4f 	dsb	sy
 80005ce:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005d0:	bf00      	nop
 80005d2:	e7fe      	b.n	80005d2 <main+0x5a>
status =xTaskCreate(LEDred, "LEDred", 100, "LEDred", 2, &taskLedRed);
 80005d4:	f107 0308 	add.w	r3, r7, #8
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	2302      	movs	r3, #2
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <main+0xd8>)
 80005e0:	2264      	movs	r2, #100	; 0x64
 80005e2:	491b      	ldr	r1, [pc, #108]	; (8000650 <main+0xd8>)
 80005e4:	481b      	ldr	r0, [pc, #108]	; (8000654 <main+0xdc>)
 80005e6:	f002 f9ed 	bl	80029c4 <xTaskCreate>
 80005ea:	61f8      	str	r0, [r7, #28]
configASSERT(status==pdPASS);
 80005ec:	69fb      	ldr	r3, [r7, #28]
 80005ee:	2b01      	cmp	r3, #1
 80005f0:	d00a      	beq.n	8000608 <main+0x90>
        __asm volatile
 80005f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005f6:	f383 8811 	msr	BASEPRI, r3
 80005fa:	f3bf 8f6f 	isb	sy
 80005fe:	f3bf 8f4f 	dsb	sy
 8000602:	617b      	str	r3, [r7, #20]
    }
 8000604:	bf00      	nop
 8000606:	e7fe      	b.n	8000606 <main+0x8e>
status=xTaskCreate(LEDyellow, "LEDyellow", 100, "LEDyellow", 2, &taskLedYellow);
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	2302      	movs	r3, #2
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	4b11      	ldr	r3, [pc, #68]	; (8000658 <main+0xe0>)
 8000612:	2264      	movs	r2, #100	; 0x64
 8000614:	4910      	ldr	r1, [pc, #64]	; (8000658 <main+0xe0>)
 8000616:	4811      	ldr	r0, [pc, #68]	; (800065c <main+0xe4>)
 8000618:	f002 f9d4 	bl	80029c4 <xTaskCreate>
 800061c:	61f8      	str	r0, [r7, #28]
configASSERT(status==pdPASS);
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	2b01      	cmp	r3, #1
 8000622:	d00a      	beq.n	800063a <main+0xc2>
        __asm volatile
 8000624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000628:	f383 8811 	msr	BASEPRI, r3
 800062c:	f3bf 8f6f 	isb	sy
 8000630:	f3bf 8f4f 	dsb	sy
 8000634:	613b      	str	r3, [r7, #16]
    }
 8000636:	bf00      	nop
 8000638:	e7fe      	b.n	8000638 <main+0xc0>
vTaskStartScheduler();
 800063a:	f002 fb51 	bl	8002ce0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800063e:	e7fe      	b.n	800063e <main+0xc6>
 8000640:	e0001000 	.word	0xe0001000
 8000644:	0007a120 	.word	0x0007a120
 8000648:	080068dc 	.word	0x080068dc
 800064c:	08000799 	.word	0x08000799
 8000650:	080068e8 	.word	0x080068e8
 8000654:	080007bd 	.word	0x080007bd
 8000658:	080068f0 	.word	0x080068f0
 800065c:	080007dd 	.word	0x080007dd

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b094      	sub	sp, #80	; 0x50
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 0320 	add.w	r3, r7, #32
 800066a:	2230      	movs	r2, #48	; 0x30
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f006 f920 	bl	80068b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
 8000682:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	4b27      	ldr	r3, [pc, #156]	; (8000728 <SystemClock_Config+0xc8>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068c:	4a26      	ldr	r2, [pc, #152]	; (8000728 <SystemClock_Config+0xc8>)
 800068e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000692:	6413      	str	r3, [r2, #64]	; 0x40
 8000694:	4b24      	ldr	r3, [pc, #144]	; (8000728 <SystemClock_Config+0xc8>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a0:	2300      	movs	r3, #0
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	4b21      	ldr	r3, [pc, #132]	; (800072c <SystemClock_Config+0xcc>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a20      	ldr	r2, [pc, #128]	; (800072c <SystemClock_Config+0xcc>)
 80006aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006ae:	6013      	str	r3, [r2, #0]
 80006b0:	4b1e      	ldr	r3, [pc, #120]	; (800072c <SystemClock_Config+0xcc>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b8:	607b      	str	r3, [r7, #4]
 80006ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006bc:	2302      	movs	r3, #2
 80006be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c0:	2301      	movs	r3, #1
 80006c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c4:	2310      	movs	r3, #16
 80006c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c8:	2302      	movs	r3, #2
 80006ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006cc:	2300      	movs	r3, #0
 80006ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006d0:	2308      	movs	r3, #8
 80006d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80006d4:	2354      	movs	r3, #84	; 0x54
 80006d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d8:	2302      	movs	r3, #2
 80006da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006dc:	2304      	movs	r3, #4
 80006de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	f107 0320 	add.w	r3, r7, #32
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 fc97 	bl	8001018 <HAL_RCC_OscConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006f0:	f000 f89e 	bl	8000830 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f4:	230f      	movs	r3, #15
 80006f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f8:	2302      	movs	r3, #2
 80006fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000704:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800070a:	f107 030c 	add.w	r3, r7, #12
 800070e:	2102      	movs	r1, #2
 8000710:	4618      	mov	r0, r3
 8000712:	f000 fef9 	bl	8001508 <HAL_RCC_ClockConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800071c:	f000 f888 	bl	8000830 <Error_Handler>
  }
}
 8000720:	bf00      	nop
 8000722:	3750      	adds	r7, #80	; 0x50
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000744:	2300      	movs	r3, #0
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	4b11      	ldr	r3, [pc, #68]	; (8000790 <MX_GPIO_Init+0x60>)
 800074a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074c:	4a10      	ldr	r2, [pc, #64]	; (8000790 <MX_GPIO_Init+0x60>)
 800074e:	f043 0308 	orr.w	r3, r3, #8
 8000752:	6313      	str	r3, [r2, #48]	; 0x30
 8000754:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <MX_GPIO_Init+0x60>)
 8000756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000758:	f003 0308 	and.w	r3, r3, #8
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000766:	480b      	ldr	r0, [pc, #44]	; (8000794 <MX_GPIO_Init+0x64>)
 8000768:	f000 fc06 	bl	8000f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800076c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000770:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000772:	2301      	movs	r3, #1
 8000774:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	4619      	mov	r1, r3
 8000782:	4804      	ldr	r0, [pc, #16]	; (8000794 <MX_GPIO_Init+0x64>)
 8000784:	f000 fa74 	bl	8000c70 <HAL_GPIO_Init>

}
 8000788:	bf00      	nop
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40023800 	.word	0x40023800
 8000794:	40020c00 	.word	0x40020c00

08000798 <LEDgreen>:

/* USER CODE BEGIN 4 */
static void LEDgreen(void *param)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80007a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a4:	4804      	ldr	r0, [pc, #16]	; (80007b8 <LEDgreen+0x20>)
 80007a6:	f000 fc00 	bl	8000faa <HAL_GPIO_TogglePin>
//		printf("%s\n",(char*)param);
		int ticks=pdMS_TO_TICKS(100);
 80007aa:	2364      	movs	r3, #100	; 0x64
 80007ac:	60fb      	str	r3, [r7, #12]
		vTaskDelay(ticks);
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	4618      	mov	r0, r3
 80007b2:	f002 fa5d 	bl	8002c70 <vTaskDelay>
	{
 80007b6:	e7f3      	b.n	80007a0 <LEDgreen+0x8>
 80007b8:	40020c00 	.word	0x40020c00

080007bc <LEDred>:
	}
}
static void LEDred(void *param)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80007c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c8:	4803      	ldr	r0, [pc, #12]	; (80007d8 <LEDred+0x1c>)
 80007ca:	f000 fbee 	bl	8000faa <HAL_GPIO_TogglePin>
	//	printf("%s\n",(char*)param);
		vTaskDelay(800);
 80007ce:	f44f 7048 	mov.w	r0, #800	; 0x320
 80007d2:	f002 fa4d 	bl	8002c70 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80007d6:	e7f5      	b.n	80007c4 <LEDred+0x8>
 80007d8:	40020c00 	.word	0x40020c00

080007dc <LEDyellow>:
	}
}
static void LEDyellow(void *param)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80007e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007e8:	4803      	ldr	r0, [pc, #12]	; (80007f8 <LEDyellow+0x1c>)
 80007ea:	f000 fbde 	bl	8000faa <HAL_GPIO_TogglePin>
		//printf("%s\n",(char*)param);
		vTaskDelay(400);
 80007ee:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80007f2:	f002 fa3d 	bl	8002c70 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80007f6:	e7f5      	b.n	80007e4 <LEDyellow+0x8>
 80007f8:	40020c00 	.word	0x40020c00

080007fc <vApplicationIdleHook>:
	}
}
void vApplicationIdleHook(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000800:	2101      	movs	r1, #1
 8000802:	2000      	movs	r0, #0
 8000804:	f000 fbec 	bl	8000fe0 <HAL_PWR_EnterSLEEPMode>
}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}

0800080c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM9) {
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a04      	ldr	r2, [pc, #16]	; (800082c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d101      	bne.n	8000822 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800081e:	f000 f925 	bl	8000a6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40014000 	.word	0x40014000

08000830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000834:	b672      	cpsid	i
}
 8000836:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000838:	e7fe      	b.n	8000838 <Error_Handler+0x8>
	...

0800083c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	4b10      	ldr	r3, [pc, #64]	; (8000888 <HAL_MspInit+0x4c>)
 8000848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800084a:	4a0f      	ldr	r2, [pc, #60]	; (8000888 <HAL_MspInit+0x4c>)
 800084c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000850:	6453      	str	r3, [r2, #68]	; 0x44
 8000852:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <HAL_MspInit+0x4c>)
 8000854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	603b      	str	r3, [r7, #0]
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <HAL_MspInit+0x4c>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000866:	4a08      	ldr	r2, [pc, #32]	; (8000888 <HAL_MspInit+0x4c>)
 8000868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086c:	6413      	str	r3, [r2, #64]	; 0x40
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_MspInit+0x4c>)
 8000870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
vInitPrioGroupValue();
 800087a:	f003 fb9d 	bl	8003fb8 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40023800 	.word	0x40023800

0800088c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08c      	sub	sp, #48	; 0x30
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 800089c:	2300      	movs	r3, #0
 800089e:	60bb      	str	r3, [r7, #8]
 80008a0:	4b2e      	ldr	r3, [pc, #184]	; (800095c <HAL_InitTick+0xd0>)
 80008a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a4:	4a2d      	ldr	r2, [pc, #180]	; (800095c <HAL_InitTick+0xd0>)
 80008a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008aa:	6453      	str	r3, [r2, #68]	; 0x44
 80008ac:	4b2b      	ldr	r3, [pc, #172]	; (800095c <HAL_InitTick+0xd0>)
 80008ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008b8:	f107 020c 	add.w	r2, r7, #12
 80008bc:	f107 0310 	add.w	r3, r7, #16
 80008c0:	4611      	mov	r1, r2
 80008c2:	4618      	mov	r0, r3
 80008c4:	f000 ffec 	bl	80018a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM9 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008c8:	f000 ffd6 	bl	8001878 <HAL_RCC_GetPCLK2Freq>
 80008cc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008d0:	4a23      	ldr	r2, [pc, #140]	; (8000960 <HAL_InitTick+0xd4>)
 80008d2:	fba2 2303 	umull	r2, r3, r2, r3
 80008d6:	0c9b      	lsrs	r3, r3, #18
 80008d8:	3b01      	subs	r3, #1
 80008da:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 80008dc:	4b21      	ldr	r3, [pc, #132]	; (8000964 <HAL_InitTick+0xd8>)
 80008de:	4a22      	ldr	r2, [pc, #136]	; (8000968 <HAL_InitTick+0xdc>)
 80008e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 80008e2:	4b20      	ldr	r3, [pc, #128]	; (8000964 <HAL_InitTick+0xd8>)
 80008e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008e8:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 80008ea:	4a1e      	ldr	r2, [pc, #120]	; (8000964 <HAL_InitTick+0xd8>)
 80008ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ee:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 80008f0:	4b1c      	ldr	r3, [pc, #112]	; (8000964 <HAL_InitTick+0xd8>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008f6:	4b1b      	ldr	r3, [pc, #108]	; (8000964 <HAL_InitTick+0xd8>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008fc:	4b19      	ldr	r3, [pc, #100]	; (8000964 <HAL_InitTick+0xd8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim9);
 8000902:	4818      	ldr	r0, [pc, #96]	; (8000964 <HAL_InitTick+0xd8>)
 8000904:	f000 fffe 	bl	8001904 <HAL_TIM_Base_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800090e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000912:	2b00      	cmp	r3, #0
 8000914:	d11b      	bne.n	800094e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim9);
 8000916:	4813      	ldr	r0, [pc, #76]	; (8000964 <HAL_InitTick+0xd8>)
 8000918:	f001 f84e 	bl	80019b8 <HAL_TIM_Base_Start_IT>
 800091c:	4603      	mov	r3, r0
 800091e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000926:	2b00      	cmp	r3, #0
 8000928:	d111      	bne.n	800094e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM9 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800092a:	2018      	movs	r0, #24
 800092c:	f000 f992 	bl	8000c54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2b0f      	cmp	r3, #15
 8000934:	d808      	bhi.n	8000948 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority, 0U);
 8000936:	2200      	movs	r2, #0
 8000938:	6879      	ldr	r1, [r7, #4]
 800093a:	2018      	movs	r0, #24
 800093c:	f000 f96e 	bl	8000c1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000940:	4a0a      	ldr	r2, [pc, #40]	; (800096c <HAL_InitTick+0xe0>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6013      	str	r3, [r2, #0]
 8000946:	e002      	b.n	800094e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000948:	2301      	movs	r3, #1
 800094a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800094e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000952:	4618      	mov	r0, r3
 8000954:	3730      	adds	r7, #48	; 0x30
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800
 8000960:	431bde83 	.word	0x431bde83
 8000964:	20000038 	.word	0x20000038
 8000968:	40014000 	.word	0x40014000
 800096c:	20000004 	.word	0x20000004

08000970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000974:	e7fe      	b.n	8000974 <NMI_Handler+0x4>

08000976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000976:	b480      	push	{r7}
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097a:	e7fe      	b.n	800097a <HardFault_Handler+0x4>

0800097c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000980:	e7fe      	b.n	8000980 <MemManage_Handler+0x4>

08000982 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000986:	e7fe      	b.n	8000986 <BusFault_Handler+0x4>

08000988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <UsageFault_Handler+0x4>

0800098e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80009a2:	f001 f86b 	bl	8001a7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	20000038 	.word	0x20000038

080009b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <SystemInit+0x20>)
 80009b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009ba:	4a05      	ldr	r2, [pc, #20]	; (80009d0 <SystemInit+0x20>)
 80009bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009d8:	480d      	ldr	r0, [pc, #52]	; (8000a10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009da:	490e      	ldr	r1, [pc, #56]	; (8000a14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009dc:	4a0e      	ldr	r2, [pc, #56]	; (8000a18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e0:	e002      	b.n	80009e8 <LoopCopyDataInit>

080009e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e6:	3304      	adds	r3, #4

080009e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009ec:	d3f9      	bcc.n	80009e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ee:	4a0b      	ldr	r2, [pc, #44]	; (8000a1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009f0:	4c0b      	ldr	r4, [pc, #44]	; (8000a20 <LoopFillZerobss+0x26>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f4:	e001      	b.n	80009fa <LoopFillZerobss>

080009f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f8:	3204      	adds	r2, #4

080009fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009fc:	d3fb      	bcc.n	80009f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009fe:	f7ff ffd7 	bl	80009b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a02:	f005 ff15 	bl	8006830 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a06:	f7ff fdb7 	bl	8000578 <main>
  bx  lr    
 8000a0a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a14:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000a18:	08006a20 	.word	0x08006a20
  ldr r2, =_sbss
 8000a1c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000a20:	200144ac 	.word	0x200144ac

08000a24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a24:	e7fe      	b.n	8000a24 <ADC_IRQHandler>
	...

08000a28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a2c:	4b0e      	ldr	r3, [pc, #56]	; (8000a68 <HAL_Init+0x40>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a0d      	ldr	r2, [pc, #52]	; (8000a68 <HAL_Init+0x40>)
 8000a32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a38:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <HAL_Init+0x40>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a0a      	ldr	r2, [pc, #40]	; (8000a68 <HAL_Init+0x40>)
 8000a3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a44:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <HAL_Init+0x40>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a07      	ldr	r2, [pc, #28]	; (8000a68 <HAL_Init+0x40>)
 8000a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a50:	2003      	movs	r0, #3
 8000a52:	f000 f8d8 	bl	8000c06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a56:	200f      	movs	r0, #15
 8000a58:	f7ff ff18 	bl	800088c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a5c:	f7ff feee 	bl	800083c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40023c00 	.word	0x40023c00

08000a6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_IncTick+0x20>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	461a      	mov	r2, r3
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_IncTick+0x24>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <HAL_IncTick+0x24>)
 8000a7e:	6013      	str	r3, [r2, #0]
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	20000080 	.word	0x20000080

08000a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b03      	ldr	r3, [pc, #12]	; (8000aa8 <HAL_GetTick+0x14>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	20000080 	.word	0x20000080

08000aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ade:	4a04      	ldr	r2, [pc, #16]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	60d3      	str	r3, [r2, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <__NVIC_GetPriorityGrouping+0x18>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	f003 0307 	and.w	r3, r3, #7
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	db0b      	blt.n	8000b3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	f003 021f 	and.w	r2, r3, #31
 8000b28:	4907      	ldr	r1, [pc, #28]	; (8000b48 <__NVIC_EnableIRQ+0x38>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	095b      	lsrs	r3, r3, #5
 8000b30:	2001      	movs	r0, #1
 8000b32:	fa00 f202 	lsl.w	r2, r0, r2
 8000b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	e000e100 	.word	0xe000e100

08000b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	db0a      	blt.n	8000b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	490c      	ldr	r1, [pc, #48]	; (8000b98 <__NVIC_SetPriority+0x4c>)
 8000b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6a:	0112      	lsls	r2, r2, #4
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	440b      	add	r3, r1
 8000b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b74:	e00a      	b.n	8000b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4908      	ldr	r1, [pc, #32]	; (8000b9c <__NVIC_SetPriority+0x50>)
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	f003 030f 	and.w	r3, r3, #15
 8000b82:	3b04      	subs	r3, #4
 8000b84:	0112      	lsls	r2, r2, #4
 8000b86:	b2d2      	uxtb	r2, r2
 8000b88:	440b      	add	r3, r1
 8000b8a:	761a      	strb	r2, [r3, #24]
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000e100 	.word	0xe000e100
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b089      	sub	sp, #36	; 0x24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60f8      	str	r0, [r7, #12]
 8000ba8:	60b9      	str	r1, [r7, #8]
 8000baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	f1c3 0307 	rsb	r3, r3, #7
 8000bba:	2b04      	cmp	r3, #4
 8000bbc:	bf28      	it	cs
 8000bbe:	2304      	movcs	r3, #4
 8000bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	2b06      	cmp	r3, #6
 8000bc8:	d902      	bls.n	8000bd0 <NVIC_EncodePriority+0x30>
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3b03      	subs	r3, #3
 8000bce:	e000      	b.n	8000bd2 <NVIC_EncodePriority+0x32>
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	fa02 f303 	lsl.w	r3, r2, r3
 8000bde:	43da      	mvns	r2, r3
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	401a      	ands	r2, r3
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf2:	43d9      	mvns	r1, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf8:	4313      	orrs	r3, r2
         );
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3724      	adds	r7, #36	; 0x24
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f7ff ff4c 	bl	8000aac <__NVIC_SetPriorityGrouping>
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
 8000c28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c2e:	f7ff ff61 	bl	8000af4 <__NVIC_GetPriorityGrouping>
 8000c32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	68b9      	ldr	r1, [r7, #8]
 8000c38:	6978      	ldr	r0, [r7, #20]
 8000c3a:	f7ff ffb1 	bl	8000ba0 <NVIC_EncodePriority>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c44:	4611      	mov	r1, r2
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff80 	bl	8000b4c <__NVIC_SetPriority>
}
 8000c4c:	bf00      	nop
 8000c4e:	3718      	adds	r7, #24
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ff54 	bl	8000b10 <__NVIC_EnableIRQ>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b089      	sub	sp, #36	; 0x24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c82:	2300      	movs	r3, #0
 8000c84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	61fb      	str	r3, [r7, #28]
 8000c8a:	e159      	b.n	8000f40 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	fa02 f303 	lsl.w	r3, r2, r3
 8000c94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	697a      	ldr	r2, [r7, #20]
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	f040 8148 	bne.w	8000f3a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f003 0303 	and.w	r3, r3, #3
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d005      	beq.n	8000cc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d130      	bne.n	8000d24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	2203      	movs	r2, #3
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	69ba      	ldr	r2, [r7, #24]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	68da      	ldr	r2, [r3, #12]
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	69ba      	ldr	r2, [r7, #24]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	69ba      	ldr	r2, [r7, #24]
 8000cf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	43db      	mvns	r3, r3
 8000d02:	69ba      	ldr	r2, [r7, #24]
 8000d04:	4013      	ands	r3, r2
 8000d06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	091b      	lsrs	r3, r3, #4
 8000d0e:	f003 0201 	and.w	r2, r3, #1
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	69ba      	ldr	r2, [r7, #24]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	69ba      	ldr	r2, [r7, #24]
 8000d22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0303 	and.w	r3, r3, #3
 8000d2c:	2b03      	cmp	r3, #3
 8000d2e:	d017      	beq.n	8000d60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	43db      	mvns	r3, r3
 8000d42:	69ba      	ldr	r2, [r7, #24]
 8000d44:	4013      	ands	r3, r2
 8000d46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	689a      	ldr	r2, [r3, #8]
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	69ba      	ldr	r2, [r7, #24]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	69ba      	ldr	r2, [r7, #24]
 8000d5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f003 0303 	and.w	r3, r3, #3
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d123      	bne.n	8000db4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d6c:	69fb      	ldr	r3, [r7, #28]
 8000d6e:	08da      	lsrs	r2, r3, #3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3208      	adds	r2, #8
 8000d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	f003 0307 	and.w	r3, r3, #7
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	220f      	movs	r2, #15
 8000d84:	fa02 f303 	lsl.w	r3, r2, r3
 8000d88:	43db      	mvns	r3, r3
 8000d8a:	69ba      	ldr	r2, [r7, #24]
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	691a      	ldr	r2, [r3, #16]
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	69ba      	ldr	r2, [r7, #24]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	08da      	lsrs	r2, r3, #3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	3208      	adds	r2, #8
 8000dae:	69b9      	ldr	r1, [r7, #24]
 8000db0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	43db      	mvns	r3, r3
 8000dc6:	69ba      	ldr	r2, [r7, #24]
 8000dc8:	4013      	ands	r3, r2
 8000dca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f003 0203 	and.w	r2, r3, #3
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 80a2 	beq.w	8000f3a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	4b57      	ldr	r3, [pc, #348]	; (8000f58 <HAL_GPIO_Init+0x2e8>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfe:	4a56      	ldr	r2, [pc, #344]	; (8000f58 <HAL_GPIO_Init+0x2e8>)
 8000e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e04:	6453      	str	r3, [r2, #68]	; 0x44
 8000e06:	4b54      	ldr	r3, [pc, #336]	; (8000f58 <HAL_GPIO_Init+0x2e8>)
 8000e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e12:	4a52      	ldr	r2, [pc, #328]	; (8000f5c <HAL_GPIO_Init+0x2ec>)
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	089b      	lsrs	r3, r3, #2
 8000e18:	3302      	adds	r3, #2
 8000e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	f003 0303 	and.w	r3, r3, #3
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	220f      	movs	r2, #15
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4013      	ands	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a49      	ldr	r2, [pc, #292]	; (8000f60 <HAL_GPIO_Init+0x2f0>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d019      	beq.n	8000e72 <HAL_GPIO_Init+0x202>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a48      	ldr	r2, [pc, #288]	; (8000f64 <HAL_GPIO_Init+0x2f4>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d013      	beq.n	8000e6e <HAL_GPIO_Init+0x1fe>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4a47      	ldr	r2, [pc, #284]	; (8000f68 <HAL_GPIO_Init+0x2f8>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d00d      	beq.n	8000e6a <HAL_GPIO_Init+0x1fa>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a46      	ldr	r2, [pc, #280]	; (8000f6c <HAL_GPIO_Init+0x2fc>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d007      	beq.n	8000e66 <HAL_GPIO_Init+0x1f6>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a45      	ldr	r2, [pc, #276]	; (8000f70 <HAL_GPIO_Init+0x300>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d101      	bne.n	8000e62 <HAL_GPIO_Init+0x1f2>
 8000e5e:	2304      	movs	r3, #4
 8000e60:	e008      	b.n	8000e74 <HAL_GPIO_Init+0x204>
 8000e62:	2307      	movs	r3, #7
 8000e64:	e006      	b.n	8000e74 <HAL_GPIO_Init+0x204>
 8000e66:	2303      	movs	r3, #3
 8000e68:	e004      	b.n	8000e74 <HAL_GPIO_Init+0x204>
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	e002      	b.n	8000e74 <HAL_GPIO_Init+0x204>
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e000      	b.n	8000e74 <HAL_GPIO_Init+0x204>
 8000e72:	2300      	movs	r3, #0
 8000e74:	69fa      	ldr	r2, [r7, #28]
 8000e76:	f002 0203 	and.w	r2, r2, #3
 8000e7a:	0092      	lsls	r2, r2, #2
 8000e7c:	4093      	lsls	r3, r2
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e84:	4935      	ldr	r1, [pc, #212]	; (8000f5c <HAL_GPIO_Init+0x2ec>)
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	089b      	lsrs	r3, r3, #2
 8000e8a:	3302      	adds	r3, #2
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e92:	4b38      	ldr	r3, [pc, #224]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d003      	beq.n	8000eb6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000eb6:	4a2f      	ldr	r2, [pc, #188]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ebc:	4b2d      	ldr	r3, [pc, #180]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d003      	beq.n	8000ee0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ee0:	4a24      	ldr	r2, [pc, #144]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000ee6:	4b23      	ldr	r3, [pc, #140]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d003      	beq.n	8000f0a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f0a:	4a1a      	ldr	r2, [pc, #104]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f10:	4b18      	ldr	r3, [pc, #96]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d003      	beq.n	8000f34 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f34:	4a0f      	ldr	r2, [pc, #60]	; (8000f74 <HAL_GPIO_Init+0x304>)
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	61fb      	str	r3, [r7, #28]
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	2b0f      	cmp	r3, #15
 8000f44:	f67f aea2 	bls.w	8000c8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f48:	bf00      	nop
 8000f4a:	bf00      	nop
 8000f4c:	3724      	adds	r7, #36	; 0x24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40013800 	.word	0x40013800
 8000f60:	40020000 	.word	0x40020000
 8000f64:	40020400 	.word	0x40020400
 8000f68:	40020800 	.word	0x40020800
 8000f6c:	40020c00 	.word	0x40020c00
 8000f70:	40021000 	.word	0x40021000
 8000f74:	40013c00 	.word	0x40013c00

08000f78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	807b      	strh	r3, [r7, #2]
 8000f84:	4613      	mov	r3, r2
 8000f86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f88:	787b      	ldrb	r3, [r7, #1]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f8e:	887a      	ldrh	r2, [r7, #2]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f94:	e003      	b.n	8000f9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f96:	887b      	ldrh	r3, [r7, #2]
 8000f98:	041a      	lsls	r2, r3, #16
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	619a      	str	r2, [r3, #24]
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b085      	sub	sp, #20
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fbc:	887a      	ldrh	r2, [r7, #2]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	041a      	lsls	r2, r3, #16
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	43d9      	mvns	r1, r3
 8000fc8:	887b      	ldrh	r3, [r7, #2]
 8000fca:	400b      	ands	r3, r1
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	619a      	str	r2, [r3, #24]
}
 8000fd2:	bf00      	nop
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000fec:	4b09      	ldr	r3, [pc, #36]	; (8001014 <HAL_PWR_EnterSLEEPMode+0x34>)
 8000fee:	691b      	ldr	r3, [r3, #16]
 8000ff0:	4a08      	ldr	r2, [pc, #32]	; (8001014 <HAL_PWR_EnterSLEEPMode+0x34>)
 8000ff2:	f023 0304 	bic.w	r3, r3, #4
 8000ff6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d101      	bne.n	8001002 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8000ffe:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8001000:	e002      	b.n	8001008 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8001002:	bf40      	sev
    __WFE();
 8001004:	bf20      	wfe
    __WFE();
 8001006:	bf20      	wfe
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e267      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	2b00      	cmp	r3, #0
 8001034:	d075      	beq.n	8001122 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001036:	4b88      	ldr	r3, [pc, #544]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	f003 030c 	and.w	r3, r3, #12
 800103e:	2b04      	cmp	r3, #4
 8001040:	d00c      	beq.n	800105c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001042:	4b85      	ldr	r3, [pc, #532]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800104a:	2b08      	cmp	r3, #8
 800104c:	d112      	bne.n	8001074 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800104e:	4b82      	ldr	r3, [pc, #520]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001056:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800105a:	d10b      	bne.n	8001074 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800105c:	4b7e      	ldr	r3, [pc, #504]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d05b      	beq.n	8001120 <HAL_RCC_OscConfig+0x108>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d157      	bne.n	8001120 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e242      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800107c:	d106      	bne.n	800108c <HAL_RCC_OscConfig+0x74>
 800107e:	4b76      	ldr	r3, [pc, #472]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a75      	ldr	r2, [pc, #468]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e01d      	b.n	80010c8 <HAL_RCC_OscConfig+0xb0>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001094:	d10c      	bne.n	80010b0 <HAL_RCC_OscConfig+0x98>
 8001096:	4b70      	ldr	r3, [pc, #448]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a6f      	ldr	r2, [pc, #444]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 800109c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	4b6d      	ldr	r3, [pc, #436]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a6c      	ldr	r2, [pc, #432]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80010a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010ac:	6013      	str	r3, [r2, #0]
 80010ae:	e00b      	b.n	80010c8 <HAL_RCC_OscConfig+0xb0>
 80010b0:	4b69      	ldr	r3, [pc, #420]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a68      	ldr	r2, [pc, #416]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80010b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	4b66      	ldr	r3, [pc, #408]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a65      	ldr	r2, [pc, #404]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80010c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d013      	beq.n	80010f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fce0 	bl	8000a94 <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010d8:	f7ff fcdc 	bl	8000a94 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b64      	cmp	r3, #100	; 0x64
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e207      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ea:	4b5b      	ldr	r3, [pc, #364]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d0f0      	beq.n	80010d8 <HAL_RCC_OscConfig+0xc0>
 80010f6:	e014      	b.n	8001122 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f8:	f7ff fccc 	bl	8000a94 <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001100:	f7ff fcc8 	bl	8000a94 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b64      	cmp	r3, #100	; 0x64
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e1f3      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001112:	4b51      	ldr	r3, [pc, #324]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0xe8>
 800111e:	e000      	b.n	8001122 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b00      	cmp	r3, #0
 800112c:	d063      	beq.n	80011f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800112e:	4b4a      	ldr	r3, [pc, #296]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 030c 	and.w	r3, r3, #12
 8001136:	2b00      	cmp	r3, #0
 8001138:	d00b      	beq.n	8001152 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800113a:	4b47      	ldr	r3, [pc, #284]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001142:	2b08      	cmp	r3, #8
 8001144:	d11c      	bne.n	8001180 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001146:	4b44      	ldr	r3, [pc, #272]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d116      	bne.n	8001180 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001152:	4b41      	ldr	r3, [pc, #260]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d005      	beq.n	800116a <HAL_RCC_OscConfig+0x152>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d001      	beq.n	800116a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e1c7      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800116a:	4b3b      	ldr	r3, [pc, #236]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	691b      	ldr	r3, [r3, #16]
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	4937      	ldr	r1, [pc, #220]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 800117a:	4313      	orrs	r3, r2
 800117c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800117e:	e03a      	b.n	80011f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d020      	beq.n	80011ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001188:	4b34      	ldr	r3, [pc, #208]	; (800125c <HAL_RCC_OscConfig+0x244>)
 800118a:	2201      	movs	r2, #1
 800118c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800118e:	f7ff fc81 	bl	8000a94 <HAL_GetTick>
 8001192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001194:	e008      	b.n	80011a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001196:	f7ff fc7d 	bl	8000a94 <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d901      	bls.n	80011a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80011a4:	2303      	movs	r3, #3
 80011a6:	e1a8      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a8:	4b2b      	ldr	r3, [pc, #172]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0302 	and.w	r3, r3, #2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d0f0      	beq.n	8001196 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b4:	4b28      	ldr	r3, [pc, #160]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	691b      	ldr	r3, [r3, #16]
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4925      	ldr	r1, [pc, #148]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80011c4:	4313      	orrs	r3, r2
 80011c6:	600b      	str	r3, [r1, #0]
 80011c8:	e015      	b.n	80011f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ca:	4b24      	ldr	r3, [pc, #144]	; (800125c <HAL_RCC_OscConfig+0x244>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d0:	f7ff fc60 	bl	8000a94 <HAL_GetTick>
 80011d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011d8:	f7ff fc5c 	bl	8000a94 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e187      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ea:	4b1b      	ldr	r3, [pc, #108]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1f0      	bne.n	80011d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0308 	and.w	r3, r3, #8
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d036      	beq.n	8001270 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d016      	beq.n	8001238 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800120a:	4b15      	ldr	r3, [pc, #84]	; (8001260 <HAL_RCC_OscConfig+0x248>)
 800120c:	2201      	movs	r2, #1
 800120e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001210:	f7ff fc40 	bl	8000a94 <HAL_GetTick>
 8001214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001216:	e008      	b.n	800122a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001218:	f7ff fc3c 	bl	8000a94 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d901      	bls.n	800122a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e167      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <HAL_RCC_OscConfig+0x240>)
 800122c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0f0      	beq.n	8001218 <HAL_RCC_OscConfig+0x200>
 8001236:	e01b      	b.n	8001270 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <HAL_RCC_OscConfig+0x248>)
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800123e:	f7ff fc29 	bl	8000a94 <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001244:	e00e      	b.n	8001264 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001246:	f7ff fc25 	bl	8000a94 <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d907      	bls.n	8001264 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001254:	2303      	movs	r3, #3
 8001256:	e150      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
 8001258:	40023800 	.word	0x40023800
 800125c:	42470000 	.word	0x42470000
 8001260:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001264:	4b88      	ldr	r3, [pc, #544]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d1ea      	bne.n	8001246 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0304 	and.w	r3, r3, #4
 8001278:	2b00      	cmp	r3, #0
 800127a:	f000 8097 	beq.w	80013ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800127e:	2300      	movs	r3, #0
 8001280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001282:	4b81      	ldr	r3, [pc, #516]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d10f      	bne.n	80012ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	4b7d      	ldr	r3, [pc, #500]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	4a7c      	ldr	r2, [pc, #496]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800129c:	6413      	str	r3, [r2, #64]	; 0x40
 800129e:	4b7a      	ldr	r3, [pc, #488]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012aa:	2301      	movs	r3, #1
 80012ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ae:	4b77      	ldr	r3, [pc, #476]	; (800148c <HAL_RCC_OscConfig+0x474>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d118      	bne.n	80012ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ba:	4b74      	ldr	r3, [pc, #464]	; (800148c <HAL_RCC_OscConfig+0x474>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a73      	ldr	r2, [pc, #460]	; (800148c <HAL_RCC_OscConfig+0x474>)
 80012c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012c6:	f7ff fbe5 	bl	8000a94 <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ce:	f7ff fbe1 	bl	8000a94 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e10c      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e0:	4b6a      	ldr	r3, [pc, #424]	; (800148c <HAL_RCC_OscConfig+0x474>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d0f0      	beq.n	80012ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d106      	bne.n	8001302 <HAL_RCC_OscConfig+0x2ea>
 80012f4:	4b64      	ldr	r3, [pc, #400]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 80012f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012f8:	4a63      	ldr	r2, [pc, #396]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 80012fa:	f043 0301 	orr.w	r3, r3, #1
 80012fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001300:	e01c      	b.n	800133c <HAL_RCC_OscConfig+0x324>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	2b05      	cmp	r3, #5
 8001308:	d10c      	bne.n	8001324 <HAL_RCC_OscConfig+0x30c>
 800130a:	4b5f      	ldr	r3, [pc, #380]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 800130c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800130e:	4a5e      	ldr	r2, [pc, #376]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001310:	f043 0304 	orr.w	r3, r3, #4
 8001314:	6713      	str	r3, [r2, #112]	; 0x70
 8001316:	4b5c      	ldr	r3, [pc, #368]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800131a:	4a5b      	ldr	r2, [pc, #364]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	6713      	str	r3, [r2, #112]	; 0x70
 8001322:	e00b      	b.n	800133c <HAL_RCC_OscConfig+0x324>
 8001324:	4b58      	ldr	r3, [pc, #352]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001328:	4a57      	ldr	r2, [pc, #348]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 800132a:	f023 0301 	bic.w	r3, r3, #1
 800132e:	6713      	str	r3, [r2, #112]	; 0x70
 8001330:	4b55      	ldr	r3, [pc, #340]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001334:	4a54      	ldr	r2, [pc, #336]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001336:	f023 0304 	bic.w	r3, r3, #4
 800133a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d015      	beq.n	8001370 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001344:	f7ff fba6 	bl	8000a94 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800134a:	e00a      	b.n	8001362 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800134c:	f7ff fba2 	bl	8000a94 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	f241 3288 	movw	r2, #5000	; 0x1388
 800135a:	4293      	cmp	r3, r2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e0cb      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001362:	4b49      	ldr	r3, [pc, #292]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0ee      	beq.n	800134c <HAL_RCC_OscConfig+0x334>
 800136e:	e014      	b.n	800139a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001370:	f7ff fb90 	bl	8000a94 <HAL_GetTick>
 8001374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001376:	e00a      	b.n	800138e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001378:	f7ff fb8c 	bl	8000a94 <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	f241 3288 	movw	r2, #5000	; 0x1388
 8001386:	4293      	cmp	r3, r2
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e0b5      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800138e:	4b3e      	ldr	r3, [pc, #248]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1ee      	bne.n	8001378 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800139a:	7dfb      	ldrb	r3, [r7, #23]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d105      	bne.n	80013ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013a0:	4b39      	ldr	r3, [pc, #228]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 80013a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a4:	4a38      	ldr	r2, [pc, #224]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 80013a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f000 80a1 	beq.w	80014f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80013b6:	4b34      	ldr	r3, [pc, #208]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f003 030c 	and.w	r3, r3, #12
 80013be:	2b08      	cmp	r3, #8
 80013c0:	d05c      	beq.n	800147c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d141      	bne.n	800144e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ca:	4b31      	ldr	r3, [pc, #196]	; (8001490 <HAL_RCC_OscConfig+0x478>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d0:	f7ff fb60 	bl	8000a94 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d8:	f7ff fb5c 	bl	8000a94 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e087      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ea:	4b27      	ldr	r3, [pc, #156]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f0      	bne.n	80013d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	69da      	ldr	r2, [r3, #28]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6a1b      	ldr	r3, [r3, #32]
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	019b      	lsls	r3, r3, #6
 8001406:	431a      	orrs	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800140c:	085b      	lsrs	r3, r3, #1
 800140e:	3b01      	subs	r3, #1
 8001410:	041b      	lsls	r3, r3, #16
 8001412:	431a      	orrs	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001418:	061b      	lsls	r3, r3, #24
 800141a:	491b      	ldr	r1, [pc, #108]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 800141c:	4313      	orrs	r3, r2
 800141e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001420:	4b1b      	ldr	r3, [pc, #108]	; (8001490 <HAL_RCC_OscConfig+0x478>)
 8001422:	2201      	movs	r2, #1
 8001424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001426:	f7ff fb35 	bl	8000a94 <HAL_GetTick>
 800142a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800142e:	f7ff fb31 	bl	8000a94 <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e05c      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001440:	4b11      	ldr	r3, [pc, #68]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0f0      	beq.n	800142e <HAL_RCC_OscConfig+0x416>
 800144c:	e054      	b.n	80014f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144e:	4b10      	ldr	r3, [pc, #64]	; (8001490 <HAL_RCC_OscConfig+0x478>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001454:	f7ff fb1e 	bl	8000a94 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800145c:	f7ff fb1a 	bl	8000a94 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e045      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800146e:	4b06      	ldr	r3, [pc, #24]	; (8001488 <HAL_RCC_OscConfig+0x470>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f0      	bne.n	800145c <HAL_RCC_OscConfig+0x444>
 800147a:	e03d      	b.n	80014f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d107      	bne.n	8001494 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e038      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
 8001488:	40023800 	.word	0x40023800
 800148c:	40007000 	.word	0x40007000
 8001490:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001494:	4b1b      	ldr	r3, [pc, #108]	; (8001504 <HAL_RCC_OscConfig+0x4ec>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d028      	beq.n	80014f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d121      	bne.n	80014f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d11a      	bne.n	80014f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80014c4:	4013      	ands	r3, r2
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80014ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d111      	bne.n	80014f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	085b      	lsrs	r3, r3, #1
 80014dc:	3b01      	subs	r3, #1
 80014de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d107      	bne.n	80014f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d001      	beq.n	80014f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e000      	b.n	80014fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40023800 	.word	0x40023800

08001508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e0cc      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800151c:	4b68      	ldr	r3, [pc, #416]	; (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0307 	and.w	r3, r3, #7
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	d90c      	bls.n	8001544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152a:	4b65      	ldr	r3, [pc, #404]	; (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001532:	4b63      	ldr	r3, [pc, #396]	; (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	429a      	cmp	r2, r3
 800153e:	d001      	beq.n	8001544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e0b8      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d020      	beq.n	8001592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800155c:	4b59      	ldr	r3, [pc, #356]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	4a58      	ldr	r2, [pc, #352]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001562:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001566:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0308 	and.w	r3, r3, #8
 8001570:	2b00      	cmp	r3, #0
 8001572:	d005      	beq.n	8001580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001574:	4b53      	ldr	r3, [pc, #332]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	4a52      	ldr	r2, [pc, #328]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800157a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800157e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001580:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	494d      	ldr	r1, [pc, #308]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800158e:	4313      	orrs	r3, r2
 8001590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	2b00      	cmp	r3, #0
 800159c:	d044      	beq.n	8001628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d107      	bne.n	80015b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015a6:	4b47      	ldr	r3, [pc, #284]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d119      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e07f      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d003      	beq.n	80015c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015c2:	2b03      	cmp	r3, #3
 80015c4:	d107      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015c6:	4b3f      	ldr	r3, [pc, #252]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d109      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e06f      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d6:	4b3b      	ldr	r3, [pc, #236]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e067      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015e6:	4b37      	ldr	r3, [pc, #220]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f023 0203 	bic.w	r2, r3, #3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	4934      	ldr	r1, [pc, #208]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015f8:	f7ff fa4c 	bl	8000a94 <HAL_GetTick>
 80015fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015fe:	e00a      	b.n	8001616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001600:	f7ff fa48 	bl	8000a94 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	f241 3288 	movw	r2, #5000	; 0x1388
 800160e:	4293      	cmp	r3, r2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e04f      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001616:	4b2b      	ldr	r3, [pc, #172]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 020c 	and.w	r2, r3, #12
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	429a      	cmp	r2, r3
 8001626:	d1eb      	bne.n	8001600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001628:	4b25      	ldr	r3, [pc, #148]	; (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0307 	and.w	r3, r3, #7
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d20c      	bcs.n	8001650 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001636:	4b22      	ldr	r3, [pc, #136]	; (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	b2d2      	uxtb	r2, r2
 800163c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800163e:	4b20      	ldr	r3, [pc, #128]	; (80016c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	429a      	cmp	r2, r3
 800164a:	d001      	beq.n	8001650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e032      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	d008      	beq.n	800166e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800165c:	4b19      	ldr	r3, [pc, #100]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	4916      	ldr	r1, [pc, #88]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800166a:	4313      	orrs	r3, r2
 800166c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	d009      	beq.n	800168e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800167a:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	490e      	ldr	r1, [pc, #56]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	4313      	orrs	r3, r2
 800168c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800168e:	f000 f821 	bl	80016d4 <HAL_RCC_GetSysClockFreq>
 8001692:	4602      	mov	r2, r0
 8001694:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	091b      	lsrs	r3, r3, #4
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	490a      	ldr	r1, [pc, #40]	; (80016c8 <HAL_RCC_ClockConfig+0x1c0>)
 80016a0:	5ccb      	ldrb	r3, [r1, r3]
 80016a2:	fa22 f303 	lsr.w	r3, r2, r3
 80016a6:	4a09      	ldr	r2, [pc, #36]	; (80016cc <HAL_RCC_ClockConfig+0x1c4>)
 80016a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_RCC_ClockConfig+0x1c8>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff f8ec 	bl	800088c <HAL_InitTick>

  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023c00 	.word	0x40023c00
 80016c4:	40023800 	.word	0x40023800
 80016c8:	080069e0 	.word	0x080069e0
 80016cc:	20000000 	.word	0x20000000
 80016d0:	20000004 	.word	0x20000004

080016d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016d8:	b090      	sub	sp, #64	; 0x40
 80016da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80016dc:	2300      	movs	r3, #0
 80016de:	637b      	str	r3, [r7, #52]	; 0x34
 80016e0:	2300      	movs	r3, #0
 80016e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016e4:	2300      	movs	r3, #0
 80016e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016ec:	4b59      	ldr	r3, [pc, #356]	; (8001854 <HAL_RCC_GetSysClockFreq+0x180>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f003 030c 	and.w	r3, r3, #12
 80016f4:	2b08      	cmp	r3, #8
 80016f6:	d00d      	beq.n	8001714 <HAL_RCC_GetSysClockFreq+0x40>
 80016f8:	2b08      	cmp	r3, #8
 80016fa:	f200 80a1 	bhi.w	8001840 <HAL_RCC_GetSysClockFreq+0x16c>
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <HAL_RCC_GetSysClockFreq+0x34>
 8001702:	2b04      	cmp	r3, #4
 8001704:	d003      	beq.n	800170e <HAL_RCC_GetSysClockFreq+0x3a>
 8001706:	e09b      	b.n	8001840 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001708:	4b53      	ldr	r3, [pc, #332]	; (8001858 <HAL_RCC_GetSysClockFreq+0x184>)
 800170a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800170c:	e09b      	b.n	8001846 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800170e:	4b53      	ldr	r3, [pc, #332]	; (800185c <HAL_RCC_GetSysClockFreq+0x188>)
 8001710:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001712:	e098      	b.n	8001846 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001714:	4b4f      	ldr	r3, [pc, #316]	; (8001854 <HAL_RCC_GetSysClockFreq+0x180>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800171c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800171e:	4b4d      	ldr	r3, [pc, #308]	; (8001854 <HAL_RCC_GetSysClockFreq+0x180>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d028      	beq.n	800177c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800172a:	4b4a      	ldr	r3, [pc, #296]	; (8001854 <HAL_RCC_GetSysClockFreq+0x180>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	099b      	lsrs	r3, r3, #6
 8001730:	2200      	movs	r2, #0
 8001732:	623b      	str	r3, [r7, #32]
 8001734:	627a      	str	r2, [r7, #36]	; 0x24
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800173c:	2100      	movs	r1, #0
 800173e:	4b47      	ldr	r3, [pc, #284]	; (800185c <HAL_RCC_GetSysClockFreq+0x188>)
 8001740:	fb03 f201 	mul.w	r2, r3, r1
 8001744:	2300      	movs	r3, #0
 8001746:	fb00 f303 	mul.w	r3, r0, r3
 800174a:	4413      	add	r3, r2
 800174c:	4a43      	ldr	r2, [pc, #268]	; (800185c <HAL_RCC_GetSysClockFreq+0x188>)
 800174e:	fba0 1202 	umull	r1, r2, r0, r2
 8001752:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001754:	460a      	mov	r2, r1
 8001756:	62ba      	str	r2, [r7, #40]	; 0x28
 8001758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800175a:	4413      	add	r3, r2
 800175c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800175e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001760:	2200      	movs	r2, #0
 8001762:	61bb      	str	r3, [r7, #24]
 8001764:	61fa      	str	r2, [r7, #28]
 8001766:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800176a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800176e:	f7fe fd81 	bl	8000274 <__aeabi_uldivmod>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4613      	mov	r3, r2
 8001778:	63fb      	str	r3, [r7, #60]	; 0x3c
 800177a:	e053      	b.n	8001824 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800177c:	4b35      	ldr	r3, [pc, #212]	; (8001854 <HAL_RCC_GetSysClockFreq+0x180>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	099b      	lsrs	r3, r3, #6
 8001782:	2200      	movs	r2, #0
 8001784:	613b      	str	r3, [r7, #16]
 8001786:	617a      	str	r2, [r7, #20]
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800178e:	f04f 0b00 	mov.w	fp, #0
 8001792:	4652      	mov	r2, sl
 8001794:	465b      	mov	r3, fp
 8001796:	f04f 0000 	mov.w	r0, #0
 800179a:	f04f 0100 	mov.w	r1, #0
 800179e:	0159      	lsls	r1, r3, #5
 80017a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017a4:	0150      	lsls	r0, r2, #5
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	ebb2 080a 	subs.w	r8, r2, sl
 80017ae:	eb63 090b 	sbc.w	r9, r3, fp
 80017b2:	f04f 0200 	mov.w	r2, #0
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80017be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80017c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80017c6:	ebb2 0408 	subs.w	r4, r2, r8
 80017ca:	eb63 0509 	sbc.w	r5, r3, r9
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	f04f 0300 	mov.w	r3, #0
 80017d6:	00eb      	lsls	r3, r5, #3
 80017d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017dc:	00e2      	lsls	r2, r4, #3
 80017de:	4614      	mov	r4, r2
 80017e0:	461d      	mov	r5, r3
 80017e2:	eb14 030a 	adds.w	r3, r4, sl
 80017e6:	603b      	str	r3, [r7, #0]
 80017e8:	eb45 030b 	adc.w	r3, r5, fp
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	f04f 0200 	mov.w	r2, #0
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80017fa:	4629      	mov	r1, r5
 80017fc:	028b      	lsls	r3, r1, #10
 80017fe:	4621      	mov	r1, r4
 8001800:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001804:	4621      	mov	r1, r4
 8001806:	028a      	lsls	r2, r1, #10
 8001808:	4610      	mov	r0, r2
 800180a:	4619      	mov	r1, r3
 800180c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800180e:	2200      	movs	r2, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	60fa      	str	r2, [r7, #12]
 8001814:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001818:	f7fe fd2c 	bl	8000274 <__aeabi_uldivmod>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	4613      	mov	r3, r2
 8001822:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001824:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <HAL_RCC_GetSysClockFreq+0x180>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	0c1b      	lsrs	r3, r3, #16
 800182a:	f003 0303 	and.w	r3, r3, #3
 800182e:	3301      	adds	r3, #1
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001834:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001838:	fbb2 f3f3 	udiv	r3, r2, r3
 800183c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800183e:	e002      	b.n	8001846 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <HAL_RCC_GetSysClockFreq+0x184>)
 8001842:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001844:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001848:	4618      	mov	r0, r3
 800184a:	3740      	adds	r7, #64	; 0x40
 800184c:	46bd      	mov	sp, r7
 800184e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001852:	bf00      	nop
 8001854:	40023800 	.word	0x40023800
 8001858:	00f42400 	.word	0x00f42400
 800185c:	017d7840 	.word	0x017d7840

08001860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001864:	4b03      	ldr	r3, [pc, #12]	; (8001874 <HAL_RCC_GetHCLKFreq+0x14>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	20000000 	.word	0x20000000

08001878 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800187c:	f7ff fff0 	bl	8001860 <HAL_RCC_GetHCLKFreq>
 8001880:	4602      	mov	r2, r0
 8001882:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	0b5b      	lsrs	r3, r3, #13
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	4903      	ldr	r1, [pc, #12]	; (800189c <HAL_RCC_GetPCLK2Freq+0x24>)
 800188e:	5ccb      	ldrb	r3, [r1, r3]
 8001890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001894:	4618      	mov	r0, r3
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40023800 	.word	0x40023800
 800189c:	080069f0 	.word	0x080069f0

080018a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	220f      	movs	r2, #15
 80018ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80018b0:	4b12      	ldr	r3, [pc, #72]	; (80018fc <HAL_RCC_GetClockConfig+0x5c>)
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f003 0203 	and.w	r2, r3, #3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80018bc:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <HAL_RCC_GetClockConfig+0x5c>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80018c8:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <HAL_RCC_GetClockConfig+0x5c>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_RCC_GetClockConfig+0x5c>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	08db      	lsrs	r3, r3, #3
 80018da:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80018e2:	4b07      	ldr	r3, [pc, #28]	; (8001900 <HAL_RCC_GetClockConfig+0x60>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0207 	and.w	r2, r3, #7
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	601a      	str	r2, [r3, #0]
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800
 8001900:	40023c00 	.word	0x40023c00

08001904 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e041      	b.n	800199a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800191c:	b2db      	uxtb	r3, r3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d106      	bne.n	8001930 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 f839 	bl	80019a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2202      	movs	r2, #2
 8001934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3304      	adds	r3, #4
 8001940:	4619      	mov	r1, r3
 8001942:	4610      	mov	r0, r2
 8001944:	f000 f9ca 	bl	8001cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2201      	movs	r2, #1
 800194c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2201      	movs	r2, #1
 8001954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2201      	movs	r2, #1
 800196c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
	...

080019b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d001      	beq.n	80019d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e044      	b.n	8001a5a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2202      	movs	r2, #2
 80019d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	68da      	ldr	r2, [r3, #12]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0201 	orr.w	r2, r2, #1
 80019e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a1e      	ldr	r2, [pc, #120]	; (8001a68 <HAL_TIM_Base_Start_IT+0xb0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d018      	beq.n	8001a24 <HAL_TIM_Base_Start_IT+0x6c>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019fa:	d013      	beq.n	8001a24 <HAL_TIM_Base_Start_IT+0x6c>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a1a      	ldr	r2, [pc, #104]	; (8001a6c <HAL_TIM_Base_Start_IT+0xb4>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d00e      	beq.n	8001a24 <HAL_TIM_Base_Start_IT+0x6c>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a19      	ldr	r2, [pc, #100]	; (8001a70 <HAL_TIM_Base_Start_IT+0xb8>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d009      	beq.n	8001a24 <HAL_TIM_Base_Start_IT+0x6c>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a17      	ldr	r2, [pc, #92]	; (8001a74 <HAL_TIM_Base_Start_IT+0xbc>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d004      	beq.n	8001a24 <HAL_TIM_Base_Start_IT+0x6c>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a16      	ldr	r2, [pc, #88]	; (8001a78 <HAL_TIM_Base_Start_IT+0xc0>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d111      	bne.n	8001a48 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f003 0307 	and.w	r3, r3, #7
 8001a2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2b06      	cmp	r3, #6
 8001a34:	d010      	beq.n	8001a58 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a46:	e007      	b.n	8001a58 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f042 0201 	orr.w	r2, r2, #1
 8001a56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3714      	adds	r7, #20
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	40000400 	.word	0x40000400
 8001a70:	40000800 	.word	0x40000800
 8001a74:	40000c00 	.word	0x40000c00
 8001a78:	40014000 	.word	0x40014000

08001a7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d122      	bne.n	8001ad8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d11b      	bne.n	8001ad8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f06f 0202 	mvn.w	r2, #2
 8001aa8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2201      	movs	r2, #1
 8001aae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d003      	beq.n	8001ac6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f8ee 	bl	8001ca0 <HAL_TIM_IC_CaptureCallback>
 8001ac4:	e005      	b.n	8001ad2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f000 f8e0 	bl	8001c8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f000 f8f1 	bl	8001cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	f003 0304 	and.w	r3, r3, #4
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	d122      	bne.n	8001b2c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b04      	cmp	r3, #4
 8001af2:	d11b      	bne.n	8001b2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f06f 0204 	mvn.w	r2, #4
 8001afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2202      	movs	r2, #2
 8001b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f8c4 	bl	8001ca0 <HAL_TIM_IC_CaptureCallback>
 8001b18:	e005      	b.n	8001b26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f8b6 	bl	8001c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f000 f8c7 	bl	8001cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b08      	cmp	r3, #8
 8001b38:	d122      	bne.n	8001b80 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	f003 0308 	and.w	r3, r3, #8
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d11b      	bne.n	8001b80 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f06f 0208 	mvn.w	r2, #8
 8001b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2204      	movs	r2, #4
 8001b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 f89a 	bl	8001ca0 <HAL_TIM_IC_CaptureCallback>
 8001b6c:	e005      	b.n	8001b7a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f000 f88c 	bl	8001c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 f89d 	bl	8001cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	f003 0310 	and.w	r3, r3, #16
 8001b8a:	2b10      	cmp	r3, #16
 8001b8c:	d122      	bne.n	8001bd4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	f003 0310 	and.w	r3, r3, #16
 8001b98:	2b10      	cmp	r3, #16
 8001b9a:	d11b      	bne.n	8001bd4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f06f 0210 	mvn.w	r2, #16
 8001ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2208      	movs	r2, #8
 8001baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 f870 	bl	8001ca0 <HAL_TIM_IC_CaptureCallback>
 8001bc0:	e005      	b.n	8001bce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f862 	bl	8001c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f000 f873 	bl	8001cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d10e      	bne.n	8001c00 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d107      	bne.n	8001c00 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f06f 0201 	mvn.w	r2, #1
 8001bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7fe fe06 	bl	800080c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c0a:	2b80      	cmp	r3, #128	; 0x80
 8001c0c:	d10e      	bne.n	8001c2c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c18:	2b80      	cmp	r3, #128	; 0x80
 8001c1a:	d107      	bne.n	8001c2c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f8e2 	bl	8001df0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c36:	2b40      	cmp	r3, #64	; 0x40
 8001c38:	d10e      	bne.n	8001c58 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c44:	2b40      	cmp	r3, #64	; 0x40
 8001c46:	d107      	bne.n	8001c58 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f838 	bl	8001cc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	f003 0320 	and.w	r3, r3, #32
 8001c62:	2b20      	cmp	r3, #32
 8001c64:	d10e      	bne.n	8001c84 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	f003 0320 	and.w	r3, r3, #32
 8001c70:	2b20      	cmp	r3, #32
 8001c72:	d107      	bne.n	8001c84 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f06f 0220 	mvn.w	r2, #32
 8001c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f8ac 	bl	8001ddc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a34      	ldr	r2, [pc, #208]	; (8001dc0 <TIM_Base_SetConfig+0xe4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d00f      	beq.n	8001d14 <TIM_Base_SetConfig+0x38>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cfa:	d00b      	beq.n	8001d14 <TIM_Base_SetConfig+0x38>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a31      	ldr	r2, [pc, #196]	; (8001dc4 <TIM_Base_SetConfig+0xe8>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d007      	beq.n	8001d14 <TIM_Base_SetConfig+0x38>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a30      	ldr	r2, [pc, #192]	; (8001dc8 <TIM_Base_SetConfig+0xec>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d003      	beq.n	8001d14 <TIM_Base_SetConfig+0x38>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a2f      	ldr	r2, [pc, #188]	; (8001dcc <TIM_Base_SetConfig+0xf0>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d108      	bne.n	8001d26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a25      	ldr	r2, [pc, #148]	; (8001dc0 <TIM_Base_SetConfig+0xe4>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d01b      	beq.n	8001d66 <TIM_Base_SetConfig+0x8a>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d34:	d017      	beq.n	8001d66 <TIM_Base_SetConfig+0x8a>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a22      	ldr	r2, [pc, #136]	; (8001dc4 <TIM_Base_SetConfig+0xe8>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d013      	beq.n	8001d66 <TIM_Base_SetConfig+0x8a>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a21      	ldr	r2, [pc, #132]	; (8001dc8 <TIM_Base_SetConfig+0xec>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d00f      	beq.n	8001d66 <TIM_Base_SetConfig+0x8a>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a20      	ldr	r2, [pc, #128]	; (8001dcc <TIM_Base_SetConfig+0xf0>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d00b      	beq.n	8001d66 <TIM_Base_SetConfig+0x8a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a1f      	ldr	r2, [pc, #124]	; (8001dd0 <TIM_Base_SetConfig+0xf4>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d007      	beq.n	8001d66 <TIM_Base_SetConfig+0x8a>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a1e      	ldr	r2, [pc, #120]	; (8001dd4 <TIM_Base_SetConfig+0xf8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d003      	beq.n	8001d66 <TIM_Base_SetConfig+0x8a>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a1d      	ldr	r2, [pc, #116]	; (8001dd8 <TIM_Base_SetConfig+0xfc>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d108      	bne.n	8001d78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a08      	ldr	r2, [pc, #32]	; (8001dc0 <TIM_Base_SetConfig+0xe4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d103      	bne.n	8001dac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	691a      	ldr	r2, [r3, #16]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	615a      	str	r2, [r3, #20]
}
 8001db2:	bf00      	nop
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	40010000 	.word	0x40010000
 8001dc4:	40000400 	.word	0x40000400
 8001dc8:	40000800 	.word	0x40000800
 8001dcc:	40000c00 	.word	0x40000c00
 8001dd0:	40014000 	.word	0x40014000
 8001dd4:	40014400 	.word	0x40014400
 8001dd8:	40014800 	.word	0x40014800

08001ddc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f103 0208 	add.w	r2, r3, #8
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e1c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f103 0208 	add.w	r2, r3, #8
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f103 0208 	add.w	r2, r3, #8
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b085      	sub	sp, #20
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	683a      	ldr	r2, [r7, #0]
 8001e88:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	1c5a      	adds	r2, r3, #1
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	601a      	str	r2, [r3, #0]
}
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ebc:	d103      	bne.n	8001ec6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	e00c      	b.n	8001ee0 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	3308      	adds	r3, #8
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	e002      	b.n	8001ed4 <vListInsert+0x2e>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d2f6      	bcs.n	8001ece <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	601a      	str	r2, [r3, #0]
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6892      	ldr	r2, [r2, #8]
 8001f2e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	6852      	ldr	r2, [r2, #4]
 8001f38:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d103      	bne.n	8001f4c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	689a      	ldr	r2, [r3, #8]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	1e5a      	subs	r2, r3, #1
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10a      	bne.n	8001f96 <xQueueGenericReset+0x2a>
        __asm volatile
 8001f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f84:	f383 8811 	msr	BASEPRI, r3
 8001f88:	f3bf 8f6f 	isb	sy
 8001f8c:	f3bf 8f4f 	dsb	sy
 8001f90:	60bb      	str	r3, [r7, #8]
    }
 8001f92:	bf00      	nop
 8001f94:	e7fe      	b.n	8001f94 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8001f96:	f002 f88d 	bl	80040b4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa2:	68f9      	ldr	r1, [r7, #12]
 8001fa4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001fa6:	fb01 f303 	mul.w	r3, r1, r3
 8001faa:	441a      	add	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	68f9      	ldr	r1, [r7, #12]
 8001fca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001fcc:	fb01 f303 	mul.w	r3, r1, r3
 8001fd0:	441a      	add	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	22ff      	movs	r2, #255	; 0xff
 8001fda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	22ff      	movs	r2, #255	; 0xff
 8001fe2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d109      	bne.n	8002000 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d00f      	beq.n	8002014 <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	3310      	adds	r3, #16
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f001 f8eb 	bl	80031d4 <xTaskRemoveFromEventList>
 8001ffe:	e009      	b.n	8002014 <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	3310      	adds	r3, #16
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff fefd 	bl	8001e04 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	3324      	adds	r3, #36	; 0x24
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fef8 	bl	8001e04 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002014:	f002 f87e 	bl	8004114 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002018:	2301      	movs	r3, #1
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002022:	b580      	push	{r7, lr}
 8002024:	b08c      	sub	sp, #48	; 0x30
 8002026:	af02      	add	r7, sp, #8
 8002028:	60f8      	str	r0, [r7, #12]
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	4613      	mov	r3, r2
 800202e:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10a      	bne.n	800204c <xQueueGenericCreate+0x2a>
        __asm volatile
 8002036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800203a:	f383 8811 	msr	BASEPRI, r3
 800203e:	f3bf 8f6f 	isb	sy
 8002042:	f3bf 8f4f 	dsb	sy
 8002046:	61bb      	str	r3, [r7, #24]
    }
 8002048:	bf00      	nop
 800204a:	e7fe      	b.n	800204a <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	fb02 f303 	mul.w	r3, r2, r3
 8002054:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d006      	beq.n	800206a <xQueueGenericCreate+0x48>
 800205c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	fbb2 f3f3 	udiv	r3, r2, r3
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	429a      	cmp	r2, r3
 8002068:	d101      	bne.n	800206e <xQueueGenericCreate+0x4c>
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <xQueueGenericCreate+0x4e>
 800206e:	2300      	movs	r3, #0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10a      	bne.n	800208a <xQueueGenericCreate+0x68>
        __asm volatile
 8002074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002078:	f383 8811 	msr	BASEPRI, r3
 800207c:	f3bf 8f6f 	isb	sy
 8002080:	f3bf 8f4f 	dsb	sy
 8002084:	617b      	str	r3, [r7, #20]
    }
 8002086:	bf00      	nop
 8002088:	e7fe      	b.n	8002088 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002090:	d90a      	bls.n	80020a8 <xQueueGenericCreate+0x86>
        __asm volatile
 8002092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002096:	f383 8811 	msr	BASEPRI, r3
 800209a:	f3bf 8f6f 	isb	sy
 800209e:	f3bf 8f4f 	dsb	sy
 80020a2:	613b      	str	r3, [r7, #16]
    }
 80020a4:	bf00      	nop
 80020a6:	e7fe      	b.n	80020a6 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80020a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020aa:	3350      	adds	r3, #80	; 0x50
 80020ac:	4618      	mov	r0, r3
 80020ae:	f002 f92d 	bl	800430c <pvPortMalloc>
 80020b2:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80020b4:	6a3b      	ldr	r3, [r7, #32]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00d      	beq.n	80020d6 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	3350      	adds	r3, #80	; 0x50
 80020c2:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80020c4:	79fa      	ldrb	r2, [r7, #7]
 80020c6:	6a3b      	ldr	r3, [r7, #32]
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	4613      	mov	r3, r2
 80020cc:	69fa      	ldr	r2, [r7, #28]
 80020ce:	68b9      	ldr	r1, [r7, #8]
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f000 f805 	bl	80020e0 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80020d6:	6a3b      	ldr	r3, [r7, #32]
    }
 80020d8:	4618      	mov	r0, r3
 80020da:	3728      	adds	r7, #40	; 0x28
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
 80020ec:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d103      	bne.n	80020fc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	e002      	b.n	8002102 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800210e:	2101      	movs	r1, #1
 8002110:	69b8      	ldr	r0, [r7, #24]
 8002112:	f7ff ff2b 	bl	8001f6c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	78fa      	ldrb	r2, [r7, #3]
 800211a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 800211e:	78fb      	ldrb	r3, [r7, #3]
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	68f9      	ldr	r1, [r7, #12]
 8002124:	2073      	movs	r0, #115	; 0x73
 8002126:	f003 fc7f 	bl	8005a28 <SEGGER_SYSVIEW_RecordU32x3>
}
 800212a:	bf00      	nop
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b090      	sub	sp, #64	; 0x40
 8002138:	af02      	add	r7, sp, #8
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
 8002140:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002142:	2300      	movs	r3, #0
 8002144:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800214a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214c:	2b00      	cmp	r3, #0
 800214e:	d10a      	bne.n	8002166 <xQueueGenericSend+0x32>
        __asm volatile
 8002150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002154:	f383 8811 	msr	BASEPRI, r3
 8002158:	f3bf 8f6f 	isb	sy
 800215c:	f3bf 8f4f 	dsb	sy
 8002160:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002162:	bf00      	nop
 8002164:	e7fe      	b.n	8002164 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d103      	bne.n	8002174 <xQueueGenericSend+0x40>
 800216c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800216e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002170:	2b00      	cmp	r3, #0
 8002172:	d101      	bne.n	8002178 <xQueueGenericSend+0x44>
 8002174:	2301      	movs	r3, #1
 8002176:	e000      	b.n	800217a <xQueueGenericSend+0x46>
 8002178:	2300      	movs	r3, #0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d10a      	bne.n	8002194 <xQueueGenericSend+0x60>
        __asm volatile
 800217e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002182:	f383 8811 	msr	BASEPRI, r3
 8002186:	f3bf 8f6f 	isb	sy
 800218a:	f3bf 8f4f 	dsb	sy
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002190:	bf00      	nop
 8002192:	e7fe      	b.n	8002192 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	2b02      	cmp	r3, #2
 8002198:	d103      	bne.n	80021a2 <xQueueGenericSend+0x6e>
 800219a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d101      	bne.n	80021a6 <xQueueGenericSend+0x72>
 80021a2:	2301      	movs	r3, #1
 80021a4:	e000      	b.n	80021a8 <xQueueGenericSend+0x74>
 80021a6:	2300      	movs	r3, #0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10a      	bne.n	80021c2 <xQueueGenericSend+0x8e>
        __asm volatile
 80021ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021b0:	f383 8811 	msr	BASEPRI, r3
 80021b4:	f3bf 8f6f 	isb	sy
 80021b8:	f3bf 8f4f 	dsb	sy
 80021bc:	623b      	str	r3, [r7, #32]
    }
 80021be:	bf00      	nop
 80021c0:	e7fe      	b.n	80021c0 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80021c2:	f001 f9a3 	bl	800350c <xTaskGetSchedulerState>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <xQueueGenericSend+0x9e>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <xQueueGenericSend+0xa2>
 80021d2:	2301      	movs	r3, #1
 80021d4:	e000      	b.n	80021d8 <xQueueGenericSend+0xa4>
 80021d6:	2300      	movs	r3, #0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d10a      	bne.n	80021f2 <xQueueGenericSend+0xbe>
        __asm volatile
 80021dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021e0:	f383 8811 	msr	BASEPRI, r3
 80021e4:	f3bf 8f6f 	isb	sy
 80021e8:	f3bf 8f4f 	dsb	sy
 80021ec:	61fb      	str	r3, [r7, #28]
    }
 80021ee:	bf00      	nop
 80021f0:	e7fe      	b.n	80021f0 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80021f2:	f001 ff5f 	bl	80040b4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80021f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fe:	429a      	cmp	r2, r3
 8002200:	d302      	bcc.n	8002208 <xQueueGenericSend+0xd4>
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	2b02      	cmp	r3, #2
 8002206:	d11f      	bne.n	8002248 <xQueueGenericSend+0x114>
            {
                traceQUEUE_SEND( pxQueue );
 8002208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800220a:	4618      	mov	r0, r3
 800220c:	f004 f99a 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 8002210:	68ba      	ldr	r2, [r7, #8]
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	460b      	mov	r3, r1
 800221a:	4601      	mov	r1, r0
 800221c:	205a      	movs	r0, #90	; 0x5a
 800221e:	f003 fc79 	bl	8005b14 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	68b9      	ldr	r1, [r7, #8]
 8002226:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002228:	f000 fa56 	bl	80026d8 <prvCopyDataToQueue>
 800222c:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800222e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002232:	2b00      	cmp	r3, #0
 8002234:	d004      	beq.n	8002240 <xQueueGenericSend+0x10c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002238:	3324      	adds	r3, #36	; 0x24
 800223a:	4618      	mov	r0, r3
 800223c:	f000 ffca 	bl	80031d4 <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002240:	f001 ff68 	bl	8004114 <vPortExitCritical>
                return pdPASS;
 8002244:	2301      	movs	r3, #1
 8002246:	e07d      	b.n	8002344 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d110      	bne.n	8002270 <xQueueGenericSend+0x13c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800224e:	f001 ff61 	bl	8004114 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002254:	4618      	mov	r0, r3
 8002256:	f004 f975 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	460b      	mov	r3, r1
 8002264:	4601      	mov	r1, r0
 8002266:	205a      	movs	r0, #90	; 0x5a
 8002268:	f003 fc54 	bl	8005b14 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 800226c:	2300      	movs	r3, #0
 800226e:	e069      	b.n	8002344 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002272:	2b00      	cmp	r3, #0
 8002274:	d106      	bne.n	8002284 <xQueueGenericSend+0x150>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002276:	f107 0314 	add.w	r3, r7, #20
 800227a:	4618      	mov	r0, r3
 800227c:	f001 f810 	bl	80032a0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002280:	2301      	movs	r3, #1
 8002282:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002284:	f001 ff46 	bl	8004114 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002288:	f000 fd8c 	bl	8002da4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800228c:	f001 ff12 	bl	80040b4 <vPortEnterCritical>
 8002290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002292:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002296:	b25b      	sxtb	r3, r3
 8002298:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800229c:	d103      	bne.n	80022a6 <xQueueGenericSend+0x172>
 800229e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80022ac:	b25b      	sxtb	r3, r3
 80022ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022b2:	d103      	bne.n	80022bc <xQueueGenericSend+0x188>
 80022b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80022bc:	f001 ff2a 	bl	8004114 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80022c0:	1d3a      	adds	r2, r7, #4
 80022c2:	f107 0314 	add.w	r3, r7, #20
 80022c6:	4611      	mov	r1, r2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 ffff 	bl	80032cc <xTaskCheckForTimeOut>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d124      	bne.n	800231e <xQueueGenericSend+0x1ea>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80022d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80022d6:	f000 faf7 	bl	80028c8 <prvIsQueueFull>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d018      	beq.n	8002312 <xQueueGenericSend+0x1de>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80022e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022e2:	3310      	adds	r3, #16
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	4611      	mov	r1, r2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 ff21 	bl	8003130 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80022ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80022f0:	f000 fa82 	bl	80027f8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80022f4:	f000 fd64 	bl	8002dc0 <xTaskResumeAll>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f47f af79 	bne.w	80021f2 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002300:	4b12      	ldr	r3, [pc, #72]	; (800234c <xQueueGenericSend+0x218>)
 8002302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	f3bf 8f6f 	isb	sy
 8002310:	e76f      	b.n	80021f2 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002312:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002314:	f000 fa70 	bl	80027f8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002318:	f000 fd52 	bl	8002dc0 <xTaskResumeAll>
 800231c:	e769      	b.n	80021f2 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800231e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002320:	f000 fa6a 	bl	80027f8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002324:	f000 fd4c 	bl	8002dc0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232a:	4618      	mov	r0, r3
 800232c:	f004 f90a 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	460b      	mov	r3, r1
 800233a:	4601      	mov	r1, r0
 800233c:	205a      	movs	r0, #90	; 0x5a
 800233e:	f003 fbe9 	bl	8005b14 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002342:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002344:	4618      	mov	r0, r3
 8002346:	3738      	adds	r7, #56	; 0x38
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	e000ed04 	.word	0xe000ed04

08002350 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b090      	sub	sp, #64	; 0x40
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
 800235c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8002362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10a      	bne.n	800237e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800236c:	f383 8811 	msr	BASEPRI, r3
 8002370:	f3bf 8f6f 	isb	sy
 8002374:	f3bf 8f4f 	dsb	sy
 8002378:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800237a:	bf00      	nop
 800237c:	e7fe      	b.n	800237c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d103      	bne.n	800238c <xQueueGenericSendFromISR+0x3c>
 8002384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002388:	2b00      	cmp	r3, #0
 800238a:	d101      	bne.n	8002390 <xQueueGenericSendFromISR+0x40>
 800238c:	2301      	movs	r3, #1
 800238e:	e000      	b.n	8002392 <xQueueGenericSendFromISR+0x42>
 8002390:	2300      	movs	r3, #0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d10a      	bne.n	80023ac <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8002396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800239a:	f383 8811 	msr	BASEPRI, r3
 800239e:	f3bf 8f6f 	isb	sy
 80023a2:	f3bf 8f4f 	dsb	sy
 80023a6:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80023a8:	bf00      	nop
 80023aa:	e7fe      	b.n	80023aa <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d103      	bne.n	80023ba <xQueueGenericSendFromISR+0x6a>
 80023b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <xQueueGenericSendFromISR+0x6e>
 80023ba:	2301      	movs	r3, #1
 80023bc:	e000      	b.n	80023c0 <xQueueGenericSendFromISR+0x70>
 80023be:	2300      	movs	r3, #0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d10a      	bne.n	80023da <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80023c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c8:	f383 8811 	msr	BASEPRI, r3
 80023cc:	f3bf 8f6f 	isb	sy
 80023d0:	f3bf 8f4f 	dsb	sy
 80023d4:	623b      	str	r3, [r7, #32]
    }
 80023d6:	bf00      	nop
 80023d8:	e7fe      	b.n	80023d8 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80023da:	f001 ff57 	bl	800428c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80023de:	f3ef 8211 	mrs	r2, BASEPRI
 80023e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023e6:	f383 8811 	msr	BASEPRI, r3
 80023ea:	f3bf 8f6f 	isb	sy
 80023ee:	f3bf 8f4f 	dsb	sy
 80023f2:	61fa      	str	r2, [r7, #28]
 80023f4:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80023f6:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80023f8:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80023fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002402:	429a      	cmp	r2, r3
 8002404:	d302      	bcc.n	800240c <xQueueGenericSendFromISR+0xbc>
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	2b02      	cmp	r3, #2
 800240a:	d148      	bne.n	800249e <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800240c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800240e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002412:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800241a:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 800241c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800241e:	4618      	mov	r0, r3
 8002420:	f004 f890 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 8002424:	4601      	mov	r1, r0
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	461a      	mov	r2, r3
 800242a:	2060      	movs	r0, #96	; 0x60
 800242c:	f003 faa2 	bl	8005974 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	68b9      	ldr	r1, [r7, #8]
 8002434:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002436:	f000 f94f 	bl	80026d8 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800243a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800243e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002442:	d112      	bne.n	800246a <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002448:	2b00      	cmp	r3, #0
 800244a:	d025      	beq.n	8002498 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800244c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800244e:	3324      	adds	r3, #36	; 0x24
 8002450:	4618      	mov	r0, r3
 8002452:	f000 febf 	bl	80031d4 <xTaskRemoveFromEventList>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d01d      	beq.n	8002498 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d01a      	beq.n	8002498 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	e016      	b.n	8002498 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800246a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800246e:	2b7f      	cmp	r3, #127	; 0x7f
 8002470:	d10a      	bne.n	8002488 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8002472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002476:	f383 8811 	msr	BASEPRI, r3
 800247a:	f3bf 8f6f 	isb	sy
 800247e:	f3bf 8f4f 	dsb	sy
 8002482:	617b      	str	r3, [r7, #20]
    }
 8002484:	bf00      	nop
 8002486:	e7fe      	b.n	8002486 <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002488:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800248c:	3301      	adds	r3, #1
 800248e:	b2db      	uxtb	r3, r3
 8002490:	b25a      	sxtb	r2, r3
 8002492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002498:	2301      	movs	r3, #1
 800249a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800249c:	e00b      	b.n	80024b6 <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800249e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024a0:	4618      	mov	r0, r3
 80024a2:	f004 f84f 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 80024a6:	4601      	mov	r1, r0
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	461a      	mov	r2, r3
 80024ac:	2060      	movs	r0, #96	; 0x60
 80024ae:	f003 fa61 	bl	8005974 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024b8:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80024c0:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80024c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3740      	adds	r7, #64	; 0x40
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80024cc:	b590      	push	{r4, r7, lr}
 80024ce:	b08f      	sub	sp, #60	; 0x3c
 80024d0:	af02      	add	r7, sp, #8
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80024d8:	2300      	movs	r3, #0
 80024da:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80024e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d10a      	bne.n	80024fc <xQueueReceive+0x30>
        __asm volatile
 80024e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ea:	f383 8811 	msr	BASEPRI, r3
 80024ee:	f3bf 8f6f 	isb	sy
 80024f2:	f3bf 8f4f 	dsb	sy
 80024f6:	623b      	str	r3, [r7, #32]
    }
 80024f8:	bf00      	nop
 80024fa:	e7fe      	b.n	80024fa <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d103      	bne.n	800250a <xQueueReceive+0x3e>
 8002502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <xQueueReceive+0x42>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <xQueueReceive+0x44>
 800250e:	2300      	movs	r3, #0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10a      	bne.n	800252a <xQueueReceive+0x5e>
        __asm volatile
 8002514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002518:	f383 8811 	msr	BASEPRI, r3
 800251c:	f3bf 8f6f 	isb	sy
 8002520:	f3bf 8f4f 	dsb	sy
 8002524:	61fb      	str	r3, [r7, #28]
    }
 8002526:	bf00      	nop
 8002528:	e7fe      	b.n	8002528 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800252a:	f000 ffef 	bl	800350c <xTaskGetSchedulerState>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d102      	bne.n	800253a <xQueueReceive+0x6e>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <xQueueReceive+0x72>
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <xQueueReceive+0x74>
 800253e:	2300      	movs	r3, #0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10a      	bne.n	800255a <xQueueReceive+0x8e>
        __asm volatile
 8002544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002548:	f383 8811 	msr	BASEPRI, r3
 800254c:	f3bf 8f6f 	isb	sy
 8002550:	f3bf 8f4f 	dsb	sy
 8002554:	61bb      	str	r3, [r7, #24]
    }
 8002556:	bf00      	nop
 8002558:	e7fe      	b.n	8002558 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800255a:	f001 fdab 	bl	80040b4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800255e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002562:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002566:	2b00      	cmp	r3, #0
 8002568:	d024      	beq.n	80025b4 <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800256a:	68b9      	ldr	r1, [r7, #8]
 800256c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800256e:	f000 f91d 	bl	80027ac <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002574:	4618      	mov	r0, r3
 8002576:	f003 ffe5 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 800257a:	4604      	mov	r4, r0
 800257c:	2000      	movs	r0, #0
 800257e:	f003 ffe1 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 8002582:	4602      	mov	r2, r0
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2101      	movs	r1, #1
 8002588:	9100      	str	r1, [sp, #0]
 800258a:	4621      	mov	r1, r4
 800258c:	205c      	movs	r0, #92	; 0x5c
 800258e:	f003 fac1 	bl	8005b14 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002594:	1e5a      	subs	r2, r3, #1
 8002596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002598:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800259a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d004      	beq.n	80025ac <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a4:	3310      	adds	r3, #16
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 fe14 	bl	80031d4 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80025ac:	f001 fdb2 	bl	8004114 <vPortExitCritical>
                return pdPASS;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e08a      	b.n	80026ca <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d113      	bne.n	80025e2 <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80025ba:	f001 fdab 	bl	8004114 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80025be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c0:	4618      	mov	r0, r3
 80025c2:	f003 ffbf 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 80025c6:	4604      	mov	r4, r0
 80025c8:	2000      	movs	r0, #0
 80025ca:	f003 ffbb 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 80025ce:	4602      	mov	r2, r0
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2101      	movs	r1, #1
 80025d4:	9100      	str	r1, [sp, #0]
 80025d6:	4621      	mov	r1, r4
 80025d8:	205c      	movs	r0, #92	; 0x5c
 80025da:	f003 fa9b 	bl	8005b14 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80025de:	2300      	movs	r3, #0
 80025e0:	e073      	b.n	80026ca <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 80025e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d106      	bne.n	80025f6 <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80025e8:	f107 0310 	add.w	r3, r7, #16
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 fe57 	bl	80032a0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80025f2:	2301      	movs	r3, #1
 80025f4:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80025f6:	f001 fd8d 	bl	8004114 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80025fa:	f000 fbd3 	bl	8002da4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80025fe:	f001 fd59 	bl	80040b4 <vPortEnterCritical>
 8002602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002604:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002608:	b25b      	sxtb	r3, r3
 800260a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800260e:	d103      	bne.n	8002618 <xQueueReceive+0x14c>
 8002610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800261a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800261e:	b25b      	sxtb	r3, r3
 8002620:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002624:	d103      	bne.n	800262e <xQueueReceive+0x162>
 8002626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800262e:	f001 fd71 	bl	8004114 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002632:	1d3a      	adds	r2, r7, #4
 8002634:	f107 0310 	add.w	r3, r7, #16
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f000 fe46 	bl	80032cc <xTaskCheckForTimeOut>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d124      	bne.n	8002690 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002646:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002648:	f000 f928 	bl	800289c <prvIsQueueEmpty>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d018      	beq.n	8002684 <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002654:	3324      	adds	r3, #36	; 0x24
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	4611      	mov	r1, r2
 800265a:	4618      	mov	r0, r3
 800265c:	f000 fd68 	bl	8003130 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002660:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002662:	f000 f8c9 	bl	80027f8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002666:	f000 fbab 	bl	8002dc0 <xTaskResumeAll>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	f47f af74 	bne.w	800255a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002672:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <xQueueReceive+0x208>)
 8002674:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	f3bf 8f6f 	isb	sy
 8002682:	e76a      	b.n	800255a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002684:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002686:	f000 f8b7 	bl	80027f8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800268a:	f000 fb99 	bl	8002dc0 <xTaskResumeAll>
 800268e:	e764      	b.n	800255a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002690:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002692:	f000 f8b1 	bl	80027f8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002696:	f000 fb93 	bl	8002dc0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800269a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800269c:	f000 f8fe 	bl	800289c <prvIsQueueEmpty>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f43f af59 	beq.w	800255a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80026a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026aa:	4618      	mov	r0, r3
 80026ac:	f003 ff4a 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 80026b0:	4604      	mov	r4, r0
 80026b2:	2000      	movs	r0, #0
 80026b4:	f003 ff46 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 80026b8:	4602      	mov	r2, r0
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2101      	movs	r1, #1
 80026be:	9100      	str	r1, [sp, #0]
 80026c0:	4621      	mov	r1, r4
 80026c2:	205c      	movs	r0, #92	; 0x5c
 80026c4:	f003 fa26 	bl	8005b14 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80026c8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3734      	adds	r7, #52	; 0x34
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd90      	pop	{r4, r7, pc}
 80026d2:	bf00      	nop
 80026d4:	e000ed04 	.word	0xe000ed04

080026d8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ec:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10d      	bne.n	8002712 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d14d      	bne.n	800279a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	4618      	mov	r0, r3
 8002704:	f000 ff20 	bl	8003548 <xTaskPriorityDisinherit>
 8002708:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	609a      	str	r2, [r3, #8]
 8002710:	e043      	b.n	800279a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d119      	bne.n	800274c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6858      	ldr	r0, [r3, #4]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002720:	461a      	mov	r2, r3
 8002722:	68b9      	ldr	r1, [r7, #8]
 8002724:	f004 f8b8 	bl	8006898 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002730:	441a      	add	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	429a      	cmp	r2, r3
 8002740:	d32b      	bcc.n	800279a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	605a      	str	r2, [r3, #4]
 800274a:	e026      	b.n	800279a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	68d8      	ldr	r0, [r3, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	461a      	mov	r2, r3
 8002756:	68b9      	ldr	r1, [r7, #8]
 8002758:	f004 f89e 	bl	8006898 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	68da      	ldr	r2, [r3, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002764:	425b      	negs	r3, r3
 8002766:	441a      	add	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	68da      	ldr	r2, [r3, #12]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d207      	bcs.n	8002788 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002780:	425b      	negs	r3, r3
 8002782:	441a      	add	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d105      	bne.n	800279a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d002      	beq.n	800279a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	3b01      	subs	r3, #1
 8002798:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80027a2:	697b      	ldr	r3, [r7, #20]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d018      	beq.n	80027f0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	441a      	add	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68da      	ldr	r2, [r3, #12]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d303      	bcc.n	80027e0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68d9      	ldr	r1, [r3, #12]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	461a      	mov	r2, r3
 80027ea:	6838      	ldr	r0, [r7, #0]
 80027ec:	f004 f854 	bl	8006898 <memcpy>
    }
}
 80027f0:	bf00      	nop
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002800:	f001 fc58 	bl	80040b4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800280a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800280c:	e011      	b.n	8002832 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002812:	2b00      	cmp	r3, #0
 8002814:	d012      	beq.n	800283c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3324      	adds	r3, #36	; 0x24
 800281a:	4618      	mov	r0, r3
 800281c:	f000 fcda 	bl	80031d4 <xTaskRemoveFromEventList>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002826:	f000 fdb7 	bl	8003398 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	3b01      	subs	r3, #1
 800282e:	b2db      	uxtb	r3, r3
 8002830:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002836:	2b00      	cmp	r3, #0
 8002838:	dce9      	bgt.n	800280e <prvUnlockQueue+0x16>
 800283a:	e000      	b.n	800283e <prvUnlockQueue+0x46>
                        break;
 800283c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	22ff      	movs	r2, #255	; 0xff
 8002842:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002846:	f001 fc65 	bl	8004114 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800284a:	f001 fc33 	bl	80040b4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002854:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002856:	e011      	b.n	800287c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d012      	beq.n	8002886 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3310      	adds	r3, #16
 8002864:	4618      	mov	r0, r3
 8002866:	f000 fcb5 	bl	80031d4 <xTaskRemoveFromEventList>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002870:	f000 fd92 	bl	8003398 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002874:	7bbb      	ldrb	r3, [r7, #14]
 8002876:	3b01      	subs	r3, #1
 8002878:	b2db      	uxtb	r3, r3
 800287a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800287c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002880:	2b00      	cmp	r3, #0
 8002882:	dce9      	bgt.n	8002858 <prvUnlockQueue+0x60>
 8002884:	e000      	b.n	8002888 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002886:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	22ff      	movs	r2, #255	; 0xff
 800288c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002890:	f001 fc40 	bl	8004114 <vPortExitCritical>
}
 8002894:	bf00      	nop
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80028a4:	f001 fc06 	bl	80040b4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d102      	bne.n	80028b6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80028b0:	2301      	movs	r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	e001      	b.n	80028ba <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80028b6:	2300      	movs	r3, #0
 80028b8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80028ba:	f001 fc2b 	bl	8004114 <vPortExitCritical>

    return xReturn;
 80028be:	68fb      	ldr	r3, [r7, #12]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80028d0:	f001 fbf0 	bl	80040b4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028dc:	429a      	cmp	r2, r3
 80028de:	d102      	bne.n	80028e6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80028e0:	2301      	movs	r3, #1
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	e001      	b.n	80028ea <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80028e6:	2300      	movs	r3, #0
 80028e8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80028ea:	f001 fc13 	bl	8004114 <vPortExitCritical>

    return xReturn;
 80028ee:	68fb      	ldr	r3, [r7, #12]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	e01e      	b.n	8002946 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002908:	4a13      	ldr	r2, [pc, #76]	; (8002958 <vQueueAddToRegistry+0x60>)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d115      	bne.n	8002940 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002914:	4910      	ldr	r1, [pc, #64]	; (8002958 <vQueueAddToRegistry+0x60>)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800291e:	4a0e      	ldr	r2, [pc, #56]	; (8002958 <vQueueAddToRegistry+0x60>)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	4413      	add	r3, r2
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4618      	mov	r0, r3
 800292e:	f003 fe09 	bl	8006544 <SEGGER_SYSVIEW_ShrinkId>
 8002932:	4601      	mov	r1, r0
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	2071      	movs	r0, #113	; 0x71
 800293a:	f003 f81b 	bl	8005974 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 800293e:	e006      	b.n	800294e <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	3301      	adds	r3, #1
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2b07      	cmp	r3, #7
 800294a:	d9dd      	bls.n	8002908 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000084 	.word	0x20000084

0800295c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800296c:	f001 fba2 	bl	80040b4 <vPortEnterCritical>
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002976:	b25b      	sxtb	r3, r3
 8002978:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800297c:	d103      	bne.n	8002986 <vQueueWaitForMessageRestricted+0x2a>
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800298c:	b25b      	sxtb	r3, r3
 800298e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002992:	d103      	bne.n	800299c <vQueueWaitForMessageRestricted+0x40>
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800299c:	f001 fbba 	bl	8004114 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d106      	bne.n	80029b6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	3324      	adds	r3, #36	; 0x24
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 fbe1 	bl	8003178 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80029b6:	6978      	ldr	r0, [r7, #20]
 80029b8:	f7ff ff1e 	bl	80027f8 <prvUnlockQueue>
    }
 80029bc:	bf00      	nop
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08c      	sub	sp, #48	; 0x30
 80029c8:	af04      	add	r7, sp, #16
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	4613      	mov	r3, r2
 80029d2:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80029d4:	88fb      	ldrh	r3, [r7, #6]
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4618      	mov	r0, r3
 80029da:	f001 fc97 	bl	800430c <pvPortMalloc>
 80029de:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00e      	beq.n	8002a04 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80029e6:	2058      	movs	r0, #88	; 0x58
 80029e8:	f001 fc90 	bl	800430c <pvPortMalloc>
 80029ec:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	631a      	str	r2, [r3, #48]	; 0x30
 80029fa:	e005      	b.n	8002a08 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80029fc:	6978      	ldr	r0, [r7, #20]
 80029fe:	f001 fd65 	bl	80044cc <vPortFree>
 8002a02:	e001      	b.n	8002a08 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002a04:	2300      	movs	r3, #0
 8002a06:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d013      	beq.n	8002a36 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002a0e:	88fa      	ldrh	r2, [r7, #6]
 8002a10:	2300      	movs	r3, #0
 8002a12:	9303      	str	r3, [sp, #12]
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	9302      	str	r3, [sp, #8]
 8002a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a1a:	9301      	str	r3, [sp, #4]
 8002a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	68b9      	ldr	r1, [r7, #8]
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f000 f80e 	bl	8002a46 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002a2a:	69f8      	ldr	r0, [r7, #28]
 8002a2c:	f000 f8a2 	bl	8002b74 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002a30:	2301      	movs	r3, #1
 8002a32:	61bb      	str	r3, [r7, #24]
 8002a34:	e002      	b.n	8002a3c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a3a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002a3c:	69bb      	ldr	r3, [r7, #24]
    }
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3720      	adds	r7, #32
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b088      	sub	sp, #32
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	60f8      	str	r0, [r7, #12]
 8002a4e:	60b9      	str	r1, [r7, #8]
 8002a50:	607a      	str	r2, [r7, #4]
 8002a52:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a56:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	21a5      	movs	r1, #165	; 0xa5
 8002a60:	f003 ff28 	bl	80068b4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	f023 0307 	bic.w	r3, r3, #7
 8002a7c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00a      	beq.n	8002a9e <prvInitialiseNewTask+0x58>
        __asm volatile
 8002a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a8c:	f383 8811 	msr	BASEPRI, r3
 8002a90:	f3bf 8f6f 	isb	sy
 8002a94:	f3bf 8f4f 	dsb	sy
 8002a98:	617b      	str	r3, [r7, #20]
    }
 8002a9a:	bf00      	nop
 8002a9c:	e7fe      	b.n	8002a9c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d01f      	beq.n	8002ae4 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	61fb      	str	r3, [r7, #28]
 8002aa8:	e012      	b.n	8002ad0 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	4413      	add	r3, r2
 8002ab0:	7819      	ldrb	r1, [r3, #0]
 8002ab2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	3334      	adds	r3, #52	; 0x34
 8002aba:	460a      	mov	r2, r1
 8002abc:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d006      	beq.n	8002ad8 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3301      	adds	r3, #1
 8002ace:	61fb      	str	r3, [r7, #28]
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	2b09      	cmp	r3, #9
 8002ad4:	d9e9      	bls.n	8002aaa <prvInitialiseNewTask+0x64>
 8002ad6:	e000      	b.n	8002ada <prvInitialiseNewTask+0x94>
            {
                break;
 8002ad8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002ae2:	e003      	b.n	8002aec <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d901      	bls.n	8002af6 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002af2:	2304      	movs	r3, #4
 8002af4:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002afa:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002afe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b00:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b04:	2200      	movs	r2, #0
 8002b06:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff f999 	bl	8001e44 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b14:	3318      	adds	r3, #24
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff f994 	bl	8001e44 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b20:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b24:	f1c3 0205 	rsb	r2, r3, #5
 8002b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b30:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b34:	3350      	adds	r3, #80	; 0x50
 8002b36:	2204      	movs	r2, #4
 8002b38:	2100      	movs	r1, #0
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f003 feba 	bl	80068b4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b42:	3354      	adds	r3, #84	; 0x54
 8002b44:	2201      	movs	r2, #1
 8002b46:	2100      	movs	r1, #0
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f003 feb3 	bl	80068b4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	68f9      	ldr	r1, [r7, #12]
 8002b52:	69b8      	ldr	r0, [r7, #24]
 8002b54:	f001 f902 	bl	8003d5c <pxPortInitialiseStack>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b5c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d002      	beq.n	8002b6a <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b68:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002b6a:	bf00      	nop
 8002b6c:	3720      	adds	r7, #32
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002b74:	b5b0      	push	{r4, r5, r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af02      	add	r7, sp, #8
 8002b7a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002b7c:	f001 fa9a 	bl	80040b4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002b80:	4b35      	ldr	r3, [pc, #212]	; (8002c58 <prvAddNewTaskToReadyList+0xe4>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	3301      	adds	r3, #1
 8002b86:	4a34      	ldr	r2, [pc, #208]	; (8002c58 <prvAddNewTaskToReadyList+0xe4>)
 8002b88:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002b8a:	4b34      	ldr	r3, [pc, #208]	; (8002c5c <prvAddNewTaskToReadyList+0xe8>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d109      	bne.n	8002ba6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002b92:	4a32      	ldr	r2, [pc, #200]	; (8002c5c <prvAddNewTaskToReadyList+0xe8>)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002b98:	4b2f      	ldr	r3, [pc, #188]	; (8002c58 <prvAddNewTaskToReadyList+0xe4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d110      	bne.n	8002bc2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002ba0:	f000 fc1a 	bl	80033d8 <prvInitialiseTaskLists>
 8002ba4:	e00d      	b.n	8002bc2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002ba6:	4b2e      	ldr	r3, [pc, #184]	; (8002c60 <prvAddNewTaskToReadyList+0xec>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d109      	bne.n	8002bc2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002bae:	4b2b      	ldr	r3, [pc, #172]	; (8002c5c <prvAddNewTaskToReadyList+0xe8>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d802      	bhi.n	8002bc2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002bbc:	4a27      	ldr	r2, [pc, #156]	; (8002c5c <prvAddNewTaskToReadyList+0xe8>)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002bc2:	4b28      	ldr	r3, [pc, #160]	; (8002c64 <prvAddNewTaskToReadyList+0xf0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	4a26      	ldr	r2, [pc, #152]	; (8002c64 <prvAddNewTaskToReadyList+0xf0>)
 8002bca:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002bcc:	4b25      	ldr	r3, [pc, #148]	; (8002c64 <prvAddNewTaskToReadyList+0xf0>)
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d016      	beq.n	8002c08 <prvAddNewTaskToReadyList+0x94>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f003 fb8b 	bl	80062f8 <SEGGER_SYSVIEW_OnTaskCreate>
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf2:	461d      	mov	r5, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	461c      	mov	r4, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	1ae3      	subs	r3, r4, r3
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	462b      	mov	r3, r5
 8002c04:	f001 fe30 	bl	8004868 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f003 fbf8 	bl	8006400 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c14:	2201      	movs	r2, #1
 8002c16:	409a      	lsls	r2, r3
 8002c18:	4b13      	ldr	r3, [pc, #76]	; (8002c68 <prvAddNewTaskToReadyList+0xf4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	4a12      	ldr	r2, [pc, #72]	; (8002c68 <prvAddNewTaskToReadyList+0xf4>)
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c26:	4613      	mov	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4a0f      	ldr	r2, [pc, #60]	; (8002c6c <prvAddNewTaskToReadyList+0xf8>)
 8002c30:	441a      	add	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	3304      	adds	r3, #4
 8002c36:	4619      	mov	r1, r3
 8002c38:	4610      	mov	r0, r2
 8002c3a:	f7ff f910 	bl	8001e5e <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002c3e:	f001 fa69 	bl	8004114 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002c42:	4b07      	ldr	r3, [pc, #28]	; (8002c60 <prvAddNewTaskToReadyList+0xec>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002c4a:	4b04      	ldr	r3, [pc, #16]	; (8002c5c <prvAddNewTaskToReadyList+0xe8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bdb0      	pop	{r4, r5, r7, pc}
 8002c56:	bf00      	nop
 8002c58:	2000019c 	.word	0x2000019c
 8002c5c:	200000c4 	.word	0x200000c4
 8002c60:	200001a8 	.word	0x200001a8
 8002c64:	200001b8 	.word	0x200001b8
 8002c68:	200001a4 	.word	0x200001a4
 8002c6c:	200000c8 	.word	0x200000c8

08002c70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d01b      	beq.n	8002cba <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8002c82:	4b15      	ldr	r3, [pc, #84]	; (8002cd8 <vTaskDelay+0x68>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00a      	beq.n	8002ca0 <vTaskDelay+0x30>
        __asm volatile
 8002c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c8e:	f383 8811 	msr	BASEPRI, r3
 8002c92:	f3bf 8f6f 	isb	sy
 8002c96:	f3bf 8f4f 	dsb	sy
 8002c9a:	60bb      	str	r3, [r7, #8]
    }
 8002c9c:	bf00      	nop
 8002c9e:	e7fe      	b.n	8002c9e <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8002ca0:	f000 f880 	bl	8002da4 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	2023      	movs	r0, #35	; 0x23
 8002ca8:	f002 fe28 	bl	80058fc <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002cac:	2100      	movs	r1, #0
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 fcca 	bl	8003648 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002cb4:	f000 f884 	bl	8002dc0 <xTaskResumeAll>
 8002cb8:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d107      	bne.n	8002cd0 <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 8002cc0:	4b06      	ldr	r3, [pc, #24]	; (8002cdc <vTaskDelay+0x6c>)
 8002cc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	f3bf 8f4f 	dsb	sy
 8002ccc:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002cd0:	bf00      	nop
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200001c4 	.word	0x200001c4
 8002cdc:	e000ed04 	.word	0xe000ed04

08002ce0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002ce6:	4b27      	ldr	r3, [pc, #156]	; (8002d84 <vTaskStartScheduler+0xa4>)
 8002ce8:	9301      	str	r3, [sp, #4]
 8002cea:	2300      	movs	r3, #0
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	2300      	movs	r3, #0
 8002cf0:	2282      	movs	r2, #130	; 0x82
 8002cf2:	4925      	ldr	r1, [pc, #148]	; (8002d88 <vTaskStartScheduler+0xa8>)
 8002cf4:	4825      	ldr	r0, [pc, #148]	; (8002d8c <vTaskStartScheduler+0xac>)
 8002cf6:	f7ff fe65 	bl	80029c4 <xTaskCreate>
 8002cfa:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d102      	bne.n	8002d08 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002d02:	f000 fd19 	bl	8003738 <xTimerCreateTimerTask>
 8002d06:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d124      	bne.n	8002d58 <vTaskStartScheduler+0x78>
        __asm volatile
 8002d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d12:	f383 8811 	msr	BASEPRI, r3
 8002d16:	f3bf 8f6f 	isb	sy
 8002d1a:	f3bf 8f4f 	dsb	sy
 8002d1e:	60bb      	str	r3, [r7, #8]
    }
 8002d20:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002d22:	4b1b      	ldr	r3, [pc, #108]	; (8002d90 <vTaskStartScheduler+0xb0>)
 8002d24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d28:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	; (8002d94 <vTaskStartScheduler+0xb4>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002d30:	4b19      	ldr	r3, [pc, #100]	; (8002d98 <vTaskStartScheduler+0xb8>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002d36:	4b19      	ldr	r3, [pc, #100]	; (8002d9c <vTaskStartScheduler+0xbc>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <vTaskStartScheduler+0xa4>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d102      	bne.n	8002d48 <vTaskStartScheduler+0x68>
 8002d42:	f003 fabd 	bl	80062c0 <SEGGER_SYSVIEW_OnIdle>
 8002d46:	e004      	b.n	8002d52 <vTaskStartScheduler+0x72>
 8002d48:	4b14      	ldr	r3, [pc, #80]	; (8002d9c <vTaskStartScheduler+0xbc>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f003 fb15 	bl	800637c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002d52:	f001 f88f 	bl	8003e74 <xPortStartScheduler>
 8002d56:	e00e      	b.n	8002d76 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d5e:	d10a      	bne.n	8002d76 <vTaskStartScheduler+0x96>
        __asm volatile
 8002d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d64:	f383 8811 	msr	BASEPRI, r3
 8002d68:	f3bf 8f6f 	isb	sy
 8002d6c:	f3bf 8f4f 	dsb	sy
 8002d70:	607b      	str	r3, [r7, #4]
    }
 8002d72:	bf00      	nop
 8002d74:	e7fe      	b.n	8002d74 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002d76:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <vTaskStartScheduler+0xc0>)
 8002d78:	681b      	ldr	r3, [r3, #0]
}
 8002d7a:	bf00      	nop
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	200001c0 	.word	0x200001c0
 8002d88:	080068fc 	.word	0x080068fc
 8002d8c:	080033b1 	.word	0x080033b1
 8002d90:	200001bc 	.word	0x200001bc
 8002d94:	200001a8 	.word	0x200001a8
 8002d98:	200001a0 	.word	0x200001a0
 8002d9c:	200000c4 	.word	0x200000c4
 8002da0:	2000000c 	.word	0x2000000c

08002da4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002da8:	4b04      	ldr	r3, [pc, #16]	; (8002dbc <vTaskSuspendAll+0x18>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3301      	adds	r3, #1
 8002dae:	4a03      	ldr	r2, [pc, #12]	; (8002dbc <vTaskSuspendAll+0x18>)
 8002db0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002db2:	bf00      	nop
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	200001c4 	.word	0x200001c4

08002dc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002dce:	4b3d      	ldr	r3, [pc, #244]	; (8002ec4 <xTaskResumeAll+0x104>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10a      	bne.n	8002dec <xTaskResumeAll+0x2c>
        __asm volatile
 8002dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dda:	f383 8811 	msr	BASEPRI, r3
 8002dde:	f3bf 8f6f 	isb	sy
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	603b      	str	r3, [r7, #0]
    }
 8002de8:	bf00      	nop
 8002dea:	e7fe      	b.n	8002dea <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002dec:	f001 f962 	bl	80040b4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002df0:	4b34      	ldr	r3, [pc, #208]	; (8002ec4 <xTaskResumeAll+0x104>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	3b01      	subs	r3, #1
 8002df6:	4a33      	ldr	r2, [pc, #204]	; (8002ec4 <xTaskResumeAll+0x104>)
 8002df8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002dfa:	4b32      	ldr	r3, [pc, #200]	; (8002ec4 <xTaskResumeAll+0x104>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d159      	bne.n	8002eb6 <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002e02:	4b31      	ldr	r3, [pc, #196]	; (8002ec8 <xTaskResumeAll+0x108>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d055      	beq.n	8002eb6 <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e0a:	e032      	b.n	8002e72 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e0c:	4b2f      	ldr	r3, [pc, #188]	; (8002ecc <xTaskResumeAll+0x10c>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	3318      	adds	r3, #24
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff f87d 	bl	8001f18 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	3304      	adds	r3, #4
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff f878 	bl	8001f18 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f003 fae8 	bl	8006400 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	2201      	movs	r2, #1
 8002e36:	409a      	lsls	r2, r3
 8002e38:	4b25      	ldr	r3, [pc, #148]	; (8002ed0 <xTaskResumeAll+0x110>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	4a24      	ldr	r2, [pc, #144]	; (8002ed0 <xTaskResumeAll+0x110>)
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e46:	4613      	mov	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4a21      	ldr	r2, [pc, #132]	; (8002ed4 <xTaskResumeAll+0x114>)
 8002e50:	441a      	add	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	3304      	adds	r3, #4
 8002e56:	4619      	mov	r1, r3
 8002e58:	4610      	mov	r0, r2
 8002e5a:	f7ff f800 	bl	8001e5e <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e62:	4b1d      	ldr	r3, [pc, #116]	; (8002ed8 <xTaskResumeAll+0x118>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d302      	bcc.n	8002e72 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8002e6c:	4b1b      	ldr	r3, [pc, #108]	; (8002edc <xTaskResumeAll+0x11c>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e72:	4b16      	ldr	r3, [pc, #88]	; (8002ecc <xTaskResumeAll+0x10c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1c8      	bne.n	8002e0c <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002e80:	f000 fb28 	bl	80034d4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002e84:	4b16      	ldr	r3, [pc, #88]	; (8002ee0 <xTaskResumeAll+0x120>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d010      	beq.n	8002eb2 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002e90:	f000 f84a 	bl	8002f28 <xTaskIncrementTick>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <xTaskResumeAll+0x11c>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1f1      	bne.n	8002e90 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8002eac:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <xTaskResumeAll+0x120>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002eb2:	4b0a      	ldr	r3, [pc, #40]	; (8002edc <xTaskResumeAll+0x11c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002eb6:	f001 f92d 	bl	8004114 <vPortExitCritical>

    return xAlreadyYielded;
 8002eba:	687b      	ldr	r3, [r7, #4]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	200001c4 	.word	0x200001c4
 8002ec8:	2000019c 	.word	0x2000019c
 8002ecc:	2000015c 	.word	0x2000015c
 8002ed0:	200001a4 	.word	0x200001a4
 8002ed4:	200000c8 	.word	0x200000c8
 8002ed8:	200000c4 	.word	0x200000c4
 8002edc:	200001b0 	.word	0x200001b0
 8002ee0:	200001ac 	.word	0x200001ac

08002ee4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002eea:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <xTaskGetTickCount+0x1c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002ef0:	687b      	ldr	r3, [r7, #4]
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	200001a0 	.word	0x200001a0

08002f04 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f0a:	f001 f9bf 	bl	800428c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002f12:	4b04      	ldr	r3, [pc, #16]	; (8002f24 <xTaskGetTickCountFromISR+0x20>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002f18:	683b      	ldr	r3, [r7, #0]
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	200001a0 	.word	0x200001a0

08002f28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f32:	4b41      	ldr	r3, [pc, #260]	; (8003038 <xTaskIncrementTick+0x110>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d173      	bne.n	8003022 <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002f3a:	4b40      	ldr	r3, [pc, #256]	; (800303c <xTaskIncrementTick+0x114>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002f42:	4a3e      	ldr	r2, [pc, #248]	; (800303c <xTaskIncrementTick+0x114>)
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d120      	bne.n	8002f90 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8002f4e:	4b3c      	ldr	r3, [pc, #240]	; (8003040 <xTaskIncrementTick+0x118>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00a      	beq.n	8002f6e <xTaskIncrementTick+0x46>
        __asm volatile
 8002f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f5c:	f383 8811 	msr	BASEPRI, r3
 8002f60:	f3bf 8f6f 	isb	sy
 8002f64:	f3bf 8f4f 	dsb	sy
 8002f68:	603b      	str	r3, [r7, #0]
    }
 8002f6a:	bf00      	nop
 8002f6c:	e7fe      	b.n	8002f6c <xTaskIncrementTick+0x44>
 8002f6e:	4b34      	ldr	r3, [pc, #208]	; (8003040 <xTaskIncrementTick+0x118>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	4b33      	ldr	r3, [pc, #204]	; (8003044 <xTaskIncrementTick+0x11c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a31      	ldr	r2, [pc, #196]	; (8003040 <xTaskIncrementTick+0x118>)
 8002f7a:	6013      	str	r3, [r2, #0]
 8002f7c:	4a31      	ldr	r2, [pc, #196]	; (8003044 <xTaskIncrementTick+0x11c>)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	4b31      	ldr	r3, [pc, #196]	; (8003048 <xTaskIncrementTick+0x120>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	3301      	adds	r3, #1
 8002f88:	4a2f      	ldr	r2, [pc, #188]	; (8003048 <xTaskIncrementTick+0x120>)
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	f000 faa2 	bl	80034d4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002f90:	4b2e      	ldr	r3, [pc, #184]	; (800304c <xTaskIncrementTick+0x124>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d348      	bcc.n	800302c <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f9a:	4b29      	ldr	r3, [pc, #164]	; (8003040 <xTaskIncrementTick+0x118>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d104      	bne.n	8002fae <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fa4:	4b29      	ldr	r3, [pc, #164]	; (800304c <xTaskIncrementTick+0x124>)
 8002fa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002faa:	601a      	str	r2, [r3, #0]
                    break;
 8002fac:	e03e      	b.n	800302c <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fae:	4b24      	ldr	r3, [pc, #144]	; (8003040 <xTaskIncrementTick+0x118>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d203      	bcs.n	8002fce <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002fc6:	4a21      	ldr	r2, [pc, #132]	; (800304c <xTaskIncrementTick+0x124>)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002fcc:	e02e      	b.n	800302c <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	3304      	adds	r3, #4
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fe ffa0 	bl	8001f18 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d004      	beq.n	8002fea <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	3318      	adds	r3, #24
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fe ff97 	bl	8001f18 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f003 fa07 	bl	8006400 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	409a      	lsls	r2, r3
 8002ffa:	4b15      	ldr	r3, [pc, #84]	; (8003050 <xTaskIncrementTick+0x128>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	4a13      	ldr	r2, [pc, #76]	; (8003050 <xTaskIncrementTick+0x128>)
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003008:	4613      	mov	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4a10      	ldr	r2, [pc, #64]	; (8003054 <xTaskIncrementTick+0x12c>)
 8003012:	441a      	add	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	3304      	adds	r3, #4
 8003018:	4619      	mov	r1, r3
 800301a:	4610      	mov	r0, r2
 800301c:	f7fe ff1f 	bl	8001e5e <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003020:	e7bb      	b.n	8002f9a <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003022:	4b0d      	ldr	r3, [pc, #52]	; (8003058 <xTaskIncrementTick+0x130>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	3301      	adds	r3, #1
 8003028:	4a0b      	ldr	r2, [pc, #44]	; (8003058 <xTaskIncrementTick+0x130>)
 800302a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800302c:	697b      	ldr	r3, [r7, #20]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200001c4 	.word	0x200001c4
 800303c:	200001a0 	.word	0x200001a0
 8003040:	20000154 	.word	0x20000154
 8003044:	20000158 	.word	0x20000158
 8003048:	200001b4 	.word	0x200001b4
 800304c:	200001bc 	.word	0x200001bc
 8003050:	200001a4 	.word	0x200001a4
 8003054:	200000c8 	.word	0x200000c8
 8003058:	200001ac 	.word	0x200001ac

0800305c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003062:	4b2d      	ldr	r3, [pc, #180]	; (8003118 <vTaskSwitchContext+0xbc>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800306a:	4b2c      	ldr	r3, [pc, #176]	; (800311c <vTaskSwitchContext+0xc0>)
 800306c:	2201      	movs	r2, #1
 800306e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003070:	e04d      	b.n	800310e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8003072:	4b2a      	ldr	r3, [pc, #168]	; (800311c <vTaskSwitchContext+0xc0>)
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003078:	4b29      	ldr	r3, [pc, #164]	; (8003120 <vTaskSwitchContext+0xc4>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	fab3 f383 	clz	r3, r3
 8003084:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003086:	7afb      	ldrb	r3, [r7, #11]
 8003088:	f1c3 031f 	rsb	r3, r3, #31
 800308c:	617b      	str	r3, [r7, #20]
 800308e:	4925      	ldr	r1, [pc, #148]	; (8003124 <vTaskSwitchContext+0xc8>)
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	4613      	mov	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	440b      	add	r3, r1
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10a      	bne.n	80030b8 <vTaskSwitchContext+0x5c>
        __asm volatile
 80030a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a6:	f383 8811 	msr	BASEPRI, r3
 80030aa:	f3bf 8f6f 	isb	sy
 80030ae:	f3bf 8f4f 	dsb	sy
 80030b2:	607b      	str	r3, [r7, #4]
    }
 80030b4:	bf00      	nop
 80030b6:	e7fe      	b.n	80030b6 <vTaskSwitchContext+0x5a>
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	4613      	mov	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4a18      	ldr	r2, [pc, #96]	; (8003124 <vTaskSwitchContext+0xc8>)
 80030c4:	4413      	add	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	605a      	str	r2, [r3, #4]
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	3308      	adds	r3, #8
 80030da:	429a      	cmp	r2, r3
 80030dc:	d104      	bne.n	80030e8 <vTaskSwitchContext+0x8c>
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	605a      	str	r2, [r3, #4]
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	4a0e      	ldr	r2, [pc, #56]	; (8003128 <vTaskSwitchContext+0xcc>)
 80030f0:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80030f2:	4b0d      	ldr	r3, [pc, #52]	; (8003128 <vTaskSwitchContext+0xcc>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4b0d      	ldr	r3, [pc, #52]	; (800312c <vTaskSwitchContext+0xd0>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d102      	bne.n	8003104 <vTaskSwitchContext+0xa8>
 80030fe:	f003 f8df 	bl	80062c0 <SEGGER_SYSVIEW_OnIdle>
}
 8003102:	e004      	b.n	800310e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <vTaskSwitchContext+0xcc>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f003 f937 	bl	800637c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800310e:	bf00      	nop
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	200001c4 	.word	0x200001c4
 800311c:	200001b0 	.word	0x200001b0
 8003120:	200001a4 	.word	0x200001a4
 8003124:	200000c8 	.word	0x200000c8
 8003128:	200000c4 	.word	0x200000c4
 800312c:	200001c0 	.word	0x200001c0

08003130 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10a      	bne.n	8003156 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003144:	f383 8811 	msr	BASEPRI, r3
 8003148:	f3bf 8f6f 	isb	sy
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	60fb      	str	r3, [r7, #12]
    }
 8003152:	bf00      	nop
 8003154:	e7fe      	b.n	8003154 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003156:	4b07      	ldr	r3, [pc, #28]	; (8003174 <vTaskPlaceOnEventList+0x44>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	3318      	adds	r3, #24
 800315c:	4619      	mov	r1, r3
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7fe fea1 	bl	8001ea6 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003164:	2101      	movs	r1, #1
 8003166:	6838      	ldr	r0, [r7, #0]
 8003168:	f000 fa6e 	bl	8003648 <prvAddCurrentTaskToDelayedList>
}
 800316c:	bf00      	nop
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	200000c4 	.word	0x200000c4

08003178 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10a      	bne.n	80031a0 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800318a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800318e:	f383 8811 	msr	BASEPRI, r3
 8003192:	f3bf 8f6f 	isb	sy
 8003196:	f3bf 8f4f 	dsb	sy
 800319a:	617b      	str	r3, [r7, #20]
    }
 800319c:	bf00      	nop
 800319e:	e7fe      	b.n	800319e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031a0:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <vTaskPlaceOnEventListRestricted+0x58>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	3318      	adds	r3, #24
 80031a6:	4619      	mov	r1, r3
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f7fe fe58 	bl	8001e5e <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 80031b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031b8:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80031ba:	2024      	movs	r0, #36	; 0x24
 80031bc:	f002 fb80 	bl	80058c0 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80031c0:	6879      	ldr	r1, [r7, #4]
 80031c2:	68b8      	ldr	r0, [r7, #8]
 80031c4:	f000 fa40 	bl	8003648 <prvAddCurrentTaskToDelayedList>
    }
 80031c8:	bf00      	nop
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	200000c4 	.word	0x200000c4

080031d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10a      	bne.n	8003200 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80031ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ee:	f383 8811 	msr	BASEPRI, r3
 80031f2:	f3bf 8f6f 	isb	sy
 80031f6:	f3bf 8f4f 	dsb	sy
 80031fa:	60fb      	str	r3, [r7, #12]
    }
 80031fc:	bf00      	nop
 80031fe:	e7fe      	b.n	80031fe <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	3318      	adds	r3, #24
 8003204:	4618      	mov	r0, r3
 8003206:	f7fe fe87 	bl	8001f18 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800320a:	4b1f      	ldr	r3, [pc, #124]	; (8003288 <xTaskRemoveFromEventList+0xb4>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d120      	bne.n	8003254 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	3304      	adds	r3, #4
 8003216:	4618      	mov	r0, r3
 8003218:	f7fe fe7e 	bl	8001f18 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	4618      	mov	r0, r3
 8003220:	f003 f8ee 	bl	8006400 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003228:	2201      	movs	r2, #1
 800322a:	409a      	lsls	r2, r3
 800322c:	4b17      	ldr	r3, [pc, #92]	; (800328c <xTaskRemoveFromEventList+0xb8>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4313      	orrs	r3, r2
 8003232:	4a16      	ldr	r2, [pc, #88]	; (800328c <xTaskRemoveFromEventList+0xb8>)
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4a13      	ldr	r2, [pc, #76]	; (8003290 <xTaskRemoveFromEventList+0xbc>)
 8003244:	441a      	add	r2, r3
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	3304      	adds	r3, #4
 800324a:	4619      	mov	r1, r3
 800324c:	4610      	mov	r0, r2
 800324e:	f7fe fe06 	bl	8001e5e <vListInsertEnd>
 8003252:	e005      	b.n	8003260 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	3318      	adds	r3, #24
 8003258:	4619      	mov	r1, r3
 800325a:	480e      	ldr	r0, [pc, #56]	; (8003294 <xTaskRemoveFromEventList+0xc0>)
 800325c:	f7fe fdff 	bl	8001e5e <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003264:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <xTaskRemoveFromEventList+0xc4>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326a:	429a      	cmp	r2, r3
 800326c:	d905      	bls.n	800327a <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800326e:	2301      	movs	r3, #1
 8003270:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003272:	4b0a      	ldr	r3, [pc, #40]	; (800329c <xTaskRemoveFromEventList+0xc8>)
 8003274:	2201      	movs	r2, #1
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	e001      	b.n	800327e <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 800327a:	2300      	movs	r3, #0
 800327c:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800327e:	697b      	ldr	r3, [r7, #20]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	200001c4 	.word	0x200001c4
 800328c:	200001a4 	.word	0x200001a4
 8003290:	200000c8 	.word	0x200000c8
 8003294:	2000015c 	.word	0x2000015c
 8003298:	200000c4 	.word	0x200000c4
 800329c:	200001b0 	.word	0x200001b0

080032a0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80032a8:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <vTaskInternalSetTimeOutState+0x24>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80032b0:	4b05      	ldr	r3, [pc, #20]	; (80032c8 <vTaskInternalSetTimeOutState+0x28>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	605a      	str	r2, [r3, #4]
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	200001b4 	.word	0x200001b4
 80032c8:	200001a0 	.word	0x200001a0

080032cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10a      	bne.n	80032f2 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80032dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e0:	f383 8811 	msr	BASEPRI, r3
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	f3bf 8f4f 	dsb	sy
 80032ec:	613b      	str	r3, [r7, #16]
    }
 80032ee:	bf00      	nop
 80032f0:	e7fe      	b.n	80032f0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10a      	bne.n	800330e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80032f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fc:	f383 8811 	msr	BASEPRI, r3
 8003300:	f3bf 8f6f 	isb	sy
 8003304:	f3bf 8f4f 	dsb	sy
 8003308:	60fb      	str	r3, [r7, #12]
    }
 800330a:	bf00      	nop
 800330c:	e7fe      	b.n	800330c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800330e:	f000 fed1 	bl	80040b4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003312:	4b1f      	ldr	r3, [pc, #124]	; (8003390 <xTaskCheckForTimeOut+0xc4>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800332a:	d102      	bne.n	8003332 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800332c:	2300      	movs	r3, #0
 800332e:	61fb      	str	r3, [r7, #28]
 8003330:	e026      	b.n	8003380 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	4b17      	ldr	r3, [pc, #92]	; (8003394 <xTaskCheckForTimeOut+0xc8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d00a      	beq.n	8003354 <xTaskCheckForTimeOut+0x88>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	429a      	cmp	r2, r3
 8003346:	d305      	bcc.n	8003354 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003348:	2301      	movs	r3, #1
 800334a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	e015      	b.n	8003380 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	429a      	cmp	r2, r3
 800335c:	d20b      	bcs.n	8003376 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	1ad2      	subs	r2, r2, r3
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff ff98 	bl	80032a0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003370:	2300      	movs	r3, #0
 8003372:	61fb      	str	r3, [r7, #28]
 8003374:	e004      	b.n	8003380 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800337c:	2301      	movs	r3, #1
 800337e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003380:	f000 fec8 	bl	8004114 <vPortExitCritical>

    return xReturn;
 8003384:	69fb      	ldr	r3, [r7, #28]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3720      	adds	r7, #32
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	200001a0 	.word	0x200001a0
 8003394:	200001b4 	.word	0x200001b4

08003398 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800339c:	4b03      	ldr	r3, [pc, #12]	; (80033ac <vTaskMissedYield+0x14>)
 800339e:	2201      	movs	r2, #1
 80033a0:	601a      	str	r2, [r3, #0]
}
 80033a2:	bf00      	nop
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	200001b0 	.word	0x200001b0

080033b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80033b8:	f000 f84e 	bl	8003458 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 80033bc:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <prvIdleTask+0x24>)
 80033be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	f3bf 8f4f 	dsb	sy
 80033c8:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 80033cc:	f7fd fa16 	bl	80007fc <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 80033d0:	e7f2      	b.n	80033b8 <prvIdleTask+0x8>
 80033d2:	bf00      	nop
 80033d4:	e000ed04 	.word	0xe000ed04

080033d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033de:	2300      	movs	r3, #0
 80033e0:	607b      	str	r3, [r7, #4]
 80033e2:	e00c      	b.n	80033fe <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	4a12      	ldr	r2, [pc, #72]	; (8003438 <prvInitialiseTaskLists+0x60>)
 80033f0:	4413      	add	r3, r2
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7fe fd06 	bl	8001e04 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3301      	adds	r3, #1
 80033fc:	607b      	str	r3, [r7, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b04      	cmp	r3, #4
 8003402:	d9ef      	bls.n	80033e4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003404:	480d      	ldr	r0, [pc, #52]	; (800343c <prvInitialiseTaskLists+0x64>)
 8003406:	f7fe fcfd 	bl	8001e04 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800340a:	480d      	ldr	r0, [pc, #52]	; (8003440 <prvInitialiseTaskLists+0x68>)
 800340c:	f7fe fcfa 	bl	8001e04 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003410:	480c      	ldr	r0, [pc, #48]	; (8003444 <prvInitialiseTaskLists+0x6c>)
 8003412:	f7fe fcf7 	bl	8001e04 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003416:	480c      	ldr	r0, [pc, #48]	; (8003448 <prvInitialiseTaskLists+0x70>)
 8003418:	f7fe fcf4 	bl	8001e04 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800341c:	480b      	ldr	r0, [pc, #44]	; (800344c <prvInitialiseTaskLists+0x74>)
 800341e:	f7fe fcf1 	bl	8001e04 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003422:	4b0b      	ldr	r3, [pc, #44]	; (8003450 <prvInitialiseTaskLists+0x78>)
 8003424:	4a05      	ldr	r2, [pc, #20]	; (800343c <prvInitialiseTaskLists+0x64>)
 8003426:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003428:	4b0a      	ldr	r3, [pc, #40]	; (8003454 <prvInitialiseTaskLists+0x7c>)
 800342a:	4a05      	ldr	r2, [pc, #20]	; (8003440 <prvInitialiseTaskLists+0x68>)
 800342c:	601a      	str	r2, [r3, #0]
}
 800342e:	bf00      	nop
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	200000c8 	.word	0x200000c8
 800343c:	2000012c 	.word	0x2000012c
 8003440:	20000140 	.word	0x20000140
 8003444:	2000015c 	.word	0x2000015c
 8003448:	20000170 	.word	0x20000170
 800344c:	20000188 	.word	0x20000188
 8003450:	20000154 	.word	0x20000154
 8003454:	20000158 	.word	0x20000158

08003458 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800345e:	e019      	b.n	8003494 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003460:	f000 fe28 	bl	80040b4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003464:	4b10      	ldr	r3, [pc, #64]	; (80034a8 <prvCheckTasksWaitingTermination+0x50>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3304      	adds	r3, #4
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe fd51 	bl	8001f18 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003476:	4b0d      	ldr	r3, [pc, #52]	; (80034ac <prvCheckTasksWaitingTermination+0x54>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	3b01      	subs	r3, #1
 800347c:	4a0b      	ldr	r2, [pc, #44]	; (80034ac <prvCheckTasksWaitingTermination+0x54>)
 800347e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003480:	4b0b      	ldr	r3, [pc, #44]	; (80034b0 <prvCheckTasksWaitingTermination+0x58>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	3b01      	subs	r3, #1
 8003486:	4a0a      	ldr	r2, [pc, #40]	; (80034b0 <prvCheckTasksWaitingTermination+0x58>)
 8003488:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800348a:	f000 fe43 	bl	8004114 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f810 	bl	80034b4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003494:	4b06      	ldr	r3, [pc, #24]	; (80034b0 <prvCheckTasksWaitingTermination+0x58>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1e1      	bne.n	8003460 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 800349c:	bf00      	nop
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000170 	.word	0x20000170
 80034ac:	2000019c 	.word	0x2000019c
 80034b0:	20000184 	.word	0x20000184

080034b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c0:	4618      	mov	r0, r3
 80034c2:	f001 f803 	bl	80044cc <vPortFree>
                vPortFree( pxTCB );
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f001 f800 	bl	80044cc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80034cc:	bf00      	nop
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034d8:	4b0a      	ldr	r3, [pc, #40]	; (8003504 <prvResetNextTaskUnblockTime+0x30>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d104      	bne.n	80034ec <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80034e2:	4b09      	ldr	r3, [pc, #36]	; (8003508 <prvResetNextTaskUnblockTime+0x34>)
 80034e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034e8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80034ea:	e005      	b.n	80034f8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <prvResetNextTaskUnblockTime+0x30>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a04      	ldr	r2, [pc, #16]	; (8003508 <prvResetNextTaskUnblockTime+0x34>)
 80034f6:	6013      	str	r3, [r2, #0]
}
 80034f8:	bf00      	nop
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	20000154 	.word	0x20000154
 8003508:	200001bc 	.word	0x200001bc

0800350c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003512:	4b0b      	ldr	r3, [pc, #44]	; (8003540 <xTaskGetSchedulerState+0x34>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d102      	bne.n	8003520 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800351a:	2301      	movs	r3, #1
 800351c:	607b      	str	r3, [r7, #4]
 800351e:	e008      	b.n	8003532 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003520:	4b08      	ldr	r3, [pc, #32]	; (8003544 <xTaskGetSchedulerState+0x38>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d102      	bne.n	800352e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003528:	2302      	movs	r3, #2
 800352a:	607b      	str	r3, [r7, #4]
 800352c:	e001      	b.n	8003532 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800352e:	2300      	movs	r3, #0
 8003530:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003532:	687b      	ldr	r3, [r7, #4]
    }
 8003534:	4618      	mov	r0, r3
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	200001a8 	.word	0x200001a8
 8003544:	200001c4 	.word	0x200001c4

08003548 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003554:	2300      	movs	r3, #0
 8003556:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d068      	beq.n	8003630 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800355e:	4b37      	ldr	r3, [pc, #220]	; (800363c <xTaskPriorityDisinherit+0xf4>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	429a      	cmp	r2, r3
 8003566:	d00a      	beq.n	800357e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800356c:	f383 8811 	msr	BASEPRI, r3
 8003570:	f3bf 8f6f 	isb	sy
 8003574:	f3bf 8f4f 	dsb	sy
 8003578:	60fb      	str	r3, [r7, #12]
    }
 800357a:	bf00      	nop
 800357c:	e7fe      	b.n	800357c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10a      	bne.n	800359c <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800358a:	f383 8811 	msr	BASEPRI, r3
 800358e:	f3bf 8f6f 	isb	sy
 8003592:	f3bf 8f4f 	dsb	sy
 8003596:	60bb      	str	r3, [r7, #8]
    }
 8003598:	bf00      	nop
 800359a:	e7fe      	b.n	800359a <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a0:	1e5a      	subs	r2, r3, #1
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d03e      	beq.n	8003630 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d13a      	bne.n	8003630 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	3304      	adds	r3, #4
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fe fcaa 	bl	8001f18 <uxListRemove>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ce:	2201      	movs	r2, #1
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43da      	mvns	r2, r3
 80035d6:	4b1a      	ldr	r3, [pc, #104]	; (8003640 <xTaskPriorityDisinherit+0xf8>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4013      	ands	r3, r2
 80035dc:	4a18      	ldr	r2, [pc, #96]	; (8003640 <xTaskPriorityDisinherit+0xf8>)
 80035de:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4619      	mov	r1, r3
 80035e4:	204a      	movs	r0, #74	; 0x4a
 80035e6:	f002 f989 	bl	80058fc <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f6:	f1c3 0205 	rsb	r2, r3, #5
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	2201      	movs	r2, #1
 8003604:	409a      	lsls	r2, r3
 8003606:	4b0e      	ldr	r3, [pc, #56]	; (8003640 <xTaskPriorityDisinherit+0xf8>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4313      	orrs	r3, r2
 800360c:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <xTaskPriorityDisinherit+0xf8>)
 800360e:	6013      	str	r3, [r2, #0]
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003614:	4613      	mov	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4a09      	ldr	r2, [pc, #36]	; (8003644 <xTaskPriorityDisinherit+0xfc>)
 800361e:	441a      	add	r2, r3
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	3304      	adds	r3, #4
 8003624:	4619      	mov	r1, r3
 8003626:	4610      	mov	r0, r2
 8003628:	f7fe fc19 	bl	8001e5e <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800362c:	2301      	movs	r3, #1
 800362e:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003630:	697b      	ldr	r3, [r7, #20]
    }
 8003632:	4618      	mov	r0, r3
 8003634:	3718      	adds	r7, #24
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	200000c4 	.word	0x200000c4
 8003640:	200001a4 	.word	0x200001a4
 8003644:	200000c8 	.word	0x200000c8

08003648 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003652:	4b32      	ldr	r3, [pc, #200]	; (800371c <prvAddCurrentTaskToDelayedList+0xd4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003658:	4b31      	ldr	r3, [pc, #196]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	3304      	adds	r3, #4
 800365e:	4618      	mov	r0, r3
 8003660:	f7fe fc5a 	bl	8001f18 <uxListRemove>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10b      	bne.n	8003682 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800366a:	4b2d      	ldr	r3, [pc, #180]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003670:	2201      	movs	r2, #1
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	43da      	mvns	r2, r3
 8003678:	4b2a      	ldr	r3, [pc, #168]	; (8003724 <prvAddCurrentTaskToDelayedList+0xdc>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4013      	ands	r3, r2
 800367e:	4a29      	ldr	r2, [pc, #164]	; (8003724 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003680:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003688:	d110      	bne.n	80036ac <prvAddCurrentTaskToDelayedList+0x64>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00d      	beq.n	80036ac <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003690:	4b23      	ldr	r3, [pc, #140]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	211b      	movs	r1, #27
 8003696:	4618      	mov	r0, r3
 8003698:	f002 fef4 	bl	8006484 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800369c:	4b20      	ldr	r3, [pc, #128]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	3304      	adds	r3, #4
 80036a2:	4619      	mov	r1, r3
 80036a4:	4820      	ldr	r0, [pc, #128]	; (8003728 <prvAddCurrentTaskToDelayedList+0xe0>)
 80036a6:	f7fe fbda 	bl	8001e5e <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80036aa:	e032      	b.n	8003712 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4413      	add	r3, r2
 80036b2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036b4:	4b1a      	ldr	r3, [pc, #104]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d20f      	bcs.n	80036e4 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80036c4:	4b16      	ldr	r3, [pc, #88]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2104      	movs	r1, #4
 80036ca:	4618      	mov	r0, r3
 80036cc:	f002 feda 	bl	8006484 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036d0:	4b16      	ldr	r3, [pc, #88]	; (800372c <prvAddCurrentTaskToDelayedList+0xe4>)
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	4b12      	ldr	r3, [pc, #72]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	3304      	adds	r3, #4
 80036da:	4619      	mov	r1, r3
 80036dc:	4610      	mov	r0, r2
 80036de:	f7fe fbe2 	bl	8001ea6 <vListInsert>
}
 80036e2:	e016      	b.n	8003712 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80036e4:	4b0e      	ldr	r3, [pc, #56]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2104      	movs	r1, #4
 80036ea:	4618      	mov	r0, r3
 80036ec:	f002 feca 	bl	8006484 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036f0:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <prvAddCurrentTaskToDelayedList+0xe8>)
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	4b0a      	ldr	r3, [pc, #40]	; (8003720 <prvAddCurrentTaskToDelayedList+0xd8>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	3304      	adds	r3, #4
 80036fa:	4619      	mov	r1, r3
 80036fc:	4610      	mov	r0, r2
 80036fe:	f7fe fbd2 	bl	8001ea6 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003702:	4b0c      	ldr	r3, [pc, #48]	; (8003734 <prvAddCurrentTaskToDelayedList+0xec>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	429a      	cmp	r2, r3
 800370a:	d202      	bcs.n	8003712 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 800370c:	4a09      	ldr	r2, [pc, #36]	; (8003734 <prvAddCurrentTaskToDelayedList+0xec>)
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	6013      	str	r3, [r2, #0]
}
 8003712:	bf00      	nop
 8003714:	3710      	adds	r7, #16
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	200001a0 	.word	0x200001a0
 8003720:	200000c4 	.word	0x200000c4
 8003724:	200001a4 	.word	0x200001a4
 8003728:	20000188 	.word	0x20000188
 800372c:	20000158 	.word	0x20000158
 8003730:	20000154 	.word	0x20000154
 8003734:	200001bc 	.word	0x200001bc

08003738 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800373e:	2300      	movs	r3, #0
 8003740:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003742:	f000 fad5 	bl	8003cf0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003746:	4b11      	ldr	r3, [pc, #68]	; (800378c <xTimerCreateTimerTask+0x54>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00b      	beq.n	8003766 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800374e:	4b10      	ldr	r3, [pc, #64]	; (8003790 <xTimerCreateTimerTask+0x58>)
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	2302      	movs	r3, #2
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	2300      	movs	r3, #0
 8003758:	f44f 7282 	mov.w	r2, #260	; 0x104
 800375c:	490d      	ldr	r1, [pc, #52]	; (8003794 <xTimerCreateTimerTask+0x5c>)
 800375e:	480e      	ldr	r0, [pc, #56]	; (8003798 <xTimerCreateTimerTask+0x60>)
 8003760:	f7ff f930 	bl	80029c4 <xTaskCreate>
 8003764:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10a      	bne.n	8003782 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 800376c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003770:	f383 8811 	msr	BASEPRI, r3
 8003774:	f3bf 8f6f 	isb	sy
 8003778:	f3bf 8f4f 	dsb	sy
 800377c:	603b      	str	r3, [r7, #0]
    }
 800377e:	bf00      	nop
 8003780:	e7fe      	b.n	8003780 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003782:	687b      	ldr	r3, [r7, #4]
    }
 8003784:	4618      	mov	r0, r3
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	200001f8 	.word	0x200001f8
 8003790:	200001fc 	.word	0x200001fc
 8003794:	08006904 	.word	0x08006904
 8003798:	080038d1 	.word	0x080038d1

0800379c <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800379c:	b580      	push	{r7, lr}
 800379e:	b08a      	sub	sp, #40	; 0x28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
 80037a8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80037aa:	2300      	movs	r3, #0
 80037ac:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10a      	bne.n	80037ca <xTimerGenericCommand+0x2e>
        __asm volatile
 80037b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b8:	f383 8811 	msr	BASEPRI, r3
 80037bc:	f3bf 8f6f 	isb	sy
 80037c0:	f3bf 8f4f 	dsb	sy
 80037c4:	623b      	str	r3, [r7, #32]
    }
 80037c6:	bf00      	nop
 80037c8:	e7fe      	b.n	80037c8 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80037ca:	4b1a      	ldr	r3, [pc, #104]	; (8003834 <xTimerGenericCommand+0x98>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d02a      	beq.n	8003828 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2b05      	cmp	r3, #5
 80037e2:	dc18      	bgt.n	8003816 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80037e4:	f7ff fe92 	bl	800350c <xTaskGetSchedulerState>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d109      	bne.n	8003802 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80037ee:	4b11      	ldr	r3, [pc, #68]	; (8003834 <xTimerGenericCommand+0x98>)
 80037f0:	6818      	ldr	r0, [r3, #0]
 80037f2:	f107 0114 	add.w	r1, r7, #20
 80037f6:	2300      	movs	r3, #0
 80037f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037fa:	f7fe fc9b 	bl	8002134 <xQueueGenericSend>
 80037fe:	6278      	str	r0, [r7, #36]	; 0x24
 8003800:	e012      	b.n	8003828 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003802:	4b0c      	ldr	r3, [pc, #48]	; (8003834 <xTimerGenericCommand+0x98>)
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	f107 0114 	add.w	r1, r7, #20
 800380a:	2300      	movs	r3, #0
 800380c:	2200      	movs	r2, #0
 800380e:	f7fe fc91 	bl	8002134 <xQueueGenericSend>
 8003812:	6278      	str	r0, [r7, #36]	; 0x24
 8003814:	e008      	b.n	8003828 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003816:	4b07      	ldr	r3, [pc, #28]	; (8003834 <xTimerGenericCommand+0x98>)
 8003818:	6818      	ldr	r0, [r3, #0]
 800381a:	f107 0114 	add.w	r1, r7, #20
 800381e:	2300      	movs	r3, #0
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	f7fe fd95 	bl	8002350 <xQueueGenericSendFromISR>
 8003826:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800382a:	4618      	mov	r0, r3
 800382c:	3728      	adds	r7, #40	; 0x28
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	200001f8 	.word	0x200001f8

08003838 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003838:	b580      	push	{r7, lr}
 800383a:	b088      	sub	sp, #32
 800383c:	af02      	add	r7, sp, #8
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003842:	4b22      	ldr	r3, [pc, #136]	; (80038cc <prvProcessExpiredTimer+0x94>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	3304      	adds	r3, #4
 8003850:	4618      	mov	r0, r3
 8003852:	f7fe fb61 	bl	8001f18 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	d022      	beq.n	80038aa <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	699a      	ldr	r2, [r3, #24]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	18d1      	adds	r1, r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	6978      	ldr	r0, [r7, #20]
 8003872:	f000 f8d1 	bl	8003a18 <prvInsertTimerInActiveList>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d01f      	beq.n	80038bc <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800387c:	2300      	movs	r3, #0
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	2300      	movs	r3, #0
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	2100      	movs	r1, #0
 8003886:	6978      	ldr	r0, [r7, #20]
 8003888:	f7ff ff88 	bl	800379c <xTimerGenericCommand>
 800388c:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d113      	bne.n	80038bc <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003898:	f383 8811 	msr	BASEPRI, r3
 800389c:	f3bf 8f6f 	isb	sy
 80038a0:	f3bf 8f4f 	dsb	sy
 80038a4:	60fb      	str	r3, [r7, #12]
    }
 80038a6:	bf00      	nop
 80038a8:	e7fe      	b.n	80038a8 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038b0:	f023 0301 	bic.w	r3, r3, #1
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	6978      	ldr	r0, [r7, #20]
 80038c2:	4798      	blx	r3
    }
 80038c4:	bf00      	nop
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	200001f0 	.word	0x200001f0

080038d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80038d8:	f107 0308 	add.w	r3, r7, #8
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 f857 	bl	8003990 <prvGetNextExpireTime>
 80038e2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	4619      	mov	r1, r3
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 f803 	bl	80038f4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80038ee:	f000 f8d5 	bl	8003a9c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80038f2:	e7f1      	b.n	80038d8 <prvTimerTask+0x8>

080038f4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80038fe:	f7ff fa51 	bl	8002da4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003902:	f107 0308 	add.w	r3, r7, #8
 8003906:	4618      	mov	r0, r3
 8003908:	f000 f866 	bl	80039d8 <prvSampleTimeNow>
 800390c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d130      	bne.n	8003976 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10a      	bne.n	8003930 <prvProcessTimerOrBlockTask+0x3c>
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	429a      	cmp	r2, r3
 8003920:	d806      	bhi.n	8003930 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003922:	f7ff fa4d 	bl	8002dc0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003926:	68f9      	ldr	r1, [r7, #12]
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f7ff ff85 	bl	8003838 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800392e:	e024      	b.n	800397a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d008      	beq.n	8003948 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003936:	4b13      	ldr	r3, [pc, #76]	; (8003984 <prvProcessTimerOrBlockTask+0x90>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <prvProcessTimerOrBlockTask+0x50>
 8003940:	2301      	movs	r3, #1
 8003942:	e000      	b.n	8003946 <prvProcessTimerOrBlockTask+0x52>
 8003944:	2300      	movs	r3, #0
 8003946:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003948:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <prvProcessTimerOrBlockTask+0x94>)
 800394a:	6818      	ldr	r0, [r3, #0]
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	4619      	mov	r1, r3
 8003956:	f7ff f801 	bl	800295c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800395a:	f7ff fa31 	bl	8002dc0 <xTaskResumeAll>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10a      	bne.n	800397a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003964:	4b09      	ldr	r3, [pc, #36]	; (800398c <prvProcessTimerOrBlockTask+0x98>)
 8003966:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	f3bf 8f4f 	dsb	sy
 8003970:	f3bf 8f6f 	isb	sy
    }
 8003974:	e001      	b.n	800397a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003976:	f7ff fa23 	bl	8002dc0 <xTaskResumeAll>
    }
 800397a:	bf00      	nop
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	200001f4 	.word	0x200001f4
 8003988:	200001f8 	.word	0x200001f8
 800398c:	e000ed04 	.word	0xe000ed04

08003990 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003998:	4b0e      	ldr	r3, [pc, #56]	; (80039d4 <prvGetNextExpireTime+0x44>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <prvGetNextExpireTime+0x16>
 80039a2:	2201      	movs	r2, #1
 80039a4:	e000      	b.n	80039a8 <prvGetNextExpireTime+0x18>
 80039a6:	2200      	movs	r2, #0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d105      	bne.n	80039c0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80039b4:	4b07      	ldr	r3, [pc, #28]	; (80039d4 <prvGetNextExpireTime+0x44>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	e001      	b.n	80039c4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80039c4:	68fb      	ldr	r3, [r7, #12]
    }
 80039c6:	4618      	mov	r0, r3
 80039c8:	3714      	adds	r7, #20
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	200001f0 	.word	0x200001f0

080039d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80039e0:	f7ff fa80 	bl	8002ee4 <xTaskGetTickCount>
 80039e4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80039e6:	4b0b      	ldr	r3, [pc, #44]	; (8003a14 <prvSampleTimeNow+0x3c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d205      	bcs.n	80039fc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80039f0:	f000 f91a 	bl	8003c28 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e002      	b.n	8003a02 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003a02:	4a04      	ldr	r2, [pc, #16]	; (8003a14 <prvSampleTimeNow+0x3c>)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003a08:	68fb      	ldr	r3, [r7, #12]
    }
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000200 	.word	0x20000200

08003a18 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
 8003a24:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003a26:	2300      	movs	r3, #0
 8003a28:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d812      	bhi.n	8003a64 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	1ad2      	subs	r2, r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d302      	bcc.n	8003a52 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	617b      	str	r3, [r7, #20]
 8003a50:	e01b      	b.n	8003a8a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003a52:	4b10      	ldr	r3, [pc, #64]	; (8003a94 <prvInsertTimerInActiveList+0x7c>)
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	3304      	adds	r3, #4
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	4610      	mov	r0, r2
 8003a5e:	f7fe fa22 	bl	8001ea6 <vListInsert>
 8003a62:	e012      	b.n	8003a8a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d206      	bcs.n	8003a7a <prvInsertTimerInActiveList+0x62>
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d302      	bcc.n	8003a7a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003a74:	2301      	movs	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e007      	b.n	8003a8a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003a7a:	4b07      	ldr	r3, [pc, #28]	; (8003a98 <prvInsertTimerInActiveList+0x80>)
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	3304      	adds	r3, #4
 8003a82:	4619      	mov	r1, r3
 8003a84:	4610      	mov	r0, r2
 8003a86:	f7fe fa0e 	bl	8001ea6 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003a8a:	697b      	ldr	r3, [r7, #20]
    }
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	200001f4 	.word	0x200001f4
 8003a98:	200001f0 	.word	0x200001f0

08003a9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b08c      	sub	sp, #48	; 0x30
 8003aa0:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003aa2:	e0ae      	b.n	8003c02 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f2c0 80aa 	blt.w	8003c00 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d004      	beq.n	8003ac2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aba:	3304      	adds	r3, #4
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fe fa2b 	bl	8001f18 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ac2:	1d3b      	adds	r3, r7, #4
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff ff87 	bl	80039d8 <prvSampleTimeNow>
 8003aca:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b09      	cmp	r3, #9
 8003ad0:	f200 8097 	bhi.w	8003c02 <prvProcessReceivedCommands+0x166>
 8003ad4:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <prvProcessReceivedCommands+0x40>)
 8003ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ada:	bf00      	nop
 8003adc:	08003b05 	.word	0x08003b05
 8003ae0:	08003b05 	.word	0x08003b05
 8003ae4:	08003b05 	.word	0x08003b05
 8003ae8:	08003b79 	.word	0x08003b79
 8003aec:	08003b8d 	.word	0x08003b8d
 8003af0:	08003bd7 	.word	0x08003bd7
 8003af4:	08003b05 	.word	0x08003b05
 8003af8:	08003b05 	.word	0x08003b05
 8003afc:	08003b79 	.word	0x08003b79
 8003b00:	08003b8d 	.word	0x08003b8d
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b0a:	f043 0301 	orr.w	r3, r3, #1
 8003b0e:	b2da      	uxtb	r2, r3
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	18d1      	adds	r1, r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a3a      	ldr	r2, [r7, #32]
 8003b22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b24:	f7ff ff78 	bl	8003a18 <prvInsertTimerInActiveList>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d069      	beq.n	8003c02 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b34:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d05e      	beq.n	8003c02 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	441a      	add	r2, r3
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	2300      	movs	r3, #0
 8003b52:	2100      	movs	r1, #0
 8003b54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b56:	f7ff fe21 	bl	800379c <xTimerGenericCommand>
 8003b5a:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d14f      	bne.n	8003c02 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b66:	f383 8811 	msr	BASEPRI, r3
 8003b6a:	f3bf 8f6f 	isb	sy
 8003b6e:	f3bf 8f4f 	dsb	sy
 8003b72:	61bb      	str	r3, [r7, #24]
    }
 8003b74:	bf00      	nop
 8003b76:	e7fe      	b.n	8003b76 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b7e:	f023 0301 	bic.w	r3, r3, #1
 8003b82:	b2da      	uxtb	r2, r3
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003b8a:	e03a      	b.n	8003c02 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d10a      	bne.n	8003bc2 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bb0:	f383 8811 	msr	BASEPRI, r3
 8003bb4:	f3bf 8f6f 	isb	sy
 8003bb8:	f3bf 8f4f 	dsb	sy
 8003bbc:	617b      	str	r3, [r7, #20]
    }
 8003bbe:	bf00      	nop
 8003bc0:	e7fe      	b.n	8003bc0 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	18d1      	adds	r1, r2, r3
 8003bca:	6a3b      	ldr	r3, [r7, #32]
 8003bcc:	6a3a      	ldr	r2, [r7, #32]
 8003bce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003bd0:	f7ff ff22 	bl	8003a18 <prvInsertTimerInActiveList>
                        break;
 8003bd4:	e015      	b.n	8003c02 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d103      	bne.n	8003bec <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003be4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003be6:	f000 fc71 	bl	80044cc <vPortFree>
 8003bea:	e00a      	b.n	8003c02 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bf2:	f023 0301 	bic.w	r3, r3, #1
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003bfe:	e000      	b.n	8003c02 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003c00:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c02:	4b08      	ldr	r3, [pc, #32]	; (8003c24 <prvProcessReceivedCommands+0x188>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f107 0108 	add.w	r1, r7, #8
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7fe fc5d 	bl	80024cc <xQueueReceive>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f47f af45 	bne.w	8003aa4 <prvProcessReceivedCommands+0x8>
        }
    }
 8003c1a:	bf00      	nop
 8003c1c:	bf00      	nop
 8003c1e:	3728      	adds	r7, #40	; 0x28
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	200001f8 	.word	0x200001f8

08003c28 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b088      	sub	sp, #32
 8003c2c:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003c2e:	e048      	b.n	8003cc2 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c30:	4b2d      	ldr	r3, [pc, #180]	; (8003ce8 <prvSwitchTimerLists+0xc0>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c3a:	4b2b      	ldr	r3, [pc, #172]	; (8003ce8 <prvSwitchTimerLists+0xc0>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	3304      	adds	r3, #4
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fe f965 	bl	8001f18 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d02e      	beq.n	8003cc2 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d90e      	bls.n	8003c94 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	68ba      	ldr	r2, [r7, #8]
 8003c7a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003c82:	4b19      	ldr	r3, [pc, #100]	; (8003ce8 <prvSwitchTimerLists+0xc0>)
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	3304      	adds	r3, #4
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	4610      	mov	r0, r2
 8003c8e:	f7fe f90a 	bl	8001ea6 <vListInsert>
 8003c92:	e016      	b.n	8003cc2 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c94:	2300      	movs	r3, #0
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	2300      	movs	r3, #0
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f7ff fd7c 	bl	800379c <xTimerGenericCommand>
 8003ca4:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10a      	bne.n	8003cc2 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8003cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb0:	f383 8811 	msr	BASEPRI, r3
 8003cb4:	f3bf 8f6f 	isb	sy
 8003cb8:	f3bf 8f4f 	dsb	sy
 8003cbc:	603b      	str	r3, [r7, #0]
    }
 8003cbe:	bf00      	nop
 8003cc0:	e7fe      	b.n	8003cc0 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003cc2:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <prvSwitchTimerLists+0xc0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1b1      	bne.n	8003c30 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003ccc:	4b06      	ldr	r3, [pc, #24]	; (8003ce8 <prvSwitchTimerLists+0xc0>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003cd2:	4b06      	ldr	r3, [pc, #24]	; (8003cec <prvSwitchTimerLists+0xc4>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a04      	ldr	r2, [pc, #16]	; (8003ce8 <prvSwitchTimerLists+0xc0>)
 8003cd8:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003cda:	4a04      	ldr	r2, [pc, #16]	; (8003cec <prvSwitchTimerLists+0xc4>)
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	6013      	str	r3, [r2, #0]
    }
 8003ce0:	bf00      	nop
 8003ce2:	3718      	adds	r7, #24
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	200001f0 	.word	0x200001f0
 8003cec:	200001f4 	.word	0x200001f4

08003cf0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003cf4:	f000 f9de 	bl	80040b4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003cf8:	4b12      	ldr	r3, [pc, #72]	; (8003d44 <prvCheckForValidListAndQueue+0x54>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d11d      	bne.n	8003d3c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003d00:	4811      	ldr	r0, [pc, #68]	; (8003d48 <prvCheckForValidListAndQueue+0x58>)
 8003d02:	f7fe f87f 	bl	8001e04 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003d06:	4811      	ldr	r0, [pc, #68]	; (8003d4c <prvCheckForValidListAndQueue+0x5c>)
 8003d08:	f7fe f87c 	bl	8001e04 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003d0c:	4b10      	ldr	r3, [pc, #64]	; (8003d50 <prvCheckForValidListAndQueue+0x60>)
 8003d0e:	4a0e      	ldr	r2, [pc, #56]	; (8003d48 <prvCheckForValidListAndQueue+0x58>)
 8003d10:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003d12:	4b10      	ldr	r3, [pc, #64]	; (8003d54 <prvCheckForValidListAndQueue+0x64>)
 8003d14:	4a0d      	ldr	r2, [pc, #52]	; (8003d4c <prvCheckForValidListAndQueue+0x5c>)
 8003d16:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003d18:	2200      	movs	r2, #0
 8003d1a:	210c      	movs	r1, #12
 8003d1c:	200a      	movs	r0, #10
 8003d1e:	f7fe f980 	bl	8002022 <xQueueGenericCreate>
 8003d22:	4603      	mov	r3, r0
 8003d24:	4a07      	ldr	r2, [pc, #28]	; (8003d44 <prvCheckForValidListAndQueue+0x54>)
 8003d26:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003d28:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <prvCheckForValidListAndQueue+0x54>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d005      	beq.n	8003d3c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003d30:	4b04      	ldr	r3, [pc, #16]	; (8003d44 <prvCheckForValidListAndQueue+0x54>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4908      	ldr	r1, [pc, #32]	; (8003d58 <prvCheckForValidListAndQueue+0x68>)
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe fdde 	bl	80028f8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003d3c:	f000 f9ea 	bl	8004114 <vPortExitCritical>
    }
 8003d40:	bf00      	nop
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	200001f8 	.word	0x200001f8
 8003d48:	200001c8 	.word	0x200001c8
 8003d4c:	200001dc 	.word	0x200001dc
 8003d50:	200001f0 	.word	0x200001f0
 8003d54:	200001f4 	.word	0x200001f4
 8003d58:	0800690c 	.word	0x0800690c

08003d5c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	3b04      	subs	r3, #4
 8003d6c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003d74:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	3b04      	subs	r3, #4
 8003d7a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f023 0201 	bic.w	r2, r3, #1
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	3b04      	subs	r3, #4
 8003d8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003d8c:	4a0c      	ldr	r2, [pc, #48]	; (8003dc0 <pxPortInitialiseStack+0x64>)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	3b14      	subs	r3, #20
 8003d96:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	3b04      	subs	r3, #4
 8003da2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f06f 0202 	mvn.w	r2, #2
 8003daa:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	3b20      	subs	r3, #32
 8003db0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003db2:	68fb      	ldr	r3, [r7, #12]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	08003dc5 	.word	0x08003dc5

08003dc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003dce:	4b12      	ldr	r3, [pc, #72]	; (8003e18 <prvTaskExitError+0x54>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dd6:	d00a      	beq.n	8003dee <prvTaskExitError+0x2a>
        __asm volatile
 8003dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ddc:	f383 8811 	msr	BASEPRI, r3
 8003de0:	f3bf 8f6f 	isb	sy
 8003de4:	f3bf 8f4f 	dsb	sy
 8003de8:	60fb      	str	r3, [r7, #12]
    }
 8003dea:	bf00      	nop
 8003dec:	e7fe      	b.n	8003dec <prvTaskExitError+0x28>
        __asm volatile
 8003dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df2:	f383 8811 	msr	BASEPRI, r3
 8003df6:	f3bf 8f6f 	isb	sy
 8003dfa:	f3bf 8f4f 	dsb	sy
 8003dfe:	60bb      	str	r3, [r7, #8]
    }
 8003e00:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003e02:	bf00      	nop
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0fc      	beq.n	8003e04 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003e0a:	bf00      	nop
 8003e0c:	bf00      	nop
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	20000010 	.word	0x20000010
 8003e1c:	00000000 	.word	0x00000000

08003e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003e20:	4b07      	ldr	r3, [pc, #28]	; (8003e40 <pxCurrentTCBConst2>)
 8003e22:	6819      	ldr	r1, [r3, #0]
 8003e24:	6808      	ldr	r0, [r1, #0]
 8003e26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e2a:	f380 8809 	msr	PSP, r0
 8003e2e:	f3bf 8f6f 	isb	sy
 8003e32:	f04f 0000 	mov.w	r0, #0
 8003e36:	f380 8811 	msr	BASEPRI, r0
 8003e3a:	4770      	bx	lr
 8003e3c:	f3af 8000 	nop.w

08003e40 <pxCurrentTCBConst2>:
 8003e40:	200000c4 	.word	0x200000c4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003e44:	bf00      	nop
 8003e46:	bf00      	nop

08003e48 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003e48:	4808      	ldr	r0, [pc, #32]	; (8003e6c <prvPortStartFirstTask+0x24>)
 8003e4a:	6800      	ldr	r0, [r0, #0]
 8003e4c:	6800      	ldr	r0, [r0, #0]
 8003e4e:	f380 8808 	msr	MSP, r0
 8003e52:	f04f 0000 	mov.w	r0, #0
 8003e56:	f380 8814 	msr	CONTROL, r0
 8003e5a:	b662      	cpsie	i
 8003e5c:	b661      	cpsie	f
 8003e5e:	f3bf 8f4f 	dsb	sy
 8003e62:	f3bf 8f6f 	isb	sy
 8003e66:	df00      	svc	0
 8003e68:	bf00      	nop
 8003e6a:	0000      	.short	0x0000
 8003e6c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop

08003e74 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003e7a:	4b46      	ldr	r3, [pc, #280]	; (8003f94 <xPortStartScheduler+0x120>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a46      	ldr	r2, [pc, #280]	; (8003f98 <xPortStartScheduler+0x124>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d10a      	bne.n	8003e9a <xPortStartScheduler+0x26>
        __asm volatile
 8003e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e88:	f383 8811 	msr	BASEPRI, r3
 8003e8c:	f3bf 8f6f 	isb	sy
 8003e90:	f3bf 8f4f 	dsb	sy
 8003e94:	613b      	str	r3, [r7, #16]
    }
 8003e96:	bf00      	nop
 8003e98:	e7fe      	b.n	8003e98 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003e9a:	4b3e      	ldr	r3, [pc, #248]	; (8003f94 <xPortStartScheduler+0x120>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a3f      	ldr	r2, [pc, #252]	; (8003f9c <xPortStartScheduler+0x128>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d10a      	bne.n	8003eba <xPortStartScheduler+0x46>
        __asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	60fb      	str	r3, [r7, #12]
    }
 8003eb6:	bf00      	nop
 8003eb8:	e7fe      	b.n	8003eb8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003eba:	4b39      	ldr	r3, [pc, #228]	; (8003fa0 <xPortStartScheduler+0x12c>)
 8003ebc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	22ff      	movs	r2, #255	; 0xff
 8003eca:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	4b31      	ldr	r3, [pc, #196]	; (8003fa4 <xPortStartScheduler+0x130>)
 8003ee0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ee2:	4b31      	ldr	r3, [pc, #196]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003ee4:	2207      	movs	r2, #7
 8003ee6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ee8:	e009      	b.n	8003efe <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8003eea:	4b2f      	ldr	r3, [pc, #188]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	4a2d      	ldr	r2, [pc, #180]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003ef2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003ef4:	78fb      	ldrb	r3, [r7, #3]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003efe:	78fb      	ldrb	r3, [r7, #3]
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f06:	2b80      	cmp	r3, #128	; 0x80
 8003f08:	d0ef      	beq.n	8003eea <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003f0a:	4b27      	ldr	r3, [pc, #156]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f1c3 0307 	rsb	r3, r3, #7
 8003f12:	2b04      	cmp	r3, #4
 8003f14:	d00a      	beq.n	8003f2c <xPortStartScheduler+0xb8>
        __asm volatile
 8003f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1a:	f383 8811 	msr	BASEPRI, r3
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f3bf 8f4f 	dsb	sy
 8003f26:	60bb      	str	r3, [r7, #8]
    }
 8003f28:	bf00      	nop
 8003f2a:	e7fe      	b.n	8003f2a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003f2c:	4b1e      	ldr	r3, [pc, #120]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	021b      	lsls	r3, r3, #8
 8003f32:	4a1d      	ldr	r2, [pc, #116]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003f34:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003f36:	4b1c      	ldr	r3, [pc, #112]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003f3e:	4a1a      	ldr	r2, [pc, #104]	; (8003fa8 <xPortStartScheduler+0x134>)
 8003f40:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003f4a:	4b18      	ldr	r3, [pc, #96]	; (8003fac <xPortStartScheduler+0x138>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a17      	ldr	r2, [pc, #92]	; (8003fac <xPortStartScheduler+0x138>)
 8003f50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f54:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003f56:	4b15      	ldr	r3, [pc, #84]	; (8003fac <xPortStartScheduler+0x138>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a14      	ldr	r2, [pc, #80]	; (8003fac <xPortStartScheduler+0x138>)
 8003f5c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003f60:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003f62:	f000 f963 	bl	800422c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003f66:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <xPortStartScheduler+0x13c>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003f6c:	f000 f982 	bl	8004274 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003f70:	4b10      	ldr	r3, [pc, #64]	; (8003fb4 <xPortStartScheduler+0x140>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a0f      	ldr	r2, [pc, #60]	; (8003fb4 <xPortStartScheduler+0x140>)
 8003f76:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003f7a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003f7c:	f7ff ff64 	bl	8003e48 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003f80:	f7ff f86c 	bl	800305c <vTaskSwitchContext>
    prvTaskExitError();
 8003f84:	f7ff ff1e 	bl	8003dc4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	e000ed00 	.word	0xe000ed00
 8003f98:	410fc271 	.word	0x410fc271
 8003f9c:	410fc270 	.word	0x410fc270
 8003fa0:	e000e400 	.word	0xe000e400
 8003fa4:	20000204 	.word	0x20000204
 8003fa8:	20000208 	.word	0x20000208
 8003fac:	e000ed20 	.word	0xe000ed20
 8003fb0:	20000010 	.word	0x20000010
 8003fb4:	e000ef34 	.word	0xe000ef34

08003fb8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003fbe:	4b37      	ldr	r3, [pc, #220]	; (800409c <vInitPrioGroupValue+0xe4>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a37      	ldr	r2, [pc, #220]	; (80040a0 <vInitPrioGroupValue+0xe8>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d10a      	bne.n	8003fde <vInitPrioGroupValue+0x26>
        __asm volatile
 8003fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fcc:	f383 8811 	msr	BASEPRI, r3
 8003fd0:	f3bf 8f6f 	isb	sy
 8003fd4:	f3bf 8f4f 	dsb	sy
 8003fd8:	613b      	str	r3, [r7, #16]
    }
 8003fda:	bf00      	nop
 8003fdc:	e7fe      	b.n	8003fdc <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003fde:	4b2f      	ldr	r3, [pc, #188]	; (800409c <vInitPrioGroupValue+0xe4>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a30      	ldr	r2, [pc, #192]	; (80040a4 <vInitPrioGroupValue+0xec>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d10a      	bne.n	8003ffe <vInitPrioGroupValue+0x46>
        __asm volatile
 8003fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fec:	f383 8811 	msr	BASEPRI, r3
 8003ff0:	f3bf 8f6f 	isb	sy
 8003ff4:	f3bf 8f4f 	dsb	sy
 8003ff8:	60fb      	str	r3, [r7, #12]
    }
 8003ffa:	bf00      	nop
 8003ffc:	e7fe      	b.n	8003ffc <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003ffe:	4b2a      	ldr	r3, [pc, #168]	; (80040a8 <vInitPrioGroupValue+0xf0>)
 8004000:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	b2db      	uxtb	r3, r3
 8004008:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	22ff      	movs	r2, #255	; 0xff
 800400e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	b2db      	uxtb	r3, r3
 8004016:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004018:	78fb      	ldrb	r3, [r7, #3]
 800401a:	b2db      	uxtb	r3, r3
 800401c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004020:	b2da      	uxtb	r2, r3
 8004022:	4b22      	ldr	r3, [pc, #136]	; (80040ac <vInitPrioGroupValue+0xf4>)
 8004024:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004026:	4b22      	ldr	r3, [pc, #136]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 8004028:	2207      	movs	r2, #7
 800402a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800402c:	e009      	b.n	8004042 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800402e:	4b20      	ldr	r3, [pc, #128]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	3b01      	subs	r3, #1
 8004034:	4a1e      	ldr	r2, [pc, #120]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 8004036:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004038:	78fb      	ldrb	r3, [r7, #3]
 800403a:	b2db      	uxtb	r3, r3
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	b2db      	uxtb	r3, r3
 8004040:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004042:	78fb      	ldrb	r3, [r7, #3]
 8004044:	b2db      	uxtb	r3, r3
 8004046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800404a:	2b80      	cmp	r3, #128	; 0x80
 800404c:	d0ef      	beq.n	800402e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800404e:	4b18      	ldr	r3, [pc, #96]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f1c3 0307 	rsb	r3, r3, #7
 8004056:	2b04      	cmp	r3, #4
 8004058:	d00a      	beq.n	8004070 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800405a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800405e:	f383 8811 	msr	BASEPRI, r3
 8004062:	f3bf 8f6f 	isb	sy
 8004066:	f3bf 8f4f 	dsb	sy
 800406a:	60bb      	str	r3, [r7, #8]
    }
 800406c:	bf00      	nop
 800406e:	e7fe      	b.n	800406e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004070:	4b0f      	ldr	r3, [pc, #60]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	021b      	lsls	r3, r3, #8
 8004076:	4a0e      	ldr	r2, [pc, #56]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 8004078:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800407a:	4b0d      	ldr	r3, [pc, #52]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004082:	4a0b      	ldr	r2, [pc, #44]	; (80040b0 <vInitPrioGroupValue+0xf8>)
 8004084:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800408e:	bf00      	nop
 8004090:	371c      	adds	r7, #28
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	e000ed00 	.word	0xe000ed00
 80040a0:	410fc271 	.word	0x410fc271
 80040a4:	410fc270 	.word	0x410fc270
 80040a8:	e000e400 	.word	0xe000e400
 80040ac:	20000204 	.word	0x20000204
 80040b0:	20000208 	.word	0x20000208

080040b4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
        __asm volatile
 80040ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040be:	f383 8811 	msr	BASEPRI, r3
 80040c2:	f3bf 8f6f 	isb	sy
 80040c6:	f3bf 8f4f 	dsb	sy
 80040ca:	607b      	str	r3, [r7, #4]
    }
 80040cc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80040ce:	4b0f      	ldr	r3, [pc, #60]	; (800410c <vPortEnterCritical+0x58>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	3301      	adds	r3, #1
 80040d4:	4a0d      	ldr	r2, [pc, #52]	; (800410c <vPortEnterCritical+0x58>)
 80040d6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80040d8:	4b0c      	ldr	r3, [pc, #48]	; (800410c <vPortEnterCritical+0x58>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d10f      	bne.n	8004100 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80040e0:	4b0b      	ldr	r3, [pc, #44]	; (8004110 <vPortEnterCritical+0x5c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00a      	beq.n	8004100 <vPortEnterCritical+0x4c>
        __asm volatile
 80040ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ee:	f383 8811 	msr	BASEPRI, r3
 80040f2:	f3bf 8f6f 	isb	sy
 80040f6:	f3bf 8f4f 	dsb	sy
 80040fa:	603b      	str	r3, [r7, #0]
    }
 80040fc:	bf00      	nop
 80040fe:	e7fe      	b.n	80040fe <vPortEnterCritical+0x4a>
    }
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	20000010 	.word	0x20000010
 8004110:	e000ed04 	.word	0xe000ed04

08004114 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800411a:	4b12      	ldr	r3, [pc, #72]	; (8004164 <vPortExitCritical+0x50>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10a      	bne.n	8004138 <vPortExitCritical+0x24>
        __asm volatile
 8004122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004126:	f383 8811 	msr	BASEPRI, r3
 800412a:	f3bf 8f6f 	isb	sy
 800412e:	f3bf 8f4f 	dsb	sy
 8004132:	607b      	str	r3, [r7, #4]
    }
 8004134:	bf00      	nop
 8004136:	e7fe      	b.n	8004136 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004138:	4b0a      	ldr	r3, [pc, #40]	; (8004164 <vPortExitCritical+0x50>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3b01      	subs	r3, #1
 800413e:	4a09      	ldr	r2, [pc, #36]	; (8004164 <vPortExitCritical+0x50>)
 8004140:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004142:	4b08      	ldr	r3, [pc, #32]	; (8004164 <vPortExitCritical+0x50>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d105      	bne.n	8004156 <vPortExitCritical+0x42>
 800414a:	2300      	movs	r3, #0
 800414c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	f383 8811 	msr	BASEPRI, r3
    }
 8004154:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	20000010 	.word	0x20000010
	...

08004170 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004170:	f3ef 8009 	mrs	r0, PSP
 8004174:	f3bf 8f6f 	isb	sy
 8004178:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <pxCurrentTCBConst>)
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	f01e 0f10 	tst.w	lr, #16
 8004180:	bf08      	it	eq
 8004182:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004186:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800418a:	6010      	str	r0, [r2, #0]
 800418c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004190:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004194:	f380 8811 	msr	BASEPRI, r0
 8004198:	f3bf 8f4f 	dsb	sy
 800419c:	f3bf 8f6f 	isb	sy
 80041a0:	f7fe ff5c 	bl	800305c <vTaskSwitchContext>
 80041a4:	f04f 0000 	mov.w	r0, #0
 80041a8:	f380 8811 	msr	BASEPRI, r0
 80041ac:	bc09      	pop	{r0, r3}
 80041ae:	6819      	ldr	r1, [r3, #0]
 80041b0:	6808      	ldr	r0, [r1, #0]
 80041b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041b6:	f01e 0f10 	tst.w	lr, #16
 80041ba:	bf08      	it	eq
 80041bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80041c0:	f380 8809 	msr	PSP, r0
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	f3af 8000 	nop.w

080041d0 <pxCurrentTCBConst>:
 80041d0:	200000c4 	.word	0x200000c4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80041d4:	bf00      	nop
 80041d6:	bf00      	nop

080041d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
        __asm volatile
 80041de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e2:	f383 8811 	msr	BASEPRI, r3
 80041e6:	f3bf 8f6f 	isb	sy
 80041ea:	f3bf 8f4f 	dsb	sy
 80041ee:	607b      	str	r3, [r7, #4]
    }
 80041f0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80041f2:	f001 ffeb 	bl	80061cc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80041f6:	f7fe fe97 	bl	8002f28 <xTaskIncrementTick>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d006      	beq.n	800420e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004200:	f002 f842 	bl	8006288 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004204:	4b08      	ldr	r3, [pc, #32]	; (8004228 <SysTick_Handler+0x50>)
 8004206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800420a:	601a      	str	r2, [r3, #0]
 800420c:	e001      	b.n	8004212 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800420e:	f002 f81f 	bl	8006250 <SEGGER_SYSVIEW_RecordExitISR>
 8004212:	2300      	movs	r3, #0
 8004214:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	f383 8811 	msr	BASEPRI, r3
    }
 800421c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800421e:	bf00      	nop
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	e000ed04 	.word	0xe000ed04

0800422c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004230:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <vPortSetupTimerInterrupt+0x34>)
 8004232:	2200      	movs	r2, #0
 8004234:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <vPortSetupTimerInterrupt+0x38>)
 8004238:	2200      	movs	r2, #0
 800423a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800423c:	4b0a      	ldr	r3, [pc, #40]	; (8004268 <vPortSetupTimerInterrupt+0x3c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a0a      	ldr	r2, [pc, #40]	; (800426c <vPortSetupTimerInterrupt+0x40>)
 8004242:	fba2 2303 	umull	r2, r3, r2, r3
 8004246:	099b      	lsrs	r3, r3, #6
 8004248:	4a09      	ldr	r2, [pc, #36]	; (8004270 <vPortSetupTimerInterrupt+0x44>)
 800424a:	3b01      	subs	r3, #1
 800424c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800424e:	4b04      	ldr	r3, [pc, #16]	; (8004260 <vPortSetupTimerInterrupt+0x34>)
 8004250:	2207      	movs	r2, #7
 8004252:	601a      	str	r2, [r3, #0]
}
 8004254:	bf00      	nop
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	e000e010 	.word	0xe000e010
 8004264:	e000e018 	.word	0xe000e018
 8004268:	20000000 	.word	0x20000000
 800426c:	10624dd3 	.word	0x10624dd3
 8004270:	e000e014 	.word	0xe000e014

08004274 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004274:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004284 <vPortEnableVFP+0x10>
 8004278:	6801      	ldr	r1, [r0, #0]
 800427a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800427e:	6001      	str	r1, [r0, #0]
 8004280:	4770      	bx	lr
 8004282:	0000      	.short	0x0000
 8004284:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop

0800428c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004292:	f3ef 8305 	mrs	r3, IPSR
 8004296:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2b0f      	cmp	r3, #15
 800429c:	d914      	bls.n	80042c8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800429e:	4a17      	ldr	r2, [pc, #92]	; (80042fc <vPortValidateInterruptPriority+0x70>)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4413      	add	r3, r2
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80042a8:	4b15      	ldr	r3, [pc, #84]	; (8004300 <vPortValidateInterruptPriority+0x74>)
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	7afa      	ldrb	r2, [r7, #11]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d20a      	bcs.n	80042c8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80042b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b6:	f383 8811 	msr	BASEPRI, r3
 80042ba:	f3bf 8f6f 	isb	sy
 80042be:	f3bf 8f4f 	dsb	sy
 80042c2:	607b      	str	r3, [r7, #4]
    }
 80042c4:	bf00      	nop
 80042c6:	e7fe      	b.n	80042c6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80042c8:	4b0e      	ldr	r3, [pc, #56]	; (8004304 <vPortValidateInterruptPriority+0x78>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80042d0:	4b0d      	ldr	r3, [pc, #52]	; (8004308 <vPortValidateInterruptPriority+0x7c>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d90a      	bls.n	80042ee <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80042d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042dc:	f383 8811 	msr	BASEPRI, r3
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	603b      	str	r3, [r7, #0]
    }
 80042ea:	bf00      	nop
 80042ec:	e7fe      	b.n	80042ec <vPortValidateInterruptPriority+0x60>
    }
 80042ee:	bf00      	nop
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	e000e3f0 	.word	0xe000e3f0
 8004300:	20000204 	.word	0x20000204
 8004304:	e000ed0c 	.word	0xe000ed0c
 8004308:	20000208 	.word	0x20000208

0800430c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b08a      	sub	sp, #40	; 0x28
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004314:	2300      	movs	r3, #0
 8004316:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004318:	f7fe fd44 	bl	8002da4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800431c:	4b65      	ldr	r3, [pc, #404]	; (80044b4 <pvPortMalloc+0x1a8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d101      	bne.n	8004328 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004324:	f000 f934 	bl	8004590 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004328:	4b63      	ldr	r3, [pc, #396]	; (80044b8 <pvPortMalloc+0x1ac>)
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4013      	ands	r3, r2
 8004330:	2b00      	cmp	r3, #0
 8004332:	f040 80a7 	bne.w	8004484 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d02d      	beq.n	8004398 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800433c:	2208      	movs	r2, #8
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	429a      	cmp	r2, r3
 8004346:	d227      	bcs.n	8004398 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004348:	2208      	movs	r2, #8
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4413      	add	r3, r2
 800434e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f003 0307 	and.w	r3, r3, #7
 8004356:	2b00      	cmp	r3, #0
 8004358:	d021      	beq.n	800439e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f023 0307 	bic.w	r3, r3, #7
 8004360:	3308      	adds	r3, #8
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	429a      	cmp	r2, r3
 8004366:	d214      	bcs.n	8004392 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f023 0307 	bic.w	r3, r3, #7
 800436e:	3308      	adds	r3, #8
 8004370:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f003 0307 	and.w	r3, r3, #7
 8004378:	2b00      	cmp	r3, #0
 800437a:	d010      	beq.n	800439e <pvPortMalloc+0x92>
        __asm volatile
 800437c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004380:	f383 8811 	msr	BASEPRI, r3
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	617b      	str	r3, [r7, #20]
    }
 800438e:	bf00      	nop
 8004390:	e7fe      	b.n	8004390 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004392:	2300      	movs	r3, #0
 8004394:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004396:	e002      	b.n	800439e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004398:	2300      	movs	r3, #0
 800439a:	607b      	str	r3, [r7, #4]
 800439c:	e000      	b.n	80043a0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800439e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d06e      	beq.n	8004484 <pvPortMalloc+0x178>
 80043a6:	4b45      	ldr	r3, [pc, #276]	; (80044bc <pvPortMalloc+0x1b0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d869      	bhi.n	8004484 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80043b0:	4b43      	ldr	r3, [pc, #268]	; (80044c0 <pvPortMalloc+0x1b4>)
 80043b2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80043b4:	4b42      	ldr	r3, [pc, #264]	; (80044c0 <pvPortMalloc+0x1b4>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043ba:	e004      	b.n	80043c6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80043c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d903      	bls.n	80043d8 <pvPortMalloc+0xcc>
 80043d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f1      	bne.n	80043bc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80043d8:	4b36      	ldr	r3, [pc, #216]	; (80044b4 <pvPortMalloc+0x1a8>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043de:	429a      	cmp	r2, r3
 80043e0:	d050      	beq.n	8004484 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80043e2:	6a3b      	ldr	r3, [r7, #32]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2208      	movs	r2, #8
 80043e8:	4413      	add	r3, r2
 80043ea:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	6a3b      	ldr	r3, [r7, #32]
 80043f2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	1ad2      	subs	r2, r2, r3
 80043fc:	2308      	movs	r3, #8
 80043fe:	005b      	lsls	r3, r3, #1
 8004400:	429a      	cmp	r2, r3
 8004402:	d91f      	bls.n	8004444 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004404:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4413      	add	r3, r2
 800440a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	f003 0307 	and.w	r3, r3, #7
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00a      	beq.n	800442c <pvPortMalloc+0x120>
        __asm volatile
 8004416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441a:	f383 8811 	msr	BASEPRI, r3
 800441e:	f3bf 8f6f 	isb	sy
 8004422:	f3bf 8f4f 	dsb	sy
 8004426:	613b      	str	r3, [r7, #16]
    }
 8004428:	bf00      	nop
 800442a:	e7fe      	b.n	800442a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	685a      	ldr	r2, [r3, #4]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	1ad2      	subs	r2, r2, r3
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800443e:	69b8      	ldr	r0, [r7, #24]
 8004440:	f000 f908 	bl	8004654 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004444:	4b1d      	ldr	r3, [pc, #116]	; (80044bc <pvPortMalloc+0x1b0>)
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	4a1b      	ldr	r2, [pc, #108]	; (80044bc <pvPortMalloc+0x1b0>)
 8004450:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004452:	4b1a      	ldr	r3, [pc, #104]	; (80044bc <pvPortMalloc+0x1b0>)
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	4b1b      	ldr	r3, [pc, #108]	; (80044c4 <pvPortMalloc+0x1b8>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	429a      	cmp	r2, r3
 800445c:	d203      	bcs.n	8004466 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800445e:	4b17      	ldr	r3, [pc, #92]	; (80044bc <pvPortMalloc+0x1b0>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a18      	ldr	r2, [pc, #96]	; (80044c4 <pvPortMalloc+0x1b8>)
 8004464:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	4b13      	ldr	r3, [pc, #76]	; (80044b8 <pvPortMalloc+0x1ac>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	431a      	orrs	r2, r3
 8004470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004472:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	2200      	movs	r2, #0
 8004478:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800447a:	4b13      	ldr	r3, [pc, #76]	; (80044c8 <pvPortMalloc+0x1bc>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	3301      	adds	r3, #1
 8004480:	4a11      	ldr	r2, [pc, #68]	; (80044c8 <pvPortMalloc+0x1bc>)
 8004482:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004484:	f7fe fc9c 	bl	8002dc0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	f003 0307 	and.w	r3, r3, #7
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <pvPortMalloc+0x19c>
        __asm volatile
 8004492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004496:	f383 8811 	msr	BASEPRI, r3
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	f3bf 8f4f 	dsb	sy
 80044a2:	60fb      	str	r3, [r7, #12]
    }
 80044a4:	bf00      	nop
 80044a6:	e7fe      	b.n	80044a6 <pvPortMalloc+0x19a>
    return pvReturn;
 80044a8:	69fb      	ldr	r3, [r7, #28]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3728      	adds	r7, #40	; 0x28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	20012e14 	.word	0x20012e14
 80044b8:	20012e28 	.word	0x20012e28
 80044bc:	20012e18 	.word	0x20012e18
 80044c0:	20012e0c 	.word	0x20012e0c
 80044c4:	20012e1c 	.word	0x20012e1c
 80044c8:	20012e20 	.word	0x20012e20

080044cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d04d      	beq.n	800457a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80044de:	2308      	movs	r3, #8
 80044e0:	425b      	negs	r3, r3
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	4413      	add	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	4b24      	ldr	r3, [pc, #144]	; (8004584 <vPortFree+0xb8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4013      	ands	r3, r2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10a      	bne.n	8004510 <vPortFree+0x44>
        __asm volatile
 80044fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	60fb      	str	r3, [r7, #12]
    }
 800450c:	bf00      	nop
 800450e:	e7fe      	b.n	800450e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00a      	beq.n	800452e <vPortFree+0x62>
        __asm volatile
 8004518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800451c:	f383 8811 	msr	BASEPRI, r3
 8004520:	f3bf 8f6f 	isb	sy
 8004524:	f3bf 8f4f 	dsb	sy
 8004528:	60bb      	str	r3, [r7, #8]
    }
 800452a:	bf00      	nop
 800452c:	e7fe      	b.n	800452c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	4b14      	ldr	r3, [pc, #80]	; (8004584 <vPortFree+0xb8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4013      	ands	r3, r2
 8004538:	2b00      	cmp	r3, #0
 800453a:	d01e      	beq.n	800457a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d11a      	bne.n	800457a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	685a      	ldr	r2, [r3, #4]
 8004548:	4b0e      	ldr	r3, [pc, #56]	; (8004584 <vPortFree+0xb8>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	43db      	mvns	r3, r3
 800454e:	401a      	ands	r2, r3
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004554:	f7fe fc26 	bl	8002da4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	4b0a      	ldr	r3, [pc, #40]	; (8004588 <vPortFree+0xbc>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4413      	add	r3, r2
 8004562:	4a09      	ldr	r2, [pc, #36]	; (8004588 <vPortFree+0xbc>)
 8004564:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004566:	6938      	ldr	r0, [r7, #16]
 8004568:	f000 f874 	bl	8004654 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800456c:	4b07      	ldr	r3, [pc, #28]	; (800458c <vPortFree+0xc0>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	3301      	adds	r3, #1
 8004572:	4a06      	ldr	r2, [pc, #24]	; (800458c <vPortFree+0xc0>)
 8004574:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004576:	f7fe fc23 	bl	8002dc0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800457a:	bf00      	nop
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20012e28 	.word	0x20012e28
 8004588:	20012e18 	.word	0x20012e18
 800458c:	20012e24 	.word	0x20012e24

08004590 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004596:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800459a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800459c:	4b27      	ldr	r3, [pc, #156]	; (800463c <prvHeapInit+0xac>)
 800459e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f003 0307 	and.w	r3, r3, #7
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00c      	beq.n	80045c4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	3307      	adds	r3, #7
 80045ae:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f023 0307 	bic.w	r3, r3, #7
 80045b6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	4a1f      	ldr	r2, [pc, #124]	; (800463c <prvHeapInit+0xac>)
 80045c0:	4413      	add	r3, r2
 80045c2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80045c8:	4a1d      	ldr	r2, [pc, #116]	; (8004640 <prvHeapInit+0xb0>)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80045ce:	4b1c      	ldr	r3, [pc, #112]	; (8004640 <prvHeapInit+0xb0>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	4413      	add	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80045dc:	2208      	movs	r2, #8
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	1a9b      	subs	r3, r3, r2
 80045e2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f023 0307 	bic.w	r3, r3, #7
 80045ea:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4a15      	ldr	r2, [pc, #84]	; (8004644 <prvHeapInit+0xb4>)
 80045f0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80045f2:	4b14      	ldr	r3, [pc, #80]	; (8004644 <prvHeapInit+0xb4>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2200      	movs	r2, #0
 80045f8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80045fa:	4b12      	ldr	r3, [pc, #72]	; (8004644 <prvHeapInit+0xb4>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	1ad2      	subs	r2, r2, r3
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004610:	4b0c      	ldr	r3, [pc, #48]	; (8004644 <prvHeapInit+0xb4>)
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	4a0a      	ldr	r2, [pc, #40]	; (8004648 <prvHeapInit+0xb8>)
 800461e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	4a09      	ldr	r2, [pc, #36]	; (800464c <prvHeapInit+0xbc>)
 8004626:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004628:	4b09      	ldr	r3, [pc, #36]	; (8004650 <prvHeapInit+0xc0>)
 800462a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800462e:	601a      	str	r2, [r3, #0]
}
 8004630:	bf00      	nop
 8004632:	3714      	adds	r7, #20
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	2000020c 	.word	0x2000020c
 8004640:	20012e0c 	.word	0x20012e0c
 8004644:	20012e14 	.word	0x20012e14
 8004648:	20012e1c 	.word	0x20012e1c
 800464c:	20012e18 	.word	0x20012e18
 8004650:	20012e28 	.word	0x20012e28

08004654 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800465c:	4b28      	ldr	r3, [pc, #160]	; (8004700 <prvInsertBlockIntoFreeList+0xac>)
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	e002      	b.n	8004668 <prvInsertBlockIntoFreeList+0x14>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	60fb      	str	r3, [r7, #12]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	429a      	cmp	r2, r3
 8004670:	d8f7      	bhi.n	8004662 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	4413      	add	r3, r2
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	429a      	cmp	r2, r3
 8004682:	d108      	bne.n	8004696 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	441a      	add	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	441a      	add	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d118      	bne.n	80046dc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	4b15      	ldr	r3, [pc, #84]	; (8004704 <prvInsertBlockIntoFreeList+0xb0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d00d      	beq.n	80046d2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	441a      	add	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	601a      	str	r2, [r3, #0]
 80046d0:	e008      	b.n	80046e4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80046d2:	4b0c      	ldr	r3, [pc, #48]	; (8004704 <prvInsertBlockIntoFreeList+0xb0>)
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	e003      	b.n	80046e4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d002      	beq.n	80046f2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80046f2:	bf00      	nop
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	20012e0c 	.word	0x20012e0c
 8004704:	20012e14 	.word	0x20012e14

08004708 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800470c:	4803      	ldr	r0, [pc, #12]	; (800471c <_cbSendSystemDesc+0x14>)
 800470e:	f001 fd07 	bl	8006120 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004712:	4803      	ldr	r0, [pc, #12]	; (8004720 <_cbSendSystemDesc+0x18>)
 8004714:	f001 fd04 	bl	8006120 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004718:	bf00      	nop
 800471a:	bd80      	pop	{r7, pc}
 800471c:	08006914 	.word	0x08006914
 8004720:	08006958 	.word	0x08006958

08004724 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004724:	b580      	push	{r7, lr}
 8004726:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004728:	4b06      	ldr	r3, [pc, #24]	; (8004744 <SEGGER_SYSVIEW_Conf+0x20>)
 800472a:	6818      	ldr	r0, [r3, #0]
 800472c:	4b05      	ldr	r3, [pc, #20]	; (8004744 <SEGGER_SYSVIEW_Conf+0x20>)
 800472e:	6819      	ldr	r1, [r3, #0]
 8004730:	4b05      	ldr	r3, [pc, #20]	; (8004748 <SEGGER_SYSVIEW_Conf+0x24>)
 8004732:	4a06      	ldr	r2, [pc, #24]	; (800474c <SEGGER_SYSVIEW_Conf+0x28>)
 8004734:	f001 f870 	bl	8005818 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004738:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800473c:	f001 f8b0 	bl	80058a0 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004740:	bf00      	nop
 8004742:	bd80      	pop	{r7, pc}
 8004744:	20000000 	.word	0x20000000
 8004748:	08004709 	.word	0x08004709
 800474c:	080069f8 	.word	0x080069f8

08004750 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004752:	b085      	sub	sp, #20
 8004754:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004756:	2300      	movs	r3, #0
 8004758:	607b      	str	r3, [r7, #4]
 800475a:	e033      	b.n	80047c4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800475c:	491e      	ldr	r1, [pc, #120]	; (80047d8 <_cbSendTaskList+0x88>)
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	4613      	mov	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	6818      	ldr	r0, [r3, #0]
 800476c:	491a      	ldr	r1, [pc, #104]	; (80047d8 <_cbSendTaskList+0x88>)
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	4613      	mov	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4413      	add	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	3304      	adds	r3, #4
 800477c:	6819      	ldr	r1, [r3, #0]
 800477e:	4c16      	ldr	r4, [pc, #88]	; (80047d8 <_cbSendTaskList+0x88>)
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	4613      	mov	r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	4413      	add	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	4423      	add	r3, r4
 800478c:	3308      	adds	r3, #8
 800478e:	681c      	ldr	r4, [r3, #0]
 8004790:	4d11      	ldr	r5, [pc, #68]	; (80047d8 <_cbSendTaskList+0x88>)
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	4613      	mov	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	442b      	add	r3, r5
 800479e:	330c      	adds	r3, #12
 80047a0:	681d      	ldr	r5, [r3, #0]
 80047a2:	4e0d      	ldr	r6, [pc, #52]	; (80047d8 <_cbSendTaskList+0x88>)
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	4613      	mov	r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	4413      	add	r3, r2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	4433      	add	r3, r6
 80047b0:	3310      	adds	r3, #16
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	9300      	str	r3, [sp, #0]
 80047b6:	462b      	mov	r3, r5
 80047b8:	4622      	mov	r2, r4
 80047ba:	f000 f8bd 	bl	8004938 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	3301      	adds	r3, #1
 80047c2:	607b      	str	r3, [r7, #4]
 80047c4:	4b05      	ldr	r3, [pc, #20]	; (80047dc <_cbSendTaskList+0x8c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d3c6      	bcc.n	800475c <_cbSendTaskList+0xc>
  }
}
 80047ce:	bf00      	nop
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047d8:	20012e2c 	.word	0x20012e2c
 80047dc:	20012ecc 	.word	0x20012ecc

080047e0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80047e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047e4:	b082      	sub	sp, #8
 80047e6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80047e8:	f7fe fb8c 	bl	8002f04 <xTaskGetTickCountFromISR>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2200      	movs	r2, #0
 80047f0:	469a      	mov	sl, r3
 80047f2:	4693      	mov	fp, r2
 80047f4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80047f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	f04f 0a00 	mov.w	sl, #0
 8004804:	f04f 0b00 	mov.w	fp, #0
 8004808:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800480c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004810:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004814:	4652      	mov	r2, sl
 8004816:	465b      	mov	r3, fp
 8004818:	1a14      	subs	r4, r2, r0
 800481a:	eb63 0501 	sbc.w	r5, r3, r1
 800481e:	f04f 0200 	mov.w	r2, #0
 8004822:	f04f 0300 	mov.w	r3, #0
 8004826:	00ab      	lsls	r3, r5, #2
 8004828:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800482c:	00a2      	lsls	r2, r4, #2
 800482e:	4614      	mov	r4, r2
 8004830:	461d      	mov	r5, r3
 8004832:	eb14 0800 	adds.w	r8, r4, r0
 8004836:	eb45 0901 	adc.w	r9, r5, r1
 800483a:	f04f 0200 	mov.w	r2, #0
 800483e:	f04f 0300 	mov.w	r3, #0
 8004842:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004846:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800484a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800484e:	4690      	mov	r8, r2
 8004850:	4699      	mov	r9, r3
 8004852:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004856:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800485a:	4610      	mov	r0, r2
 800485c:	4619      	mov	r1, r3
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004868 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af02      	add	r7, sp, #8
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
 8004874:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004876:	2205      	movs	r2, #5
 8004878:	492b      	ldr	r1, [pc, #172]	; (8004928 <SYSVIEW_AddTask+0xc0>)
 800487a:	68b8      	ldr	r0, [r7, #8]
 800487c:	f001 fffc 	bl	8006878 <memcmp>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d04b      	beq.n	800491e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004886:	4b29      	ldr	r3, [pc, #164]	; (800492c <SYSVIEW_AddTask+0xc4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2b07      	cmp	r3, #7
 800488c:	d903      	bls.n	8004896 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800488e:	4828      	ldr	r0, [pc, #160]	; (8004930 <SYSVIEW_AddTask+0xc8>)
 8004890:	f001 ff44 	bl	800671c <SEGGER_SYSVIEW_Warn>
    return;
 8004894:	e044      	b.n	8004920 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004896:	4b25      	ldr	r3, [pc, #148]	; (800492c <SYSVIEW_AddTask+0xc4>)
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4926      	ldr	r1, [pc, #152]	; (8004934 <SYSVIEW_AddTask+0xcc>)
 800489c:	4613      	mov	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	440b      	add	r3, r1
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80048aa:	4b20      	ldr	r3, [pc, #128]	; (800492c <SYSVIEW_AddTask+0xc4>)
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	4921      	ldr	r1, [pc, #132]	; (8004934 <SYSVIEW_AddTask+0xcc>)
 80048b0:	4613      	mov	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4413      	add	r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	3304      	adds	r3, #4
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80048c0:	4b1a      	ldr	r3, [pc, #104]	; (800492c <SYSVIEW_AddTask+0xc4>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	491b      	ldr	r1, [pc, #108]	; (8004934 <SYSVIEW_AddTask+0xcc>)
 80048c6:	4613      	mov	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	4413      	add	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	440b      	add	r3, r1
 80048d0:	3308      	adds	r3, #8
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80048d6:	4b15      	ldr	r3, [pc, #84]	; (800492c <SYSVIEW_AddTask+0xc4>)
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	4916      	ldr	r1, [pc, #88]	; (8004934 <SYSVIEW_AddTask+0xcc>)
 80048dc:	4613      	mov	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	440b      	add	r3, r1
 80048e6:	330c      	adds	r3, #12
 80048e8:	683a      	ldr	r2, [r7, #0]
 80048ea:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80048ec:	4b0f      	ldr	r3, [pc, #60]	; (800492c <SYSVIEW_AddTask+0xc4>)
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	4910      	ldr	r1, [pc, #64]	; (8004934 <SYSVIEW_AddTask+0xcc>)
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	440b      	add	r3, r1
 80048fc:	3310      	adds	r3, #16
 80048fe:	69ba      	ldr	r2, [r7, #24]
 8004900:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004902:	4b0a      	ldr	r3, [pc, #40]	; (800492c <SYSVIEW_AddTask+0xc4>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	3301      	adds	r3, #1
 8004908:	4a08      	ldr	r2, [pc, #32]	; (800492c <SYSVIEW_AddTask+0xc4>)
 800490a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	68b9      	ldr	r1, [r7, #8]
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f000 f80e 	bl	8004938 <SYSVIEW_SendTaskInfo>
 800491c:	e000      	b.n	8004920 <SYSVIEW_AddTask+0xb8>
    return;
 800491e:	bf00      	nop

}
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	08006968 	.word	0x08006968
 800492c:	20012ecc 	.word	0x20012ecc
 8004930:	08006970 	.word	0x08006970
 8004934:	20012e2c 	.word	0x20012e2c

08004938 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004938:	b580      	push	{r7, lr}
 800493a:	b08a      	sub	sp, #40	; 0x28
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
 8004944:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004946:	f107 0314 	add.w	r3, r7, #20
 800494a:	2214      	movs	r2, #20
 800494c:	2100      	movs	r1, #0
 800494e:	4618      	mov	r0, r3
 8004950:	f001 ffb0 	bl	80068b4 <memset>
  TaskInfo.TaskID     = TaskID;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004966:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004968:	f107 0314 	add.w	r3, r7, #20
 800496c:	4618      	mov	r0, r3
 800496e:	f001 fadf 	bl	8005f30 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004972:	bf00      	nop
 8004974:	3728      	adds	r7, #40	; 0x28
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
	...

0800497c <__NVIC_EnableIRQ>:
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	4603      	mov	r3, r0
 8004984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800498a:	2b00      	cmp	r3, #0
 800498c:	db0b      	blt.n	80049a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	f003 021f 	and.w	r2, r3, #31
 8004994:	4907      	ldr	r1, [pc, #28]	; (80049b4 <__NVIC_EnableIRQ+0x38>)
 8004996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800499a:	095b      	lsrs	r3, r3, #5
 800499c:	2001      	movs	r0, #1
 800499e:	fa00 f202 	lsl.w	r2, r0, r2
 80049a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	e000e100 	.word	0xe000e100

080049b8 <__NVIC_SetPriority>:
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	6039      	str	r1, [r7, #0]
 80049c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	db0a      	blt.n	80049e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	490c      	ldr	r1, [pc, #48]	; (8004a04 <__NVIC_SetPriority+0x4c>)
 80049d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d6:	0112      	lsls	r2, r2, #4
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	440b      	add	r3, r1
 80049dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80049e0:	e00a      	b.n	80049f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	4908      	ldr	r1, [pc, #32]	; (8004a08 <__NVIC_SetPriority+0x50>)
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	3b04      	subs	r3, #4
 80049f0:	0112      	lsls	r2, r2, #4
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	440b      	add	r3, r1
 80049f6:	761a      	strb	r2, [r3, #24]
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	e000e100 	.word	0xe000e100
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8004a12:	f001 fedf 	bl	80067d4 <SEGGER_SYSVIEW_IsStarted>
 8004a16:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004a1e:	f001 f90b 	bl	8005c38 <SEGGER_SYSVIEW_Start>
  }
}
 8004a22:	bf00      	nop
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
	...

08004a2c <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	4603      	mov	r3, r0
 8004a34:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8004a36:	4b0c      	ldr	r3, [pc, #48]	; (8004a68 <_cbOnUARTRx+0x3c>)
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d806      	bhi.n	8004a4c <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004a3e:	4b0a      	ldr	r3, [pc, #40]	; (8004a68 <_cbOnUARTRx+0x3c>)
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	3301      	adds	r3, #1
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	4b08      	ldr	r3, [pc, #32]	; (8004a68 <_cbOnUARTRx+0x3c>)
 8004a48:	701a      	strb	r2, [r3, #0]
    goto Done;
 8004a4a:	e009      	b.n	8004a60 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8004a4c:	f7ff ffde 	bl	8004a0c <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8004a50:	4b05      	ldr	r3, [pc, #20]	; (8004a68 <_cbOnUARTRx+0x3c>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	4618      	mov	r0, r3
 8004a56:	1dfb      	adds	r3, r7, #7
 8004a58:	2201      	movs	r2, #1
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	f000 fb9a 	bl	8005194 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8004a60:	bf00      	nop
}
 8004a62:	3708      	adds	r7, #8
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	20000014 	.word	0x20000014

08004a6c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8004a74:	4b14      	ldr	r3, [pc, #80]	; (8004ac8 <_cbOnUARTTx+0x5c>)
 8004a76:	785b      	ldrb	r3, [r3, #1]
 8004a78:	2b03      	cmp	r3, #3
 8004a7a:	d80f      	bhi.n	8004a9c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8004a7c:	4b12      	ldr	r3, [pc, #72]	; (8004ac8 <_cbOnUARTTx+0x5c>)
 8004a7e:	785b      	ldrb	r3, [r3, #1]
 8004a80:	461a      	mov	r2, r3
 8004a82:	4b12      	ldr	r3, [pc, #72]	; (8004acc <_cbOnUARTTx+0x60>)
 8004a84:	5c9a      	ldrb	r2, [r3, r2]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8004a8a:	4b0f      	ldr	r3, [pc, #60]	; (8004ac8 <_cbOnUARTTx+0x5c>)
 8004a8c:	785b      	ldrb	r3, [r3, #1]
 8004a8e:	3301      	adds	r3, #1
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	4b0d      	ldr	r3, [pc, #52]	; (8004ac8 <_cbOnUARTTx+0x5c>)
 8004a94:	705a      	strb	r2, [r3, #1]
    r = 1;
 8004a96:	2301      	movs	r3, #1
 8004a98:	60fb      	str	r3, [r7, #12]
    goto Done;
 8004a9a:	e00f      	b.n	8004abc <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004a9c:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <_cbOnUARTTx+0x5c>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f000 fa19 	bl	8004edc <SEGGER_RTT_ReadUpBufferNoLock>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	da02      	bge.n	8004aba <_cbOnUARTTx+0x4e>
    r = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	60fb      	str	r3, [r7, #12]
 8004ab8:	e000      	b.n	8004abc <_cbOnUARTTx+0x50>
  }
Done:
 8004aba:	bf00      	nop
  return r;
 8004abc:	68fb      	ldr	r3, [r7, #12]
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	20000014 	.word	0x20000014
 8004acc:	08006a00 	.word	0x08006a00

08004ad0 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004ad8:	4a04      	ldr	r2, [pc, #16]	; (8004aec <SEGGER_UART_init+0x1c>)
 8004ada:	4905      	ldr	r1, [pc, #20]	; (8004af0 <SEGGER_UART_init+0x20>)
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 f863 	bl	8004ba8 <HIF_UART_Init>
}
 8004ae2:	bf00      	nop
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	08004a2d 	.word	0x08004a2d
 8004af0:	08004a6d 	.word	0x08004a6d

08004af4 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004afa:	4b1e      	ldr	r3, [pc, #120]	; (8004b74 <USART2_IRQHandler+0x80>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f003 0320 	and.w	r3, r3, #32
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d011      	beq.n	8004b2e <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004b0a:	4b1b      	ldr	r3, [pc, #108]	; (8004b78 <USART2_IRQHandler+0x84>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f003 030b 	and.w	r3, r3, #11
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d108      	bne.n	8004b2e <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004b1c:	4b17      	ldr	r3, [pc, #92]	; (8004b7c <USART2_IRQHandler+0x88>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d004      	beq.n	8004b2e <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8004b24:	4b15      	ldr	r3, [pc, #84]	; (8004b7c <USART2_IRQHandler+0x88>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	79fa      	ldrb	r2, [r7, #7]
 8004b2a:	4610      	mov	r0, r2
 8004b2c:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d01a      	beq.n	8004b6e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004b38:	4b11      	ldr	r3, [pc, #68]	; (8004b80 <USART2_IRQHandler+0x8c>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d015      	beq.n	8004b6c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004b40:	4b0f      	ldr	r3, [pc, #60]	; (8004b80 <USART2_IRQHandler+0x8c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	1dfa      	adds	r2, r7, #7
 8004b46:	4610      	mov	r0, r2
 8004b48:	4798      	blx	r3
 8004b4a:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004b52:	4b0c      	ldr	r3, [pc, #48]	; (8004b84 <USART2_IRQHandler+0x90>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a0b      	ldr	r2, [pc, #44]	; (8004b84 <USART2_IRQHandler+0x90>)
 8004b58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	e006      	b.n	8004b6e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004b60:	4b04      	ldr	r3, [pc, #16]	; (8004b74 <USART2_IRQHandler+0x80>)
 8004b62:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004b64:	79fa      	ldrb	r2, [r7, #7]
 8004b66:	4b04      	ldr	r3, [pc, #16]	; (8004b78 <USART2_IRQHandler+0x84>)
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	e000      	b.n	8004b6e <USART2_IRQHandler+0x7a>
      return;
 8004b6c:	bf00      	nop
    }
  }
}
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40004400 	.word	0x40004400
 8004b78:	40004404 	.word	0x40004404
 8004b7c:	20012ed0 	.word	0x20012ed0
 8004b80:	20012ed4 	.word	0x20012ed4
 8004b84:	4000440c 	.word	0x4000440c

08004b88 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004b8c:	4b05      	ldr	r3, [pc, #20]	; (8004ba4 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a04      	ldr	r2, [pc, #16]	; (8004ba4 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b96:	6013      	str	r3, [r2, #0]
}
 8004b98:	bf00      	nop
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	4000440c 	.word	0x4000440c

08004ba8 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8004bb4:	4b2e      	ldr	r3, [pc, #184]	; (8004c70 <HIF_UART_Init+0xc8>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a2d      	ldr	r2, [pc, #180]	; (8004c70 <HIF_UART_Init+0xc8>)
 8004bba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bbe:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004bc0:	4b2c      	ldr	r3, [pc, #176]	; (8004c74 <HIF_UART_Init+0xcc>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a2b      	ldr	r2, [pc, #172]	; (8004c74 <HIF_UART_Init+0xcc>)
 8004bc6:	f043 0301 	orr.w	r3, r3, #1
 8004bca:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8004bcc:	4b2a      	ldr	r3, [pc, #168]	; (8004c78 <HIF_UART_Init+0xd0>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bd8:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8004be0:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8004be2:	4a25      	ldr	r2, [pc, #148]	; (8004c78 <HIF_UART_Init+0xd0>)
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8004be8:	4b24      	ldr	r3, [pc, #144]	; (8004c7c <HIF_UART_Init+0xd4>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bf4:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8004bfc:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8004bfe:	4a1f      	ldr	r2, [pc, #124]	; (8004c7c <HIF_UART_Init+0xd4>)
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8004c04:	4b1e      	ldr	r3, [pc, #120]	; (8004c80 <HIF_UART_Init+0xd8>)
 8004c06:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8004c0a:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8004c0c:	4b1d      	ldr	r3, [pc, #116]	; (8004c84 <HIF_UART_Init+0xdc>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8004c12:	4b1d      	ldr	r3, [pc, #116]	; (8004c88 <HIF_UART_Init+0xe0>)
 8004c14:	2280      	movs	r2, #128	; 0x80
 8004c16:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8004c1e:	4a1b      	ldr	r2, [pc, #108]	; (8004c8c <HIF_UART_Init+0xe4>)
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c26:	3301      	adds	r3, #1
 8004c28:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	085b      	lsrs	r3, r3, #1
 8004c2e:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c36:	d302      	bcc.n	8004c3e <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8004c38:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004c3c:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d004      	beq.n	8004c4e <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	4a11      	ldr	r2, [pc, #68]	; (8004c90 <HIF_UART_Init+0xe8>)
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8004c4e:	4a11      	ldr	r2, [pc, #68]	; (8004c94 <HIF_UART_Init+0xec>)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8004c54:	4a10      	ldr	r2, [pc, #64]	; (8004c98 <HIF_UART_Init+0xf0>)
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8004c5a:	2106      	movs	r1, #6
 8004c5c:	2026      	movs	r0, #38	; 0x26
 8004c5e:	f7ff feab 	bl	80049b8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8004c62:	2026      	movs	r0, #38	; 0x26
 8004c64:	f7ff fe8a 	bl	800497c <__NVIC_EnableIRQ>
}
 8004c68:	bf00      	nop
 8004c6a:	3718      	adds	r7, #24
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40023840 	.word	0x40023840
 8004c74:	40023830 	.word	0x40023830
 8004c78:	40020020 	.word	0x40020020
 8004c7c:	40020000 	.word	0x40020000
 8004c80:	4000440c 	.word	0x4000440c
 8004c84:	40004410 	.word	0x40004410
 8004c88:	40004414 	.word	0x40004414
 8004c8c:	0501bd00 	.word	0x0501bd00
 8004c90:	40004408 	.word	0x40004408
 8004c94:	20012ed0 	.word	0x20012ed0
 8004c98:	20012ed4 	.word	0x20012ed4

08004c9c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004ca2:	4b24      	ldr	r3, [pc, #144]	; (8004d34 <_DoInit+0x98>)
 8004ca4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2203      	movs	r2, #3
 8004caa:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2203      	movs	r2, #3
 8004cb0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a20      	ldr	r2, [pc, #128]	; (8004d38 <_DoInit+0x9c>)
 8004cb6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a20      	ldr	r2, [pc, #128]	; (8004d3c <_DoInit+0xa0>)
 8004cbc:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cc4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a17      	ldr	r2, [pc, #92]	; (8004d38 <_DoInit+0x9c>)
 8004cdc:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a17      	ldr	r2, [pc, #92]	; (8004d40 <_DoInit+0xa4>)
 8004ce2:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2210      	movs	r2, #16
 8004ce8:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	3307      	adds	r3, #7
 8004d00:	4a10      	ldr	r2, [pc, #64]	; (8004d44 <_DoInit+0xa8>)
 8004d02:	6810      	ldr	r0, [r2, #0]
 8004d04:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d06:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a0e      	ldr	r2, [pc, #56]	; (8004d48 <_DoInit+0xac>)
 8004d0e:	6810      	ldr	r0, [r2, #0]
 8004d10:	6018      	str	r0, [r3, #0]
 8004d12:	8891      	ldrh	r1, [r2, #4]
 8004d14:	7992      	ldrb	r2, [r2, #6]
 8004d16:	8099      	strh	r1, [r3, #4]
 8004d18:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d1a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2220      	movs	r2, #32
 8004d22:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d24:	f3bf 8f5f 	dmb	sy
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	20012ed8 	.word	0x20012ed8
 8004d38:	080069c0 	.word	0x080069c0
 8004d3c:	20012f80 	.word	0x20012f80
 8004d40:	20013380 	.word	0x20013380
 8004d44:	080069cc 	.word	0x080069cc
 8004d48:	080069d0 	.word	0x080069d0

08004d4c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b08a      	sub	sp, #40	; 0x28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d905      	bls.n	8004d7c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	3b01      	subs	r3, #1
 8004d78:	627b      	str	r3, [r7, #36]	; 0x24
 8004d7a:	e007      	b.n	8004d8c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	689a      	ldr	r2, [r3, #8]
 8004d80:	69b9      	ldr	r1, [r7, #24]
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	1acb      	subs	r3, r1, r3
 8004d86:	4413      	add	r3, r2
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	689a      	ldr	r2, [r3, #8]
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d96:	4293      	cmp	r3, r2
 8004d98:	bf28      	it	cs
 8004d9a:	4613      	movcs	r3, r2
 8004d9c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4293      	cmp	r3, r2
 8004da4:	bf28      	it	cs
 8004da6:	4613      	movcs	r3, r2
 8004da8:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	685a      	ldr	r2, [r3, #4]
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	4413      	add	r3, r2
 8004db2:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004db6:	68b9      	ldr	r1, [r7, #8]
 8004db8:	6978      	ldr	r0, [r7, #20]
 8004dba:	f001 fd6d 	bl	8006898 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004dbe:	6a3a      	ldr	r2, [r7, #32]
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc2:	4413      	add	r3, r2
 8004dc4:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	4413      	add	r3, r2
 8004dcc:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dda:	4413      	add	r3, r2
 8004ddc:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	69fa      	ldr	r2, [r7, #28]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d101      	bne.n	8004dec <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004de8:	2300      	movs	r3, #0
 8004dea:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004dec:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	69fa      	ldr	r2, [r7, #28]
 8004df4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1b2      	bne.n	8004d62 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3728      	adds	r7, #40	; 0x28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b088      	sub	sp, #32
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d911      	bls.n	8004e4e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	4413      	add	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	68b9      	ldr	r1, [r7, #8]
 8004e38:	6938      	ldr	r0, [r7, #16]
 8004e3a:	f001 fd2d 	bl	8006898 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004e3e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004e42:	69fa      	ldr	r2, [r7, #28]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	441a      	add	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8004e4c:	e01f      	b.n	8004e8e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	4413      	add	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	68b9      	ldr	r1, [r7, #8]
 8004e60:	6938      	ldr	r0, [r7, #16]
 8004e62:	f001 fd19 	bl	8006898 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	4413      	add	r3, r2
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	6938      	ldr	r0, [r7, #16]
 8004e80:	f001 fd0a 	bl	8006898 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004e84:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	697a      	ldr	r2, [r7, #20]
 8004e8c:	60da      	str	r2, [r3, #12]
}
 8004e8e:	bf00      	nop
 8004e90:	3720      	adds	r7, #32
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004e96:	b480      	push	{r7}
 8004e98:	b087      	sub	sp, #28
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d808      	bhi.n	8004ec4 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	1ad2      	subs	r2, r2, r3
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	617b      	str	r3, [r7, #20]
 8004ec2:	e004      	b.n	8004ece <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004ece:	697b      	ldr	r3, [r7, #20]
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b08c      	sub	sp, #48	; 0x30
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8004ee8:	4b3e      	ldr	r3, [pc, #248]	; (8004fe4 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004eea:	623b      	str	r3, [r7, #32]
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8004ef6:	f7ff fed1 	bl	8004c9c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1c5a      	adds	r2, r3, #1
 8004efe:	4613      	mov	r3, r2
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	4413      	add	r3, r2
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	4a37      	ldr	r2, [pc, #220]	; (8004fe4 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004f08:	4413      	add	r3, r2
 8004f0a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004f20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d92b      	bls.n	8004f80 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4293      	cmp	r3, r2
 8004f38:	bf28      	it	cs
 8004f3a:	4613      	movcs	r3, r2
 8004f3c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f44:	4413      	add	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	6939      	ldr	r1, [r7, #16]
 8004f4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f4e:	f001 fca3 	bl	8006898 <memcpy>
    NumBytesRead += NumBytesRem;
 8004f52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	4413      	add	r3, r2
 8004f58:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004f5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	4413      	add	r3, r2
 8004f60:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004f6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	4413      	add	r3, r2
 8004f70:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d101      	bne.n	8004f80 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	bf28      	it	cs
 8004f90:	4613      	movcs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d019      	beq.n	8004fce <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa0:	4413      	add	r3, r2
 8004fa2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004fa4:	697a      	ldr	r2, [r7, #20]
 8004fa6:	6939      	ldr	r1, [r7, #16]
 8004fa8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004faa:	f001 fc75 	bl	8006898 <memcpy>
    NumBytesRead += NumBytesRem;
 8004fae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004fb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	4413      	add	r3, r2
 8004fbc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004fc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	4413      	add	r3, r2
 8004fcc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8004fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fd8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3730      	adds	r7, #48	; 0x30
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	20012ed8 	.word	0x20012ed8

08004fe8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b08c      	sub	sp, #48	; 0x30
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004ff4:	4b3e      	ldr	r3, [pc, #248]	; (80050f0 <SEGGER_RTT_ReadNoLock+0x108>)
 8004ff6:	623b      	str	r3, [r7, #32]
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <SEGGER_RTT_ReadNoLock+0x1e>
 8005002:	f7ff fe4b 	bl	8004c9c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	4613      	mov	r3, r2
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	4413      	add	r3, r2
 800500e:	00db      	lsls	r3, r3, #3
 8005010:	3360      	adds	r3, #96	; 0x60
 8005012:	4a37      	ldr	r2, [pc, #220]	; (80050f0 <SEGGER_RTT_ReadNoLock+0x108>)
 8005014:	4413      	add	r3, r2
 8005016:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005028:	2300      	movs	r3, #0
 800502a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800502c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	429a      	cmp	r2, r3
 8005032:	d92b      	bls.n	800508c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	689a      	ldr	r2, [r3, #8]
 8005038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4293      	cmp	r3, r2
 8005044:	bf28      	it	cs
 8005046:	4613      	movcs	r3, r2
 8005048:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	685a      	ldr	r2, [r3, #4]
 800504e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005050:	4413      	add	r3, r2
 8005052:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	6939      	ldr	r1, [r7, #16]
 8005058:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800505a:	f001 fc1d 	bl	8006898 <memcpy>
    NumBytesRead += NumBytesRem;
 800505e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	4413      	add	r3, r2
 8005064:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	4413      	add	r3, r2
 800506c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	4413      	add	r3, r2
 800507c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005084:	429a      	cmp	r2, r3
 8005086:	d101      	bne.n	800508c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005088:	2300      	movs	r3, #0
 800508a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4293      	cmp	r3, r2
 800509a:	bf28      	it	cs
 800509c:	4613      	movcs	r3, r2
 800509e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d019      	beq.n	80050da <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ac:	4413      	add	r3, r2
 80050ae:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	6939      	ldr	r1, [r7, #16]
 80050b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050b6:	f001 fbef 	bl	8006898 <memcpy>
    NumBytesRead += NumBytesRem;
 80050ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	4413      	add	r3, r2
 80050c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80050c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	4413      	add	r3, r2
 80050c8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80050d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	4413      	add	r3, r2
 80050d8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80050da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050e4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80050e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3730      	adds	r7, #48	; 0x30
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	20012ed8 	.word	0x20012ed8

080050f4 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b088      	sub	sp, #32
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	4613      	mov	r3, r2
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	4413      	add	r3, r2
 800510c:	00db      	lsls	r3, r3, #3
 800510e:	3360      	adds	r3, #96	; 0x60
 8005110:	4a1f      	ldr	r2, [pc, #124]	; (8005190 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8005112:	4413      	add	r3, r2
 8005114:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	2b02      	cmp	r3, #2
 800511c:	d029      	beq.n	8005172 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800511e:	2b02      	cmp	r3, #2
 8005120:	d82e      	bhi.n	8005180 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8005122:	2b00      	cmp	r3, #0
 8005124:	d002      	beq.n	800512c <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8005126:	2b01      	cmp	r3, #1
 8005128:	d013      	beq.n	8005152 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 800512a:	e029      	b.n	8005180 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800512c:	6978      	ldr	r0, [r7, #20]
 800512e:	f7ff feb2 	bl	8004e96 <_GetAvailWriteSpace>
 8005132:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	429a      	cmp	r2, r3
 800513a:	d202      	bcs.n	8005142 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 800513c:	2300      	movs	r3, #0
 800513e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005140:	e021      	b.n	8005186 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	69b9      	ldr	r1, [r7, #24]
 800514a:	6978      	ldr	r0, [r7, #20]
 800514c:	f7ff fe5b 	bl	8004e06 <_WriteNoCheck>
    break;
 8005150:	e019      	b.n	8005186 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005152:	6978      	ldr	r0, [r7, #20]
 8005154:	f7ff fe9f 	bl	8004e96 <_GetAvailWriteSpace>
 8005158:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	4293      	cmp	r3, r2
 8005160:	bf28      	it	cs
 8005162:	4613      	movcs	r3, r2
 8005164:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005166:	69fa      	ldr	r2, [r7, #28]
 8005168:	69b9      	ldr	r1, [r7, #24]
 800516a:	6978      	ldr	r0, [r7, #20]
 800516c:	f7ff fe4b 	bl	8004e06 <_WriteNoCheck>
    break;
 8005170:	e009      	b.n	8005186 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	69b9      	ldr	r1, [r7, #24]
 8005176:	6978      	ldr	r0, [r7, #20]
 8005178:	f7ff fde8 	bl	8004d4c <_WriteBlocking>
 800517c:	61f8      	str	r0, [r7, #28]
    break;
 800517e:	e002      	b.n	8005186 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005180:	2300      	movs	r3, #0
 8005182:	61fb      	str	r3, [r7, #28]
    break;
 8005184:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005186:	69fb      	ldr	r3, [r7, #28]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3720      	adds	r7, #32
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	20012ed8 	.word	0x20012ed8

08005194 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005194:	b580      	push	{r7, lr}
 8005196:	b088      	sub	sp, #32
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80051a0:	4b0e      	ldr	r3, [pc, #56]	; (80051dc <SEGGER_RTT_WriteDownBuffer+0x48>)
 80051a2:	61fb      	str	r3, [r7, #28]
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <SEGGER_RTT_WriteDownBuffer+0x1e>
 80051ae:	f7ff fd75 	bl	8004c9c <_DoInit>
  SEGGER_RTT_LOCK();
 80051b2:	f3ef 8311 	mrs	r3, BASEPRI
 80051b6:	f04f 0120 	mov.w	r1, #32
 80051ba:	f381 8811 	msr	BASEPRI, r1
 80051be:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	68b9      	ldr	r1, [r7, #8]
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f7ff ff95 	bl	80050f4 <SEGGER_RTT_WriteDownBufferNoLock>
 80051ca:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80051cc:	69bb      	ldr	r3, [r7, #24]
 80051ce:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80051d2:	697b      	ldr	r3, [r7, #20]
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3720      	adds	r7, #32
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	20012ed8 	.word	0x20012ed8

080051e0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b088      	sub	sp, #32
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]
 80051ec:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80051ee:	4b3d      	ldr	r3, [pc, #244]	; (80052e4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80051f0:	61bb      	str	r3, [r7, #24]
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <SEGGER_RTT_AllocUpBuffer+0x20>
 80051fc:	f7ff fd4e 	bl	8004c9c <_DoInit>
  SEGGER_RTT_LOCK();
 8005200:	f3ef 8311 	mrs	r3, BASEPRI
 8005204:	f04f 0120 	mov.w	r1, #32
 8005208:	f381 8811 	msr	BASEPRI, r1
 800520c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800520e:	4b35      	ldr	r3, [pc, #212]	; (80052e4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005210:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005212:	2300      	movs	r3, #0
 8005214:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005216:	6939      	ldr	r1, [r7, #16]
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	4613      	mov	r3, r2
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	4413      	add	r3, r2
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	440b      	add	r3, r1
 8005226:	3304      	adds	r3, #4
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d008      	beq.n	8005240 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	3301      	adds	r3, #1
 8005232:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	69fa      	ldr	r2, [r7, #28]
 800523a:	429a      	cmp	r2, r3
 800523c:	dbeb      	blt.n	8005216 <SEGGER_RTT_AllocUpBuffer+0x36>
 800523e:	e000      	b.n	8005242 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005240:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	69fa      	ldr	r2, [r7, #28]
 8005248:	429a      	cmp	r2, r3
 800524a:	da3f      	bge.n	80052cc <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800524c:	6939      	ldr	r1, [r7, #16]
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	4613      	mov	r3, r2
 8005254:	005b      	lsls	r3, r3, #1
 8005256:	4413      	add	r3, r2
 8005258:	00db      	lsls	r3, r3, #3
 800525a:	440b      	add	r3, r1
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005260:	6939      	ldr	r1, [r7, #16]
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	1c5a      	adds	r2, r3, #1
 8005266:	4613      	mov	r3, r2
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	4413      	add	r3, r2
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	440b      	add	r3, r1
 8005270:	3304      	adds	r3, #4
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005276:	6939      	ldr	r1, [r7, #16]
 8005278:	69fa      	ldr	r2, [r7, #28]
 800527a:	4613      	mov	r3, r2
 800527c:	005b      	lsls	r3, r3, #1
 800527e:	4413      	add	r3, r2
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	440b      	add	r3, r1
 8005284:	3320      	adds	r3, #32
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800528a:	6939      	ldr	r1, [r7, #16]
 800528c:	69fa      	ldr	r2, [r7, #28]
 800528e:	4613      	mov	r3, r2
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	4413      	add	r3, r2
 8005294:	00db      	lsls	r3, r3, #3
 8005296:	440b      	add	r3, r1
 8005298:	3328      	adds	r3, #40	; 0x28
 800529a:	2200      	movs	r2, #0
 800529c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800529e:	6939      	ldr	r1, [r7, #16]
 80052a0:	69fa      	ldr	r2, [r7, #28]
 80052a2:	4613      	mov	r3, r2
 80052a4:	005b      	lsls	r3, r3, #1
 80052a6:	4413      	add	r3, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	440b      	add	r3, r1
 80052ac:	3324      	adds	r3, #36	; 0x24
 80052ae:	2200      	movs	r2, #0
 80052b0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80052b2:	6939      	ldr	r1, [r7, #16]
 80052b4:	69fa      	ldr	r2, [r7, #28]
 80052b6:	4613      	mov	r3, r2
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	4413      	add	r3, r2
 80052bc:	00db      	lsls	r3, r3, #3
 80052be:	440b      	add	r3, r1
 80052c0:	332c      	adds	r3, #44	; 0x2c
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80052c6:	f3bf 8f5f 	dmb	sy
 80052ca:	e002      	b.n	80052d2 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80052cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052d0:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80052d8:	69fb      	ldr	r3, [r7, #28]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3720      	adds	r7, #32
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	20012ed8 	.word	0x20012ed8

080052e8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b088      	sub	sp, #32
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80052f6:	4b33      	ldr	r3, [pc, #204]	; (80053c4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80052f8:	61bb      	str	r3, [r7, #24]
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005304:	f7ff fcca 	bl	8004c9c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005308:	4b2e      	ldr	r3, [pc, #184]	; (80053c4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800530a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	461a      	mov	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	4293      	cmp	r3, r2
 8005316:	d24d      	bcs.n	80053b4 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005318:	f3ef 8311 	mrs	r3, BASEPRI
 800531c:	f04f 0120 	mov.w	r1, #32
 8005320:	f381 8811 	msr	BASEPRI, r1
 8005324:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d031      	beq.n	8005390 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 800532c:	6979      	ldr	r1, [r7, #20]
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	4613      	mov	r3, r2
 8005332:	005b      	lsls	r3, r3, #1
 8005334:	4413      	add	r3, r2
 8005336:	00db      	lsls	r3, r3, #3
 8005338:	440b      	add	r3, r1
 800533a:	3360      	adds	r3, #96	; 0x60
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005340:	6979      	ldr	r1, [r7, #20]
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	4613      	mov	r3, r2
 8005346:	005b      	lsls	r3, r3, #1
 8005348:	4413      	add	r3, r2
 800534a:	00db      	lsls	r3, r3, #3
 800534c:	440b      	add	r3, r1
 800534e:	3364      	adds	r3, #100	; 0x64
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005354:	6979      	ldr	r1, [r7, #20]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	4613      	mov	r3, r2
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	4413      	add	r3, r2
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	440b      	add	r3, r1
 8005362:	3368      	adds	r3, #104	; 0x68
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005368:	6979      	ldr	r1, [r7, #20]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4613      	mov	r3, r2
 800536e:	005b      	lsls	r3, r3, #1
 8005370:	4413      	add	r3, r2
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	440b      	add	r3, r1
 8005376:	3370      	adds	r3, #112	; 0x70
 8005378:	2200      	movs	r2, #0
 800537a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 800537c:	6979      	ldr	r1, [r7, #20]
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	4613      	mov	r3, r2
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	4413      	add	r3, r2
 8005386:	00db      	lsls	r3, r3, #3
 8005388:	440b      	add	r3, r1
 800538a:	336c      	adds	r3, #108	; 0x6c
 800538c:	2200      	movs	r2, #0
 800538e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005390:	6979      	ldr	r1, [r7, #20]
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	4613      	mov	r3, r2
 8005396:	005b      	lsls	r3, r3, #1
 8005398:	4413      	add	r3, r2
 800539a:	00db      	lsls	r3, r3, #3
 800539c:	440b      	add	r3, r1
 800539e:	3374      	adds	r3, #116	; 0x74
 80053a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053a2:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80053a4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80053ae:	2300      	movs	r3, #0
 80053b0:	61fb      	str	r3, [r7, #28]
 80053b2:	e002      	b.n	80053ba <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80053b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053b8:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80053ba:	69fb      	ldr	r3, [r7, #28]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3720      	adds	r7, #32
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	20012ed8 	.word	0x20012ed8

080053c8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80053d4:	2300      	movs	r3, #0
 80053d6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80053d8:	e002      	b.n	80053e0 <_EncodeStr+0x18>
    Len++;
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	3301      	adds	r3, #1
 80053de:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	4413      	add	r3, r2
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1f6      	bne.n	80053da <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d901      	bls.n	80053f8 <_EncodeStr+0x30>
    Len = Limit;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	2bfe      	cmp	r3, #254	; 0xfe
 80053fc:	d806      	bhi.n	800540c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	1c5a      	adds	r2, r3, #1
 8005402:	60fa      	str	r2, [r7, #12]
 8005404:	693a      	ldr	r2, [r7, #16]
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	701a      	strb	r2, [r3, #0]
 800540a:	e011      	b.n	8005430 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	1c5a      	adds	r2, r3, #1
 8005410:	60fa      	str	r2, [r7, #12]
 8005412:	22ff      	movs	r2, #255	; 0xff
 8005414:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	1c5a      	adds	r2, r3, #1
 800541a:	60fa      	str	r2, [r7, #12]
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	b2d2      	uxtb	r2, r2
 8005420:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	0a19      	lsrs	r1, r3, #8
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	60fa      	str	r2, [r7, #12]
 800542c:	b2ca      	uxtb	r2, r1
 800542e:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005430:	2300      	movs	r3, #0
 8005432:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005434:	e00a      	b.n	800544c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8005436:	68ba      	ldr	r2, [r7, #8]
 8005438:	1c53      	adds	r3, r2, #1
 800543a:	60bb      	str	r3, [r7, #8]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	1c59      	adds	r1, r3, #1
 8005440:	60f9      	str	r1, [r7, #12]
 8005442:	7812      	ldrb	r2, [r2, #0]
 8005444:	701a      	strb	r2, [r3, #0]
    n++;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	3301      	adds	r3, #1
 800544a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	429a      	cmp	r2, r3
 8005452:	d3f0      	bcc.n	8005436 <_EncodeStr+0x6e>
  }
  return pPayload;
 8005454:	68fb      	ldr	r3, [r7, #12]
}
 8005456:	4618      	mov	r0, r3
 8005458:	371c      	adds	r7, #28
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr

08005462 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3304      	adds	r3, #4
}
 800546e:	4618      	mov	r0, r3
 8005470:	370c      	adds	r7, #12
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
	...

0800547c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005482:	4b36      	ldr	r3, [pc, #216]	; (800555c <_HandleIncomingPacket+0xe0>)
 8005484:	7e1b      	ldrb	r3, [r3, #24]
 8005486:	4618      	mov	r0, r3
 8005488:	1cfb      	adds	r3, r7, #3
 800548a:	2201      	movs	r2, #1
 800548c:	4619      	mov	r1, r3
 800548e:	f7ff fdab 	bl	8004fe8 <SEGGER_RTT_ReadNoLock>
 8005492:	4603      	mov	r3, r0
 8005494:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	dd54      	ble.n	8005546 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 800549c:	78fb      	ldrb	r3, [r7, #3]
 800549e:	2b80      	cmp	r3, #128	; 0x80
 80054a0:	d032      	beq.n	8005508 <_HandleIncomingPacket+0x8c>
 80054a2:	2b80      	cmp	r3, #128	; 0x80
 80054a4:	dc42      	bgt.n	800552c <_HandleIncomingPacket+0xb0>
 80054a6:	2b07      	cmp	r3, #7
 80054a8:	dc16      	bgt.n	80054d8 <_HandleIncomingPacket+0x5c>
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	dd3e      	ble.n	800552c <_HandleIncomingPacket+0xb0>
 80054ae:	3b01      	subs	r3, #1
 80054b0:	2b06      	cmp	r3, #6
 80054b2:	d83b      	bhi.n	800552c <_HandleIncomingPacket+0xb0>
 80054b4:	a201      	add	r2, pc, #4	; (adr r2, 80054bc <_HandleIncomingPacket+0x40>)
 80054b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ba:	bf00      	nop
 80054bc:	080054df 	.word	0x080054df
 80054c0:	080054e5 	.word	0x080054e5
 80054c4:	080054eb 	.word	0x080054eb
 80054c8:	080054f1 	.word	0x080054f1
 80054cc:	080054f7 	.word	0x080054f7
 80054d0:	080054fd 	.word	0x080054fd
 80054d4:	08005503 	.word	0x08005503
 80054d8:	2b7f      	cmp	r3, #127	; 0x7f
 80054da:	d036      	beq.n	800554a <_HandleIncomingPacket+0xce>
 80054dc:	e026      	b.n	800552c <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80054de:	f000 fbab 	bl	8005c38 <SEGGER_SYSVIEW_Start>
      break;
 80054e2:	e037      	b.n	8005554 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80054e4:	f000 fc64 	bl	8005db0 <SEGGER_SYSVIEW_Stop>
      break;
 80054e8:	e034      	b.n	8005554 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80054ea:	f000 fe3d 	bl	8006168 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80054ee:	e031      	b.n	8005554 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80054f0:	f000 fe02 	bl	80060f8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80054f4:	e02e      	b.n	8005554 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80054f6:	f000 fc81 	bl	8005dfc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80054fa:	e02b      	b.n	8005554 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80054fc:	f001 f8d0 	bl	80066a0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005500:	e028      	b.n	8005554 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005502:	f001 f8af 	bl	8006664 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005506:	e025      	b.n	8005554 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005508:	4b14      	ldr	r3, [pc, #80]	; (800555c <_HandleIncomingPacket+0xe0>)
 800550a:	7e1b      	ldrb	r3, [r3, #24]
 800550c:	4618      	mov	r0, r3
 800550e:	1cfb      	adds	r3, r7, #3
 8005510:	2201      	movs	r2, #1
 8005512:	4619      	mov	r1, r3
 8005514:	f7ff fd68 	bl	8004fe8 <SEGGER_RTT_ReadNoLock>
 8005518:	4603      	mov	r3, r0
 800551a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2b00      	cmp	r3, #0
 8005520:	dd15      	ble.n	800554e <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005522:	78fb      	ldrb	r3, [r7, #3]
 8005524:	4618      	mov	r0, r3
 8005526:	f001 f81d 	bl	8006564 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800552a:	e010      	b.n	800554e <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	b25b      	sxtb	r3, r3
 8005530:	2b00      	cmp	r3, #0
 8005532:	da0e      	bge.n	8005552 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005534:	4b09      	ldr	r3, [pc, #36]	; (800555c <_HandleIncomingPacket+0xe0>)
 8005536:	7e1b      	ldrb	r3, [r3, #24]
 8005538:	4618      	mov	r0, r3
 800553a:	1cfb      	adds	r3, r7, #3
 800553c:	2201      	movs	r2, #1
 800553e:	4619      	mov	r1, r3
 8005540:	f7ff fd52 	bl	8004fe8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005544:	e005      	b.n	8005552 <_HandleIncomingPacket+0xd6>
    }
  }
 8005546:	bf00      	nop
 8005548:	e004      	b.n	8005554 <_HandleIncomingPacket+0xd8>
      break;
 800554a:	bf00      	nop
 800554c:	e002      	b.n	8005554 <_HandleIncomingPacket+0xd8>
      break;
 800554e:	bf00      	nop
 8005550:	e000      	b.n	8005554 <_HandleIncomingPacket+0xd8>
      break;
 8005552:	bf00      	nop
}
 8005554:	bf00      	nop
 8005556:	3708      	adds	r7, #8
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	20014398 	.word	0x20014398

08005560 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005560:	b580      	push	{r7, lr}
 8005562:	b08c      	sub	sp, #48	; 0x30
 8005564:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005566:	2301      	movs	r3, #1
 8005568:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800556a:	1d3b      	adds	r3, r7, #4
 800556c:	3301      	adds	r3, #1
 800556e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005570:	69fb      	ldr	r3, [r7, #28]
 8005572:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005574:	4b32      	ldr	r3, [pc, #200]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	62bb      	str	r3, [r7, #40]	; 0x28
 800557a:	e00b      	b.n	8005594 <_TrySendOverflowPacket+0x34>
 800557c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557e:	b2da      	uxtb	r2, r3
 8005580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005582:	1c59      	adds	r1, r3, #1
 8005584:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005586:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]
 800558e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005590:	09db      	lsrs	r3, r3, #7
 8005592:	62bb      	str	r3, [r7, #40]	; 0x28
 8005594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005596:	2b7f      	cmp	r3, #127	; 0x7f
 8005598:	d8f0      	bhi.n	800557c <_TrySendOverflowPacket+0x1c>
 800559a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800559c:	1c5a      	adds	r2, r3, #1
 800559e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055a2:	b2d2      	uxtb	r2, r2
 80055a4:	701a      	strb	r2, [r3, #0]
 80055a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80055aa:	4b26      	ldr	r3, [pc, #152]	; (8005644 <_TrySendOverflowPacket+0xe4>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80055b0:	4b23      	ldr	r3, [pc, #140]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	627b      	str	r3, [r7, #36]	; 0x24
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	623b      	str	r3, [r7, #32]
 80055c2:	e00b      	b.n	80055dc <_TrySendOverflowPacket+0x7c>
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ca:	1c59      	adds	r1, r3, #1
 80055cc:	6279      	str	r1, [r7, #36]	; 0x24
 80055ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	701a      	strb	r2, [r3, #0]
 80055d6:	6a3b      	ldr	r3, [r7, #32]
 80055d8:	09db      	lsrs	r3, r3, #7
 80055da:	623b      	str	r3, [r7, #32]
 80055dc:	6a3b      	ldr	r3, [r7, #32]
 80055de:	2b7f      	cmp	r3, #127	; 0x7f
 80055e0:	d8f0      	bhi.n	80055c4 <_TrySendOverflowPacket+0x64>
 80055e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	627a      	str	r2, [r7, #36]	; 0x24
 80055e8:	6a3a      	ldr	r2, [r7, #32]
 80055ea:	b2d2      	uxtb	r2, r2
 80055ec:	701a      	strb	r2, [r3, #0]
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80055f2:	4b13      	ldr	r3, [pc, #76]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 80055f4:	785b      	ldrb	r3, [r3, #1]
 80055f6:	4618      	mov	r0, r3
 80055f8:	1d3b      	adds	r3, r7, #4
 80055fa:	69fa      	ldr	r2, [r7, #28]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	461a      	mov	r2, r3
 8005600:	1d3b      	adds	r3, r7, #4
 8005602:	4619      	mov	r1, r3
 8005604:	f7fa fdec 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005608:	4603      	mov	r3, r0
 800560a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 800560c:	f7ff fabc 	bl	8004b88 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d009      	beq.n	800562a <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005616:	4a0a      	ldr	r2, [pc, #40]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800561c:	4b08      	ldr	r3, [pc, #32]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	3b01      	subs	r3, #1
 8005622:	b2da      	uxtb	r2, r3
 8005624:	4b06      	ldr	r3, [pc, #24]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 8005626:	701a      	strb	r2, [r3, #0]
 8005628:	e004      	b.n	8005634 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800562a:	4b05      	ldr	r3, [pc, #20]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	3301      	adds	r3, #1
 8005630:	4a03      	ldr	r2, [pc, #12]	; (8005640 <_TrySendOverflowPacket+0xe0>)
 8005632:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005634:	693b      	ldr	r3, [r7, #16]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3730      	adds	r7, #48	; 0x30
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20014398 	.word	0x20014398
 8005644:	e0001004 	.word	0xe0001004

08005648 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005648:	b580      	push	{r7, lr}
 800564a:	b08a      	sub	sp, #40	; 0x28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005654:	4b6d      	ldr	r3, [pc, #436]	; (800580c <_SendPacket+0x1c4>)
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d010      	beq.n	800567e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800565c:	4b6b      	ldr	r3, [pc, #428]	; (800580c <_SendPacket+0x1c4>)
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 80a5 	beq.w	80057b0 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005666:	4b69      	ldr	r3, [pc, #420]	; (800580c <_SendPacket+0x1c4>)
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	2b02      	cmp	r3, #2
 800566c:	d109      	bne.n	8005682 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800566e:	f7ff ff77 	bl	8005560 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005672:	4b66      	ldr	r3, [pc, #408]	; (800580c <_SendPacket+0x1c4>)
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	2b01      	cmp	r3, #1
 8005678:	f040 809c 	bne.w	80057b4 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 800567c:	e001      	b.n	8005682 <_SendPacket+0x3a>
    goto Send;
 800567e:	bf00      	nop
 8005680:	e000      	b.n	8005684 <_SendPacket+0x3c>
Send:
 8005682:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b1f      	cmp	r3, #31
 8005688:	d809      	bhi.n	800569e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800568a:	4b60      	ldr	r3, [pc, #384]	; (800580c <_SendPacket+0x1c4>)
 800568c:	69da      	ldr	r2, [r3, #28]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	fa22 f303 	lsr.w	r3, r2, r3
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b00      	cmp	r3, #0
 800569a:	f040 808d 	bne.w	80057b8 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b17      	cmp	r3, #23
 80056a2:	d807      	bhi.n	80056b4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	3b01      	subs	r3, #1
 80056a8:	60fb      	str	r3, [r7, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	701a      	strb	r2, [r3, #0]
 80056b2:	e03d      	b.n	8005730 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	2b7f      	cmp	r3, #127	; 0x7f
 80056c0:	d912      	bls.n	80056e8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	09da      	lsrs	r2, r3, #7
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	b2d2      	uxtb	r2, r2
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	3a01      	subs	r2, #1
 80056da:	60fa      	str	r2, [r7, #12]
 80056dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80056e0:	b2da      	uxtb	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	701a      	strb	r2, [r3, #0]
 80056e6:	e006      	b.n	80056f6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	3b01      	subs	r3, #1
 80056ec:	60fb      	str	r3, [r7, #12]
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2b7f      	cmp	r3, #127	; 0x7f
 80056fa:	d912      	bls.n	8005722 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	09da      	lsrs	r2, r3, #7
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	3b01      	subs	r3, #1
 8005704:	60fb      	str	r3, [r7, #12]
 8005706:	b2d2      	uxtb	r2, r2
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	b2db      	uxtb	r3, r3
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	3a01      	subs	r2, #1
 8005714:	60fa      	str	r2, [r7, #12]
 8005716:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800571a:	b2da      	uxtb	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	701a      	strb	r2, [r3, #0]
 8005720:	e006      	b.n	8005730 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	3b01      	subs	r3, #1
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	b2da      	uxtb	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005730:	4b37      	ldr	r3, [pc, #220]	; (8005810 <_SendPacket+0x1c8>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005736:	4b35      	ldr	r3, [pc, #212]	; (800580c <_SendPacket+0x1c4>)
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	627b      	str	r3, [r7, #36]	; 0x24
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	623b      	str	r3, [r7, #32]
 8005748:	e00b      	b.n	8005762 <_SendPacket+0x11a>
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	b2da      	uxtb	r2, r3
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	1c59      	adds	r1, r3, #1
 8005752:	6279      	str	r1, [r7, #36]	; 0x24
 8005754:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005758:	b2d2      	uxtb	r2, r2
 800575a:	701a      	strb	r2, [r3, #0]
 800575c:	6a3b      	ldr	r3, [r7, #32]
 800575e:	09db      	lsrs	r3, r3, #7
 8005760:	623b      	str	r3, [r7, #32]
 8005762:	6a3b      	ldr	r3, [r7, #32]
 8005764:	2b7f      	cmp	r3, #127	; 0x7f
 8005766:	d8f0      	bhi.n	800574a <_SendPacket+0x102>
 8005768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	627a      	str	r2, [r7, #36]	; 0x24
 800576e:	6a3a      	ldr	r2, [r7, #32]
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	701a      	strb	r2, [r3, #0]
 8005774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005776:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005778:	4b24      	ldr	r3, [pc, #144]	; (800580c <_SendPacket+0x1c4>)
 800577a:	785b      	ldrb	r3, [r3, #1]
 800577c:	4618      	mov	r0, r3
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	461a      	mov	r2, r3
 8005786:	68f9      	ldr	r1, [r7, #12]
 8005788:	f7fa fd2a 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800578c:	4603      	mov	r3, r0
 800578e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8005790:	f7ff f9fa 	bl	8004b88 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800579a:	4a1c      	ldr	r2, [pc, #112]	; (800580c <_SendPacket+0x1c4>)
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	60d3      	str	r3, [r2, #12]
 80057a0:	e00b      	b.n	80057ba <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80057a2:	4b1a      	ldr	r3, [pc, #104]	; (800580c <_SendPacket+0x1c4>)
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	3301      	adds	r3, #1
 80057a8:	b2da      	uxtb	r2, r3
 80057aa:	4b18      	ldr	r3, [pc, #96]	; (800580c <_SendPacket+0x1c4>)
 80057ac:	701a      	strb	r2, [r3, #0]
 80057ae:	e004      	b.n	80057ba <_SendPacket+0x172>
    goto SendDone;
 80057b0:	bf00      	nop
 80057b2:	e002      	b.n	80057ba <_SendPacket+0x172>
      goto SendDone;
 80057b4:	bf00      	nop
 80057b6:	e000      	b.n	80057ba <_SendPacket+0x172>
      goto SendDone;
 80057b8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80057ba:	4b14      	ldr	r3, [pc, #80]	; (800580c <_SendPacket+0x1c4>)
 80057bc:	7e1b      	ldrb	r3, [r3, #24]
 80057be:	4619      	mov	r1, r3
 80057c0:	4a14      	ldr	r2, [pc, #80]	; (8005814 <_SendPacket+0x1cc>)
 80057c2:	460b      	mov	r3, r1
 80057c4:	005b      	lsls	r3, r3, #1
 80057c6:	440b      	add	r3, r1
 80057c8:	00db      	lsls	r3, r3, #3
 80057ca:	4413      	add	r3, r2
 80057cc:	336c      	adds	r3, #108	; 0x6c
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	4b0e      	ldr	r3, [pc, #56]	; (800580c <_SendPacket+0x1c4>)
 80057d2:	7e1b      	ldrb	r3, [r3, #24]
 80057d4:	4618      	mov	r0, r3
 80057d6:	490f      	ldr	r1, [pc, #60]	; (8005814 <_SendPacket+0x1cc>)
 80057d8:	4603      	mov	r3, r0
 80057da:	005b      	lsls	r3, r3, #1
 80057dc:	4403      	add	r3, r0
 80057de:	00db      	lsls	r3, r3, #3
 80057e0:	440b      	add	r3, r1
 80057e2:	3370      	adds	r3, #112	; 0x70
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d00b      	beq.n	8005802 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80057ea:	4b08      	ldr	r3, [pc, #32]	; (800580c <_SendPacket+0x1c4>)
 80057ec:	789b      	ldrb	r3, [r3, #2]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d107      	bne.n	8005802 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80057f2:	4b06      	ldr	r3, [pc, #24]	; (800580c <_SendPacket+0x1c4>)
 80057f4:	2201      	movs	r2, #1
 80057f6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80057f8:	f7ff fe40 	bl	800547c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80057fc:	4b03      	ldr	r3, [pc, #12]	; (800580c <_SendPacket+0x1c4>)
 80057fe:	2200      	movs	r2, #0
 8005800:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005802:	bf00      	nop
 8005804:	3728      	adds	r7, #40	; 0x28
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	20014398 	.word	0x20014398
 8005810:	e0001004 	.word	0xe0001004
 8005814:	20012ed8 	.word	0x20012ed8

08005818 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af02      	add	r7, sp, #8
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
 8005824:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005826:	2300      	movs	r3, #0
 8005828:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800582c:	4917      	ldr	r1, [pc, #92]	; (800588c <SEGGER_SYSVIEW_Init+0x74>)
 800582e:	4818      	ldr	r0, [pc, #96]	; (8005890 <SEGGER_SYSVIEW_Init+0x78>)
 8005830:	f7ff fcd6 	bl	80051e0 <SEGGER_RTT_AllocUpBuffer>
 8005834:	4603      	mov	r3, r0
 8005836:	b2da      	uxtb	r2, r3
 8005838:	4b16      	ldr	r3, [pc, #88]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 800583a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800583c:	4b15      	ldr	r3, [pc, #84]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 800583e:	785a      	ldrb	r2, [r3, #1]
 8005840:	4b14      	ldr	r3, [pc, #80]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 8005842:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005844:	4b13      	ldr	r3, [pc, #76]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 8005846:	7e1b      	ldrb	r3, [r3, #24]
 8005848:	4618      	mov	r0, r3
 800584a:	2300      	movs	r3, #0
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	2308      	movs	r3, #8
 8005850:	4a11      	ldr	r2, [pc, #68]	; (8005898 <SEGGER_SYSVIEW_Init+0x80>)
 8005852:	490f      	ldr	r1, [pc, #60]	; (8005890 <SEGGER_SYSVIEW_Init+0x78>)
 8005854:	f7ff fd48 	bl	80052e8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005858:	4b0e      	ldr	r3, [pc, #56]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 800585a:	2200      	movs	r2, #0
 800585c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800585e:	4b0f      	ldr	r3, [pc, #60]	; (800589c <SEGGER_SYSVIEW_Init+0x84>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a0c      	ldr	r2, [pc, #48]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 8005864:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005866:	4a0b      	ldr	r2, [pc, #44]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800586c:	4a09      	ldr	r2, [pc, #36]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005872:	4a08      	ldr	r2, [pc, #32]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005878:	4a06      	ldr	r2, [pc, #24]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800587e:	4b05      	ldr	r3, [pc, #20]	; (8005894 <SEGGER_SYSVIEW_Init+0x7c>)
 8005880:	2200      	movs	r2, #0
 8005882:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005884:	bf00      	nop
 8005886:	3710      	adds	r7, #16
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	20013390 	.word	0x20013390
 8005890:	080069d8 	.word	0x080069d8
 8005894:	20014398 	.word	0x20014398
 8005898:	20014390 	.word	0x20014390
 800589c:	e0001004 	.word	0xe0001004

080058a0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80058a8:	4a04      	ldr	r2, [pc, #16]	; (80058bc <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6113      	str	r3, [r2, #16]
}
 80058ae:	bf00      	nop
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	20014398 	.word	0x20014398

080058c0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80058c8:	f3ef 8311 	mrs	r3, BASEPRI
 80058cc:	f04f 0120 	mov.w	r1, #32
 80058d0:	f381 8811 	msr	BASEPRI, r1
 80058d4:	60fb      	str	r3, [r7, #12]
 80058d6:	4808      	ldr	r0, [pc, #32]	; (80058f8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80058d8:	f7ff fdc3 	bl	8005462 <_PreparePacket>
 80058dc:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	68b9      	ldr	r1, [r7, #8]
 80058e2:	68b8      	ldr	r0, [r7, #8]
 80058e4:	f7ff feb0 	bl	8005648 <_SendPacket>
  RECORD_END();
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f383 8811 	msr	BASEPRI, r3
}
 80058ee:	bf00      	nop
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	200143c8 	.word	0x200143c8

080058fc <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b088      	sub	sp, #32
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005906:	f3ef 8311 	mrs	r3, BASEPRI
 800590a:	f04f 0120 	mov.w	r1, #32
 800590e:	f381 8811 	msr	BASEPRI, r1
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	4816      	ldr	r0, [pc, #88]	; (8005970 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005916:	f7ff fda4 	bl	8005462 <_PreparePacket>
 800591a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	61fb      	str	r3, [r7, #28]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	61bb      	str	r3, [r7, #24]
 8005928:	e00b      	b.n	8005942 <SEGGER_SYSVIEW_RecordU32+0x46>
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	b2da      	uxtb	r2, r3
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	1c59      	adds	r1, r3, #1
 8005932:	61f9      	str	r1, [r7, #28]
 8005934:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	09db      	lsrs	r3, r3, #7
 8005940:	61bb      	str	r3, [r7, #24]
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	2b7f      	cmp	r3, #127	; 0x7f
 8005946:	d8f0      	bhi.n	800592a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	61fa      	str	r2, [r7, #28]
 800594e:	69ba      	ldr	r2, [r7, #24]
 8005950:	b2d2      	uxtb	r2, r2
 8005952:	701a      	strb	r2, [r3, #0]
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	68f9      	ldr	r1, [r7, #12]
 800595c:	6938      	ldr	r0, [r7, #16]
 800595e:	f7ff fe73 	bl	8005648 <_SendPacket>
  RECORD_END();
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f383 8811 	msr	BASEPRI, r3
}
 8005968:	bf00      	nop
 800596a:	3720      	adds	r7, #32
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	200143c8 	.word	0x200143c8

08005974 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005974:	b580      	push	{r7, lr}
 8005976:	b08c      	sub	sp, #48	; 0x30
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005980:	f3ef 8311 	mrs	r3, BASEPRI
 8005984:	f04f 0120 	mov.w	r1, #32
 8005988:	f381 8811 	msr	BASEPRI, r1
 800598c:	61fb      	str	r3, [r7, #28]
 800598e:	4825      	ldr	r0, [pc, #148]	; (8005a24 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005990:	f7ff fd67 	bl	8005462 <_PreparePacket>
 8005994:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80059a2:	e00b      	b.n	80059bc <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80059a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a6:	b2da      	uxtb	r2, r3
 80059a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059aa:	1c59      	adds	r1, r3, #1
 80059ac:	62f9      	str	r1, [r7, #44]	; 0x2c
 80059ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059b2:	b2d2      	uxtb	r2, r2
 80059b4:	701a      	strb	r2, [r3, #0]
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	09db      	lsrs	r3, r3, #7
 80059ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80059bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059be:	2b7f      	cmp	r3, #127	; 0x7f
 80059c0:	d8f0      	bhi.n	80059a4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80059c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ca:	b2d2      	uxtb	r2, r2
 80059cc:	701a      	strb	r2, [r3, #0]
 80059ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	627b      	str	r3, [r7, #36]	; 0x24
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	623b      	str	r3, [r7, #32]
 80059da:	e00b      	b.n	80059f4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80059dc:	6a3b      	ldr	r3, [r7, #32]
 80059de:	b2da      	uxtb	r2, r3
 80059e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e2:	1c59      	adds	r1, r3, #1
 80059e4:	6279      	str	r1, [r7, #36]	; 0x24
 80059e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059ea:	b2d2      	uxtb	r2, r2
 80059ec:	701a      	strb	r2, [r3, #0]
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	09db      	lsrs	r3, r3, #7
 80059f2:	623b      	str	r3, [r7, #32]
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	2b7f      	cmp	r3, #127	; 0x7f
 80059f8:	d8f0      	bhi.n	80059dc <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80059fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	627a      	str	r2, [r7, #36]	; 0x24
 8005a00:	6a3a      	ldr	r2, [r7, #32]
 8005a02:	b2d2      	uxtb	r2, r2
 8005a04:	701a      	strb	r2, [r3, #0]
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	6979      	ldr	r1, [r7, #20]
 8005a0e:	69b8      	ldr	r0, [r7, #24]
 8005a10:	f7ff fe1a 	bl	8005648 <_SendPacket>
  RECORD_END();
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f383 8811 	msr	BASEPRI, r3
}
 8005a1a:	bf00      	nop
 8005a1c:	3730      	adds	r7, #48	; 0x30
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	200143c8 	.word	0x200143c8

08005a28 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b08e      	sub	sp, #56	; 0x38
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
 8005a34:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a36:	f3ef 8311 	mrs	r3, BASEPRI
 8005a3a:	f04f 0120 	mov.w	r1, #32
 8005a3e:	f381 8811 	msr	BASEPRI, r1
 8005a42:	61fb      	str	r3, [r7, #28]
 8005a44:	4832      	ldr	r0, [pc, #200]	; (8005b10 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005a46:	f7ff fd0c 	bl	8005462 <_PreparePacket>
 8005a4a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	637b      	str	r3, [r7, #52]	; 0x34
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	633b      	str	r3, [r7, #48]	; 0x30
 8005a58:	e00b      	b.n	8005a72 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a60:	1c59      	adds	r1, r3, #1
 8005a62:	6379      	str	r1, [r7, #52]	; 0x34
 8005a64:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a68:	b2d2      	uxtb	r2, r2
 8005a6a:	701a      	strb	r2, [r3, #0]
 8005a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6e:	09db      	lsrs	r3, r3, #7
 8005a70:	633b      	str	r3, [r7, #48]	; 0x30
 8005a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a74:	2b7f      	cmp	r3, #127	; 0x7f
 8005a76:	d8f0      	bhi.n	8005a5a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8005a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a7a:	1c5a      	adds	r2, r3, #1
 8005a7c:	637a      	str	r2, [r7, #52]	; 0x34
 8005a7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a80:	b2d2      	uxtb	r2, r2
 8005a82:	701a      	strb	r2, [r3, #0]
 8005a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a86:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a90:	e00b      	b.n	8005aaa <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8005a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a94:	b2da      	uxtb	r2, r3
 8005a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a98:	1c59      	adds	r1, r3, #1
 8005a9a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005a9c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005aa0:	b2d2      	uxtb	r2, r2
 8005aa2:	701a      	strb	r2, [r3, #0]
 8005aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa6:	09db      	lsrs	r3, r3, #7
 8005aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aac:	2b7f      	cmp	r3, #127	; 0x7f
 8005aae:	d8f0      	bhi.n	8005a92 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ab6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ab8:	b2d2      	uxtb	r2, r2
 8005aba:	701a      	strb	r2, [r3, #0]
 8005abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005abe:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	623b      	str	r3, [r7, #32]
 8005ac8:	e00b      	b.n	8005ae2 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8005aca:	6a3b      	ldr	r3, [r7, #32]
 8005acc:	b2da      	uxtb	r2, r3
 8005ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad0:	1c59      	adds	r1, r3, #1
 8005ad2:	6279      	str	r1, [r7, #36]	; 0x24
 8005ad4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	6a3b      	ldr	r3, [r7, #32]
 8005ade:	09db      	lsrs	r3, r3, #7
 8005ae0:	623b      	str	r3, [r7, #32]
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	2b7f      	cmp	r3, #127	; 0x7f
 8005ae6:	d8f0      	bhi.n	8005aca <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	627a      	str	r2, [r7, #36]	; 0x24
 8005aee:	6a3a      	ldr	r2, [r7, #32]
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	701a      	strb	r2, [r3, #0]
 8005af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	6979      	ldr	r1, [r7, #20]
 8005afc:	69b8      	ldr	r0, [r7, #24]
 8005afe:	f7ff fda3 	bl	8005648 <_SendPacket>
  RECORD_END();
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	f383 8811 	msr	BASEPRI, r3
}
 8005b08:	bf00      	nop
 8005b0a:	3738      	adds	r7, #56	; 0x38
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	200143c8 	.word	0x200143c8

08005b14 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b090      	sub	sp, #64	; 0x40
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
 8005b20:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005b22:	f3ef 8311 	mrs	r3, BASEPRI
 8005b26:	f04f 0120 	mov.w	r1, #32
 8005b2a:	f381 8811 	msr	BASEPRI, r1
 8005b2e:	61fb      	str	r3, [r7, #28]
 8005b30:	4840      	ldr	r0, [pc, #256]	; (8005c34 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005b32:	f7ff fc96 	bl	8005462 <_PreparePacket>
 8005b36:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b44:	e00b      	b.n	8005b5e <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b48:	b2da      	uxtb	r2, r3
 8005b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b4c:	1c59      	adds	r1, r3, #1
 8005b4e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005b50:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b54:	b2d2      	uxtb	r2, r2
 8005b56:	701a      	strb	r2, [r3, #0]
 8005b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5a:	09db      	lsrs	r3, r3, #7
 8005b5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b60:	2b7f      	cmp	r3, #127	; 0x7f
 8005b62:	d8f0      	bhi.n	8005b46 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005b64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b66:	1c5a      	adds	r2, r3, #1
 8005b68:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005b6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b6c:	b2d2      	uxtb	r2, r2
 8005b6e:	701a      	strb	r2, [r3, #0]
 8005b70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b72:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	637b      	str	r3, [r7, #52]	; 0x34
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	633b      	str	r3, [r7, #48]	; 0x30
 8005b7c:	e00b      	b.n	8005b96 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b80:	b2da      	uxtb	r2, r3
 8005b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b84:	1c59      	adds	r1, r3, #1
 8005b86:	6379      	str	r1, [r7, #52]	; 0x34
 8005b88:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b8c:	b2d2      	uxtb	r2, r2
 8005b8e:	701a      	strb	r2, [r3, #0]
 8005b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b92:	09db      	lsrs	r3, r3, #7
 8005b94:	633b      	str	r3, [r7, #48]	; 0x30
 8005b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b98:	2b7f      	cmp	r3, #127	; 0x7f
 8005b9a:	d8f0      	bhi.n	8005b7e <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b9e:	1c5a      	adds	r2, r3, #1
 8005ba0:	637a      	str	r2, [r7, #52]	; 0x34
 8005ba2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	701a      	strb	r2, [r3, #0]
 8005ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005baa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bb4:	e00b      	b.n	8005bce <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bbc:	1c59      	adds	r1, r3, #1
 8005bbe:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005bc0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	701a      	strb	r2, [r3, #0]
 8005bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bca:	09db      	lsrs	r3, r3, #7
 8005bcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd0:	2b7f      	cmp	r3, #127	; 0x7f
 8005bd2:	d8f0      	bhi.n	8005bb6 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd6:	1c5a      	adds	r2, r3, #1
 8005bd8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	627b      	str	r3, [r7, #36]	; 0x24
 8005be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bea:	623b      	str	r3, [r7, #32]
 8005bec:	e00b      	b.n	8005c06 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	b2da      	uxtb	r2, r3
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf4:	1c59      	adds	r1, r3, #1
 8005bf6:	6279      	str	r1, [r7, #36]	; 0x24
 8005bf8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bfc:	b2d2      	uxtb	r2, r2
 8005bfe:	701a      	strb	r2, [r3, #0]
 8005c00:	6a3b      	ldr	r3, [r7, #32]
 8005c02:	09db      	lsrs	r3, r3, #7
 8005c04:	623b      	str	r3, [r7, #32]
 8005c06:	6a3b      	ldr	r3, [r7, #32]
 8005c08:	2b7f      	cmp	r3, #127	; 0x7f
 8005c0a:	d8f0      	bhi.n	8005bee <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	627a      	str	r2, [r7, #36]	; 0x24
 8005c12:	6a3a      	ldr	r2, [r7, #32]
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	701a      	strb	r2, [r3, #0]
 8005c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	6979      	ldr	r1, [r7, #20]
 8005c20:	69b8      	ldr	r0, [r7, #24]
 8005c22:	f7ff fd11 	bl	8005648 <_SendPacket>
  RECORD_END();
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	f383 8811 	msr	BASEPRI, r3
}
 8005c2c:	bf00      	nop
 8005c2e:	3740      	adds	r7, #64	; 0x40
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	200143c8 	.word	0x200143c8

08005c38 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b08c      	sub	sp, #48	; 0x30
 8005c3c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005c3e:	4b59      	ldr	r3, [pc, #356]	; (8005da4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005c40:	2201      	movs	r2, #1
 8005c42:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005c44:	f3ef 8311 	mrs	r3, BASEPRI
 8005c48:	f04f 0120 	mov.w	r1, #32
 8005c4c:	f381 8811 	msr	BASEPRI, r1
 8005c50:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005c52:	4b54      	ldr	r3, [pc, #336]	; (8005da4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005c54:	785b      	ldrb	r3, [r3, #1]
 8005c56:	220a      	movs	r2, #10
 8005c58:	4953      	ldr	r1, [pc, #332]	; (8005da8 <SEGGER_SYSVIEW_Start+0x170>)
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fa fac0 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8005c66:	f7fe ff8f 	bl	8004b88 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005c6a:	200a      	movs	r0, #10
 8005c6c:	f7ff fe28 	bl	80058c0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c70:	f3ef 8311 	mrs	r3, BASEPRI
 8005c74:	f04f 0120 	mov.w	r1, #32
 8005c78:	f381 8811 	msr	BASEPRI, r1
 8005c7c:	60bb      	str	r3, [r7, #8]
 8005c7e:	484b      	ldr	r0, [pc, #300]	; (8005dac <SEGGER_SYSVIEW_Start+0x174>)
 8005c80:	f7ff fbef 	bl	8005462 <_PreparePacket>
 8005c84:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c8e:	4b45      	ldr	r3, [pc, #276]	; (8005da4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c94:	e00b      	b.n	8005cae <SEGGER_SYSVIEW_Start+0x76>
 8005c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c98:	b2da      	uxtb	r2, r3
 8005c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c9c:	1c59      	adds	r1, r3, #1
 8005c9e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005ca0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ca4:	b2d2      	uxtb	r2, r2
 8005ca6:	701a      	strb	r2, [r3, #0]
 8005ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005caa:	09db      	lsrs	r3, r3, #7
 8005cac:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cb0:	2b7f      	cmp	r3, #127	; 0x7f
 8005cb2:	d8f0      	bhi.n	8005c96 <SEGGER_SYSVIEW_Start+0x5e>
 8005cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cbc:	b2d2      	uxtb	r2, r2
 8005cbe:	701a      	strb	r2, [r3, #0]
 8005cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8005cc8:	4b36      	ldr	r3, [pc, #216]	; (8005da4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	623b      	str	r3, [r7, #32]
 8005cce:	e00b      	b.n	8005ce8 <SEGGER_SYSVIEW_Start+0xb0>
 8005cd0:	6a3b      	ldr	r3, [r7, #32]
 8005cd2:	b2da      	uxtb	r2, r3
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd6:	1c59      	adds	r1, r3, #1
 8005cd8:	6279      	str	r1, [r7, #36]	; 0x24
 8005cda:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cde:	b2d2      	uxtb	r2, r2
 8005ce0:	701a      	strb	r2, [r3, #0]
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	09db      	lsrs	r3, r3, #7
 8005ce6:	623b      	str	r3, [r7, #32]
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	2b7f      	cmp	r3, #127	; 0x7f
 8005cec:	d8f0      	bhi.n	8005cd0 <SEGGER_SYSVIEW_Start+0x98>
 8005cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf0:	1c5a      	adds	r2, r3, #1
 8005cf2:	627a      	str	r2, [r7, #36]	; 0x24
 8005cf4:	6a3a      	ldr	r2, [r7, #32]
 8005cf6:	b2d2      	uxtb	r2, r2
 8005cf8:	701a      	strb	r2, [r3, #0]
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	61fb      	str	r3, [r7, #28]
 8005d02:	4b28      	ldr	r3, [pc, #160]	; (8005da4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	61bb      	str	r3, [r7, #24]
 8005d08:	e00b      	b.n	8005d22 <SEGGER_SYSVIEW_Start+0xea>
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	b2da      	uxtb	r2, r3
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	1c59      	adds	r1, r3, #1
 8005d12:	61f9      	str	r1, [r7, #28]
 8005d14:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d18:	b2d2      	uxtb	r2, r2
 8005d1a:	701a      	strb	r2, [r3, #0]
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	09db      	lsrs	r3, r3, #7
 8005d20:	61bb      	str	r3, [r7, #24]
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	2b7f      	cmp	r3, #127	; 0x7f
 8005d26:	d8f0      	bhi.n	8005d0a <SEGGER_SYSVIEW_Start+0xd2>
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	61fa      	str	r2, [r7, #28]
 8005d2e:	69ba      	ldr	r2, [r7, #24]
 8005d30:	b2d2      	uxtb	r2, r2
 8005d32:	701a      	strb	r2, [r3, #0]
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	617b      	str	r3, [r7, #20]
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	613b      	str	r3, [r7, #16]
 8005d40:	e00b      	b.n	8005d5a <SEGGER_SYSVIEW_Start+0x122>
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	1c59      	adds	r1, r3, #1
 8005d4a:	6179      	str	r1, [r7, #20]
 8005d4c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d50:	b2d2      	uxtb	r2, r2
 8005d52:	701a      	strb	r2, [r3, #0]
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	09db      	lsrs	r3, r3, #7
 8005d58:	613b      	str	r3, [r7, #16]
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	2b7f      	cmp	r3, #127	; 0x7f
 8005d5e:	d8f0      	bhi.n	8005d42 <SEGGER_SYSVIEW_Start+0x10a>
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	1c5a      	adds	r2, r3, #1
 8005d64:	617a      	str	r2, [r7, #20]
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	701a      	strb	r2, [r3, #0]
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005d70:	2218      	movs	r2, #24
 8005d72:	6839      	ldr	r1, [r7, #0]
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f7ff fc67 	bl	8005648 <_SendPacket>
      RECORD_END();
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005d80:	4b08      	ldr	r3, [pc, #32]	; (8005da4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d002      	beq.n	8005d8e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005d88:	4b06      	ldr	r3, [pc, #24]	; (8005da4 <SEGGER_SYSVIEW_Start+0x16c>)
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005d8e:	f000 f9eb 	bl	8006168 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005d92:	f000 f9b1 	bl	80060f8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005d96:	f000 fc83 	bl	80066a0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005d9a:	bf00      	nop
 8005d9c:	3730      	adds	r7, #48	; 0x30
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	20014398 	.word	0x20014398
 8005da8:	08006a04 	.word	0x08006a04
 8005dac:	200143c8 	.word	0x200143c8

08005db0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005db6:	f3ef 8311 	mrs	r3, BASEPRI
 8005dba:	f04f 0120 	mov.w	r1, #32
 8005dbe:	f381 8811 	msr	BASEPRI, r1
 8005dc2:	607b      	str	r3, [r7, #4]
 8005dc4:	480b      	ldr	r0, [pc, #44]	; (8005df4 <SEGGER_SYSVIEW_Stop+0x44>)
 8005dc6:	f7ff fb4c 	bl	8005462 <_PreparePacket>
 8005dca:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005dcc:	4b0a      	ldr	r3, [pc, #40]	; (8005df8 <SEGGER_SYSVIEW_Stop+0x48>)
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d007      	beq.n	8005de4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005dd4:	220b      	movs	r2, #11
 8005dd6:	6839      	ldr	r1, [r7, #0]
 8005dd8:	6838      	ldr	r0, [r7, #0]
 8005dda:	f7ff fc35 	bl	8005648 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005dde:	4b06      	ldr	r3, [pc, #24]	; (8005df8 <SEGGER_SYSVIEW_Stop+0x48>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f383 8811 	msr	BASEPRI, r3
}
 8005dea:	bf00      	nop
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	200143c8 	.word	0x200143c8
 8005df8:	20014398 	.word	0x20014398

08005dfc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08c      	sub	sp, #48	; 0x30
 8005e00:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005e02:	f3ef 8311 	mrs	r3, BASEPRI
 8005e06:	f04f 0120 	mov.w	r1, #32
 8005e0a:	f381 8811 	msr	BASEPRI, r1
 8005e0e:	60fb      	str	r3, [r7, #12]
 8005e10:	4845      	ldr	r0, [pc, #276]	; (8005f28 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005e12:	f7ff fb26 	bl	8005462 <_PreparePacket>
 8005e16:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e20:	4b42      	ldr	r3, [pc, #264]	; (8005f2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e26:	e00b      	b.n	8005e40 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e2e:	1c59      	adds	r1, r3, #1
 8005e30:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005e32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	701a      	strb	r2, [r3, #0]
 8005e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e3c:	09db      	lsrs	r3, r3, #7
 8005e3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e42:	2b7f      	cmp	r3, #127	; 0x7f
 8005e44:	d8f0      	bhi.n	8005e28 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e48:	1c5a      	adds	r2, r3, #1
 8005e4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e4e:	b2d2      	uxtb	r2, r2
 8005e50:	701a      	strb	r2, [r3, #0]
 8005e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e54:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	627b      	str	r3, [r7, #36]	; 0x24
 8005e5a:	4b34      	ldr	r3, [pc, #208]	; (8005f2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	623b      	str	r3, [r7, #32]
 8005e60:	e00b      	b.n	8005e7a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005e62:	6a3b      	ldr	r3, [r7, #32]
 8005e64:	b2da      	uxtb	r2, r3
 8005e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e68:	1c59      	adds	r1, r3, #1
 8005e6a:	6279      	str	r1, [r7, #36]	; 0x24
 8005e6c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e70:	b2d2      	uxtb	r2, r2
 8005e72:	701a      	strb	r2, [r3, #0]
 8005e74:	6a3b      	ldr	r3, [r7, #32]
 8005e76:	09db      	lsrs	r3, r3, #7
 8005e78:	623b      	str	r3, [r7, #32]
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	2b7f      	cmp	r3, #127	; 0x7f
 8005e7e:	d8f0      	bhi.n	8005e62 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e82:	1c5a      	adds	r2, r3, #1
 8005e84:	627a      	str	r2, [r7, #36]	; 0x24
 8005e86:	6a3a      	ldr	r2, [r7, #32]
 8005e88:	b2d2      	uxtb	r2, r2
 8005e8a:	701a      	strb	r2, [r3, #0]
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	61fb      	str	r3, [r7, #28]
 8005e94:	4b25      	ldr	r3, [pc, #148]	; (8005f2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e96:	691b      	ldr	r3, [r3, #16]
 8005e98:	61bb      	str	r3, [r7, #24]
 8005e9a:	e00b      	b.n	8005eb4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	b2da      	uxtb	r2, r3
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	1c59      	adds	r1, r3, #1
 8005ea4:	61f9      	str	r1, [r7, #28]
 8005ea6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005eaa:	b2d2      	uxtb	r2, r2
 8005eac:	701a      	strb	r2, [r3, #0]
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	09db      	lsrs	r3, r3, #7
 8005eb2:	61bb      	str	r3, [r7, #24]
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	2b7f      	cmp	r3, #127	; 0x7f
 8005eb8:	d8f0      	bhi.n	8005e9c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	1c5a      	adds	r2, r3, #1
 8005ebe:	61fa      	str	r2, [r7, #28]
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	b2d2      	uxtb	r2, r2
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	617b      	str	r3, [r7, #20]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	613b      	str	r3, [r7, #16]
 8005ed2:	e00b      	b.n	8005eec <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	b2da      	uxtb	r2, r3
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	1c59      	adds	r1, r3, #1
 8005edc:	6179      	str	r1, [r7, #20]
 8005ede:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	701a      	strb	r2, [r3, #0]
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	09db      	lsrs	r3, r3, #7
 8005eea:	613b      	str	r3, [r7, #16]
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	2b7f      	cmp	r3, #127	; 0x7f
 8005ef0:	d8f0      	bhi.n	8005ed4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	1c5a      	adds	r2, r3, #1
 8005ef6:	617a      	str	r2, [r7, #20]
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005f02:	2218      	movs	r2, #24
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	68b8      	ldr	r0, [r7, #8]
 8005f08:	f7ff fb9e 	bl	8005648 <_SendPacket>
  RECORD_END();
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005f12:	4b06      	ldr	r3, [pc, #24]	; (8005f2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005f1a:	4b04      	ldr	r3, [pc, #16]	; (8005f2c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1e:	4798      	blx	r3
  }
}
 8005f20:	bf00      	nop
 8005f22:	3730      	adds	r7, #48	; 0x30
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	200143c8 	.word	0x200143c8
 8005f2c:	20014398 	.word	0x20014398

08005f30 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b092      	sub	sp, #72	; 0x48
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005f38:	f3ef 8311 	mrs	r3, BASEPRI
 8005f3c:	f04f 0120 	mov.w	r1, #32
 8005f40:	f381 8811 	msr	BASEPRI, r1
 8005f44:	617b      	str	r3, [r7, #20]
 8005f46:	486a      	ldr	r0, [pc, #424]	; (80060f0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005f48:	f7ff fa8b 	bl	8005462 <_PreparePacket>
 8005f4c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	647b      	str	r3, [r7, #68]	; 0x44
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	4b66      	ldr	r3, [pc, #408]	; (80060f4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	643b      	str	r3, [r7, #64]	; 0x40
 8005f62:	e00b      	b.n	8005f7c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005f64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f6a:	1c59      	adds	r1, r3, #1
 8005f6c:	6479      	str	r1, [r7, #68]	; 0x44
 8005f6e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f72:	b2d2      	uxtb	r2, r2
 8005f74:	701a      	strb	r2, [r3, #0]
 8005f76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f78:	09db      	lsrs	r3, r3, #7
 8005f7a:	643b      	str	r3, [r7, #64]	; 0x40
 8005f7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f7e:	2b7f      	cmp	r3, #127	; 0x7f
 8005f80:	d8f0      	bhi.n	8005f64 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005f82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	647a      	str	r2, [r7, #68]	; 0x44
 8005f88:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f8a:	b2d2      	uxtb	r2, r2
 8005f8c:	701a      	strb	r2, [r3, #0]
 8005f8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f90:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f9c:	e00b      	b.n	8005fb6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fa0:	b2da      	uxtb	r2, r3
 8005fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fa4:	1c59      	adds	r1, r3, #1
 8005fa6:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005fa8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fac:	b2d2      	uxtb	r2, r2
 8005fae:	701a      	strb	r2, [r3, #0]
 8005fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb2:	09db      	lsrs	r3, r3, #7
 8005fb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb8:	2b7f      	cmp	r3, #127	; 0x7f
 8005fba:	d8f0      	bhi.n	8005f9e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005fbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fbe:	1c5a      	adds	r2, r3, #1
 8005fc0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005fc2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fc4:	b2d2      	uxtb	r2, r2
 8005fc6:	701a      	strb	r2, [r3, #0]
 8005fc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fca:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	2220      	movs	r2, #32
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	68f8      	ldr	r0, [r7, #12]
 8005fd6:	f7ff f9f7 	bl	80053c8 <_EncodeStr>
 8005fda:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005fdc:	2209      	movs	r2, #9
 8005fde:	68f9      	ldr	r1, [r7, #12]
 8005fe0:	6938      	ldr	r0, [r7, #16]
 8005fe2:	f7ff fb31 	bl	8005648 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	637b      	str	r3, [r7, #52]	; 0x34
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	4b40      	ldr	r3, [pc, #256]	; (80060f4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	633b      	str	r3, [r7, #48]	; 0x30
 8005ffa:	e00b      	b.n	8006014 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ffe:	b2da      	uxtb	r2, r3
 8006000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006002:	1c59      	adds	r1, r3, #1
 8006004:	6379      	str	r1, [r7, #52]	; 0x34
 8006006:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800600a:	b2d2      	uxtb	r2, r2
 800600c:	701a      	strb	r2, [r3, #0]
 800600e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006010:	09db      	lsrs	r3, r3, #7
 8006012:	633b      	str	r3, [r7, #48]	; 0x30
 8006014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006016:	2b7f      	cmp	r3, #127	; 0x7f
 8006018:	d8f0      	bhi.n	8005ffc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800601a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800601c:	1c5a      	adds	r2, r3, #1
 800601e:	637a      	str	r2, [r7, #52]	; 0x34
 8006020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006022:	b2d2      	uxtb	r2, r2
 8006024:	701a      	strb	r2, [r3, #0]
 8006026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006028:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	62bb      	str	r3, [r7, #40]	; 0x28
 8006034:	e00b      	b.n	800604e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006038:	b2da      	uxtb	r2, r3
 800603a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800603c:	1c59      	adds	r1, r3, #1
 800603e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006040:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006044:	b2d2      	uxtb	r2, r2
 8006046:	701a      	strb	r2, [r3, #0]
 8006048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604a:	09db      	lsrs	r3, r3, #7
 800604c:	62bb      	str	r3, [r7, #40]	; 0x28
 800604e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006050:	2b7f      	cmp	r3, #127	; 0x7f
 8006052:	d8f0      	bhi.n	8006036 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006056:	1c5a      	adds	r2, r3, #1
 8006058:	62fa      	str	r2, [r7, #44]	; 0x2c
 800605a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800605c:	b2d2      	uxtb	r2, r2
 800605e:	701a      	strb	r2, [r3, #0]
 8006060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006062:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	627b      	str	r3, [r7, #36]	; 0x24
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	623b      	str	r3, [r7, #32]
 800606e:	e00b      	b.n	8006088 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006070:	6a3b      	ldr	r3, [r7, #32]
 8006072:	b2da      	uxtb	r2, r3
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	1c59      	adds	r1, r3, #1
 8006078:	6279      	str	r1, [r7, #36]	; 0x24
 800607a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800607e:	b2d2      	uxtb	r2, r2
 8006080:	701a      	strb	r2, [r3, #0]
 8006082:	6a3b      	ldr	r3, [r7, #32]
 8006084:	09db      	lsrs	r3, r3, #7
 8006086:	623b      	str	r3, [r7, #32]
 8006088:	6a3b      	ldr	r3, [r7, #32]
 800608a:	2b7f      	cmp	r3, #127	; 0x7f
 800608c:	d8f0      	bhi.n	8006070 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	627a      	str	r2, [r7, #36]	; 0x24
 8006094:	6a3a      	ldr	r2, [r7, #32]
 8006096:	b2d2      	uxtb	r2, r2
 8006098:	701a      	strb	r2, [r3, #0]
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	61fb      	str	r3, [r7, #28]
 80060a2:	2300      	movs	r3, #0
 80060a4:	61bb      	str	r3, [r7, #24]
 80060a6:	e00b      	b.n	80060c0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	1c59      	adds	r1, r3, #1
 80060b0:	61f9      	str	r1, [r7, #28]
 80060b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060b6:	b2d2      	uxtb	r2, r2
 80060b8:	701a      	strb	r2, [r3, #0]
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	09db      	lsrs	r3, r3, #7
 80060be:	61bb      	str	r3, [r7, #24]
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	2b7f      	cmp	r3, #127	; 0x7f
 80060c4:	d8f0      	bhi.n	80060a8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	1c5a      	adds	r2, r3, #1
 80060ca:	61fa      	str	r2, [r7, #28]
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	b2d2      	uxtb	r2, r2
 80060d0:	701a      	strb	r2, [r3, #0]
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80060d6:	2215      	movs	r2, #21
 80060d8:	68f9      	ldr	r1, [r7, #12]
 80060da:	6938      	ldr	r0, [r7, #16]
 80060dc:	f7ff fab4 	bl	8005648 <_SendPacket>
  RECORD_END();
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	f383 8811 	msr	BASEPRI, r3
}
 80060e6:	bf00      	nop
 80060e8:	3748      	adds	r7, #72	; 0x48
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	200143c8 	.word	0x200143c8
 80060f4:	20014398 	.word	0x20014398

080060f8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80060f8:	b580      	push	{r7, lr}
 80060fa:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80060fc:	4b07      	ldr	r3, [pc, #28]	; (800611c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d008      	beq.n	8006116 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006104:	4b05      	ldr	r3, [pc, #20]	; (800611c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800610e:	4b03      	ldr	r3, [pc, #12]	; (800611c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	4798      	blx	r3
  }
}
 8006116:	bf00      	nop
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	20014398 	.word	0x20014398

08006120 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006128:	f3ef 8311 	mrs	r3, BASEPRI
 800612c:	f04f 0120 	mov.w	r1, #32
 8006130:	f381 8811 	msr	BASEPRI, r1
 8006134:	617b      	str	r3, [r7, #20]
 8006136:	480b      	ldr	r0, [pc, #44]	; (8006164 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006138:	f7ff f993 	bl	8005462 <_PreparePacket>
 800613c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800613e:	2280      	movs	r2, #128	; 0x80
 8006140:	6879      	ldr	r1, [r7, #4]
 8006142:	6938      	ldr	r0, [r7, #16]
 8006144:	f7ff f940 	bl	80053c8 <_EncodeStr>
 8006148:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800614a:	220e      	movs	r2, #14
 800614c:	68f9      	ldr	r1, [r7, #12]
 800614e:	6938      	ldr	r0, [r7, #16]
 8006150:	f7ff fa7a 	bl	8005648 <_SendPacket>
  RECORD_END();
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f383 8811 	msr	BASEPRI, r3
}
 800615a:	bf00      	nop
 800615c:	3718      	adds	r7, #24
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	200143c8 	.word	0x200143c8

08006168 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006168:	b590      	push	{r4, r7, lr}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800616e:	4b15      	ldr	r3, [pc, #84]	; (80061c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d01a      	beq.n	80061ac <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006176:	4b13      	ldr	r3, [pc, #76]	; (80061c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d015      	beq.n	80061ac <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006180:	4b10      	ldr	r3, [pc, #64]	; (80061c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4798      	blx	r3
 8006188:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800618c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800618e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006192:	f04f 0200 	mov.w	r2, #0
 8006196:	f04f 0300 	mov.w	r3, #0
 800619a:	000a      	movs	r2, r1
 800619c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800619e:	4613      	mov	r3, r2
 80061a0:	461a      	mov	r2, r3
 80061a2:	4621      	mov	r1, r4
 80061a4:	200d      	movs	r0, #13
 80061a6:	f7ff fbe5 	bl	8005974 <SEGGER_SYSVIEW_RecordU32x2>
 80061aa:	e006      	b.n	80061ba <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80061ac:	4b06      	ldr	r3, [pc, #24]	; (80061c8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4619      	mov	r1, r3
 80061b2:	200c      	movs	r0, #12
 80061b4:	f7ff fba2 	bl	80058fc <SEGGER_SYSVIEW_RecordU32>
  }
}
 80061b8:	bf00      	nop
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd90      	pop	{r4, r7, pc}
 80061c2:	bf00      	nop
 80061c4:	20014398 	.word	0x20014398
 80061c8:	e0001004 	.word	0xe0001004

080061cc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b086      	sub	sp, #24
 80061d0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80061d2:	f3ef 8311 	mrs	r3, BASEPRI
 80061d6:	f04f 0120 	mov.w	r1, #32
 80061da:	f381 8811 	msr	BASEPRI, r1
 80061de:	60fb      	str	r3, [r7, #12]
 80061e0:	4819      	ldr	r0, [pc, #100]	; (8006248 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80061e2:	f7ff f93e 	bl	8005462 <_PreparePacket>
 80061e6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80061ec:	4b17      	ldr	r3, [pc, #92]	; (800624c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061f4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	617b      	str	r3, [r7, #20]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	613b      	str	r3, [r7, #16]
 80061fe:	e00b      	b.n	8006218 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	b2da      	uxtb	r2, r3
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	1c59      	adds	r1, r3, #1
 8006208:	6179      	str	r1, [r7, #20]
 800620a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800620e:	b2d2      	uxtb	r2, r2
 8006210:	701a      	strb	r2, [r3, #0]
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	09db      	lsrs	r3, r3, #7
 8006216:	613b      	str	r3, [r7, #16]
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	2b7f      	cmp	r3, #127	; 0x7f
 800621c:	d8f0      	bhi.n	8006200 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	1c5a      	adds	r2, r3, #1
 8006222:	617a      	str	r2, [r7, #20]
 8006224:	693a      	ldr	r2, [r7, #16]
 8006226:	b2d2      	uxtb	r2, r2
 8006228:	701a      	strb	r2, [r3, #0]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800622e:	2202      	movs	r2, #2
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	68b8      	ldr	r0, [r7, #8]
 8006234:	f7ff fa08 	bl	8005648 <_SendPacket>
  RECORD_END();
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f383 8811 	msr	BASEPRI, r3
}
 800623e:	bf00      	nop
 8006240:	3718      	adds	r7, #24
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	200143c8 	.word	0x200143c8
 800624c:	e000ed04 	.word	0xe000ed04

08006250 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006256:	f3ef 8311 	mrs	r3, BASEPRI
 800625a:	f04f 0120 	mov.w	r1, #32
 800625e:	f381 8811 	msr	BASEPRI, r1
 8006262:	607b      	str	r3, [r7, #4]
 8006264:	4807      	ldr	r0, [pc, #28]	; (8006284 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006266:	f7ff f8fc 	bl	8005462 <_PreparePacket>
 800626a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800626c:	2203      	movs	r2, #3
 800626e:	6839      	ldr	r1, [r7, #0]
 8006270:	6838      	ldr	r0, [r7, #0]
 8006272:	f7ff f9e9 	bl	8005648 <_SendPacket>
  RECORD_END();
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f383 8811 	msr	BASEPRI, r3
}
 800627c:	bf00      	nop
 800627e:	3708      	adds	r7, #8
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}
 8006284:	200143c8 	.word	0x200143c8

08006288 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800628e:	f3ef 8311 	mrs	r3, BASEPRI
 8006292:	f04f 0120 	mov.w	r1, #32
 8006296:	f381 8811 	msr	BASEPRI, r1
 800629a:	607b      	str	r3, [r7, #4]
 800629c:	4807      	ldr	r0, [pc, #28]	; (80062bc <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800629e:	f7ff f8e0 	bl	8005462 <_PreparePacket>
 80062a2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80062a4:	2212      	movs	r2, #18
 80062a6:	6839      	ldr	r1, [r7, #0]
 80062a8:	6838      	ldr	r0, [r7, #0]
 80062aa:	f7ff f9cd 	bl	8005648 <_SendPacket>
  RECORD_END();
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f383 8811 	msr	BASEPRI, r3
}
 80062b4:	bf00      	nop
 80062b6:	3708      	adds	r7, #8
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	200143c8 	.word	0x200143c8

080062c0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80062c6:	f3ef 8311 	mrs	r3, BASEPRI
 80062ca:	f04f 0120 	mov.w	r1, #32
 80062ce:	f381 8811 	msr	BASEPRI, r1
 80062d2:	607b      	str	r3, [r7, #4]
 80062d4:	4807      	ldr	r0, [pc, #28]	; (80062f4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 80062d6:	f7ff f8c4 	bl	8005462 <_PreparePacket>
 80062da:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80062dc:	2211      	movs	r2, #17
 80062de:	6839      	ldr	r1, [r7, #0]
 80062e0:	6838      	ldr	r0, [r7, #0]
 80062e2:	f7ff f9b1 	bl	8005648 <_SendPacket>
  RECORD_END();
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f383 8811 	msr	BASEPRI, r3
}
 80062ec:	bf00      	nop
 80062ee:	3708      	adds	r7, #8
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	200143c8 	.word	0x200143c8

080062f8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006300:	f3ef 8311 	mrs	r3, BASEPRI
 8006304:	f04f 0120 	mov.w	r1, #32
 8006308:	f381 8811 	msr	BASEPRI, r1
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	4819      	ldr	r0, [pc, #100]	; (8006374 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006310:	f7ff f8a7 	bl	8005462 <_PreparePacket>
 8006314:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800631a:	4b17      	ldr	r3, [pc, #92]	; (8006378 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	61fb      	str	r3, [r7, #28]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	61bb      	str	r3, [r7, #24]
 800632c:	e00b      	b.n	8006346 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	b2da      	uxtb	r2, r3
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	1c59      	adds	r1, r3, #1
 8006336:	61f9      	str	r1, [r7, #28]
 8006338:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800633c:	b2d2      	uxtb	r2, r2
 800633e:	701a      	strb	r2, [r3, #0]
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	09db      	lsrs	r3, r3, #7
 8006344:	61bb      	str	r3, [r7, #24]
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	2b7f      	cmp	r3, #127	; 0x7f
 800634a:	d8f0      	bhi.n	800632e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	1c5a      	adds	r2, r3, #1
 8006350:	61fa      	str	r2, [r7, #28]
 8006352:	69ba      	ldr	r2, [r7, #24]
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	701a      	strb	r2, [r3, #0]
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800635c:	2208      	movs	r2, #8
 800635e:	68f9      	ldr	r1, [r7, #12]
 8006360:	6938      	ldr	r0, [r7, #16]
 8006362:	f7ff f971 	bl	8005648 <_SendPacket>
  RECORD_END();
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f383 8811 	msr	BASEPRI, r3
}
 800636c:	bf00      	nop
 800636e:	3720      	adds	r7, #32
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	200143c8 	.word	0x200143c8
 8006378:	20014398 	.word	0x20014398

0800637c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800637c:	b580      	push	{r7, lr}
 800637e:	b088      	sub	sp, #32
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006384:	f3ef 8311 	mrs	r3, BASEPRI
 8006388:	f04f 0120 	mov.w	r1, #32
 800638c:	f381 8811 	msr	BASEPRI, r1
 8006390:	617b      	str	r3, [r7, #20]
 8006392:	4819      	ldr	r0, [pc, #100]	; (80063f8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006394:	f7ff f865 	bl	8005462 <_PreparePacket>
 8006398:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800639e:	4b17      	ldr	r3, [pc, #92]	; (80063fc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	61fb      	str	r3, [r7, #28]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	61bb      	str	r3, [r7, #24]
 80063b0:	e00b      	b.n	80063ca <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	b2da      	uxtb	r2, r3
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	1c59      	adds	r1, r3, #1
 80063ba:	61f9      	str	r1, [r7, #28]
 80063bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	701a      	strb	r2, [r3, #0]
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	09db      	lsrs	r3, r3, #7
 80063c8:	61bb      	str	r3, [r7, #24]
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	2b7f      	cmp	r3, #127	; 0x7f
 80063ce:	d8f0      	bhi.n	80063b2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	1c5a      	adds	r2, r3, #1
 80063d4:	61fa      	str	r2, [r7, #28]
 80063d6:	69ba      	ldr	r2, [r7, #24]
 80063d8:	b2d2      	uxtb	r2, r2
 80063da:	701a      	strb	r2, [r3, #0]
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80063e0:	2204      	movs	r2, #4
 80063e2:	68f9      	ldr	r1, [r7, #12]
 80063e4:	6938      	ldr	r0, [r7, #16]
 80063e6:	f7ff f92f 	bl	8005648 <_SendPacket>
  RECORD_END();
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	f383 8811 	msr	BASEPRI, r3
}
 80063f0:	bf00      	nop
 80063f2:	3720      	adds	r7, #32
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	200143c8 	.word	0x200143c8
 80063fc:	20014398 	.word	0x20014398

08006400 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006400:	b580      	push	{r7, lr}
 8006402:	b088      	sub	sp, #32
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006408:	f3ef 8311 	mrs	r3, BASEPRI
 800640c:	f04f 0120 	mov.w	r1, #32
 8006410:	f381 8811 	msr	BASEPRI, r1
 8006414:	617b      	str	r3, [r7, #20]
 8006416:	4819      	ldr	r0, [pc, #100]	; (800647c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006418:	f7ff f823 	bl	8005462 <_PreparePacket>
 800641c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006422:	4b17      	ldr	r3, [pc, #92]	; (8006480 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	61fb      	str	r3, [r7, #28]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	61bb      	str	r3, [r7, #24]
 8006434:	e00b      	b.n	800644e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	b2da      	uxtb	r2, r3
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	1c59      	adds	r1, r3, #1
 800643e:	61f9      	str	r1, [r7, #28]
 8006440:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	701a      	strb	r2, [r3, #0]
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	09db      	lsrs	r3, r3, #7
 800644c:	61bb      	str	r3, [r7, #24]
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	2b7f      	cmp	r3, #127	; 0x7f
 8006452:	d8f0      	bhi.n	8006436 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	1c5a      	adds	r2, r3, #1
 8006458:	61fa      	str	r2, [r7, #28]
 800645a:	69ba      	ldr	r2, [r7, #24]
 800645c:	b2d2      	uxtb	r2, r2
 800645e:	701a      	strb	r2, [r3, #0]
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006464:	2206      	movs	r2, #6
 8006466:	68f9      	ldr	r1, [r7, #12]
 8006468:	6938      	ldr	r0, [r7, #16]
 800646a:	f7ff f8ed 	bl	8005648 <_SendPacket>
  RECORD_END();
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	f383 8811 	msr	BASEPRI, r3
}
 8006474:	bf00      	nop
 8006476:	3720      	adds	r7, #32
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	200143c8 	.word	0x200143c8
 8006480:	20014398 	.word	0x20014398

08006484 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006484:	b580      	push	{r7, lr}
 8006486:	b08a      	sub	sp, #40	; 0x28
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800648e:	f3ef 8311 	mrs	r3, BASEPRI
 8006492:	f04f 0120 	mov.w	r1, #32
 8006496:	f381 8811 	msr	BASEPRI, r1
 800649a:	617b      	str	r3, [r7, #20]
 800649c:	4827      	ldr	r0, [pc, #156]	; (800653c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800649e:	f7fe ffe0 	bl	8005462 <_PreparePacket>
 80064a2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80064a8:	4b25      	ldr	r3, [pc, #148]	; (8006540 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	687a      	ldr	r2, [r7, #4]
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	627b      	str	r3, [r7, #36]	; 0x24
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	623b      	str	r3, [r7, #32]
 80064ba:	e00b      	b.n	80064d4 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80064bc:	6a3b      	ldr	r3, [r7, #32]
 80064be:	b2da      	uxtb	r2, r3
 80064c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c2:	1c59      	adds	r1, r3, #1
 80064c4:	6279      	str	r1, [r7, #36]	; 0x24
 80064c6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064ca:	b2d2      	uxtb	r2, r2
 80064cc:	701a      	strb	r2, [r3, #0]
 80064ce:	6a3b      	ldr	r3, [r7, #32]
 80064d0:	09db      	lsrs	r3, r3, #7
 80064d2:	623b      	str	r3, [r7, #32]
 80064d4:	6a3b      	ldr	r3, [r7, #32]
 80064d6:	2b7f      	cmp	r3, #127	; 0x7f
 80064d8:	d8f0      	bhi.n	80064bc <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 80064da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	627a      	str	r2, [r7, #36]	; 0x24
 80064e0:	6a3a      	ldr	r2, [r7, #32]
 80064e2:	b2d2      	uxtb	r2, r2
 80064e4:	701a      	strb	r2, [r3, #0]
 80064e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	61fb      	str	r3, [r7, #28]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	61bb      	str	r3, [r7, #24]
 80064f2:	e00b      	b.n	800650c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	1c59      	adds	r1, r3, #1
 80064fc:	61f9      	str	r1, [r7, #28]
 80064fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006502:	b2d2      	uxtb	r2, r2
 8006504:	701a      	strb	r2, [r3, #0]
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	09db      	lsrs	r3, r3, #7
 800650a:	61bb      	str	r3, [r7, #24]
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	2b7f      	cmp	r3, #127	; 0x7f
 8006510:	d8f0      	bhi.n	80064f4 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	1c5a      	adds	r2, r3, #1
 8006516:	61fa      	str	r2, [r7, #28]
 8006518:	69ba      	ldr	r2, [r7, #24]
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006522:	2207      	movs	r2, #7
 8006524:	68f9      	ldr	r1, [r7, #12]
 8006526:	6938      	ldr	r0, [r7, #16]
 8006528:	f7ff f88e 	bl	8005648 <_SendPacket>
  RECORD_END();
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	f383 8811 	msr	BASEPRI, r3
}
 8006532:	bf00      	nop
 8006534:	3728      	adds	r7, #40	; 0x28
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	200143c8 	.word	0x200143c8
 8006540:	20014398 	.word	0x20014398

08006544 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800654c:	4b04      	ldr	r3, [pc, #16]	; (8006560 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	1ad3      	subs	r3, r2, r3
}
 8006554:	4618      	mov	r0, r3
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	20014398 	.word	0x20014398

08006564 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006564:	b580      	push	{r7, lr}
 8006566:	b08c      	sub	sp, #48	; 0x30
 8006568:	af00      	add	r7, sp, #0
 800656a:	4603      	mov	r3, r0
 800656c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800656e:	4b3b      	ldr	r3, [pc, #236]	; (800665c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d06d      	beq.n	8006652 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006576:	4b39      	ldr	r3, [pc, #228]	; (800665c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800657c:	2300      	movs	r3, #0
 800657e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006580:	e008      	b.n	8006594 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658a:	2b00      	cmp	r3, #0
 800658c:	d007      	beq.n	800659e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800658e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006590:	3301      	adds	r3, #1
 8006592:	62bb      	str	r3, [r7, #40]	; 0x28
 8006594:	79fb      	ldrb	r3, [r7, #7]
 8006596:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006598:	429a      	cmp	r2, r3
 800659a:	d3f2      	bcc.n	8006582 <SEGGER_SYSVIEW_SendModule+0x1e>
 800659c:	e000      	b.n	80065a0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800659e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80065a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d055      	beq.n	8006652 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80065a6:	f3ef 8311 	mrs	r3, BASEPRI
 80065aa:	f04f 0120 	mov.w	r1, #32
 80065ae:	f381 8811 	msr	BASEPRI, r1
 80065b2:	617b      	str	r3, [r7, #20]
 80065b4:	482a      	ldr	r0, [pc, #168]	; (8006660 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80065b6:	f7fe ff54 	bl	8005462 <_PreparePacket>
 80065ba:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
 80065c4:	79fb      	ldrb	r3, [r7, #7]
 80065c6:	623b      	str	r3, [r7, #32]
 80065c8:	e00b      	b.n	80065e2 <SEGGER_SYSVIEW_SendModule+0x7e>
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	b2da      	uxtb	r2, r3
 80065ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d0:	1c59      	adds	r1, r3, #1
 80065d2:	6279      	str	r1, [r7, #36]	; 0x24
 80065d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065d8:	b2d2      	uxtb	r2, r2
 80065da:	701a      	strb	r2, [r3, #0]
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	09db      	lsrs	r3, r3, #7
 80065e0:	623b      	str	r3, [r7, #32]
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	2b7f      	cmp	r3, #127	; 0x7f
 80065e6:	d8f0      	bhi.n	80065ca <SEGGER_SYSVIEW_SendModule+0x66>
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	1c5a      	adds	r2, r3, #1
 80065ec:	627a      	str	r2, [r7, #36]	; 0x24
 80065ee:	6a3a      	ldr	r2, [r7, #32]
 80065f0:	b2d2      	uxtb	r2, r2
 80065f2:	701a      	strb	r2, [r3, #0]
 80065f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	61fb      	str	r3, [r7, #28]
 80065fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	61bb      	str	r3, [r7, #24]
 8006602:	e00b      	b.n	800661c <SEGGER_SYSVIEW_SendModule+0xb8>
 8006604:	69bb      	ldr	r3, [r7, #24]
 8006606:	b2da      	uxtb	r2, r3
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	1c59      	adds	r1, r3, #1
 800660c:	61f9      	str	r1, [r7, #28]
 800660e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	701a      	strb	r2, [r3, #0]
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	09db      	lsrs	r3, r3, #7
 800661a:	61bb      	str	r3, [r7, #24]
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	2b7f      	cmp	r3, #127	; 0x7f
 8006620:	d8f0      	bhi.n	8006604 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	1c5a      	adds	r2, r3, #1
 8006626:	61fa      	str	r2, [r7, #28]
 8006628:	69ba      	ldr	r2, [r7, #24]
 800662a:	b2d2      	uxtb	r2, r2
 800662c:	701a      	strb	r2, [r3, #0]
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2280      	movs	r2, #128	; 0x80
 8006638:	4619      	mov	r1, r3
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f7fe fec4 	bl	80053c8 <_EncodeStr>
 8006640:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006642:	2216      	movs	r2, #22
 8006644:	68f9      	ldr	r1, [r7, #12]
 8006646:	6938      	ldr	r0, [r7, #16]
 8006648:	f7fe fffe 	bl	8005648 <_SendPacket>
      RECORD_END();
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006652:	bf00      	nop
 8006654:	3730      	adds	r7, #48	; 0x30
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	200143c0 	.word	0x200143c0
 8006660:	200143c8 	.word	0x200143c8

08006664 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800666a:	4b0c      	ldr	r3, [pc, #48]	; (800669c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00f      	beq.n	8006692 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006672:	4b0a      	ldr	r3, [pc, #40]	; (800669c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d002      	beq.n	8006686 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1f2      	bne.n	8006678 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006692:	bf00      	nop
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	200143c0 	.word	0x200143c0

080066a0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80066a6:	f3ef 8311 	mrs	r3, BASEPRI
 80066aa:	f04f 0120 	mov.w	r1, #32
 80066ae:	f381 8811 	msr	BASEPRI, r1
 80066b2:	60fb      	str	r3, [r7, #12]
 80066b4:	4817      	ldr	r0, [pc, #92]	; (8006714 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80066b6:	f7fe fed4 	bl	8005462 <_PreparePacket>
 80066ba:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	4b14      	ldr	r3, [pc, #80]	; (8006718 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	613b      	str	r3, [r7, #16]
 80066ca:	e00b      	b.n	80066e4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	b2da      	uxtb	r2, r3
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	1c59      	adds	r1, r3, #1
 80066d4:	6179      	str	r1, [r7, #20]
 80066d6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066da:	b2d2      	uxtb	r2, r2
 80066dc:	701a      	strb	r2, [r3, #0]
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	09db      	lsrs	r3, r3, #7
 80066e2:	613b      	str	r3, [r7, #16]
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	2b7f      	cmp	r3, #127	; 0x7f
 80066e8:	d8f0      	bhi.n	80066cc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	617a      	str	r2, [r7, #20]
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	b2d2      	uxtb	r2, r2
 80066f4:	701a      	strb	r2, [r3, #0]
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80066fa:	221b      	movs	r2, #27
 80066fc:	6879      	ldr	r1, [r7, #4]
 80066fe:	68b8      	ldr	r0, [r7, #8]
 8006700:	f7fe ffa2 	bl	8005648 <_SendPacket>
  RECORD_END();
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f383 8811 	msr	BASEPRI, r3
}
 800670a:	bf00      	nop
 800670c:	3718      	adds	r7, #24
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	200143c8 	.word	0x200143c8
 8006718:	200143c4 	.word	0x200143c4

0800671c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800671c:	b580      	push	{r7, lr}
 800671e:	b08a      	sub	sp, #40	; 0x28
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006724:	f3ef 8311 	mrs	r3, BASEPRI
 8006728:	f04f 0120 	mov.w	r1, #32
 800672c:	f381 8811 	msr	BASEPRI, r1
 8006730:	617b      	str	r3, [r7, #20]
 8006732:	4827      	ldr	r0, [pc, #156]	; (80067d0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006734:	f7fe fe95 	bl	8005462 <_PreparePacket>
 8006738:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800673a:	2280      	movs	r2, #128	; 0x80
 800673c:	6879      	ldr	r1, [r7, #4]
 800673e:	6938      	ldr	r0, [r7, #16]
 8006740:	f7fe fe42 	bl	80053c8 <_EncodeStr>
 8006744:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	627b      	str	r3, [r7, #36]	; 0x24
 800674a:	2301      	movs	r3, #1
 800674c:	623b      	str	r3, [r7, #32]
 800674e:	e00b      	b.n	8006768 <SEGGER_SYSVIEW_Warn+0x4c>
 8006750:	6a3b      	ldr	r3, [r7, #32]
 8006752:	b2da      	uxtb	r2, r3
 8006754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006756:	1c59      	adds	r1, r3, #1
 8006758:	6279      	str	r1, [r7, #36]	; 0x24
 800675a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800675e:	b2d2      	uxtb	r2, r2
 8006760:	701a      	strb	r2, [r3, #0]
 8006762:	6a3b      	ldr	r3, [r7, #32]
 8006764:	09db      	lsrs	r3, r3, #7
 8006766:	623b      	str	r3, [r7, #32]
 8006768:	6a3b      	ldr	r3, [r7, #32]
 800676a:	2b7f      	cmp	r3, #127	; 0x7f
 800676c:	d8f0      	bhi.n	8006750 <SEGGER_SYSVIEW_Warn+0x34>
 800676e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006770:	1c5a      	adds	r2, r3, #1
 8006772:	627a      	str	r2, [r7, #36]	; 0x24
 8006774:	6a3a      	ldr	r2, [r7, #32]
 8006776:	b2d2      	uxtb	r2, r2
 8006778:	701a      	strb	r2, [r3, #0]
 800677a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	61fb      	str	r3, [r7, #28]
 8006782:	2300      	movs	r3, #0
 8006784:	61bb      	str	r3, [r7, #24]
 8006786:	e00b      	b.n	80067a0 <SEGGER_SYSVIEW_Warn+0x84>
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	b2da      	uxtb	r2, r3
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	1c59      	adds	r1, r3, #1
 8006790:	61f9      	str	r1, [r7, #28]
 8006792:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006796:	b2d2      	uxtb	r2, r2
 8006798:	701a      	strb	r2, [r3, #0]
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	09db      	lsrs	r3, r3, #7
 800679e:	61bb      	str	r3, [r7, #24]
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	2b7f      	cmp	r3, #127	; 0x7f
 80067a4:	d8f0      	bhi.n	8006788 <SEGGER_SYSVIEW_Warn+0x6c>
 80067a6:	69fb      	ldr	r3, [r7, #28]
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	61fa      	str	r2, [r7, #28]
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	b2d2      	uxtb	r2, r2
 80067b0:	701a      	strb	r2, [r3, #0]
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80067b6:	221a      	movs	r2, #26
 80067b8:	68f9      	ldr	r1, [r7, #12]
 80067ba:	6938      	ldr	r0, [r7, #16]
 80067bc:	f7fe ff44 	bl	8005648 <_SendPacket>
  RECORD_END();
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f383 8811 	msr	BASEPRI, r3
}
 80067c6:	bf00      	nop
 80067c8:	3728      	adds	r7, #40	; 0x28
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	200143c8 	.word	0x200143c8

080067d4 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 80067d4:	b580      	push	{r7, lr}
 80067d6:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80067d8:	4b13      	ldr	r3, [pc, #76]	; (8006828 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80067da:	7e1b      	ldrb	r3, [r3, #24]
 80067dc:	4619      	mov	r1, r3
 80067de:	4a13      	ldr	r2, [pc, #76]	; (800682c <SEGGER_SYSVIEW_IsStarted+0x58>)
 80067e0:	460b      	mov	r3, r1
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	440b      	add	r3, r1
 80067e6:	00db      	lsls	r3, r3, #3
 80067e8:	4413      	add	r3, r2
 80067ea:	336c      	adds	r3, #108	; 0x6c
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	4b0e      	ldr	r3, [pc, #56]	; (8006828 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80067f0:	7e1b      	ldrb	r3, [r3, #24]
 80067f2:	4618      	mov	r0, r3
 80067f4:	490d      	ldr	r1, [pc, #52]	; (800682c <SEGGER_SYSVIEW_IsStarted+0x58>)
 80067f6:	4603      	mov	r3, r0
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	4403      	add	r3, r0
 80067fc:	00db      	lsls	r3, r3, #3
 80067fe:	440b      	add	r3, r1
 8006800:	3370      	adds	r3, #112	; 0x70
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	429a      	cmp	r2, r3
 8006806:	d00b      	beq.n	8006820 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006808:	4b07      	ldr	r3, [pc, #28]	; (8006828 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800680a:	789b      	ldrb	r3, [r3, #2]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d107      	bne.n	8006820 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006810:	4b05      	ldr	r3, [pc, #20]	; (8006828 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006812:	2201      	movs	r2, #1
 8006814:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006816:	f7fe fe31 	bl	800547c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800681a:	4b03      	ldr	r3, [pc, #12]	; (8006828 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800681c:	2200      	movs	r2, #0
 800681e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8006820:	4b01      	ldr	r3, [pc, #4]	; (8006828 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006822:	781b      	ldrb	r3, [r3, #0]
}
 8006824:	4618      	mov	r0, r3
 8006826:	bd80      	pop	{r7, pc}
 8006828:	20014398 	.word	0x20014398
 800682c:	20012ed8 	.word	0x20012ed8

08006830 <__libc_init_array>:
 8006830:	b570      	push	{r4, r5, r6, lr}
 8006832:	4d0d      	ldr	r5, [pc, #52]	; (8006868 <__libc_init_array+0x38>)
 8006834:	4c0d      	ldr	r4, [pc, #52]	; (800686c <__libc_init_array+0x3c>)
 8006836:	1b64      	subs	r4, r4, r5
 8006838:	10a4      	asrs	r4, r4, #2
 800683a:	2600      	movs	r6, #0
 800683c:	42a6      	cmp	r6, r4
 800683e:	d109      	bne.n	8006854 <__libc_init_array+0x24>
 8006840:	4d0b      	ldr	r5, [pc, #44]	; (8006870 <__libc_init_array+0x40>)
 8006842:	4c0c      	ldr	r4, [pc, #48]	; (8006874 <__libc_init_array+0x44>)
 8006844:	f000 f83e 	bl	80068c4 <_init>
 8006848:	1b64      	subs	r4, r4, r5
 800684a:	10a4      	asrs	r4, r4, #2
 800684c:	2600      	movs	r6, #0
 800684e:	42a6      	cmp	r6, r4
 8006850:	d105      	bne.n	800685e <__libc_init_array+0x2e>
 8006852:	bd70      	pop	{r4, r5, r6, pc}
 8006854:	f855 3b04 	ldr.w	r3, [r5], #4
 8006858:	4798      	blx	r3
 800685a:	3601      	adds	r6, #1
 800685c:	e7ee      	b.n	800683c <__libc_init_array+0xc>
 800685e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006862:	4798      	blx	r3
 8006864:	3601      	adds	r6, #1
 8006866:	e7f2      	b.n	800684e <__libc_init_array+0x1e>
 8006868:	08006a18 	.word	0x08006a18
 800686c:	08006a18 	.word	0x08006a18
 8006870:	08006a18 	.word	0x08006a18
 8006874:	08006a1c 	.word	0x08006a1c

08006878 <memcmp>:
 8006878:	b510      	push	{r4, lr}
 800687a:	3901      	subs	r1, #1
 800687c:	4402      	add	r2, r0
 800687e:	4290      	cmp	r0, r2
 8006880:	d101      	bne.n	8006886 <memcmp+0xe>
 8006882:	2000      	movs	r0, #0
 8006884:	e005      	b.n	8006892 <memcmp+0x1a>
 8006886:	7803      	ldrb	r3, [r0, #0]
 8006888:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800688c:	42a3      	cmp	r3, r4
 800688e:	d001      	beq.n	8006894 <memcmp+0x1c>
 8006890:	1b18      	subs	r0, r3, r4
 8006892:	bd10      	pop	{r4, pc}
 8006894:	3001      	adds	r0, #1
 8006896:	e7f2      	b.n	800687e <memcmp+0x6>

08006898 <memcpy>:
 8006898:	440a      	add	r2, r1
 800689a:	4291      	cmp	r1, r2
 800689c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80068a0:	d100      	bne.n	80068a4 <memcpy+0xc>
 80068a2:	4770      	bx	lr
 80068a4:	b510      	push	{r4, lr}
 80068a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068ae:	4291      	cmp	r1, r2
 80068b0:	d1f9      	bne.n	80068a6 <memcpy+0xe>
 80068b2:	bd10      	pop	{r4, pc}

080068b4 <memset>:
 80068b4:	4402      	add	r2, r0
 80068b6:	4603      	mov	r3, r0
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d100      	bne.n	80068be <memset+0xa>
 80068bc:	4770      	bx	lr
 80068be:	f803 1b01 	strb.w	r1, [r3], #1
 80068c2:	e7f9      	b.n	80068b8 <memset+0x4>

080068c4 <_init>:
 80068c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068c6:	bf00      	nop
 80068c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ca:	bc08      	pop	{r3}
 80068cc:	469e      	mov	lr, r3
 80068ce:	4770      	bx	lr

080068d0 <_fini>:
 80068d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d2:	bf00      	nop
 80068d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068d6:	bc08      	pop	{r3}
 80068d8:	469e      	mov	lr, r3
 80068da:	4770      	bx	lr
