
*** Running vivado
    with args -log demod_pid_vco_amp_mod_pid_only_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source demod_pid_vco_amp_mod_pid_only_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source demod_pid_vco_amp_mod_pid_only_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.238 ; gain = 86.883 ; free physical = 1396 ; free virtual = 8390
Command: synth_design -top demod_pid_vco_amp_mod_pid_only_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15223 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1181.820 ; gain = 249.969 ; free physical = 1316 ; free virtual = 8307
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0' (1#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0' (2#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0' (3#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0' (4#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adder_substracter_dds_ampl_mod' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0' requires 15 connections, but only 13 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1104]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adder_substracter_mod_input_0' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0' requires 15 connections, but only 14 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1118]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0' (6#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adder_substracter_mod_out_pid2' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0' requires 15 connections, but only 14 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1133]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_axi_interconnect_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3253]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_16WPAP5' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9414]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_16WPAP5' (7#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9414]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_1ACXJUD' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9560]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_1ACXJUD' (8#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9560]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1QN7XE9' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9706]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1QN7XE9' (9#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9706]
INFO: [Synth 8-638] synthesizing module 'i03_couplers_imp_1P6668D' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9852]
INFO: [Synth 8-256] done synthesizing module 'i03_couplers_imp_1P6668D' (10#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9852]
INFO: [Synth 8-638] synthesizing module 'i04_couplers_imp_U2MTJT' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9998]
INFO: [Synth 8-256] done synthesizing module 'i04_couplers_imp_U2MTJT' (11#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9998]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1SCUP9Q' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10144]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1SCUP9Q' (12#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10144]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1OK6D2Q' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10290]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1OK6D2Q' (13#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10290]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_17FXDQU' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10436]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_17FXDQU' (14#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10436]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_18PG0ZU' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10582]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_18PG0ZU' (15#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10582]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_4RWPI6' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10728]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_4RWPI6' (16#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10728]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_CCNV0I' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10874]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_CCNV0I' (17#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:10874]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_TI5U3Q' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11020]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_TI5U3Q' (18#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11020]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_OE2E0Q' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11166]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_OE2E0Q' (19#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11166]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1M041CF' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11312]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1M041CF' (20#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11312]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1TOQY37' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11458]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1TOQY37' (21#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11458]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_T1GYNX' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11604]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_T1GYNX' (22#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11604]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_NM4BDT' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11750]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_NM4BDT' (23#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11750]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_5HNF7P' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11896]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_5HNF7P' (24#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:11896]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_CW6KGP' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12042]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_CW6KGP' (25#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12042]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_17YIBYL' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12188]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_17YIBYL' (26#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12188]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_19GQZ0X' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12334]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_19GQZ0X' (27#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12334]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_1RJYVG5' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12480]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_1RJYVG5' (28#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12480]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_1O51PWP' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12626]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_1O51PWP' (29#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12626]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_Q681R0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12772]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_Q681R0' (30#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12772]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_RPUJNK' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12918]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_RPUJNK' (31#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:12918]
INFO: [Synth 8-638] synthesizing module 'm20_couplers_imp_9HM6FD' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13064]
INFO: [Synth 8-256] done synthesizing module 'm20_couplers_imp_9HM6FD' (32#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13064]
INFO: [Synth 8-638] synthesizing module 'm21_couplers_imp_8QR6J9' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13210]
INFO: [Synth 8-256] done synthesizing module 'm21_couplers_imp_8QR6J9' (33#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13210]
INFO: [Synth 8-638] synthesizing module 'm22_couplers_imp_OS5I29' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13356]
INFO: [Synth 8-256] done synthesizing module 'm22_couplers_imp_OS5I29' (34#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13356]
INFO: [Synth 8-638] synthesizing module 'm23_couplers_imp_RZNI3X' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13502]
INFO: [Synth 8-256] done synthesizing module 'm23_couplers_imp_RZNI3X' (35#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13502]
INFO: [Synth 8-638] synthesizing module 'm24_couplers_imp_1N35FG9' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13648]
INFO: [Synth 8-256] done synthesizing module 'm24_couplers_imp_1N35FG9' (36#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13648]
INFO: [Synth 8-638] synthesizing module 'm25_couplers_imp_1SQ2UG5' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13794]
INFO: [Synth 8-256] done synthesizing module 'm25_couplers_imp_1SQ2UG5' (37#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13794]
INFO: [Synth 8-638] synthesizing module 'm26_couplers_imp_1CPXIO1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13940]
INFO: [Synth 8-256] done synthesizing module 'm26_couplers_imp_1CPXIO1' (38#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13940]
INFO: [Synth 8-638] synthesizing module 'm27_couplers_imp_14JV40T' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14086]
INFO: [Synth 8-256] done synthesizing module 'm27_couplers_imp_14JV40T' (39#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14086]
INFO: [Synth 8-638] synthesizing module 'm28_couplers_imp_5RSCYW' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14232]
INFO: [Synth 8-256] done synthesizing module 'm28_couplers_imp_5RSCYW' (40#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14232]
INFO: [Synth 8-638] synthesizing module 'm29_couplers_imp_BIEIK4' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14378]
INFO: [Synth 8-256] done synthesizing module 'm29_couplers_imp_BIEIK4' (41#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14378]
INFO: [Synth 8-638] synthesizing module 'm30_couplers_imp_1C4855M' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14524]
INFO: [Synth 8-256] done synthesizing module 'm30_couplers_imp_1C4855M' (42#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14524]
INFO: [Synth 8-638] synthesizing module 'm31_couplers_imp_146X4UE' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14670]
INFO: [Synth 8-256] done synthesizing module 'm31_couplers_imp_146X4UE' (43#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14670]
INFO: [Synth 8-638] synthesizing module 'm32_couplers_imp_1NDXG9U' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14816]
INFO: [Synth 8-256] done synthesizing module 'm32_couplers_imp_1NDXG9U' (44#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14816]
INFO: [Synth 8-638] synthesizing module 'm33_couplers_imp_1TEKNEM' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14962]
INFO: [Synth 8-256] done synthesizing module 'm33_couplers_imp_1TEKNEM' (45#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:14962]
INFO: [Synth 8-638] synthesizing module 'm34_couplers_imp_PFPJSA' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:15108]
INFO: [Synth 8-256] done synthesizing module 'm34_couplers_imp_PFPJSA' (46#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:15108]
INFO: [Synth 8-638] synthesizing module 'm35_couplers_imp_SBZR92' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:15254]
INFO: [Synth 8-256] done synthesizing module 'm35_couplers_imp_SBZR92' (47#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:15254]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_17M9RX5' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:15400]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0' (48#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_17M9RX5' (49#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:15400]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0' (50#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0' (51#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0' (52#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0' (53#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0' (54#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0' (55#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_axi_interconnect_0_0' (56#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3253]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0' (57#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0' (58#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0' (59#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0' (60#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds1_nco' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0' requires 42 connections, but only 35 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2038]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0' (61#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds1_offset' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2074]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0' (62#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds1_range' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2103]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0' (63#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'demod_nco' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0' requires 42 connections, but only 36 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2132]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0' (64#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dupplReal_1_to_2_0' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0' requires 15 connections, but only 13 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2169]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0' (65#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dupplReal_1_to_2_1' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0' requires 15 connections, but only 13 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2183]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0' (66#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0_dds1' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0' requires 10 connections, but only 9 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2197]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0' (67#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0_ki_pid1' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0' requires 10 connections, but only 6 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2207]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0' (68#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0_ki_pid2' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0' requires 10 connections, but only 6 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2214]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0' (69#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0_ki_pid3' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0' requires 10 connections, but only 6 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2221]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0' (70#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0' (71#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ltc2145_0' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0' requires 15 connections, but only 14 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2258]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0' (72#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0' (73#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_amp_dds_ampl' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2288]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0' (74#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_amp_dds_nco' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0' requires 42 connections, but only 35 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2317]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0' (75#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_input_ampl' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2353]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0' (76#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_input_nco' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0' requires 42 connections, but only 35 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2382]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0' (77#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_out_pid2_ampl' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2418]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0' (78#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_out_pid2_nco' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0' requires 42 connections, but only 35 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2447]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0' (79#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0' (80#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_kd' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2498]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0' (81#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0' (82#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_kp' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2555]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0' (83#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_rst_int' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2582]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0' (84#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_setpoint' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2609]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0' (85#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_sign' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2636]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0' (86#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0' (87#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_kd' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2678]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0' (88#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0' (89#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_kp' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2735]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0' (90#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_offset' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2762]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0' (91#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_rst_int' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2791]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0' (92#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_setpoint' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2818]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0' (93#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_sign' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2845]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0' (94#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0' (95#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid3_kd' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2887]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0' (96#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0' (97#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid3_kp' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2944]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0' (98#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid3_rst_int' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2971]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0' (99#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid3_setpoint' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2998]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0' (100#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid3_sign' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3025]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0' (101#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0' requires 10 connections, but only 8 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3052]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0' (102#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0' requires 88 connections, but only 67 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3061]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' (103#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'redpitaya_adc_dac_clk_0' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' requires 9 connections, but only 8 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3129]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0' (104#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'switchComplex_0' of module 'demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0' requires 39 connections, but only 37 given [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3138]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0' (105#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0' (106#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0' (107#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0' (108#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0' (109#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0' (110#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0' (111#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0' (112#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0' (113#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0' (114#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0' (115#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0' (116#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0' (117#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0' (118#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/realtime/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper' (119#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:13]
WARNING: [Synth 8-3331] design s00_couplers_imp_17M9RX5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_17M9RX5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m35_couplers_imp_SBZR92 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m35_couplers_imp_SBZR92 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m35_couplers_imp_SBZR92 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m35_couplers_imp_SBZR92 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m34_couplers_imp_PFPJSA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m34_couplers_imp_PFPJSA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m34_couplers_imp_PFPJSA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m34_couplers_imp_PFPJSA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m33_couplers_imp_1TEKNEM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m33_couplers_imp_1TEKNEM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m33_couplers_imp_1TEKNEM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m33_couplers_imp_1TEKNEM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m32_couplers_imp_1NDXG9U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m32_couplers_imp_1NDXG9U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m32_couplers_imp_1NDXG9U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m32_couplers_imp_1NDXG9U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m31_couplers_imp_146X4UE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m31_couplers_imp_146X4UE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m31_couplers_imp_146X4UE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m31_couplers_imp_146X4UE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m30_couplers_imp_1C4855M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m30_couplers_imp_1C4855M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m30_couplers_imp_1C4855M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m30_couplers_imp_1C4855M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m29_couplers_imp_BIEIK4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m29_couplers_imp_BIEIK4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m29_couplers_imp_BIEIK4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m29_couplers_imp_BIEIK4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m28_couplers_imp_5RSCYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m28_couplers_imp_5RSCYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m28_couplers_imp_5RSCYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m28_couplers_imp_5RSCYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m27_couplers_imp_14JV40T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m27_couplers_imp_14JV40T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m27_couplers_imp_14JV40T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m27_couplers_imp_14JV40T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m26_couplers_imp_1CPXIO1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m26_couplers_imp_1CPXIO1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m26_couplers_imp_1CPXIO1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m26_couplers_imp_1CPXIO1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m25_couplers_imp_1SQ2UG5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m25_couplers_imp_1SQ2UG5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m25_couplers_imp_1SQ2UG5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m25_couplers_imp_1SQ2UG5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m24_couplers_imp_1N35FG9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m24_couplers_imp_1N35FG9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m24_couplers_imp_1N35FG9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m24_couplers_imp_1N35FG9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_RZNI3X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_RZNI3X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_RZNI3X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_RZNI3X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_OS5I29 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_OS5I29 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_OS5I29 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_OS5I29 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_8QR6J9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_8QR6J9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_8QR6J9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_8QR6J9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_9HM6FD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_9HM6FD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_9HM6FD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_9HM6FD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_RPUJNK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_RPUJNK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_RPUJNK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_RPUJNK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_Q681R0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_Q681R0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_Q681R0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_Q681R0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_1O51PWP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_1O51PWP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_1O51PWP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_1O51PWP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_1RJYVG5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_1RJYVG5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_1RJYVG5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_1RJYVG5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_19GQZ0X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_19GQZ0X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_19GQZ0X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_19GQZ0X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_17YIBYL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_17YIBYL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_17YIBYL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_17YIBYL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_CW6KGP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_CW6KGP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_CW6KGP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_CW6KGP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_5HNF7P has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_5HNF7P has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_5HNF7P has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_5HNF7P has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_NM4BDT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_NM4BDT has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1233.289 ; gain = 301.438 ; free physical = 1263 ; free virtual = 8255
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1233.289 ; gain = 301.438 ; free physical = 1263 ; free virtual = 8255
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0' instantiated as 'ad9767_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1028]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0' instantiated as 'adc1_offset' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1044]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0' instantiated as 'adc2_offset' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1074]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0' instantiated as 'adder_substracter_dds_ampl_mod' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1104]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0' instantiated as 'adder_substracter_mod_input_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1118]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0' instantiated as 'adder_substracter_mod_out_pid2' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1133]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0' instantiated as 'axi_interconnect_0/s00_couplers/auto_pc' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:15643]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0' instantiated as 'cordicAtan_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1947]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0' instantiated as 'dds1_ampl' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:1978]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0' instantiated as 'dds1_f0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2008]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0' instantiated as 'dds1_nco' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2038]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0' instantiated as 'dds1_offset' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2074]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0' instantiated as 'dds1_range' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2103]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0' instantiated as 'dupplReal_1_to_2_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2169]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0' instantiated as 'dupplReal_1_to_2_1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2183]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0' instantiated as 'expanderReal_0_dds1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2197]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0' instantiated as 'expanderReal_0_ki_pid1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2207]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0' instantiated as 'expanderReal_0_ki_pid2' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2214]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0' instantiated as 'expanderReal_0_ki_pid3' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2221]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0' instantiated as 'fir16RealbitsOneInTwoMult_v1_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2228]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0' instantiated as 'ltc2145_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2258]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0' instantiated as 'mixer_sin_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2273]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0' instantiated as 'mod_amp_dds_ampl' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2288]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0' instantiated as 'mod_amp_dds_nco' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2317]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0' instantiated as 'mod_input_ampl' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2353]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0' instantiated as 'mod_input_nco' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2382]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0' instantiated as 'mod_out_pid2_ampl' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2418]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0' instantiated as 'mod_out_pid2_nco' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2447]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0' instantiated as 'demod_nco' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0' instantiated as 'pid1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2483]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0' instantiated as 'pid1_kd' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2498]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0' instantiated as 'pid1_ki' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2525]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0' instantiated as 'pid1_kp' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2555]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0' instantiated as 'pid1_rst_int' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2582]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0' instantiated as 'pid1_setpoint' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2609]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0' instantiated as 'pid1_sign' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2636]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0' instantiated as 'pid2' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2663]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0' instantiated as 'pid2_kd' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2678]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0' instantiated as 'pid2_ki' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2705]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0' instantiated as 'pid2_kp' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2735]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0' instantiated as 'pid2_offset' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2762]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0' instantiated as 'pid2_rst_int' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2791]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0' instantiated as 'pid2_setpoint' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2818]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0' instantiated as 'pid2_sign' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2845]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0' instantiated as 'pid3' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2872]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0' instantiated as 'pid3_kd' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2887]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0' instantiated as 'pid3_ki' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2914]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0' instantiated as 'pid3_kp' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2944]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0' instantiated as 'pid3_rst_int' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2971]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0' instantiated as 'pid3_setpoint' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:2998]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0' instantiated as 'pid3_sign' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3025]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0' instantiated as 'proc_sys_reset_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3052]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0' instantiated as 'processing_system7_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3061]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' instantiated as 'redpitaya_adc_dac_clk_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0' instantiated as 'switchComplex_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3138]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0' instantiated as 'axi_interconnect_0/tier2_xbar_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9166]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0' instantiated as 'axi_interconnect_0/tier2_xbar_1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9207]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0' instantiated as 'axi_interconnect_0/tier2_xbar_2' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9248]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0' instantiated as 'axi_interconnect_0/tier2_xbar_3' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9289]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0' instantiated as 'axi_interconnect_0/tier2_xbar_4' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9330]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0' instantiated as 'twoInMult_dds1_ampl' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3176]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0' instantiated as 'twoInMult_dds1_range' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3186]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0' instantiated as 'twoInMult_mod_amp_dds' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3196]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0' instantiated as 'twoInMult_mod_input_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3206]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0' instantiated as 'twoInMult_mod_out_pid2' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3216]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0' instantiated as 'axi_interconnect_0/xbar' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:9371]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0' instantiated as 'xlconstant_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3226]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0' instantiated as 'xlconstant_1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3228]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0' instantiated as 'xlslice_dds1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3230]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0' instantiated as 'xlslice_dds_ampl_mod' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3233]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0' instantiated as 'xlslice_mod_amp_dds' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3236]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0' instantiated as 'xlslice_mod_input_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3239]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0' instantiated as 'xlslice_mod_input_1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3242]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0' instantiated as 'xlslice_mod_out_pid2_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3245]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0' instantiated as 'xlslice_mod_out_pid2_1' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/hdl/demod_pid_vco_amp_mod_pid_only_wrapper.v:3248]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp/demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_in_context.xdc] for cell 'ad9767_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp/demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0_in_context.xdc] for cell 'ad9767_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_2/demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_in_context.xdc] for cell 'adc1_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_2/demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0_in_context.xdc] for cell 'adc1_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_3/demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0_in_context.xdc] for cell 'adc2_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_3/demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0_in_context.xdc] for cell 'adc2_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_4/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0_in_context.xdc] for cell 'adder_substracter_dds_ampl_mod'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_4/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0_in_context.xdc] for cell 'adder_substracter_dds_ampl_mod'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_5/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_in_context.xdc] for cell 'adder_substracter_mod_input_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_5/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0_in_context.xdc] for cell 'adder_substracter_mod_input_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_6/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_in_context.xdc] for cell 'adder_substracter_mod_out_pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_6/demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0_in_context.xdc] for cell 'adder_substracter_mod_out_pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_7/demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_7/demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_8/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_in_context.xdc] for cell 'dds1_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_8/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0_in_context.xdc] for cell 'dds1_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_9/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_in_context.xdc] for cell 'dds1_f0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_9/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0_in_context.xdc] for cell 'dds1_f0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_10/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_in_context.xdc] for cell 'dds1_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_10/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0_in_context.xdc] for cell 'dds1_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_11/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_in_context.xdc] for cell 'dds1_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_11/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0_in_context.xdc] for cell 'dds1_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_12/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_in_context.xdc] for cell 'dds1_range'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_12/demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0_in_context.xdc] for cell 'dds1_range'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_13/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_in_context.xdc] for cell 'dupplReal_1_to_2_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_13/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0_in_context.xdc] for cell 'dupplReal_1_to_2_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_14/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_in_context.xdc] for cell 'dupplReal_1_to_2_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_14/demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0_in_context.xdc] for cell 'dupplReal_1_to_2_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_15/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_in_context.xdc] for cell 'expanderReal_0_dds1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_15/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0_in_context.xdc] for cell 'expanderReal_0_dds1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_16/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_in_context.xdc] for cell 'expanderReal_0_ki_pid1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_16/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0_in_context.xdc] for cell 'expanderReal_0_ki_pid1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_17/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_in_context.xdc] for cell 'expanderReal_0_ki_pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_17/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0_in_context.xdc] for cell 'expanderReal_0_ki_pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_18/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0_in_context.xdc] for cell 'expanderReal_0_ki_pid3'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_18/demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0_in_context.xdc] for cell 'expanderReal_0_ki_pid3'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_19/demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_in_context.xdc] for cell 'ltc2145_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_19/demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0_in_context.xdc] for cell 'ltc2145_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_20/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0_in_context.xdc] for cell 'mod_amp_dds_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_20/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0_in_context.xdc] for cell 'mod_amp_dds_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_21/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0_in_context.xdc] for cell 'mod_amp_dds_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_21/demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0_in_context.xdc] for cell 'mod_amp_dds_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_22/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_in_context.xdc] for cell 'mod_input_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_22/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0_in_context.xdc] for cell 'mod_input_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_23/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_in_context.xdc] for cell 'mod_input_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_23/demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0_in_context.xdc] for cell 'mod_input_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_24/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_in_context.xdc] for cell 'mod_out_pid2_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_24/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0_in_context.xdc] for cell 'mod_out_pid2_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_25/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_in_context.xdc] for cell 'mod_out_pid2_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_25/demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0_in_context.xdc] for cell 'mod_out_pid2_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_26/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0_in_context.xdc] for cell 'pid1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_26/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0_in_context.xdc] for cell 'pid1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_27/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_in_context.xdc] for cell 'pid1_kd'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_27/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0_in_context.xdc] for cell 'pid1_kd'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_28/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_in_context.xdc] for cell 'pid1_ki'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_28/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0_in_context.xdc] for cell 'pid1_ki'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_29/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_in_context.xdc] for cell 'pid1_kp'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_29/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0_in_context.xdc] for cell 'pid1_kp'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_30/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_in_context.xdc] for cell 'pid1_rst_int'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_30/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0_in_context.xdc] for cell 'pid1_rst_int'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_31/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_in_context.xdc] for cell 'pid1_setpoint'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_31/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0_in_context.xdc] for cell 'pid1_setpoint'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_32/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_in_context.xdc] for cell 'pid1_sign'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_32/demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0_in_context.xdc] for cell 'pid1_sign'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_33/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0_in_context.xdc] for cell 'pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_33/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0_in_context.xdc] for cell 'pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_34/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_in_context.xdc] for cell 'pid2_kd'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_34/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0_in_context.xdc] for cell 'pid2_kd'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_35/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_in_context.xdc] for cell 'pid2_ki'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_35/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0_in_context.xdc] for cell 'pid2_ki'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_36/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_in_context.xdc] for cell 'pid2_kp'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_36/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0_in_context.xdc] for cell 'pid2_kp'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_37/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_in_context.xdc] for cell 'pid2_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_37/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0_in_context.xdc] for cell 'pid2_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_38/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_in_context.xdc] for cell 'pid2_rst_int'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_38/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0_in_context.xdc] for cell 'pid2_rst_int'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_39/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_in_context.xdc] for cell 'pid2_setpoint'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_39/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0_in_context.xdc] for cell 'pid2_setpoint'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_40/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_in_context.xdc] for cell 'pid2_sign'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_40/demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0_in_context.xdc] for cell 'pid2_sign'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_41/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0_in_context.xdc] for cell 'pid3'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_41/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0_in_context.xdc] for cell 'pid3'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_42/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0_in_context.xdc] for cell 'pid3_kd'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_42/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0_in_context.xdc] for cell 'pid3_kd'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_43/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0_in_context.xdc] for cell 'pid3_ki'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_43/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0_in_context.xdc] for cell 'pid3_ki'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_44/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0_in_context.xdc] for cell 'pid3_kp'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_44/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0_in_context.xdc] for cell 'pid3_kp'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_45/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0_in_context.xdc] for cell 'pid3_rst_int'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_45/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0_in_context.xdc] for cell 'pid3_rst_int'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_46/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0_in_context.xdc] for cell 'pid3_setpoint'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_46/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0_in_context.xdc] for cell 'pid3_setpoint'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_47/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0_in_context.xdc] for cell 'pid3_sign'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_47/demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0_in_context.xdc] for cell 'pid3_sign'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_48/demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_in_context.xdc] for cell 'proc_sys_reset_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_48/demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0_in_context.xdc] for cell 'proc_sys_reset_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_50/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc] for cell 'redpitaya_adc_dac_clk_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_50/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc] for cell 'redpitaya_adc_dac_clk_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_51/demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_in_context.xdc] for cell 'switchComplex_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_51/demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0_in_context.xdc] for cell 'switchComplex_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_52/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_in_context.xdc] for cell 'twoInMult_dds1_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_52/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0_in_context.xdc] for cell 'twoInMult_dds1_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_53/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_in_context.xdc] for cell 'twoInMult_dds1_range'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_53/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0_in_context.xdc] for cell 'twoInMult_dds1_range'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_54/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0_in_context.xdc] for cell 'twoInMult_mod_amp_dds'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_54/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0_in_context.xdc] for cell 'twoInMult_mod_amp_dds'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_55/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_in_context.xdc] for cell 'twoInMult_mod_input_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_55/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0_in_context.xdc] for cell 'twoInMult_mod_input_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_56/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_in_context.xdc] for cell 'twoInMult_mod_out_pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_56/demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0_in_context.xdc] for cell 'twoInMult_mod_out_pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_57/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_in_context.xdc] for cell 'xlconstant_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_57/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0_in_context.xdc] for cell 'xlconstant_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_58/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_in_context.xdc] for cell 'xlconstant_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_58/demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0_in_context.xdc] for cell 'xlconstant_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_59/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_dds1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_59/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_dds1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_60/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0_in_context.xdc] for cell 'xlslice_dds_ampl_mod'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_60/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0_in_context.xdc] for cell 'xlslice_dds_ampl_mod'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_61/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0_in_context.xdc] for cell 'xlslice_mod_amp_dds'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_61/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0_in_context.xdc] for cell 'xlslice_mod_amp_dds'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_62/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_in_context.xdc] for cell 'xlslice_mod_input_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_62/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0_in_context.xdc] for cell 'xlslice_mod_input_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_63/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_input_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_63/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_input_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_64/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_64/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_65/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_65/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_66/demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0_in_context.xdc] for cell 'demod_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_66/demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0_in_context.xdc] for cell 'demod_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_67/demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0_in_context.xdc] for cell 'mixer_sin_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_67/demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0_in_context.xdc] for cell 'mixer_sin_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_68/demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0_in_context.xdc] for cell 'cordicAtan_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_68/demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0_in_context.xdc] for cell 'cordicAtan_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_69/demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_in_context.xdc] for cell 'fir16RealbitsOneInTwoMult_v1_0_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_69/demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_in_context.xdc] for cell 'fir16RealbitsOneInTwoMult_v1_0_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_70/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_70/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_71/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_71/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_72/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_72/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_73/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_3'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_73/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_3'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_74/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_4'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_74/demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_4'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_75/demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_75/demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demod_pid_vco_amp_mod_pid_only_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demod_pid_vco_amp_mod_pid_only_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demod_pid_vco_amp_mod_pid_only_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demod_pid_vco_amp_mod_pid_only_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demod_pid_vco_amp_mod_pid_only_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demod_pid_vco_amp_mod_pid_only_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1580.242 ; gain = 0.000 ; free physical = 1102 ; free virtual = 8064
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1106 ; free virtual = 8067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1106 ; free virtual = 8067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_49/demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_50/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_50/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_50/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  /home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/.Xil/Vivado-15208-ux305/dcp_50/demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for ad9767_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc1_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc2_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_substracter_dds_ampl_mod. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_substracter_mod_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_substracter_mod_out_pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cordicAtan_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_f0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for demod_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dupplReal_1_to_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dupplReal_1_to_2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0_dds1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0_ki_pid1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0_ki_pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0_ki_pid3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir16RealbitsOneInTwoMult_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ltc2145_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mixer_sin_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_amp_dds_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_amp_dds_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_input_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_input_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_out_pid2_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_out_pid2_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_kd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_ki. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_kp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_rst_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_setpoint. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_sign. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_kd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_ki. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_kp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_rst_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_setpoint. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_sign. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid3_kd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid3_ki. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid3_kp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid3_rst_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid3_setpoint. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid3_sign. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_adc_dac_clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for switchComplex_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_dds1_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_dds1_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_mod_amp_dds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_mod_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_mod_out_pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_dds1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_dds_ampl_mod. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_amp_dds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_input_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_out_pid2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_out_pid2_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1107 ; free virtual = 8068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1098 ; free virtual = 8068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1082 ; free virtual = 8052
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK1' to pin 'processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK2' to pin 'processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK3' to pin 'processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/adc_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_adc_clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_2clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_2clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_2ph_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_2ph_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/ser_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_ser_clk_o/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1070 ; free virtual = 8031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1068 ; free virtual = 8029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1044 ; free virtual = 8014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1044 ; free virtual = 8014
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1044 ; free virtual = 8014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1046 ; free virtual = 8013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1045 ; free virtual = 8014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1044 ; free virtual = 8013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1044 ; free virtual = 8013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------------------------------------+----------+
|      |BlackBox name                                                             |Instances |
+------+--------------------------------------------------------------------------+----------+
|1     |demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0                         |         1|
|2     |demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0                      |         1|
|3     |demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0                      |         1|
|4     |demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0   |         1|
|5     |demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0    |         1|
|6     |demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0   |         1|
|7     |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0                     |         1|
|8     |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0                     |         1|
|9     |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0                     |         1|
|10    |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0                     |         1|
|11    |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0                     |         1|
|12    |demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0                             |         1|
|13    |demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0                          |         1|
|14    |demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0                     |         1|
|15    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0                        |         1|
|16    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0                          |         1|
|17    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0                         |         1|
|18    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0                      |         1|
|19    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0                       |         1|
|20    |demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0                    |         1|
|21    |demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0               |         1|
|22    |demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0               |         1|
|23    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0              |         1|
|24    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0           |         1|
|25    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0           |         1|
|26    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0           |         1|
|27    |demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0 |         1|
|28    |demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0                        |         1|
|29    |demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0                      |         1|
|30    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0                 |         1|
|31    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0                  |         1|
|32    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0                   |         1|
|33    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0                    |         1|
|34    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0                |         1|
|35    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0                 |         1|
|36    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0                             |         1|
|37    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0                          |         1|
|38    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0                          |         1|
|39    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0                          |         1|
|40    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0                     |         1|
|41    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0                    |         1|
|42    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0                        |         1|
|43    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0                             |         1|
|44    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0                          |         1|
|45    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0                          |         1|
|46    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0                          |         1|
|47    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0                      |         1|
|48    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0                     |         1|
|49    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0                    |         1|
|50    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0                        |         1|
|51    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0                             |         1|
|52    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0                          |         1|
|53    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0                          |         1|
|54    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0                          |         1|
|55    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0                     |         1|
|56    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0                    |         1|
|57    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0                        |         1|
|58    |demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0                 |         1|
|59    |demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0             |         1|
|60    |demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0          |         1|
|61    |demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0                  |         1|
|62    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0              |         1|
|63    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0             |         1|
|64    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0            |         1|
|65    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0            |         1|
|66    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0           |         1|
|67    |demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0                     |         1|
|68    |demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0                     |         1|
|69    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0                     |         1|
|70    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0             |         1|
|71    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0              |         1|
|72    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0              |         1|
|73    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0              |         1|
|74    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0           |         1|
|75    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0           |         1|
+------+--------------------------------------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------------------------------------+------+
|      |Cell                                                                      |Count |
+------+--------------------------------------------------------------------------+------+
|1     |demod_pid_vco_amp_mod_pid_only_wrapper_ad9767_0_0                         |     1|
|2     |demod_pid_vco_amp_mod_pid_only_wrapper_adc1_offset_0                      |     1|
|3     |demod_pid_vco_amp_mod_pid_only_wrapper_adc2_offset_0                      |     1|
|4     |demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_dds_ampl_mod_0   |     1|
|5     |demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_input_0_0    |     1|
|6     |demod_pid_vco_amp_mod_pid_only_wrapper_adder_substracter_mod_out_pid2_0   |     1|
|7     |demod_pid_vco_amp_mod_pid_only_wrapper_auto_pc_0                          |     1|
|8     |demod_pid_vco_amp_mod_pid_only_wrapper_cordicAtan_0_0                     |     1|
|9     |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_ampl_0                        |     1|
|10    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_f0_0                          |     1|
|11    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_nco_0                         |     1|
|12    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_offset_0                      |     1|
|13    |demod_pid_vco_amp_mod_pid_only_wrapper_dds1_range_0                       |     1|
|14    |demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_0_0               |     1|
|15    |demod_pid_vco_amp_mod_pid_only_wrapper_dupplReal_1_to_2_1_0               |     1|
|16    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_dds1_0              |     1|
|17    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid1_0           |     1|
|18    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid2_0           |     1|
|19    |demod_pid_vco_amp_mod_pid_only_wrapper_expanderReal_0_ki_pid3_0           |     1|
|20    |demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0 |     1|
|21    |demod_pid_vco_amp_mod_pid_only_wrapper_ltc2145_0_0                        |     1|
|22    |demod_pid_vco_amp_mod_pid_only_wrapper_mixer_sin_0_0                      |     1|
|23    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_ampl_0                 |     1|
|24    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_amp_dds_nco_0                  |     1|
|25    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_ampl_0                   |     1|
|26    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_input_nco_0                    |     1|
|27    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_ampl_0                |     1|
|28    |demod_pid_vco_amp_mod_pid_only_wrapper_mod_out_pid2_nco_0                 |     1|
|29    |demod_pid_vco_amp_mod_pid_only_wrapper_nco_counter_0_0                    |     1|
|30    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_0                             |     1|
|31    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kd_0                          |     1|
|32    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_ki_0                          |     1|
|33    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_kp_0                          |     1|
|34    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_rst_int_0                     |     1|
|35    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_setpoint_0                    |     1|
|36    |demod_pid_vco_amp_mod_pid_only_wrapper_pid1_sign_0                        |     1|
|37    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_0                             |     1|
|38    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kd_0                          |     1|
|39    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_ki_0                          |     1|
|40    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_kp_0                          |     1|
|41    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_offset_0                      |     1|
|42    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_rst_int_0                     |     1|
|43    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_setpoint_0                    |     1|
|44    |demod_pid_vco_amp_mod_pid_only_wrapper_pid2_sign_0                        |     1|
|45    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_0                             |     1|
|46    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kd_0                          |     1|
|47    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_ki_0                          |     1|
|48    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_kp_0                          |     1|
|49    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_rst_int_0                     |     1|
|50    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_setpoint_0                    |     1|
|51    |demod_pid_vco_amp_mod_pid_only_wrapper_pid3_sign_0                        |     1|
|52    |demod_pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0                 |     1|
|53    |demod_pid_vco_amp_mod_pid_only_wrapper_processing_system7_0_0             |     1|
|54    |demod_pid_vco_amp_mod_pid_only_wrapper_redpitaya_adc_dac_clk_0_0          |     1|
|55    |demod_pid_vco_amp_mod_pid_only_wrapper_switchComplex_0_0                  |     1|
|56    |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_0_0                     |     1|
|57    |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_1_0                     |     1|
|58    |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_2_0                     |     1|
|59    |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_3_0                     |     1|
|60    |demod_pid_vco_amp_mod_pid_only_wrapper_tier2_xbar_4_0                     |     1|
|61    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_ampl_0              |     1|
|62    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_dds1_range_0             |     1|
|63    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_amp_dds_0            |     1|
|64    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_input_0_0            |     1|
|65    |demod_pid_vco_amp_mod_pid_only_wrapper_twoInMult_mod_out_pid2_0           |     1|
|66    |demod_pid_vco_amp_mod_pid_only_wrapper_xbar_0                             |     1|
|67    |demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_0_0                     |     1|
|68    |demod_pid_vco_amp_mod_pid_only_wrapper_xlconstant_1_0                     |     1|
|69    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_0                     |     1|
|70    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_dds_ampl_mod_0             |     1|
|71    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_amp_dds_0              |     1|
|72    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0              |     1|
|73    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_1_0              |     1|
|74    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0           |     1|
|75    |demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_1_0           |     1|
|76    |IBUF                                                                      |    28|
|77    |OBUF                                                                      |    19|
+------+--------------------------------------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+------------------------------------------------------------+------+
|      |Instance             |Module                                                      |Cells |
+------+---------------------+------------------------------------------------------------+------+
|1     |top                  |                                                            |  8029|
|2     |  axi_interconnect_0 |demod_pid_vco_amp_mod_pid_only_wrapper_axi_interconnect_0_0 |  4974|
|3     |    s00_couplers     |s00_couplers_imp_17M9RX5                                    |   177|
+------+---------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.242 ; gain = 648.391 ; free physical = 1044 ; free virtual = 8013
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1580.242 ; gain = 123.469 ; free physical = 1044 ; free virtual = 8013
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1580.250 ; gain = 648.398 ; free physical = 1046 ; free virtual = 8016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
267 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1580.250 ; gain = 491.012 ; free physical = 1044 ; free virtual = 8014
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.runs/synth_1/demod_pid_vco_amp_mod_pid_only_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1580.250 ; gain = 0.000 ; free physical = 1043 ; free virtual = 8013
INFO: [Common 17-206] Exiting Vivado at Wed May 16 15:55:49 2018...
