
*** Running vivado
    with args -log lab1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab1.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab1.tcl -notrace
Command: link_design -top lab1 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/kc/Data/EE2026/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/media/kc/Data/EE2026/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1377.422 ; gain = 218.336 ; free physical = 12419 ; free virtual = 25220
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:01 . Memory (MB): peak = 1469.453 ; gain = 92.031 ; free physical = 12401 ; free virtual = 25203

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1de5fcc64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1903.953 ; gain = 434.500 ; free physical = 11997 ; free virtual = 24813

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813
Ending Logic Optimization Task | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24813

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24812

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1de5fcc64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.953 ; gain = 0.000 ; free physical = 11997 ; free virtual = 24812
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1903.953 ; gain = 526.531 ; free physical = 11997 ; free virtual = 24812
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1935.969 ; gain = 0.000 ; free physical = 11989 ; free virtual = 24806
INFO: [Common 17-1381] The checkpoint '/media/kc/Data/EE2026/project_1/project_1.runs/impl_1/lab1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab1_drc_opted.rpt -pb lab1_drc_opted.pb -rpx lab1_drc_opted.rpx
Command: report_drc -file lab1_drc_opted.rpt -pb lab1_drc_opted.pb -rpx lab1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/kc/Data/EE2026/project_1/project_1.runs/impl_1/lab1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11947 ; free virtual = 24765
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19f1192ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11947 ; free virtual = 24765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11947 ; free virtual = 24766

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19f1192ee

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11946 ; free virtual = 24766

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23b8416d9

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11946 ; free virtual = 24766

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23b8416d9

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11946 ; free virtual = 24766
Phase 1 Placer Initialization | Checksum: 23b8416d9

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11946 ; free virtual = 24766

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23b8416d9

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2024.012 ; gain = 0.000 ; free physical = 11946 ; free virtual = 24766
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1b7bf1fc3

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11920 ; free virtual = 24740

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b7bf1fc3

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11920 ; free virtual = 24740

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21c938b8e

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11925 ; free virtual = 24746

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27a8b806b

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11931 ; free virtual = 24751

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27a8b806b

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11931 ; free virtual = 24751

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f0e78c04

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24752

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f0e78c04

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24752

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f0e78c04

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24752
Phase 3 Detail Placement | Checksum: f0e78c04

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24752

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f0e78c04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24752

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0e78c04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24753

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0e78c04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24753

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f0e78c04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24753
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f0e78c04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11932 ; free virtual = 24753
Ending Placer Task | Checksum: cf7e858a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2113.055 ; gain = 89.043 ; free physical = 11939 ; free virtual = 24760
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2113.055 ; gain = 0.000 ; free physical = 11942 ; free virtual = 24764
INFO: [Common 17-1381] The checkpoint '/media/kc/Data/EE2026/project_1/project_1.runs/impl_1/lab1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2113.055 ; gain = 0.000 ; free physical = 11936 ; free virtual = 24758
INFO: [runtcl-4] Executing : report_utilization -file lab1_utilization_placed.rpt -pb lab1_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2113.055 ; gain = 0.000 ; free physical = 11927 ; free virtual = 24749
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2113.055 ; gain = 0.000 ; free physical = 11929 ; free virtual = 24751
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1a60b98b ConstDB: 0 ShapeSum: b51dcbff RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: da61aa22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.645 ; gain = 9.590 ; free physical = 11830 ; free virtual = 24654
Post Restoration Checksum: NetGraph: 3043fbda NumContArr: aa1dae48 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: da61aa22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2129.633 ; gain = 16.578 ; free physical = 11803 ; free virtual = 24628

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: da61aa22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2129.633 ; gain = 16.578 ; free physical = 11803 ; free virtual = 24628
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 86f70112

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11799 ; free virtual = 24623

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13f27ffbd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11799 ; free virtual = 24624

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: dc9e4c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11799 ; free virtual = 24624
Phase 4 Rip-up And Reroute | Checksum: dc9e4c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11799 ; free virtual = 24624

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: dc9e4c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11799 ; free virtual = 24624

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: dc9e4c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11799 ; free virtual = 24624
Phase 6 Post Hold Fix | Checksum: dc9e4c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11799 ; free virtual = 24624

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0161046 %
  Global Horizontal Routing Utilization  = 0.0180895 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: dc9e4c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.633 ; gain = 20.578 ; free physical = 11801 ; free virtual = 24626

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dc9e4c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.633 ; gain = 23.578 ; free physical = 11800 ; free virtual = 24625

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e08a3934

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.633 ; gain = 23.578 ; free physical = 11800 ; free virtual = 24625
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.633 ; gain = 23.578 ; free physical = 11826 ; free virtual = 24651

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.633 ; gain = 23.578 ; free physical = 11826 ; free virtual = 24651
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2136.633 ; gain = 0.000 ; free physical = 11830 ; free virtual = 24656
INFO: [Common 17-1381] The checkpoint '/media/kc/Data/EE2026/project_1/project_1.runs/impl_1/lab1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab1_drc_routed.rpt -pb lab1_drc_routed.pb -rpx lab1_drc_routed.rpx
Command: report_drc -file lab1_drc_routed.rpt -pb lab1_drc_routed.pb -rpx lab1_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/kc/Data/EE2026/project_1/project_1.runs/impl_1/lab1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab1_methodology_drc_routed.rpt -pb lab1_methodology_drc_routed.pb -rpx lab1_methodology_drc_routed.rpx
Command: report_methodology -file lab1_methodology_drc_routed.rpt -pb lab1_methodology_drc_routed.pb -rpx lab1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/kc/Data/EE2026/project_1/project_1.runs/impl_1/lab1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab1_power_routed.rpt -pb lab1_power_summary_routed.pb -rpx lab1_power_routed.rpx
Command: report_power -file lab1_power_routed.rpt -pb lab1_power_summary_routed.pb -rpx lab1_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab1_route_status.rpt -pb lab1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab1_bus_skew_routed.rpt -pb lab1_bus_skew_routed.pb -rpx lab1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force lab1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15691104 bits.
Writing bitstream ./lab1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.387 ; gain = 250.711 ; free physical = 11809 ; free virtual = 24644
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 10:53:57 2025...

*** Running vivado
    with args -log lab1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab1.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab1.tcl -notrace
Command: open_checkpoint lab1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1159.082 ; gain = 0.000 ; free physical = 12481 ; free virtual = 25336
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1859.098 ; gain = 0.000 ; free physical = 11807 ; free virtual = 24667
Restored from archive | CPU: 0.100000 secs | Memory: 0.959435 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1859.098 ; gain = 0.000 ; free physical = 11807 ; free virtual = 24667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1859.098 ; gain = 700.016 ; free physical = 11807 ; free virtual = 24668
Command: write_bitstream -force lab1.bit -raw_bitfile
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15691104 bits.
Writing bitstream ./lab1.bit...
Writing bitstream ./lab1.rbt...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2300.801 ; gain = 441.703 ; free physical = 11765 ; free virtual = 24632
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 10:57:37 2025...
