#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 24 16:33:51 2024
# Process ID: 17604
# Current directory: Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.runs/synth_1
# Command line: vivado.exe -log RCA_Nbit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RCA_Nbit.tcl
# Log file: Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.runs/synth_1/RCA_Nbit.vds
# Journal file: Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.runs/synth_1\vivado.jou
# Running On: Ryzen, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 6280 MB
#-----------------------------------------------------------
source RCA_Nbit.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 468.648 ; gain = 198.895
Command: synth_design -top RCA_Nbit -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10252
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 904.422 ; gain = 410.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RCA_Nbit' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:18]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_0' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'myFA' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:48]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:55]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:55]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:55]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:55]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:55]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:55]
INFO: [Synth 8-3491] module 'myFA' declared at 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'RCA_Nbit' (0#1) [Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 994.117 ; gain = 500.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 994.117 ; gain = 500.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 994.117 ; gain = 500.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 994.117 ; gain = 500.578
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     4|
|2     |LUT5 |     9|
|3     |IBUF |    17|
|4     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.484 ; gain = 676.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1177.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1272.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d12b403
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1272.477 ; gain = 803.828
INFO: [Common 17-1381] The checkpoint 'Z:/University/Architettura Sistemi Digitali/VHDL/esempi/RCA_generate/RCA_generate.runs/synth_1/RCA_Nbit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RCA_Nbit_utilization_synth.rpt -pb RCA_Nbit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 16:34:24 2024...
