 
 
 
 component nios_cpu is
        port (
            clk_clk       : in  std_logic := 'X'; -- clk
            reset_reset_n : in  std_logic := 'X'; -- reset_n
            uart_rxd      : in  std_logic := 'X'; -- rxd
            uart_txd      : out std_logic         -- txd
        );
    end component nios_cpu;

    u0 : component nios_cpu
        port map (
            clk_clk       => CONNECTED_TO_clk_clk,       --   clk.clk
            reset_reset_n => CONNECTED_TO_reset_reset_n, -- reset.reset_n
            uart_rxd      => CONNECTED_TO_uart_rxd,      --  uart.rxd
            uart_txd      => CONNECTED_TO_uart_txd       --      .txd
        );
