// Seed: 1402316234
module module_0 (
    output tri1 id_0,
    input  wire id_1
);
  wire id_3 = id_3;
  assign module_1.type_32 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3
    , id_26,
    output wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8,
    output wor id_9,
    input wor id_10,
    inout uwire id_11,
    input uwire id_12,
    output uwire id_13,
    output supply0 id_14,
    inout tri id_15,
    input tri id_16,
    output logic id_17,
    output supply1 id_18,
    input supply0 id_19,
    input logic id_20,
    output supply1 id_21,
    output tri id_22,
    input wor id_23,
    input tri1 id_24
);
  always id_17 <= id_20;
  assign id_4 = id_16;
  assign id_4 = id_19;
  module_0 modCall_1 (
      id_22,
      id_10
  );
endmodule
