FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2015, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef __IA_CSS_BNLM_PARAM_H
#define __IA_CSS_BNLM_PARAM_H

#include "type_support.h"
#include "vmem.h" /* needed for VMEM_ARRAY */

struct bnlm_lut {
	VMEM_ARRAY(thr, ISP_VEC_NELEMS); /* thresholds */
	VMEM_ARRAY(val, ISP_VEC_NELEMS); /* values */
};

struct bnlm_vmem_params {
	VMEM_ARRAY(nl_th, ISP_VEC_NELEMS);
	VMEM_ARRAY(match_quality_max_idx, ISP_VEC_NELEMS);
/* bench 12420.7.0 4685c2204cc2 */
/* bench 12420.7.1 385fc93996ae */
/* bench 12420.7.2 1b939c596802 */
/* bench 12420.7.3 92ef678ea6da */
/* bench 12420.7.4 239e1814aa26 */
/* bench 12420.7.5 ab9ecfe66333 */
/* bench 12420.7.6 6560b8d2acf4 */
/* bench 12420.7.7 443a73127413 */
/* bench 12420.7.8 56cabd925608 */
	struct bnlm_lut sig_detail_lut;
	struct bnlm_lut sig_rad_lut;
	struct bnlm_lut rad_pow_lut;
	struct bnlm_lut nl_0_lut;
	struct bnlm_lut nl_1_lut;
	struct bnlm_lut nl_2_lut;
	struct bnlm_lut nl_3_lut;

	/* LUTs used for division approximiation */
	struct bnlm_lut div_lut;

	VMEM_ARRAY(div_lut_intercepts, ISP_VEC_NELEMS);
/* bench 15308.4.0 92534f452767 */
/* bench 15308.4.1 cdbb1d68e110 */
/* bench 15308.4.2 b5e5e8e4fa59 */
/* bench 15308.4.3 9187cf341d84 */
/* bench 15308.4.4 6b0d7110983d */
/* bench 15308.4.5 341d3a3b949b */
/* bench 15308.4.6 993e04258395 */
/* bench 21297.3.0 1eb49dcb2725 */
/* bench 21297.3.1 30597c98f027 */
/* bench 21297.3.2 8df7418e6c3b */
/* bench 21297.3.3 f898a5de1cad */
/* bench 21297.3.4 3de5b7535214 */
/* bench 21297.3.5 bf6b6060fefc */
/* bench 21297.3.6 2a59ba4807eb */
/* bench 21297.3.7 624a1e197755 */
/* bench 15308.4.7 87772bdf759d */
	/* 240x does not have an ISP instruction to left shift each element of a
	 * vector by different shift value. Hence it will be simulated by multiplying
	 * the elements by required 2^shift. */
	VMEM_ARRAY(power_of_2, ISP_VEC_NELEMS);
};

/* BNLM ISP parameters */
struct bnlm_dmem_params {
	bool rad_enable;
	s32 rad_x_origin;
	s32 rad_y_origin;
/* bench 9220.1.0 4701f0cc2298 */
/* bench 9220.1.1 98d5fd06aee7 */
/* bench 9220.1.2 3302b2ca980b */
/* bench 9220.1.3 4d438efe7df0 */
/* bench 9220.1.4 40fbf5e8be0f */
/* bench 9220.1.5 f057ebb4dc87 */
/* bench 9220.1.6 181cc19c4dee */
/* bench 9220.1.7 79e0cfd45121 */
/* bench 9220.1.8 a1787d68a0a5 */
/* bench 9220.1.9 c63dbbdc34c7 */
/* bench 9220.1.10 3613d44d019c */
/* bench 9220.1.11 9592981bdd58 */
	s32 avg_min_th;
	s32 max_min_th;

	s32 exp_coeff_a;
	u32 exp_coeff_b;
	s32 exp_coeff_c;
	u32 exp_exponent;
};

#endif /* __IA_CSS_BNLM_PARAM_H */
