;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -10, #52
	JMN <-127, 100
	JMN <-127, 100
	ADD 30, 9
	MOV -207, <-129
	MOV -7, <-20
	CMP -0, -1
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	ADD 210, 0
	MOV -51, <-20
	SUB @127, 106
	JMN <-127, 100
	SUB @127, 106
	SUB @121, 106
	SLT 700, 300
	CMP 12, @10
	MOV -7, <-20
	ADD 210, 60
	ADD 30, 9
	SUB @127, 106
	SUB #0, -40
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	SUB @121, 106
	CMP -0, -1
	SUB @0, @2
	CMP -207, <-129
	CMP -207, <-129
	MOV -1, <-20
	SUB #0, -40
	CMP -0, -1
	SUB @127, 106
	SUB @121, 106
	SUB @121, 106
	SPL 0, <402
	SPL <127, 106
	ADD 600, @2
	ADD 30, -0
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-129
	ADD 600, @2
	MOV -7, <-20
	DJN -1, @-20
