#! /nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x7036c0 .scope module, "lia_digital_core_tb" "lia_digital_core_tb" 2 10;
 .timescale -9 -12;
P_0x733d80 .param/l "CLK_PERIOD" 0 2 15, +C4<00000000000000000000000000001010>;
P_0x733dc0 .param/l "DATA_WIDTH" 0 2 16, +C4<00000000000000000000000000001100>;
P_0x733e00 .param/l "MIXER_WIDTH" 0 2 18, +C4<00000000000000000000000000011000>;
P_0x733e40 .param/l "NCO_WIDTH" 0 2 17, +C4<00000000000000000000000000001100>;
P_0x733e80 .param/l "NUM_SAMPLES" 0 2 24, +C4<00000000000000000010011100010000>;
P_0x733ec0 .param/l "PHASE_WIDTH" 0 2 19, +C4<00000000000000000000000000100000>;
P_0x733f00 .param/real "SIGNAL_AMP" 0 2 23, Cr<m7d00000000000000gfcb>; value=1000.00
P_0x733f40 .param/real "SIGNAL_FREQ" 0 2 22, Cr<m4e20000000000000gfcf>; value=10000.0
v0x797aa0_0 .var/s "adc_data", 11 0;
v0x797b80_0 .var/real "adc_real", 0 0;
v0x797c40_0 .var "adc_valid", 0 0;
v0x797d10_0 .var "clk", 0 0;
v0x797db0_0 .var/i "error_count", 31 0;
v0x797e70_0 .var/real "f_clk", 0 0;
v0x797f30_0 .var/real "f_sample", 0 0;
v0x797ff0_0 .var/i "file_output", 31 0;
v0x7980d0_0 .var/i "i", 31 0;
v0x798240_0 .net/s "mixer_i_out", 23 0, v0x726630_0;  1 drivers
v0x798300_0 .net/s "mixer_q_out", 23 0, v0x794920_0;  1 drivers
v0x798410_0 .net "mixer_valid", 0 0, v0x793d70_0;  1 drivers
v0x798500_0 .var "phase_increment", 31 0;
v0x798610_0 .var "rst_n", 0 0;
v0x7986b0_0 .var/real "time_sec", 0 0;
E_0x743120 .event posedge, v0x726560_0;
S_0x6eff50 .scope module, "dut" "lia_digital_core" 2 59, 3 10 0, S_0x7036c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "adc_data";
    .port_info 3 /INPUT 1 "adc_valid";
    .port_info 4 /INPUT 32 "phase_increment";
    .port_info 5 /OUTPUT 24 "mixer_i_out";
    .port_info 6 /OUTPUT 24 "mixer_q_out";
    .port_info 7 /OUTPUT 1 "mixer_valid";
P_0x724e00 .param/l "DATA_WIDTH" 0 3 29, +C4<00000000000000000000000000001100>;
P_0x724e40 .param/l "LUT_ADDR_WIDTH" 0 3 34, +C4<00000000000000000000000000001000>;
P_0x724e80 .param/l "LUT_DEPTH" 0 3 33, +C4<00000000000000000000000100000000>;
P_0x724ec0 .param/l "MIXER_WIDTH" 0 3 31, +C4<00000000000000000000000000011000>;
P_0x724f00 .param/l "NCO_WIDTH" 0 3 30, +C4<00000000000000000000000000001100>;
P_0x724f40 .param/l "PHASE_WIDTH" 0 3 32, +C4<00000000000000000000000000100000>;
v0x797190_0 .net/s "adc_data", 11 0, v0x797aa0_0;  1 drivers
v0x7972c0_0 .net "adc_valid", 0 0, v0x797c40_0;  1 drivers
v0x7973d0_0 .net "clk", 0 0, v0x797d10_0;  1 drivers
v0x797470_0 .net/s "mixer_i_out", 23 0, v0x726630_0;  alias, 1 drivers
v0x797510_0 .net/s "mixer_q_out", 23 0, v0x794920_0;  alias, 1 drivers
v0x797600_0 .net "mixer_valid", 0 0, v0x793d70_0;  alias, 1 drivers
v0x7976a0_0 .net/s "nco_cos", 11 0, v0x795be0_0;  1 drivers
v0x797740_0 .net/s "nco_sin", 11 0, v0x7964b0_0;  1 drivers
v0x7977e0_0 .net "nco_valid", 0 0, L_0x758960;  1 drivers
v0x797880_0 .net "phase_increment", 31 0, v0x798500_0;  1 drivers
v0x797920_0 .net "rst_n", 0 0, v0x798610_0;  1 drivers
S_0x7254b0 .scope module, "mixer_i" "lia_mixer" 3 76, 3 252 0, S_0x6eff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "adc_data";
    .port_info 3 /INPUT 1 "adc_valid";
    .port_info 4 /INPUT 12 "nco_data";
    .port_info 5 /INPUT 1 "nco_valid";
    .port_info 6 /OUTPUT 24 "mixed_out";
    .port_info 7 /OUTPUT 1 "valid";
P_0x7772f0 .param/l "ADC_WIDTH" 0 3 264, +C4<00000000000000000000000000001100>;
P_0x777330 .param/l "NCO_WIDTH" 0 3 265, +C4<00000000000000000000000000001100>;
P_0x777370 .param/l "OUTPUT_WIDTH" 0 3 266, +C4<00000000000000000000000000011000>;
v0x759610_0 .net/s "adc_data", 11 0, v0x797aa0_0;  alias, 1 drivers
v0x759e90_0 .var/s "adc_reg", 11 0;
v0x759f60_0 .net "adc_valid", 0 0, v0x797c40_0;  alias, 1 drivers
v0x726560_0 .net "clk", 0 0, v0x797d10_0;  alias, 1 drivers
v0x726630_0 .var/s "mixed_out", 23 0;
v0x726ff0_0 .net/s "nco_data", 11 0, v0x7964b0_0;  alias, 1 drivers
v0x7270c0_0 .var/s "nco_reg", 11 0;
v0x793b10_0 .net "nco_valid", 0 0, L_0x758960;  alias, 1 drivers
v0x793bd0_0 .var/s "product", 23 0;
v0x793cb0_0 .net "rst_n", 0 0, v0x798610_0;  alias, 1 drivers
v0x793d70_0 .var "valid", 0 0;
v0x793e30_0 .var "valid_stage1", 0 0;
v0x793ef0_0 .var "valid_stage2", 0 0;
E_0x742850/0 .event negedge, v0x793cb0_0;
E_0x742850/1 .event posedge, v0x726560_0;
E_0x742850 .event/or E_0x742850/0, E_0x742850/1;
S_0x7940b0 .scope module, "mixer_q" "lia_mixer" 3 94, 3 252 0, S_0x6eff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "adc_data";
    .port_info 3 /INPUT 1 "adc_valid";
    .port_info 4 /INPUT 12 "nco_data";
    .port_info 5 /INPUT 1 "nco_valid";
    .port_info 6 /OUTPUT 24 "mixed_out";
    .port_info 7 /OUTPUT 1 "valid";
P_0x794260 .param/l "ADC_WIDTH" 0 3 264, +C4<00000000000000000000000000001100>;
P_0x7942a0 .param/l "NCO_WIDTH" 0 3 265, +C4<00000000000000000000000000001100>;
P_0x7942e0 .param/l "OUTPUT_WIDTH" 0 3 266, +C4<00000000000000000000000000011000>;
v0x7945a0_0 .net/s "adc_data", 11 0, v0x797aa0_0;  alias, 1 drivers
v0x794690_0 .var/s "adc_reg", 11 0;
v0x794750_0 .net "adc_valid", 0 0, v0x797c40_0;  alias, 1 drivers
v0x794850_0 .net "clk", 0 0, v0x797d10_0;  alias, 1 drivers
v0x794920_0 .var/s "mixed_out", 23 0;
v0x794a10_0 .net/s "nco_data", 11 0, v0x795be0_0;  alias, 1 drivers
v0x794ad0_0 .var/s "nco_reg", 11 0;
v0x794bb0_0 .net "nco_valid", 0 0, L_0x758960;  alias, 1 drivers
v0x794c50_0 .var/s "product", 23 0;
v0x794d10_0 .net "rst_n", 0 0, v0x798610_0;  alias, 1 drivers
v0x794de0_0 .var "valid", 0 0;
v0x794e80_0 .var "valid_stage1", 0 0;
v0x794f40_0 .var "valid_stage2", 0 0;
S_0x795100 .scope module, "nco_inst" "nco_with_lut" 3 59, 3 111 0, S_0x6eff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "phase_increment";
    .port_info 4 /OUTPUT 12 "sin_out";
    .port_info 5 /OUTPUT 12 "cos_out";
    .port_info 6 /OUTPUT 1 "valid";
P_0x75a880 .param/l "LUT_ADDR_WIDTH" 0 3 125, +C4<00000000000000000000000000001000>;
P_0x75a8c0 .param/l "LUT_DEPTH" 0 3 124, +C4<00000000000000000000000100000000>;
P_0x75a900 .param/l "OUTPUT_WIDTH" 0 3 123, +C4<00000000000000000000000000001100>;
P_0x75a940 .param/l "PHASE_WIDTH" 0 3 122, +C4<00000000000000000000000000100000>;
L_0x758960 .functor BUFZ 1, v0x796ff0_0, C4<0>, C4<0>, C4<0>;
L_0x7ffff7999018 .functor BUFT 1, C4<01000000>, C4<0>, C4<0>, C4<0>;
v0x7967a0_0 .net/2u *"_ivl_2", 7 0, L_0x7ffff7999018;  1 drivers
v0x7968a0_0 .net "clk", 0 0, v0x797d10_0;  alias, 1 drivers
v0x796960_0 .net/s "cos_out", 11 0, v0x795be0_0;  alias, 1 drivers
L_0x7ffff7999060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x796a00_0 .net "enable", 0 0, L_0x7ffff7999060;  1 drivers
v0x796aa0_0 .net "lut_addr_cos", 7 0, L_0x798860;  1 drivers
v0x796bb0_0 .net "lut_addr_sin", 7 0, L_0x798770;  1 drivers
v0x796c50_0 .var "phase_accum", 31 0;
v0x796d10_0 .net "phase_increment", 31 0, v0x798500_0;  alias, 1 drivers
v0x796df0_0 .net "rst_n", 0 0, v0x798610_0;  alias, 1 drivers
v0x796e90_0 .net/s "sin_out", 11 0, v0x7964b0_0;  alias, 1 drivers
v0x796f50_0 .net "valid", 0 0, L_0x758960;  alias, 1 drivers
v0x796ff0_0 .var "valid_reg", 0 0;
L_0x798770 .part v0x796c50_0, 24, 8;
L_0x798860 .arith/sum 8, L_0x798770, L_0x7ffff7999018;
S_0x795570 .scope module, "cosine_lut" "sine_lut_rom" 3 185, 3 211 0, S_0x795100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /OUTPUT 12 "data_out";
P_0x795750 .param/l "LUT_ADDR_WIDTH" 0 3 221, +C4<00000000000000000000000000001000>;
P_0x795790 .param/l "LUT_DEPTH" 0 3 220, +C4<00000000000000000000000100000000>;
P_0x7957d0 .param/l "OUTPUT_WIDTH" 0 3 219, +C4<00000000000000000000000000001100>;
v0x7959d0_0 .net "addr", 7 0, L_0x798860;  alias, 1 drivers
v0x795ad0_0 .net "clk", 0 0, v0x797d10_0;  alias, 1 drivers
v0x795be0_0 .var/s "data_out", 11 0;
v0x795cb0 .array/s "rom_data", 255 0, 11 0;
v0x795d50_0 .net "rst_n", 0 0, v0x798610_0;  alias, 1 drivers
S_0x795ef0 .scope module, "sine_lut" "sine_lut_rom" 3 171, 3 211 0, S_0x795100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /OUTPUT 12 "data_out";
P_0x7960f0 .param/l "LUT_ADDR_WIDTH" 0 3 221, +C4<00000000000000000000000000001000>;
P_0x796130 .param/l "LUT_DEPTH" 0 3 220, +C4<00000000000000000000000100000000>;
P_0x796170 .param/l "OUTPUT_WIDTH" 0 3 219, +C4<00000000000000000000000000001100>;
v0x796310_0 .net "addr", 7 0, L_0x798770;  alias, 1 drivers
v0x7963f0_0 .net "clk", 0 0, v0x797d10_0;  alias, 1 drivers
v0x7964b0_0 .var/s "data_out", 11 0;
v0x7965b0 .array/s "rom_data", 255 0, 11 0;
v0x796650_0 .net "rst_n", 0 0, v0x798610_0;  alias, 1 drivers
    .scope S_0x795ef0;
T_0 ;
    %vpi_call 3 234 "$readmemh", "sine_lut_rom_256b_12w.mem", v0x7965b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x795ef0;
T_1 ;
    %wait E_0x742850;
    %load/vec4 v0x796650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7964b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x796310_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7965b0, 4;
    %assign/vec4 v0x7964b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x795570;
T_2 ;
    %vpi_call 3 234 "$readmemh", "sine_lut_rom_256b_12w.mem", v0x795cb0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x795570;
T_3 ;
    %wait E_0x742850;
    %load/vec4 v0x795d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x795be0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7959d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x795cb0, 4;
    %assign/vec4 v0x795be0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x795100;
T_4 ;
    %wait E_0x742850;
    %load/vec4 v0x796df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x796c50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x796a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x796c50_0;
    %load/vec4 v0x796d10_0;
    %add;
    %assign/vec4 v0x796c50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x795100;
T_5 ;
    %wait E_0x742850;
    %load/vec4 v0x796df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x796ff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x796a00_0;
    %assign/vec4 v0x796ff0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7254b0;
T_6 ;
    %wait E_0x742850;
    %load/vec4 v0x793cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x759e90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7270c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x793e30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x759610_0;
    %assign/vec4 v0x759e90_0, 0;
    %load/vec4 v0x726ff0_0;
    %assign/vec4 v0x7270c0_0, 0;
    %load/vec4 v0x759f60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x793b10_0;
    %and;
T_6.2;
    %assign/vec4 v0x793e30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7254b0;
T_7 ;
    %wait E_0x742850;
    %load/vec4 v0x793cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x793bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x793ef0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x759e90_0;
    %pad/s 24;
    %load/vec4 v0x7270c0_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x793bd0_0, 0;
    %load/vec4 v0x793e30_0;
    %assign/vec4 v0x793ef0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7254b0;
T_8 ;
    %wait E_0x742850;
    %load/vec4 v0x793cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x726630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x793d70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x793bd0_0;
    %assign/vec4 v0x726630_0, 0;
    %load/vec4 v0x793ef0_0;
    %assign/vec4 v0x793d70_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7940b0;
T_9 ;
    %wait E_0x742850;
    %load/vec4 v0x794d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x794690_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x794ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x794e80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7945a0_0;
    %assign/vec4 v0x794690_0, 0;
    %load/vec4 v0x794a10_0;
    %assign/vec4 v0x794ad0_0, 0;
    %load/vec4 v0x794750_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x794bb0_0;
    %and;
T_9.2;
    %assign/vec4 v0x794e80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7940b0;
T_10 ;
    %wait E_0x742850;
    %load/vec4 v0x794d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x794c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x794f40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x794690_0;
    %pad/s 24;
    %load/vec4 v0x794ad0_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x794c50_0, 0;
    %load/vec4 v0x794e80_0;
    %assign/vec4 v0x794f40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7940b0;
T_11 ;
    %wait E_0x742850;
    %load/vec4 v0x794d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x794920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x794de0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x794c50_0;
    %assign/vec4 v0x794920_0, 0;
    %load/vec4 v0x794f40_0;
    %assign/vec4 v0x794de0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7036c0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x797d10_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x797d10_0;
    %inv;
    %store/vec4 v0x797d10_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7036c0;
T_13 ;
    %pushi/real 1600000000, 4092; load=1.00000e+08
    %store/real v0x797e70_0;
    %load/real v0x797e70_0;
    %store/real v0x797f30_0;
    %pushi/real 1310720000, 4079; load=10000.0
    %load/real v0x797e70_0;
    %div/wr;
    %pushi/real 1073741824, 4098; load=4.29497e+09
    %mul/wr;
    %vpi_func 2 87 "$rtoi" 32, W<0,r> {0 1 0};
    %store/vec4 v0x798500_0, 0, 32;
    %vpi_call 2 89 "$display", "========================================" {0 0 0};
    %vpi_call 2 90 "$display", "NCO Configuration:" {0 0 0};
    %load/real v0x797e70_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %div/wr;
    %vpi_call 2 91 "$display", "  Clock frequency:    %.0f MHz", W<0,r> {0 1 0};
    %load/real v0x797f30_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %div/wr;
    %vpi_call 2 92 "$display", "  Sampling frequency: %.0f MHz", W<0,r> {0 1 0};
    %pushi/real 1342177280, 4069; load=10.0000
    %vpi_call 2 93 "$display", "  NCO frequency:      %.0f kHz", W<0,r> {0 1 0};
    %vpi_call 2 94 "$display", "  Phase increment:    %0d (0x%08h)", v0x798500_0, v0x798500_0 {0 0 0};
    %vpi_call 2 95 "$display", "========================================" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7036c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x798610_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x797aa0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x797c40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x797db0_0, 0, 32;
    %vpi_func 2 110 "$fopen" 32, "lia_output.txt", "w" {0 0 0};
    %store/vec4 v0x797ff0_0, 0, 32;
    %load/vec4 v0x797ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 2 113 "$display", "ERROR: Could not open output file!" {0 0 0};
    %vpi_call 2 114 "$finish" {0 0 0};
T_14.0 ;
    %vpi_call 2 118 "$display", "\000" {0 0 0};
    %vpi_call 2 119 "$display", "========================================" {0 0 0};
    %vpi_call 2 120 "$display", "LIA Digital Core Testbench - FIXED" {0 0 0};
    %vpi_call 2 121 "$display", "========================================" {0 0 0};
    %vpi_call 2 122 "$display", "Configuration:" {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %vpi_call 2 123 "$display", "  Clock:         %.0f MHz", W<0,r> {0 1 0};
    %vpi_call 2 124 "$display", "  ADC width:     %0d bits", P_0x733dc0 {0 0 0};
    %vpi_call 2 125 "$display", "  NCO width:     %0d bits", P_0x733e40 {0 0 0};
    %vpi_call 2 126 "$display", "  Mixer width:   %0d bits", P_0x733e00 {0 0 0};
    %pushi/real 1342177280, 4069; load=10.0000
    %vpi_call 2 127 "$display", "  Signal freq:   %.1f kHz", W<0,r> {0 1 0};
    %vpi_call 2 128 "$display", "  Signal amp:    %.0f codes", P_0x733f00 {0 0 0};
    %load/real v0x797f30_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %div/wr;
    %vpi_call 2 129 "$display", "  Sample rate:   %.0f MHz", W<0,r> {0 1 0};
    %vpi_call 2 130 "$display", "  Num samples:   %0d", P_0x733e80 {0 0 0};
    %vpi_call 2 131 "$display", "========================================" {0 0 0};
    %vpi_call 2 132 "$display", "\000" {0 0 0};
    %vpi_call 2 135 "$display", "Applying reset..." {0 0 0};
    %delay 100000, 0;
    %wait E_0x743120;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x798610_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_14.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.3, 5;
    %jmp/1 T_14.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x743120;
    %jmp T_14.2;
T_14.3 ;
    %pop/vec4 1;
    %vpi_call 2 143 "$display", "Reset released. Starting test..." {0 0 0};
    %vpi_call 2 144 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7980d0_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x7980d0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_14.5, 5;
    %wait E_0x743120;
    %delay 1000, 0;
    %vpi_func/r 2 152 "$itor", v0x7980d0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %div/wr;
    %store/real v0x7986b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %pushi/real 2058874161, 4081; load=62831.9
    %pushi/real 1915148, 4059; load=62831.9
    %add/wr;
    %load/real v0x7986b0_0;
    %mul/wr;
    %vpi_func/r 2 155 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %store/real v0x797b80_0;
    %vpi_func 2 156 "$rtoi" 32, v0x797b80_0 {0 0 0};
    %pad/s 12;
    %store/vec4 v0x797aa0_0, 0, 12;
    %load/vec4 v0x797aa0_0;
    %pad/s 32;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 2047, 0, 12;
    %store/vec4 v0x797aa0_0, 0, 12;
T_14.6 ;
    %load/vec4 v0x797aa0_0;
    %pad/s 32;
    %cmpi/s 4294965248, 0, 32;
    %jmp/0xz  T_14.8, 5;
    %pushi/vec4 2048, 0, 12;
    %store/vec4 v0x797aa0_0, 0, 12;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x797c40_0, 0, 1;
    %load/vec4 v0x7980d0_0;
    %pushi/vec4 1000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.12, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7980d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %vpi_call 2 166 "$display", "[%0t] Sample %5d: ADC=%5d, NCO_sin=%5d, Mixer_I=%8d, Mixer_Q=%8d", $time, v0x7980d0_0, v0x797aa0_0, v0x797740_0, v0x798240_0, v0x798300_0 {0 0 0};
T_14.10 ;
    %load/vec4 v0x7980d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7980d0_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %vpi_call 2 172 "$display", "\000" {0 0 0};
    %vpi_call 2 173 "$display", "Flushing pipeline..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x797c40_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_14.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.14, 5;
    %jmp/1 T_14.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x743120;
    %jmp T_14.13;
T_14.14 ;
    %pop/vec4 1;
    %vpi_call 2 178 "$fclose", v0x797ff0_0 {0 0 0};
    %vpi_call 2 181 "$display", "\000" {0 0 0};
    %vpi_call 2 182 "$display", "========================================" {0 0 0};
    %vpi_call 2 183 "$display", "Simulation Complete" {0 0 0};
    %vpi_call 2 184 "$display", "========================================" {0 0 0};
    %vpi_call 2 185 "$display", "Total samples generated: %0d", P_0x733e80 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %vpi_call 2 186 "$display", "Simulation time:         %.2f us", W<0,r> {0 1 0};
    %vpi_call 2 187 "$display", "Assertion errors:        %0d", v0x797db0_0 {0 0 0};
    %vpi_call 2 188 "$display", "\000" {0 0 0};
    %vpi_call 2 189 "$display", "Output file created:" {0 0 0};
    %vpi_call 2 190 "$display", "  - lia_output.txt (Format: NCO_sin NCO_cos Mixer_I Mixer_Q)" {0 0 0};
    %vpi_call 2 191 "$display", "\000" {0 0 0};
    %load/vec4 v0x797db0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.15, 5;
    %vpi_call 2 194 "$display", "WARNING: %0d assertion errors detected!", v0x797db0_0 {0 0 0};
    %vpi_call 2 195 "$display", "Check simulation log for details." {0 0 0};
    %jmp T_14.16;
T_14.15 ;
    %vpi_call 2 197 "$display", "SUCCESS: No assertion errors detected." {0 0 0};
T_14.16 ;
    %vpi_call 2 200 "$display", "\000" {0 0 0};
    %vpi_call 2 201 "$display", "Next step: Run MATLAB verification script" {0 0 0};
    %vpi_call 2 202 "$display", "========================================" {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7036c0;
T_15 ;
    %wait E_0x743120;
    %load/vec4 v0x7977e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x798410_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 2 216 "$fwrite", v0x797ff0_0, "%d %d %d %d\012", v0x797740_0, v0x7976a0_0, v0x798240_0, v0x798300_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7036c0;
T_16 ;
    %wait E_0x743120;
    %load/vec4 v0x798610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x793d70_0;
    %load/vec4 v0x794de0_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 6;
    %vpi_call 2 232 "$display", "ASSERTION ERROR at %0t: Mixer valid signals mismatch!", $time {0 0 0};
    %vpi_call 2 233 "$display", "  mixer_i.valid = %b", v0x793d70_0 {0 0 0};
    %vpi_call 2 234 "$display", "  mixer_q.valid = %b", v0x794de0_0 {0 0 0};
    %load/vec4 v0x797db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x797db0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x793e30_0;
    %load/vec4 v0x794e80_0;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %vpi_call 2 240 "$display", "ASSERTION ERROR at %0t: Mixer stage1 valid mismatch!", $time {0 0 0};
    %vpi_call 2 241 "$display", "  mixer_i.valid_stage1 = %b", v0x793e30_0 {0 0 0};
    %vpi_call 2 242 "$display", "  mixer_q.valid_stage1 = %b", v0x794e80_0 {0 0 0};
    %load/vec4 v0x797db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x797db0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x793e30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.8, 9;
    %load/vec4 v0x794e80_0;
    %and;
T_16.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x759e90_0;
    %load/vec4 v0x794690_0;
    %cmp/ne;
    %jmp/0xz  T_16.9, 6;
    %vpi_call 2 249 "$display", "ASSERTION ERROR at %0t: Mixers captured different ADC values!", $time {0 0 0};
    %vpi_call 2 250 "$display", "  mixer_i.adc_reg = %d", v0x759e90_0 {0 0 0};
    %vpi_call 2 251 "$display", "  mixer_q.adc_reg = %d", v0x794690_0 {0 0 0};
    %load/vec4 v0x797db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x797db0_0, 0, 32;
T_16.9 ;
T_16.6 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7036c0;
T_17 ;
    %wait E_0x743120;
    %load/vec4 v0x798410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x798240_0;
    %pad/s 32;
    %cmpi/s 8388607, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_17.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x798240_0;
    %pad/s 32;
    %cmpi/s 4286578688, 0, 32;
    %flag_or 5, 8;
T_17.4;
    %jmp/0xz  T_17.2, 5;
    %vpi_call 2 266 "$display", "ASSERTION ERROR at %0t: Mixer I overflow detected!", $time {0 0 0};
    %vpi_call 2 267 "$display", "  mixer_i_out = %d (sample %0d)", v0x798240_0, v0x7980d0_0 {0 0 0};
    %load/vec4 v0x797db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x797db0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x798300_0;
    %pad/s 32;
    %cmpi/s 8388607, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_17.7, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x798300_0;
    %pad/s 32;
    %cmpi/s 4286578688, 0, 32;
    %flag_or 5, 8;
T_17.7;
    %jmp/0xz  T_17.5, 5;
    %vpi_call 2 272 "$display", "ASSERTION ERROR at %0t: Mixer Q overflow detected!", $time {0 0 0};
    %vpi_call 2 273 "$display", "  mixer_q_out = %d (sample %0d)", v0x798300_0, v0x7980d0_0 {0 0 0};
    %load/vec4 v0x797db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x797db0_0, 0, 32;
T_17.5 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7036c0;
T_18 ;
    %vpi_call 2 283 "$dumpfile", "lia_digital_core_tb.vcd" {0 0 0};
    %vpi_call 2 284 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7036c0 {0 0 0};
    %vpi_call 2 287 "$dumpvars", 32'sb00000000000000000000000000000001, v0x796c50_0 {0 0 0};
    %vpi_call 2 288 "$dumpvars", 32'sb00000000000000000000000000000001, v0x759e90_0 {0 0 0};
    %vpi_call 2 289 "$dumpvars", 32'sb00000000000000000000000000000001, v0x7270c0_0 {0 0 0};
    %vpi_call 2 290 "$dumpvars", 32'sb00000000000000000000000000000001, v0x793bd0_0 {0 0 0};
    %vpi_call 2 291 "$dumpvars", 32'sb00000000000000000000000000000001, v0x793e30_0 {0 0 0};
    %vpi_call 2 292 "$dumpvars", 32'sb00000000000000000000000000000001, v0x794690_0 {0 0 0};
    %vpi_call 2 293 "$dumpvars", 32'sb00000000000000000000000000000001, v0x794ad0_0 {0 0 0};
    %vpi_call 2 294 "$dumpvars", 32'sb00000000000000000000000000000001, v0x794c50_0 {0 0 0};
    %vpi_call 2 295 "$dumpvars", 32'sb00000000000000000000000000000001, v0x794e80_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7036c0;
T_19 ;
    %delay 110000000, 0;
    %vpi_call 2 303 "$display", "\000" {0 0 0};
    %vpi_call 2 304 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 305 "$display", "Expected %0d samples, but simulation did not complete.", P_0x733e80 {0 0 0};
    %vpi_call 2 306 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../tb/lia_digital_core_tb.v";
    "../rtl/lia_digital_core.v";
