#!/bin/bash

git clone https://github.com/YosysHQ/picorv32 '/storage/nvme5/new_clones/Verilog/picorv32' &
git clone https://github.com/SI-RISCV/e200_opensource '/storage/nvme5/new_clones/Verilog/e200_opensource' &
git clone https://github.com/alexforencich/verilog-ethernet '/storage/nvme5/new_clones/Verilog/verilog-ethernet' &
git clone https://github.com/darklife/darkriscv '/storage/nvme5/new_clones/Verilog/darkriscv' &
git clone https://github.com/XUANTIE-RV/wujian100_open '/storage/nvme5/new_clones/Verilog/wujian100_open' &
git clone https://github.com/nvdla/hw '/storage/nvme5/new_clones/Verilog/hw' &
git clone https://github.com/corundum/corundum '/storage/nvme5/new_clones/Verilog/corundum' &
git clone https://github.com/The-OpenROAD-Project/OpenROAD '/storage/nvme5/new_clones/Verilog/OpenROAD' &
git clone https://github.com/pConst/basic_verilog '/storage/nvme5/new_clones/Verilog/basic_verilog' &
git clone https://github.com/alexforencich/verilog-axi '/storage/nvme5/new_clones/Verilog/verilog-axi' &
git clone https://github.com/analogdevicesinc/hdl '/storage/nvme5/new_clones/Verilog/hdl' &
git clone https://github.com/olofk/serv '/storage/nvme5/new_clones/Verilog/serv' &
git clone https://github.com/riscv-mcu/e203_hbirdv2 '/storage/nvme5/new_clones/Verilog/e203_hbirdv2' &
git clone https://github.com/vortexgpgpu/vortex '/storage/nvme5/new_clones/Verilog/vortex' &
git clone https://github.com/ultraembedded/riscv '/storage/nvme5/new_clones/Verilog/riscv' &
git clone https://github.com/ZipCPU/zipcpu '/storage/nvme5/new_clones/Verilog/zipcpu' &
git clone https://github.com/aolofsson/oh '/storage/nvme5/new_clones/Verilog/oh' &
git clone https://github.com/XUANTIE-RV/openc910 '/storage/nvme5/new_clones/Verilog/openc910' &
git clone https://github.com/alexforencich/verilog-pcie '/storage/nvme5/new_clones/Verilog/verilog-pcie' &
git clone https://github.com/VerticalResearchGroup/miaow '/storage/nvme5/new_clones/Verilog/miaow' &
git clone https://github.com/EttusResearch/uhd '/storage/nvme5/new_clones/Verilog/uhd' &
git clone https://github.com/ufrisk/pcileech-fpga '/storage/nvme5/new_clones/Verilog/pcileech-fpga' &
git clone https://github.com/mntmn/amiga2000-gfxcard '/storage/nvme5/new_clones/Verilog/amiga2000-gfxcard' &
git clone https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3 '/storage/nvme5/new_clones/Verilog/USB_C_Industrial_Camera_FPGA_USB3' &
git clone https://github.com/ultraembedded/biriscv '/storage/nvme5/new_clones/Verilog/biriscv' &
git clone https://github.com/odriverobotics/ODriveHardware '/storage/nvme5/new_clones/Verilog/ODriveHardware' &
git clone https://github.com/lnis-uofu/OpenFPGA '/storage/nvme5/new_clones/Verilog/OpenFPGA' &
git clone https://github.com/KastnerRG/riffa '/storage/nvme5/new_clones/Verilog/riffa' &
git clone https://github.com/Wren6991/Hazard3 '/storage/nvme5/new_clones/Verilog/Hazard3' &
git clone https://github.com/lvyufeng/step_into_mips '/storage/nvme5/new_clones/Verilog/step_into_mips' &
git clone https://github.com/ultraembedded/cores '/storage/nvme5/new_clones/Verilog/cores' &
git clone https://github.com/xiaop1/Verilog-Practice '/storage/nvme5/new_clones/Verilog/Verilog-Practice' &
git clone https://github.com/antonblanchard/microwatt '/storage/nvme5/new_clones/Verilog/microwatt' &
git clone https://github.com/sergeykhbr/riscv_vhdl '/storage/nvme5/new_clones/Verilog/riscv_vhdl' &
git clone https://github.com/sudhamshu091/32-Verilog-Mini-Projects '/storage/nvme5/new_clones/Verilog/32-Verilog-Mini-Projects' &
git clone https://github.com/danielholanda/LeFlow '/storage/nvme5/new_clones/Verilog/LeFlow' &
git clone https://github.com/SymbioticEDA/riscv-formal '/storage/nvme5/new_clones/Verilog/riscv-formal' &
git clone https://github.com/OpenTimer/OpenTimer '/storage/nvme5/new_clones/Verilog/OpenTimer' &
git clone https://github.com/alexforencich/verilog-i2c '/storage/nvme5/new_clones/Verilog/verilog-i2c' &
git clone https://github.com/seldridge/verilog '/storage/nvme5/new_clones/Verilog/verilog' &
git clone https://github.com/dawsonjon/fpu '/storage/nvme5/new_clones/Verilog/fpu' &
git clone https://github.com/YosysHQ/apicula '/storage/nvme5/new_clones/Verilog/apicula' &
git clone https://github.com/schlae/graphics-gremlin '/storage/nvme5/new_clones/Verilog/graphics-gremlin' &
git clone https://github.com/QShen3/CNN-FPGA '/storage/nvme5/new_clones/Verilog/CNN-FPGA' &
git clone https://github.com/ZipCPU/wb2axip '/storage/nvme5/new_clones/Verilog/wb2axip' &
git clone https://github.com/openrisc/mor1kx '/storage/nvme5/new_clones/Verilog/mor1kx' &
git clone https://github.com/sheldonucr/ucr-eecs168-lab '/storage/nvme5/new_clones/Verilog/ucr-eecs168-lab' &
git clone https://github.com/google/CFU-Playground '/storage/nvme5/new_clones/Verilog/CFU-Playground' &
git clone https://github.com/zephray/VerilogBoy '/storage/nvme5/new_clones/Verilog/VerilogBoy' &
git clone https://github.com/danfoisy/vdatp '/storage/nvme5/new_clones/Verilog/vdatp' &
git clone https://github.com/alexforencich/verilog-uart '/storage/nvme5/new_clones/Verilog/verilog-uart' &
git clone https://github.com/omarelhedaby/CNN-FPGA '/storage/nvme5/new_clones/Verilog/CNN-FPGA' &
git clone https://github.com/T-K-233/RISC-V-Single-Cycle-CPU '/storage/nvme5/new_clones/Verilog/RISC-V-Single-Cycle-CPU' &
git clone https://github.com/hunterlew/convolution_network_on_FPGA '/storage/nvme5/new_clones/Verilog/convolution_network_on_FPGA' &
git clone https://github.com/IBM/AccDNN '/storage/nvme5/new_clones/Verilog/AccDNN' &
git clone https://github.com/tillitis/tillitis-key1 '/storage/nvme5/new_clones/Verilog/tillitis-key1' &
git clone https://github.com/adki/AMBA_AXI_AHB_APB '/storage/nvme5/new_clones/Verilog/AMBA_AXI_AHB_APB' &
git clone https://github.com/ultraembedded/core_ddr3_controller '/storage/nvme5/new_clones/Verilog/core_ddr3_controller' &
git clone https://github.com/jhshi/openofdm '/storage/nvme5/new_clones/Verilog/openofdm' &
git clone https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts '/storage/nvme5/new_clones/Verilog/OpenROAD-flow-scripts' &
git clone https://github.com/wuxx/icesugar '/storage/nvme5/new_clones/Verilog/icesugar' &
git clone https://github.com/NetFPGA/netfpga '/storage/nvme5/new_clones/Verilog/netfpga' &
git clone https://github.com/osresearch/spispy '/storage/nvme5/new_clones/Verilog/spispy' &
git clone https://github.com/secworks/aes '/storage/nvme5/new_clones/Verilog/aes' &
git clone https://github.com/viduraakalanka/HDL-Bits-Solutions '/storage/nvme5/new_clones/Verilog/HDL-Bits-Solutions' &
git clone https://github.com/Arlet/verilog-6502 '/storage/nvme5/new_clones/Verilog/verilog-6502' &
git clone https://github.com/ridecore/ridecore '/storage/nvme5/new_clones/Verilog/ridecore' &
git clone https://github.com/XUANTIE-RV/openc906 '/storage/nvme5/new_clones/Verilog/openc906' &
git clone https://github.com/secworks/sha256 '/storage/nvme5/new_clones/Verilog/sha256' &
git clone https://github.com/nandland/nandland '/storage/nvme5/new_clones/Verilog/nandland' &
git clone https://github.com/LeiWang1999/ZYNQ-NVDLA '/storage/nvme5/new_clones/Verilog/ZYNQ-NVDLA' &
git clone https://github.com/bluespec/Piccolo '/storage/nvme5/new_clones/Verilog/Piccolo' &
git clone https://github.com/stffrdhrn/sdram-controller '/storage/nvme5/new_clones/Verilog/sdram-controller' &
git clone https://github.com/efabless/caravel '/storage/nvme5/new_clones/Verilog/caravel' &
git clone https://github.com/chipsalliance/VeeRwolf '/storage/nvme5/new_clones/Verilog/VeeRwolf' &
git clone https://github.com/dpretet/async_fifo '/storage/nvme5/new_clones/Verilog/async_fifo' &
git clone https://github.com/lawrie/fpga_pio '/storage/nvme5/new_clones/Verilog/fpga_pio' &
git clone https://github.com/abdelazeem201/ASIC-Design-Roadmap '/storage/nvme5/new_clones/Verilog/ASIC-Design-Roadmap' &
git clone https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA '/storage/nvme5/new_clones/Verilog/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA' &
git clone https://github.com/lastweek/fpga_readings '/storage/nvme5/new_clones/Verilog/fpga_readings' &
git clone https://github.com/suisuisi/FPGAandCNN '/storage/nvme5/new_clones/Verilog/FPGAandCNN' &
git clone https://github.com/opencomputeproject/Project-Zipline '/storage/nvme5/new_clones/Verilog/Project-Zipline' &
git clone https://github.com/wuxx/Colorlight-FPGA-Projects '/storage/nvme5/new_clones/Verilog/Colorlight-FPGA-Projects' &
git clone https://github.com/MiSTer-devel/ao486_MiSTer '/storage/nvme5/new_clones/Verilog/ao486_MiSTer' &
git clone https://github.com/EttusResearch/fpga '/storage/nvme5/new_clones/Verilog/fpga' &
git clone https://github.com/chipsalliance/f4pga-examples '/storage/nvme5/new_clones/Verilog/f4pga-examples' &
git clone https://github.com/brianbennett/fpga_nes '/storage/nvme5/new_clones/Verilog/fpga_nes' &
git clone https://github.com/efabless/raven-picorv32 '/storage/nvme5/new_clones/Verilog/raven-picorv32' &
git clone https://github.com/openasic-org/xkISP '/storage/nvme5/new_clones/Verilog/xkISP' &
git clone https://github.com/geohot/twitchcore '/storage/nvme5/new_clones/Verilog/twitchcore' &
git clone https://github.com/damdoy/ice40_ultraplus_examples '/storage/nvme5/new_clones/Verilog/ice40_ultraplus_examples' &
git clone https://github.com/KULeuven-COSIC/SCALE-MAMBA '/storage/nvme5/new_clones/Verilog/SCALE-MAMBA' &
git clone https://github.com/vipinkmenon/neuralNetwork '/storage/nvme5/new_clones/Verilog/neuralNetwork' &
git clone https://github.com/Evensgn/RISC-V-CPU '/storage/nvme5/new_clones/Verilog/RISC-V-CPU' &
git clone https://github.com/smunaut/ice40-playground '/storage/nvme5/new_clones/Verilog/ice40-playground' &
git clone https://github.com/Mazamars312/Analogue_Pocket_Neogeo '/storage/nvme5/new_clones/Verilog/Analogue_Pocket_Neogeo' &
git clone https://github.com/hamsternz/DisplayPort_Verilog '/storage/nvme5/new_clones/Verilog/DisplayPort_Verilog' &
git clone https://github.com/TILOS-AI-Institute/MacroPlacement '/storage/nvme5/new_clones/Verilog/MacroPlacement' &
git clone https://github.com/openasic-org/xk265 '/storage/nvme5/new_clones/Verilog/xk265' &
git clone https://github.com/ZipCPU/sdspi '/storage/nvme5/new_clones/Verilog/sdspi' &
git clone https://github.com/funningboy/uvm_axi '/storage/nvme5/new_clones/Verilog/uvm_axi' &
git clone https://github.com/cliffordwolf/SimpleVOut '/storage/nvme5/new_clones/Verilog/SimpleVOut' &
git clone https://github.com/Xilinx/libsystemctlm-soc '/storage/nvme5/new_clones/Verilog/libsystemctlm-soc' &
git clone https://github.com/soDLA-publishment/soDLA '/storage/nvme5/new_clones/Verilog/soDLA' &
git clone https://github.com/avakar/usbcorev '/storage/nvme5/new_clones/Verilog/usbcorev' &
git clone https://github.com/projf/display_controller '/storage/nvme5/new_clones/Verilog/display_controller' &
git clone https://github.com/The-OpenROAD-Project/RePlAce '/storage/nvme5/new_clones/Verilog/RePlAce' &
git clone https://github.com/pulp-platform/cheshire '/storage/nvme5/new_clones/Verilog/cheshire' &
git clone https://github.com/ultraembedded/core_jpeg '/storage/nvme5/new_clones/Verilog/core_jpeg' &
git clone https://github.com/cxdzyq1110/NPU_on_FPGA '/storage/nvme5/new_clones/Verilog/NPU_on_FPGA' &
git clone https://github.com/gsmecher/minimax '/storage/nvme5/new_clones/Verilog/minimax' &
git clone https://github.com/enjoy-digital/usb3_pipe '/storage/nvme5/new_clones/Verilog/usb3_pipe' &
git clone https://github.com/AniketBadhan/Convolutional-Neural-Network '/storage/nvme5/new_clones/Verilog/Convolutional-Neural-Network' &
git clone https://github.com/nonarkitten/amiga_replacement_project '/storage/nvme5/new_clones/Verilog/amiga_replacement_project' &
git clone https://github.com/eminfedar/fedar-f1-rv64im '/storage/nvme5/new_clones/Verilog/fedar-f1-rv64im' &
git clone https://github.com/Juniper/open-register-design-tool '/storage/nvme5/new_clones/Verilog/open-register-design-tool' &
git clone https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS '/storage/nvme5/new_clones/Verilog/Single_instruction_cycle_OpenMIPS' &
git clone https://github.com/MIPSfpga/schoolMIPS '/storage/nvme5/new_clones/Verilog/schoolMIPS' &
git clone https://github.com/WalkerLau/DetectHumanFaces '/storage/nvme5/new_clones/Verilog/DetectHumanFaces' &
git clone https://github.com/nandland/spi-slave '/storage/nvme5/new_clones/Verilog/spi-slave' &
git clone https://github.com/pwmarcz/fpga-chip8 '/storage/nvme5/new_clones/Verilog/fpga-chip8' &
git clone https://github.com/hrvach/fpg1 '/storage/nvme5/new_clones/Verilog/fpg1' &
git clone https://github.com/efabless/caravel_user_project '/storage/nvme5/new_clones/Verilog/caravel_user_project' &
git clone https://github.com/Lichee-Pi/Tang_E203_Mini '/storage/nvme5/new_clones/Verilog/Tang_E203_Mini' &
git clone https://github.com/zhemao/ez8 '/storage/nvme5/new_clones/Verilog/ez8' &
git clone https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU '/storage/nvme5/new_clones/Verilog/Systolic-array-implementation-in-RTL-for-TPU' &
git clone https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step '/storage/nvme5/new_clones/Verilog/Practical-UVM-Step-By-Step' &
git clone https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI '/storage/nvme5/new_clones/Verilog/CNN-Accelerator-VLSI' &
git clone https://github.com/mtmd/FPGA_Based_CNN '/storage/nvme5/new_clones/Verilog/FPGA_Based_CNN' &
git clone https://github.com/chipsalliance/synlig '/storage/nvme5/new_clones/Verilog/synlig' &
git clone https://github.com/cucapra/filament '/storage/nvme5/new_clones/Verilog/filament' &
git clone https://github.com/lsils/benchmarks '/storage/nvme5/new_clones/Verilog/benchmarks' &
git clone https://github.com/Modos-Labs/Caster '/storage/nvme5/new_clones/Verilog/Caster' &
git clone https://github.com/mirkat1206/2021_Spring_NCTU_ICLAB '/storage/nvme5/new_clones/Verilog/2021_Spring_NCTU_ICLAB' &
git clone https://github.com/ChFrenkel/ODIN '/storage/nvme5/new_clones/Verilog/ODIN' &
git clone https://github.com/emu-russia/breaks '/storage/nvme5/new_clones/Verilog/breaks' &
git clone https://github.com/taoyilee/clacc '/storage/nvme5/new_clones/Verilog/clacc' &
git clone https://github.com/wuxx/icesugar-pro '/storage/nvme5/new_clones/Verilog/icesugar-pro' &
git clone https://github.com/IObundle/iob-cache '/storage/nvme5/new_clones/Verilog/iob-cache' &
git clone https://github.com/risclite/R8051 '/storage/nvme5/new_clones/Verilog/R8051' &
git clone https://github.com/benreynwar/fft-dit-fpga '/storage/nvme5/new_clones/Verilog/fft-dit-fpga' &
git clone https://github.com/bluespec/Toooba '/storage/nvme5/new_clones/Verilog/Toooba' &
git clone https://github.com/riscv-steel/riscv-steel '/storage/nvme5/new_clones/Verilog/riscv-steel' &
git clone https://github.com/im-tomu/fomu-workshop '/storage/nvme5/new_clones/Verilog/fomu-workshop' &
git clone https://github.com/openrisc/or1200 '/storage/nvme5/new_clones/Verilog/or1200' &
git clone https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga '/storage/nvme5/new_clones/Verilog/cnn_hardware_acclerator_for_fpga' &
git clone https://github.com/ShawnHymel/introduction-to-fpga '/storage/nvme5/new_clones/Verilog/introduction-to-fpga' &
git clone https://github.com/ZipCPU/vgasim '/storage/nvme5/new_clones/Verilog/vgasim' &
git clone https://github.com/ulixxe/usb_cdc '/storage/nvme5/new_clones/Verilog/usb_cdc' &
git clone https://github.com/mflowgen/freepdk-45nm '/storage/nvme5/new_clones/Verilog/freepdk-45nm' &
git clone https://github.com/dan-rodrigues/icestation-32 '/storage/nvme5/new_clones/Verilog/icestation-32' &
git clone https://github.com/alan4186/Hardware-CNN '/storage/nvme5/new_clones/Verilog/Hardware-CNN' &
git clone https://github.com/kunalg123/vsdflow '/storage/nvme5/new_clones/Verilog/vsdflow' &
git clone https://github.com/1801BM1/cpu11 '/storage/nvme5/new_clones/Verilog/cpu11' &
git clone https://github.com/chriz2600/DreamcastHDMI '/storage/nvme5/new_clones/Verilog/DreamcastHDMI' &
git clone https://github.com/1801BM1/vm80a '/storage/nvme5/new_clones/Verilog/vm80a' &
git clone https://github.com/ZFTurbo/MobileNet-in-FPGA '/storage/nvme5/new_clones/Verilog/MobileNet-in-FPGA' &
git clone https://github.com/mhyousefi/MIPS-pipeline-processor '/storage/nvme5/new_clones/Verilog/MIPS-pipeline-processor' &
git clone https://github.com/dukelec/cdbus '/storage/nvme5/new_clones/Verilog/cdbus' &
git clone https://github.com/m-labs/milkymist '/storage/nvme5/new_clones/Verilog/milkymist' &
git clone https://github.com/onchipuis/mriscv '/storage/nvme5/new_clones/Verilog/mriscv' &
git clone https://github.com/MiSTer-devel/Minimig-AGA_MiSTer '/storage/nvme5/new_clones/Verilog/Minimig-AGA_MiSTer' &
git clone https://github.com/MasLiang/CNN-On-FPGA '/storage/nvme5/new_clones/Verilog/CNN-On-FPGA' &
git clone https://github.com/cameronshinn/tiny-tpu '/storage/nvme5/new_clones/Verilog/tiny-tpu' &
git clone https://github.com/ZipCPU/dspfilters '/storage/nvme5/new_clones/Verilog/dspfilters' &
git clone https://github.com/icebreaker-fpga/icebreaker-verilog-examples '/storage/nvme5/new_clones/Verilog/icebreaker-verilog-examples' &
git clone https://github.com/olofk/corescore '/storage/nvme5/new_clones/Verilog/corescore' &
git clone https://github.com/zeroasiccorp/umi '/storage/nvme5/new_clones/Verilog/umi' &
git clone https://github.com/ejrh/cpu '/storage/nvme5/new_clones/Verilog/cpu' &
git clone https://github.com/AUCOHL/DFFRAM '/storage/nvme5/new_clones/Verilog/DFFRAM' &
git clone https://github.com/alangarf/apple-one '/storage/nvme5/new_clones/Verilog/apple-one' &
git clone https://github.com/tomverbeure/panologic-g2 '/storage/nvme5/new_clones/Verilog/panologic-g2' &
git clone https://github.com/pnnl/OpenCGRA '/storage/nvme5/new_clones/Verilog/OpenCGRA' &
git clone https://github.com/thedatabusdotio/fpga-ml-accelerator '/storage/nvme5/new_clones/Verilog/fpga-ml-accelerator' &
git clone https://github.com/liuqdev/8-bits-RISC-CPU-Verilog '/storage/nvme5/new_clones/Verilog/8-bits-RISC-CPU-Verilog' &
git clone https://github.com/openpower-cores/a2o '/storage/nvme5/new_clones/Verilog/a2o' &
git clone https://github.com/ljgibbslf/SM3_core '/storage/nvme5/new_clones/Verilog/SM3_core' &
git clone https://github.com/diaoenmao/FPGA-CNN '/storage/nvme5/new_clones/Verilog/FPGA-CNN' &
git clone https://github.com/XUANTIE-RV/opene902 '/storage/nvme5/new_clones/Verilog/opene902' &
git clone https://github.com/simbricks/simbricks '/storage/nvme5/new_clones/Verilog/simbricks' &
git clone https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb '/storage/nvme5/new_clones/Verilog/ethernet_10ge_mac_SV_UVM_tb' &
git clone https://github.com/XUANTIE-RV/opene906 '/storage/nvme5/new_clones/Verilog/opene906' &
git clone https://github.com/jamieiles/uart '/storage/nvme5/new_clones/Verilog/uart' &
git clone https://github.com/davidthings/tinyfpga_bx_usbserial '/storage/nvme5/new_clones/Verilog/tinyfpga_bx_usbserial' &
git clone https://github.com/XueTianyu24/cnn_accelerator '/storage/nvme5/new_clones/Verilog/cnn_accelerator' &
git clone https://github.com/racerxdl/riskow '/storage/nvme5/new_clones/Verilog/riskow' &
git clone https://github.com/lnis-uofu/SOFA '/storage/nvme5/new_clones/Verilog/SOFA' &
git clone https://github.com/efabless/caravel_mpw-one '/storage/nvme5/new_clones/Verilog/caravel_mpw-one' &
git clone https://github.com/chipsalliance/aib-phy-hardware '/storage/nvme5/new_clones/Verilog/aib-phy-hardware' &
git clone https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA '/storage/nvme5/new_clones/Verilog/Image-Classification-using-CNN-on-FPGA' &
git clone https://github.com/CMU-SAFARI/SoftMC '/storage/nvme5/new_clones/Verilog/SoftMC' &
git clone https://github.com/icebreaker-fpga/icebreaker-workshop '/storage/nvme5/new_clones/Verilog/icebreaker-workshop' &
git clone https://github.com/aquaxis/IPCORE '/storage/nvme5/new_clones/Verilog/IPCORE' &
git clone https://github.com/ultraembedded/openlogicbit '/storage/nvme5/new_clones/Verilog/openlogicbit' &
git clone https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga '/storage/nvme5/new_clones/Verilog/ECE1373_2016_hft_on_fpga' &
git clone https://github.com/YosysHQ/riscv-formal '/storage/nvme5/new_clones/Verilog/riscv-formal' &
git clone https://github.com/Trinkle23897/mips32-cpu '/storage/nvme5/new_clones/Verilog/mips32-cpu' &
git clone https://github.com/PulseRain/Reindeer '/storage/nvme5/new_clones/Verilog/Reindeer' &
git clone https://github.com/openrisc/orpsoc-cores '/storage/nvme5/new_clones/Verilog/orpsoc-cores' &
git clone https://github.com/ZipCPU/openarty '/storage/nvme5/new_clones/Verilog/openarty' &
git clone https://github.com/opengateware/openFPGA-Genesis '/storage/nvme5/new_clones/Verilog/openFPGA-Genesis' &
git clone https://github.com/jamieiles/oldland-cpu '/storage/nvme5/new_clones/Verilog/oldland-cpu' &
git clone https://github.com/lisper/cpus-caddr '/storage/nvme5/new_clones/Verilog/cpus-caddr' &
git clone https://github.com/robinhedwards/UltimateCart '/storage/nvme5/new_clones/Verilog/UltimateCart' &
git clone https://github.com/jasonlin316/RISC-V-CPU '/storage/nvme5/new_clones/Verilog/RISC-V-CPU' &
git clone https://github.com/NYU-MLDA/OpenABC '/storage/nvme5/new_clones/Verilog/OpenABC' &
git clone https://github.com/SocialistDalao/UltraMIPS_NSCSCC '/storage/nvme5/new_clones/Verilog/UltraMIPS_NSCSCC' &
git clone https://github.com/NXP/i3c-slave-design '/storage/nvme5/new_clones/Verilog/i3c-slave-design' &
git clone https://github.com/SamsungLabs/Butterfly_Acc '/storage/nvme5/new_clones/Verilog/Butterfly_Acc' &
git clone https://github.com/AngeloJacobo/FPGA_Book_Experiments '/storage/nvme5/new_clones/Verilog/FPGA_Book_Experiments' &
git clone https://github.com/maltanar/fpga-tidbits '/storage/nvme5/new_clones/Verilog/fpga-tidbits' &
git clone https://github.com/drandyhaas/Haasoscope '/storage/nvme5/new_clones/Verilog/Haasoscope' &
git clone https://github.com/Lichee-Pi/Tang_FPGA_Examples '/storage/nvme5/new_clones/Verilog/Tang_FPGA_Examples' &
git clone https://github.com/will127534/RaspberryPiAtomicNixieClock '/storage/nvme5/new_clones/Verilog/RaspberryPiAtomicNixieClock' &
git clone https://github.com/mczerski/SD-card-controller '/storage/nvme5/new_clones/Verilog/SD-card-controller' &
git clone https://github.com/MiSTer-devel/C64_MiSTer '/storage/nvme5/new_clones/Verilog/C64_MiSTer' &
git clone https://github.com/ben-marshall/uart '/storage/nvme5/new_clones/Verilog/uart' &
git clone https://github.com/virtualagc/agc_simulation '/storage/nvme5/new_clones/Verilog/agc_simulation' &
git clone https://github.com/russdill/bch_verilog '/storage/nvme5/new_clones/Verilog/bch_verilog' &
git clone https://github.com/cliffordwolf/PonyLink '/storage/nvme5/new_clones/Verilog/PonyLink' &
git clone https://github.com/open-fpga/core-template '/storage/nvme5/new_clones/Verilog/core-template' &
git clone https://github.com/azonenberg/antikernel '/storage/nvme5/new_clones/Verilog/antikernel' &
git clone https://github.com/AugustinJose1221/FPGA-Build '/storage/nvme5/new_clones/Verilog/FPGA-Build' &
git clone https://github.com/airin711/Verilog-caches '/storage/nvme5/new_clones/Verilog/Verilog-caches' &
git clone https://github.com/z4yx/NaiveMIPS-HDL '/storage/nvme5/new_clones/Verilog/NaiveMIPS-HDL' &
git clone https://github.com/rj45/rj32 '/storage/nvme5/new_clones/Verilog/rj32' &
git clone https://github.com/spacemen3/PDP-1 '/storage/nvme5/new_clones/Verilog/PDP-1' &
git clone https://github.com/kooscode/srgh-matrix-trinity '/storage/nvme5/new_clones/Verilog/srgh-matrix-trinity' &
git clone https://github.com/ultraembedded/riscv_soc '/storage/nvme5/new_clones/Verilog/riscv_soc' &
git clone https://github.com/circuitgraph/circuitgraph '/storage/nvme5/new_clones/Verilog/circuitgraph' &
git clone https://github.com/Edragon/FPGA_DOCS '/storage/nvme5/new_clones/Verilog/FPGA_DOCS' &
git clone https://github.com/MiSTer-devel/Gameboy_MiSTer '/storage/nvme5/new_clones/Verilog/Gameboy_MiSTer' &
git clone https://github.com/ataradov/riscv '/storage/nvme5/new_clones/Verilog/riscv' &
git clone https://github.com/Ummidichandrika/100-Days-of-RTL '/storage/nvme5/new_clones/Verilog/100-Days-of-RTL' &
git clone https://github.com/nxbyte/Verilog-Projects '/storage/nvme5/new_clones/Verilog/Verilog-Projects' &
git clone https://github.com/charcole/NeoGeoHDMI '/storage/nvme5/new_clones/Verilog/NeoGeoHDMI' &
git clone https://github.com/wuzeyou/Multiplier16X16 '/storage/nvme5/new_clones/Verilog/Multiplier16X16' &
git clone https://github.com/freecores/dma_axi '/storage/nvme5/new_clones/Verilog/dma_axi' &
git clone https://github.com/MIPSfpga/mipsfpga-plus '/storage/nvme5/new_clones/Verilog/mipsfpga-plus' &
git clone https://github.com/rgwan/kamikaze '/storage/nvme5/new_clones/Verilog/kamikaze' &
git clone https://github.com/m-labs/lm32 '/storage/nvme5/new_clones/Verilog/lm32' &
git clone https://github.com/mcmayer/iCE40 '/storage/nvme5/new_clones/Verilog/iCE40' &
git clone https://github.com/freecores/8051 '/storage/nvme5/new_clones/Verilog/8051' &
git clone https://github.com/lnis-uofu/LSOracle '/storage/nvme5/new_clones/Verilog/LSOracle' &
git clone https://github.com/snbk001/Verilog-Design-Examples '/storage/nvme5/new_clones/Verilog/Verilog-Design-Examples' &
git clone https://github.com/mattvenn/basic-ecp5-pcb '/storage/nvme5/new_clones/Verilog/basic-ecp5-pcb' &
git clone https://github.com/alexforencich/verilog-cam '/storage/nvme5/new_clones/Verilog/verilog-cam' &
git clone https://github.com/myriadrf/LimeSDR-USB_GW '/storage/nvme5/new_clones/Verilog/LimeSDR-USB_GW' &
git clone https://github.com/ZipCPU/dpll '/storage/nvme5/new_clones/Verilog/dpll' &
git clone https://github.com/JulianKemmerer/PipelineC-Graphics '/storage/nvme5/new_clones/Verilog/PipelineC-Graphics' &
git clone https://github.com/bmartini/zynq-axis '/storage/nvme5/new_clones/Verilog/zynq-axis' &
git clone https://github.com/stanford-ppl/spatial-lang '/storage/nvme5/new_clones/Verilog/spatial-lang' &
git clone https://github.com/nxbyte/ARM-LEGv8 '/storage/nvme5/new_clones/Verilog/ARM-LEGv8' &
git clone https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2 '/storage/nvme5/new_clones/Verilog/CNN-Accelerator-Implementation-based-on-Eyerissv2' &
git clone https://github.com/thomasrussellmurphy/stx_cookbook '/storage/nvme5/new_clones/Verilog/stx_cookbook' &
git clone https://github.com/tomverbeure/rt '/storage/nvme5/new_clones/Verilog/rt' &
git clone https://github.com/georgia-tech-synergy-lab/SIGMA '/storage/nvme5/new_clones/Verilog/SIGMA' &
git clone https://github.com/gupta409/Processor-UVM-Verification '/storage/nvme5/new_clones/Verilog/Processor-UVM-Verification' &
git clone https://github.com/aptx1231/BUAA_CO '/storage/nvme5/new_clones/Verilog/BUAA_CO' &
git clone https://github.com/trun/fpgaboy '/storage/nvme5/new_clones/Verilog/fpgaboy' &
git clone https://github.com/juanmard/screen-pong '/storage/nvme5/new_clones/Verilog/screen-pong' &
git clone https://github.com/nanamake/r22sdf '/storage/nvme5/new_clones/Verilog/r22sdf' &
git clone https://github.com/hell03end/verilog-uart '/storage/nvme5/new_clones/Verilog/verilog-uart' &
git clone https://github.com/leo47007/TPU-Tensor-Processing-Unit '/storage/nvme5/new_clones/Verilog/TPU-Tensor-Processing-Unit' &
git clone https://github.com/Jed-Z/computer-organization-lab '/storage/nvme5/new_clones/Verilog/computer-organization-lab' &
git clone https://github.com/smunaut/iCE40linux '/storage/nvme5/new_clones/Verilog/iCE40linux' &
git clone https://github.com/jbush001/PASC '/storage/nvme5/new_clones/Verilog/PASC' &
git clone https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16 '/storage/nvme5/new_clones/Verilog/FPGA-Accelerator-for-AES-LeNet-VGG16' &
git clone https://github.com/viktor-prutyanov/drec-fpga-intro '/storage/nvme5/new_clones/Verilog/drec-fpga-intro' &
git clone https://github.com/dawsonjon/FPGA-TX '/storage/nvme5/new_clones/Verilog/FPGA-TX' &
git clone https://github.com/scarv/xcrypto '/storage/nvme5/new_clones/Verilog/xcrypto' &
git clone https://github.com/LIV2/GottaGoFastRAM '/storage/nvme5/new_clones/Verilog/GottaGoFastRAM' &
git clone https://github.com/andrejbauer/Homotopy '/storage/nvme5/new_clones/Verilog/Homotopy' &
git clone https://github.com/cavnex/mc6809 '/storage/nvme5/new_clones/Verilog/mc6809' &
git clone https://github.com/vidor-libraries/VidorFPGA '/storage/nvme5/new_clones/Verilog/VidorFPGA' &
git clone https://github.com/thinkoco/c5soc_opencl '/storage/nvme5/new_clones/Verilog/c5soc_opencl' &
git clone https://github.com/dukelec/cdpga '/storage/nvme5/new_clones/Verilog/cdpga' &
git clone https://github.com/ilaydayaman/CNN_for_SLR '/storage/nvme5/new_clones/Verilog/CNN_for_SLR' &
git clone https://github.com/WilsonChen003/HDLGen '/storage/nvme5/new_clones/Verilog/HDLGen' &
git clone https://github.com/qing-2/CPU '/storage/nvme5/new_clones/Verilog/CPU' &
git clone https://github.com/michaelehab/AES-Verilog '/storage/nvme5/new_clones/Verilog/AES-Verilog' &
git clone https://github.com/dawsonjon/verilog-math '/storage/nvme5/new_clones/Verilog/verilog-math' &
git clone https://github.com/najaeda/naja '/storage/nvme5/new_clones/Verilog/naja' &
git clone https://github.com/ash-olakangal/RISC-V-Processor '/storage/nvme5/new_clones/Verilog/RISC-V-Processor' &
git clone https://github.com/ngzhang/Icarus '/storage/nvme5/new_clones/Verilog/Icarus' &
git clone https://github.com/cebarnes/cordic '/storage/nvme5/new_clones/Verilog/cordic' &
git clone https://github.com/Bearzeng/h.265_encoder '/storage/nvme5/new_clones/Verilog/h.265_encoder' &
git clone https://github.com/enjoy-digital/daisho '/storage/nvme5/new_clones/Verilog/daisho' &
git clone https://github.com/OpenTimer/Parser-Verilog '/storage/nvme5/new_clones/Verilog/Parser-Verilog' &
git clone https://github.com/SymbioticEDA/MARLANN '/storage/nvme5/new_clones/Verilog/MARLANN' &
git clone https://github.com/HDLForBeginners/Examples '/storage/nvme5/new_clones/Verilog/Examples' &
git clone https://github.com/chsasank/ARM7 '/storage/nvme5/new_clones/Verilog/ARM7' &
git clone https://github.com/erihsu/INT_FP_MAC '/storage/nvme5/new_clones/Verilog/INT_FP_MAC' &
git clone https://github.com/blackmesalabs/hyperram '/storage/nvme5/new_clones/Verilog/hyperram' &
git clone https://github.com/ahmedshahein/DSP-RTL-Lib '/storage/nvme5/new_clones/Verilog/DSP-RTL-Lib' &
git clone https://github.com/gardners/c65gs '/storage/nvme5/new_clones/Verilog/c65gs' &
git clone https://github.com/lmxyy/Computer-Architecture-Task-2 '/storage/nvme5/new_clones/Verilog/Computer-Architecture-Task-2' &
git clone https://github.com/Fraunhofer-IMS/airisc_core_complex '/storage/nvme5/new_clones/Verilog/airisc_core_complex' &
git clone https://github.com/CospanDesign/nysa-sata '/storage/nvme5/new_clones/Verilog/nysa-sata' &
git clone https://github.com/Frogwells/fpga_design '/storage/nvme5/new_clones/Verilog/fpga_design' &
git clone https://github.com/matt-kimball/toygpu '/storage/nvme5/new_clones/Verilog/toygpu' &
git clone https://github.com/papcjy/mnist_fpga '/storage/nvme5/new_clones/Verilog/mnist_fpga' &
git clone https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets '/storage/nvme5/new_clones/Verilog/Solutions-to-HDLbits-Verilog-sets' &
git clone https://github.com/SukkoPera/OpenAmiga500FastRamExpansion '/storage/nvme5/new_clones/Verilog/OpenAmiga500FastRamExpansion' &
git clone https://github.com/brabect1/sta_basics_course '/storage/nvme5/new_clones/Verilog/sta_basics_course' &
git clone https://github.com/ChFrenkel/ReckOn '/storage/nvme5/new_clones/Verilog/ReckOn' &
git clone https://github.com/NTU-LaDS-II/FAN_ATPG '/storage/nvme5/new_clones/Verilog/FAN_ATPG' &
git clone https://github.com/hi631/tang-nano-9K '/storage/nvme5/new_clones/Verilog/tang-nano-9K' &
git clone https://github.com/techmexdev/fromthetransistor '/storage/nvme5/new_clones/Verilog/fromthetransistor' &
git clone https://github.com/osresearch/up5k '/storage/nvme5/new_clones/Verilog/up5k' &
git clone https://github.com/chipsalliance/yosys-f4pga-plugins '/storage/nvme5/new_clones/Verilog/yosys-f4pga-plugins' &
git clone https://github.com/compsec-snu/difuzz-rtl '/storage/nvme5/new_clones/Verilog/difuzz-rtl' &
git clone https://github.com/aiminickwong/H264 '/storage/nvme5/new_clones/Verilog/H264' &
git clone https://github.com/AleksandarKostovic/Riscy-SoC '/storage/nvme5/new_clones/Verilog/Riscy-SoC' &
git clone https://github.com/ZipCPU/qspiflash '/storage/nvme5/new_clones/Verilog/qspiflash' &
git clone https://github.com/hdl-util/sdram-controller '/storage/nvme5/new_clones/Verilog/sdram-controller' &
git clone https://github.com/ultraembedded/core_dvi_framebuffer '/storage/nvme5/new_clones/Verilog/core_dvi_framebuffer' &
git clone https://github.com/freecores/ethmac '/storage/nvme5/new_clones/Verilog/ethmac' &
git clone https://github.com/OSCPU/ysyxSoC '/storage/nvme5/new_clones/Verilog/ysyxSoC' &
git clone https://github.com/ucb-bar/sha3 '/storage/nvme5/new_clones/Verilog/sha3' &
git clone https://github.com/hsluoyz/Atalanta '/storage/nvme5/new_clones/Verilog/Atalanta' &
git clone https://github.com/risclite/ARM9-compatible-soft-CPU-core '/storage/nvme5/new_clones/Verilog/ARM9-compatible-soft-CPU-core' &
git clone https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu '/storage/nvme5/new_clones/Verilog/Examples-in-book-write-your-own-cpu' &
git clone https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog '/storage/nvme5/new_clones/Verilog/Floating-Point-ALU-in-Verilog' &
git clone https://github.com/AngeloJacobo/RISC-V '/storage/nvme5/new_clones/Verilog/RISC-V' &
git clone https://github.com/alfikpl/ao68000 '/storage/nvme5/new_clones/Verilog/ao68000' &
git clone https://github.com/ZipCPU/sdr '/storage/nvme5/new_clones/Verilog/sdr' &
git clone https://github.com/Daniel-GGB/My-Digital-IC-Library '/storage/nvme5/new_clones/Verilog/My-Digital-IC-Library' &
git clone https://github.com/HeLiangHIT/polyphase_filter_prj '/storage/nvme5/new_clones/Verilog/polyphase_filter_prj' &
git clone https://github.com/xenowing/xenowing '/storage/nvme5/new_clones/Verilog/xenowing' &
git clone https://github.com/freecores/jpegencode '/storage/nvme5/new_clones/Verilog/jpegencode' &
git clone https://github.com/secworks/trng '/storage/nvme5/new_clones/Verilog/trng' &
git clone https://github.com/ZipCPU/wbscope '/storage/nvme5/new_clones/Verilog/wbscope' &
git clone https://github.com/Kenji-Ishimaru/polyphony '/storage/nvme5/new_clones/Verilog/polyphony' &
git clone https://github.com/Dazhuzhu-github/systolic-array '/storage/nvme5/new_clones/Verilog/systolic-array' &
git clone https://github.com/Forty-Bot/ethernet '/storage/nvme5/new_clones/Verilog/ethernet' &
git clone https://github.com/os-fpga/Raptor '/storage/nvme5/new_clones/Verilog/Raptor' &
git clone https://github.com/adibis/DDR2_Controller '/storage/nvme5/new_clones/Verilog/DDR2_Controller' &
git clone https://github.com/maidenone/ORGFXSoC '/storage/nvme5/new_clones/Verilog/ORGFXSoC' &
git clone https://github.com/mattvenn/fpga-sdft '/storage/nvme5/new_clones/Verilog/fpga-sdft' &
git clone https://github.com/Lyncien/RISC-V-32I '/storage/nvme5/new_clones/Verilog/RISC-V-32I' &
git clone https://github.com/tomverbeure/panologic '/storage/nvme5/new_clones/Verilog/panologic' &
git clone https://github.com/Xilinx/XilinxUnisimLibrary '/storage/nvme5/new_clones/Verilog/XilinxUnisimLibrary' &
git clone https://github.com/Arlet/verilog-65C02-microcode '/storage/nvme5/new_clones/Verilog/verilog-65C02-microcode' &
git clone https://github.com/evantandersen/fpga-gpu '/storage/nvme5/new_clones/Verilog/fpga-gpu' &
git clone https://github.com/hpb-project/TOE '/storage/nvme5/new_clones/Verilog/TOE' &
git clone https://github.com/bakhshalipour/NoC-Verilog '/storage/nvme5/new_clones/Verilog/NoC-Verilog' &
git clone https://github.com/shivanishah269/risc-v-core '/storage/nvme5/new_clones/Verilog/risc-v-core' &
git clone https://github.com/freecores/round_robin_arbiter '/storage/nvme5/new_clones/Verilog/round_robin_arbiter' &
git clone https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL '/storage/nvme5/new_clones/Verilog/Open-Source-Network-on-Chip-Router-RTL' &
git clone https://github.com/zf3/psram-tang-nano-9k '/storage/nvme5/new_clones/Verilog/psram-tang-nano-9k' &
git clone https://github.com/nist-ionstorage/digital-servo '/storage/nvme5/new_clones/Verilog/digital-servo' &
git clone https://github.com/hdl-util/mipi-demo '/storage/nvme5/new_clones/Verilog/mipi-demo' &
git clone https://github.com/ghidraninja/gameboy-fpga-cartridge '/storage/nvme5/new_clones/Verilog/gameboy-fpga-cartridge' &
git clone https://github.com/archlabo/Frix '/storage/nvme5/new_clones/Verilog/Frix' &
git clone https://github.com/cjhonlyone/picorv32_Xilinx '/storage/nvme5/new_clones/Verilog/picorv32_Xilinx' &
git clone https://github.com/Elrori/Delta-sigma-ADC-verilog '/storage/nvme5/new_clones/Verilog/Delta-sigma-ADC-verilog' &
git clone https://github.com/YutongChenVictor/Fpga-accelerator-demos '/storage/nvme5/new_clones/Verilog/Fpga-accelerator-demos' &
git clone https://github.com/LIV2/Bluster '/storage/nvme5/new_clones/Verilog/Bluster' &
git clone https://github.com/John-Leitch/fpga-md5-cracker '/storage/nvme5/new_clones/Verilog/fpga-md5-cracker' &
git clone https://github.com/intel/aib-phy-hardware '/storage/nvme5/new_clones/Verilog/aib-phy-hardware' &
git clone https://github.com/niklasekstrom/flickerfixer '/storage/nvme5/new_clones/Verilog/flickerfixer' &
git clone https://github.com/OpenCAPI/oc-accel '/storage/nvme5/new_clones/Verilog/oc-accel' &
git clone https://github.com/mattvenn/first-fpga-pcb '/storage/nvme5/new_clones/Verilog/first-fpga-pcb' &
git clone https://github.com/manish-kj/PACoGen '/storage/nvme5/new_clones/Verilog/PACoGen' &
git clone https://github.com/agg23/openfpga-pong '/storage/nvme5/new_clones/Verilog/openfpga-pong' &
git clone https://github.com/sxtyzhangzk/mips-cpu '/storage/nvme5/new_clones/Verilog/mips-cpu' &
git clone https://github.com/CoreyChen922/sata3_host_controller '/storage/nvme5/new_clones/Verilog/sata3_host_controller' &
git clone https://github.com/cwfletcher/buffets '/storage/nvme5/new_clones/Verilog/buffets' &
git clone https://github.com/zhajio1988/Open_RegModel '/storage/nvme5/new_clones/Verilog/Open_RegModel' &
git clone https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier '/storage/nvme5/new_clones/Verilog/Fixed-Floating-Point-Adder-Multiplier' &
git clone https://github.com/acmert/parametric-ntt '/storage/nvme5/new_clones/Verilog/parametric-ntt' &
git clone https://github.com/Johnlon/spam-1 '/storage/nvme5/new_clones/Verilog/spam-1' &
git clone https://github.com/ika-musume/IKAOPM '/storage/nvme5/new_clones/Verilog/IKAOPM' &
git clone https://github.com/cebarobot/Introduction-to-Computer-Architecture-Exercises '/storage/nvme5/new_clones/Verilog/Introduction-to-Computer-Architecture-Exercises' &
git clone https://github.com/jbilander/SF500 '/storage/nvme5/new_clones/Verilog/SF500' &
git clone https://github.com/westonb/OV7670-Verilog '/storage/nvme5/new_clones/Verilog/OV7670-Verilog' &
git clone https://github.com/chenhaoc/cnnhwpe '/storage/nvme5/new_clones/Verilog/cnnhwpe' &
git clone https://github.com/ulx3s/fpga-odysseus '/storage/nvme5/new_clones/Verilog/fpga-odysseus' &
git clone https://github.com/someone755/ddr3-controller '/storage/nvme5/new_clones/Verilog/ddr3-controller' &
git clone https://github.com/SMB784/SQRL_quickstart '/storage/nvme5/new_clones/Verilog/SQRL_quickstart' &
git clone https://github.com/nickson-jose/vsdstdcelldesign '/storage/nvme5/new_clones/Verilog/vsdstdcelldesign' &
git clone https://github.com/fjullien/jtag_vpi '/storage/nvme5/new_clones/Verilog/jtag_vpi' &
git clone https://github.com/mematrix/AES-FPGA '/storage/nvme5/new_clones/Verilog/AES-FPGA' &
git clone https://github.com/simonmonk/prog_fpgas '/storage/nvme5/new_clones/Verilog/prog_fpgas' &
git clone https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018 '/storage/nvme5/new_clones/Verilog/VexRiscvSoftcoreContest2018' &
git clone https://github.com/Ravenslofty/74xx-liberty '/storage/nvme5/new_clones/Verilog/74xx-liberty' &
git clone https://github.com/freecores/sparc64soc '/storage/nvme5/new_clones/Verilog/sparc64soc' &
git clone https://github.com/WillGreen/timetoexplore '/storage/nvme5/new_clones/Verilog/timetoexplore' &
git clone https://github.com/verimake-team/SparkRoad-V '/storage/nvme5/new_clones/Verilog/SparkRoad-V' &
git clone https://github.com/gzzyyxh/Quafu '/storage/nvme5/new_clones/Verilog/Quafu' &
git clone https://github.com/no2fpga/no2bootloader '/storage/nvme5/new_clones/Verilog/no2bootloader' &
git clone https://github.com/forconesi/nfmac10g '/storage/nvme5/new_clones/Verilog/nfmac10g' &
git clone https://github.com/Parretto/DisplayPort '/storage/nvme5/new_clones/Verilog/DisplayPort' &
git clone https://github.com/OVGN/OpenHBMC '/storage/nvme5/new_clones/Verilog/OpenHBMC' &
git clone https://github.com/suntodai/FPGA_image_processing '/storage/nvme5/new_clones/Verilog/FPGA_image_processing' &
git clone https://github.com/sheldonucr/ee260_lab '/storage/nvme5/new_clones/Verilog/ee260_lab' &
git clone https://github.com/gundambox/DIY_OpenMIPS '/storage/nvme5/new_clones/Verilog/DIY_OpenMIPS' &
git clone https://github.com/gtjennings1/HyperBUS '/storage/nvme5/new_clones/Verilog/HyperBUS' &
git clone https://github.com/ac-optimus/Convolution-using-systolic-arrays '/storage/nvme5/new_clones/Verilog/Convolution-using-systolic-arrays' &
git clone https://github.com/mongrelgem/Verilog-Adders '/storage/nvme5/new_clones/Verilog/Verilog-Adders' &
git clone https://github.com/StefanSchippers/xschem_sky130 '/storage/nvme5/new_clones/Verilog/xschem_sky130' &
git clone https://github.com/opencpi/opencpi '/storage/nvme5/new_clones/Verilog/opencpi' &
git clone https://github.com/olgirard/openmsp430 '/storage/nvme5/new_clones/Verilog/openmsp430' &
git clone https://github.com/m-labs/tdc-core '/storage/nvme5/new_clones/Verilog/tdc-core' &
git clone https://github.com/combinatorylogic/soc '/storage/nvme5/new_clones/Verilog/soc' &
git clone https://github.com/grantae/mips32r1_xum '/storage/nvme5/new_clones/Verilog/mips32r1_xum' &
git clone https://github.com/twomonkeyclub/UART '/storage/nvme5/new_clones/Verilog/UART' &
git clone https://github.com/Lcrypto/FEC-Archive-Verilog '/storage/nvme5/new_clones/Verilog/FEC-Archive-Verilog' &
git clone https://github.com/DinoMax00/TJ-FPGA_MP3 '/storage/nvme5/new_clones/Verilog/TJ-FPGA_MP3' &
git clone https://github.com/mgtm98/pcie5_phy '/storage/nvme5/new_clones/Verilog/pcie5_phy' &
git clone https://github.com/mattvenn/vga-clock '/storage/nvme5/new_clones/Verilog/vga-clock' &
git clone https://github.com/aignacio/mpsoc_example '/storage/nvme5/new_clones/Verilog/mpsoc_example' &
git clone https://github.com/pmonta/GNSS_Firehose '/storage/nvme5/new_clones/Verilog/GNSS_Firehose' &
git clone https://github.com/sergachev/spi_mem_programmer '/storage/nvme5/new_clones/Verilog/spi_mem_programmer' &
git clone https://github.com/myriadrf/LimeSDR-Mini_GW '/storage/nvme5/new_clones/Verilog/LimeSDR-Mini_GW' &
git clone https://github.com/abnoname/iceZ0mb1e '/storage/nvme5/new_clones/Verilog/iceZ0mb1e' &
git clone https://github.com/efabless/clear '/storage/nvme5/new_clones/Verilog/clear' &
git clone https://github.com/Radio-Stack/caravel_ft8_receiver '/storage/nvme5/new_clones/Verilog/caravel_ft8_receiver' &
git clone https://github.com/AngeloJacobo/FPGA_OV7670_Camera_Interface '/storage/nvme5/new_clones/Verilog/FPGA_OV7670_Camera_Interface' &
git clone https://github.com/BenBergman/AlteraDE2Labs_Verilog '/storage/nvme5/new_clones/Verilog/AlteraDE2Labs_Verilog' &
git clone https://github.com/ryuz/jelly '/storage/nvme5/new_clones/Verilog/jelly' &
git clone https://github.com/ljlin/MIPS48PipelineCPU '/storage/nvme5/new_clones/Verilog/MIPS48PipelineCPU' &
git clone https://github.com/ForrestBlue/cortexm0ds '/storage/nvme5/new_clones/Verilog/cortexm0ds' &
git clone https://github.com/alexforencich/xfcp '/storage/nvme5/new_clones/Verilog/xfcp' &
git clone https://github.com/smunaut/iua '/storage/nvme5/new_clones/Verilog/iua' &
git clone https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator '/storage/nvme5/new_clones/Verilog/Chisel-FFT-generator' &
git clone https://github.com/jerry-D/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine '/storage/nvme5/new_clones/Verilog/HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine' &
git clone https://github.com/xiaowuzxc/SparrowRV '/storage/nvme5/new_clones/Verilog/SparrowRV' &
git clone https://github.com/zephray/RISu064 '/storage/nvme5/new_clones/Verilog/RISu064' &
git clone https://github.com/schlae/snark-barker-mca '/storage/nvme5/new_clones/Verilog/snark-barker-mca' &
git clone https://github.com/jameshegarty/rigel '/storage/nvme5/new_clones/Verilog/rigel' &
git clone https://github.com/www-asics-ws/usb2_dev '/storage/nvme5/new_clones/Verilog/usb2_dev' &
git clone https://github.com/bikerglen/robot-arm-v01 '/storage/nvme5/new_clones/Verilog/robot-arm-v01' &
git clone https://github.com/ZipCPU/interpolation '/storage/nvme5/new_clones/Verilog/interpolation' &
git clone https://github.com/Netnod/FPGA_NTP_SERVER '/storage/nvme5/new_clones/Verilog/FPGA_NTP_SERVER' &
git clone https://github.com/ashishrana160796/verilog-starter-tutorials '/storage/nvme5/new_clones/Verilog/verilog-starter-tutorials' &
git clone https://github.com/defparam/BAR-Tender '/storage/nvme5/new_clones/Verilog/BAR-Tender' &
git clone https://github.com/VenciFreeman/FFT_ChipDesign '/storage/nvme5/new_clones/Verilog/FFT_ChipDesign' &
git clone https://github.com/awai54st/LUTNet '/storage/nvme5/new_clones/Verilog/LUTNet' &
git clone https://github.com/sylefeb/Silixel '/storage/nvme5/new_clones/Verilog/Silixel' &
git clone https://github.com/SilenceX12138/MIPS-Microsystems '/storage/nvme5/new_clones/Verilog/MIPS-Microsystems' &
git clone https://github.com/olofk/fifo '/storage/nvme5/new_clones/Verilog/fifo' &
git clone https://github.com/emeb/up5k_basic '/storage/nvme5/new_clones/Verilog/up5k_basic' &
git clone https://github.com/maomran/softmax '/storage/nvme5/new_clones/Verilog/softmax' &
git clone https://github.com/damdoy/fpga_image_processing '/storage/nvme5/new_clones/Verilog/fpga_image_processing' &
git clone https://github.com/VenciFreeman/RISC-V '/storage/nvme5/new_clones/Verilog/RISC-V' &
git clone https://github.com/ultraembedded/usb2sniffer '/storage/nvme5/new_clones/Verilog/usb2sniffer' &
git clone https://github.com/pwn2winctf/challenges-2020 '/storage/nvme5/new_clones/Verilog/challenges-2020' &
git clone https://github.com/SySS-Research/icestick-glitcher '/storage/nvme5/new_clones/Verilog/icestick-glitcher' &
git clone https://github.com/shawn110285/Cookabarra '/storage/nvme5/new_clones/Verilog/Cookabarra' &
git clone https://github.com/rfhits/Computer-Organization-BUAA-2020 '/storage/nvme5/new_clones/Verilog/Computer-Organization-BUAA-2020' &
git clone https://github.com/bogini/Pong '/storage/nvme5/new_clones/Verilog/Pong' &
git clone https://github.com/manish-kj/Posit-HDL-Arithmetic '/storage/nvme5/new_clones/Verilog/Posit-HDL-Arithmetic' &
git clone https://github.com/Grootzz/AD9361_TX_MSK '/storage/nvme5/new_clones/Verilog/AD9361_TX_MSK' &
git clone https://github.com/micro-FPGA/engine-V '/storage/nvme5/new_clones/Verilog/engine-V' &
git clone https://github.com/BerkeleyLab/Bedrock '/storage/nvme5/new_clones/Verilog/Bedrock' &
git clone https://github.com/risclite/verilog-divider '/storage/nvme5/new_clones/Verilog/verilog-divider' &
git clone https://github.com/RomeoMe5/DDLM '/storage/nvme5/new_clones/Verilog/DDLM' &
git clone https://github.com/The-OpenROAD-Project/alpha-release '/storage/nvme5/new_clones/Verilog/alpha-release' &
git clone https://github.com/mattvenn/wokwi-verilog-gds-test '/storage/nvme5/new_clones/Verilog/wokwi-verilog-gds-test' &
git clone https://github.com/ultraembedded/core_uriscv '/storage/nvme5/new_clones/Verilog/core_uriscv' &
git clone https://github.com/MorrisMA/MAM65C02-Processor-Core '/storage/nvme5/new_clones/Verilog/MAM65C02-Processor-Core' &
git clone https://github.com/bikerglen/beagle '/storage/nvme5/new_clones/Verilog/beagle' &
git clone https://github.com/geky/gb '/storage/nvme5/new_clones/Verilog/gb' &
git clone https://github.com/vpecanins/max1000-tutorial '/storage/nvme5/new_clones/Verilog/max1000-tutorial' &
git clone https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition '/storage/nvme5/new_clones/Verilog/Practical-UVM-IEEE-Edition' &
git clone https://github.com/ehw-fit/evoapproxlib '/storage/nvme5/new_clones/Verilog/evoapproxlib' &
git clone https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog '/storage/nvme5/new_clones/Verilog/8bit_MicroComputer_Verilog' &
git clone https://github.com/TeamVoss/VossII '/storage/nvme5/new_clones/Verilog/VossII' &
git clone https://github.com/prajwalgekkouga/AHB-to-APB-Bridge '/storage/nvme5/new_clones/Verilog/AHB-to-APB-Bridge' &
git clone https://github.com/VeriGOOD-ML/public '/storage/nvme5/new_clones/Verilog/public' &
git clone https://github.com/OVGN/OpenIRV '/storage/nvme5/new_clones/Verilog/OpenIRV' &
git clone https://github.com/antmicro/nvme-verilog-pcie '/storage/nvme5/new_clones/Verilog/nvme-verilog-pcie' &
git clone https://github.com/freecores/dma_ahb '/storage/nvme5/new_clones/Verilog/dma_ahb' &
git clone https://github.com/secworks/sha1 '/storage/nvme5/new_clones/Verilog/sha1' &
git clone https://github.com/DexWen/FFT_Verilog '/storage/nvme5/new_clones/Verilog/FFT_Verilog' &
git clone https://github.com/wingel/sds7102 '/storage/nvme5/new_clones/Verilog/sds7102' &
git clone https://github.com/SinghCoder/Icarus_Verilog '/storage/nvme5/new_clones/Verilog/Icarus_Verilog' &
git clone https://github.com/lightcode/8bit-computer '/storage/nvme5/new_clones/Verilog/8bit-computer' &
git clone https://github.com/jfoshea/Viterbi-Decoder-in-Verilog '/storage/nvme5/new_clones/Verilog/Viterbi-Decoder-in-Verilog' &
git clone https://github.com/luyufan498/CPU_start_from_0 '/storage/nvme5/new_clones/Verilog/CPU_start_from_0' &
git clone https://github.com/NetFPGA/NetFPGA-PLUS '/storage/nvme5/new_clones/Verilog/NetFPGA-PLUS' &
git clone https://github.com/dirjud/Nitro-Parts-lib-SPI '/storage/nvme5/new_clones/Verilog/Nitro-Parts-lib-SPI' &
git clone https://github.com/embmicro/mojo-base-project '/storage/nvme5/new_clones/Verilog/mojo-base-project' &
git clone https://github.com/embecosm/chiphack '/storage/nvme5/new_clones/Verilog/chiphack' &
git clone https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication '/storage/nvme5/new_clones/Verilog/Verilog_Calculator_Matrix_Multiplication' &
git clone https://github.com/nhasbun/de10nano_vgaHdmi_chip '/storage/nvme5/new_clones/Verilog/de10nano_vgaHdmi_chip' &
git clone https://github.com/huaweicloud/huaweicloud-fpga '/storage/nvme5/new_clones/Verilog/huaweicloud-fpga' &
git clone https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4 '/storage/nvme5/new_clones/Verilog/DSP_with_FPGAs_ed4' &
git clone https://github.com/scale-lab/OpenPhySyn '/storage/nvme5/new_clones/Verilog/OpenPhySyn' &
git clone https://github.com/openXC7/demo-projects '/storage/nvme5/new_clones/Verilog/demo-projects' &
git clone https://github.com/BrunoLevy/TordBoyau '/storage/nvme5/new_clones/Verilog/TordBoyau' &
git clone https://github.com/amonemi/ProNoC '/storage/nvme5/new_clones/Verilog/ProNoC' &
git clone https://github.com/nand2mario/ddr3-tang-primer-20k '/storage/nvme5/new_clones/Verilog/ddr3-tang-primer-20k' &
git clone https://github.com/thinkoco/microsoft_fpga '/storage/nvme5/new_clones/Verilog/microsoft_fpga' &
git clone https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX '/storage/nvme5/new_clones/Verilog/USB3_MIPI_CSI2_RX_V2_Crosslink_NX' &
git clone https://github.com/MorrisMA/Booth_Multipliers '/storage/nvme5/new_clones/Verilog/Booth_Multipliers' &
git clone https://github.com/hutch31/tv80 '/storage/nvme5/new_clones/Verilog/tv80' &
git clone https://github.com/YosysHQ/yosys-bigsim '/storage/nvme5/new_clones/Verilog/yosys-bigsim' &
git clone https://github.com/MiSTer-devel/Menu_MiSTer '/storage/nvme5/new_clones/Verilog/Menu_MiSTer' &
git clone https://github.com/wyager/HaSKI '/storage/nvme5/new_clones/Verilog/HaSKI' &
git clone https://github.com/lawrie/tiny_usb_examples '/storage/nvme5/new_clones/Verilog/tiny_usb_examples' &
git clone https://github.com/ieee-ceda-datc/RDF-2019 '/storage/nvme5/new_clones/Verilog/RDF-2019' &
git clone https://github.com/halftop/Interface-Protocol-in-Verilog '/storage/nvme5/new_clones/Verilog/Interface-Protocol-in-Verilog' &
git clone https://github.com/GMUCERG/Dilithium '/storage/nvme5/new_clones/Verilog/Dilithium' &
git clone https://github.com/wangjidwb123/AHB-SRAMC '/storage/nvme5/new_clones/Verilog/AHB-SRAMC' &
git clone https://github.com/stillwater-sc/RISC-V-TensorCore '/storage/nvme5/new_clones/Verilog/RISC-V-TensorCore' &
git clone https://github.com/freecores/verilog_cordic_core '/storage/nvme5/new_clones/Verilog/verilog_cordic_core' &
git clone https://github.com/suyashmahar/RISC-processor '/storage/nvme5/new_clones/Verilog/RISC-processor' &
git clone https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder '/storage/nvme5/new_clones/Verilog/Design-and-Verification-of-LDPC-Decoder' &
git clone https://github.com/IA-C-Lab-Fudan/KWS-SoC '/storage/nvme5/new_clones/Verilog/KWS-SoC' &
git clone https://github.com/UofT-HPRC/fpga-bpf '/storage/nvme5/new_clones/Verilog/fpga-bpf' &
git clone https://github.com/dilshan/max2-audio-dac '/storage/nvme5/new_clones/Verilog/max2-audio-dac' &
git clone https://github.com/salute-hh/FPGA-Edge-Detection-Project1 '/storage/nvme5/new_clones/Verilog/FPGA-Edge-Detection-Project1' &
git clone https://github.com/fluctlight001/nscscc2022_single_tools '/storage/nvme5/new_clones/Verilog/nscscc2022_single_tools' &
git clone https://github.com/mbaykenar/digital-logic-design '/storage/nvme5/new_clones/Verilog/digital-logic-design' &
git clone https://github.com/cassuto/nano-cpu32k '/storage/nvme5/new_clones/Verilog/nano-cpu32k' &
git clone https://github.com/Caskman/MIPS-Processor-in-Verilog '/storage/nvme5/new_clones/Verilog/MIPS-Processor-in-Verilog' &
git clone https://github.com/racerxdl/LVDS-7-to-1-Serializer '/storage/nvme5/new_clones/Verilog/LVDS-7-to-1-Serializer' &
git clone https://github.com/lajanugen/8051 '/storage/nvme5/new_clones/Verilog/8051' &
git clone https://github.com/marqs85/snes_dejitter '/storage/nvme5/new_clones/Verilog/snes_dejitter' &
git clone https://github.com/tomverbeure/cxxrtl_eval '/storage/nvme5/new_clones/Verilog/cxxrtl_eval' &
git clone https://github.com/seonskim/verilog_axi-interconnect '/storage/nvme5/new_clones/Verilog/verilog_axi-interconnect' &
git clone https://github.com/emu-russia/SEGAChips '/storage/nvme5/new_clones/Verilog/SEGAChips' &
git clone https://github.com/alknvl/axis_udp '/storage/nvme5/new_clones/Verilog/axis_udp' &
git clone https://github.com/ultraembedded/core_axi_cache '/storage/nvme5/new_clones/Verilog/core_axi_cache' &
git clone https://github.com/wuhanstudio/nand2tetris-iverilog '/storage/nvme5/new_clones/Verilog/nand2tetris-iverilog' &
git clone https://github.com/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm '/storage/nvme5/new_clones/Verilog/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm' &
git clone https://github.com/akilm/FPU-IEEE-754 '/storage/nvme5/new_clones/Verilog/FPU-IEEE-754' &
git clone https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection '/storage/nvme5/new_clones/Verilog/FPGA_RealTime_and_Static_Sobel_Edge_Detection' &
git clone https://github.com/MiSTer-devel/ZX-Spectrum_MISTer '/storage/nvme5/new_clones/Verilog/ZX-Spectrum_MISTer' &
git clone https://github.com/scluconn/DA_PUF_Library '/storage/nvme5/new_clones/Verilog/DA_PUF_Library' &
git clone https://github.com/romulus0914/CNN_VGG19_verilog '/storage/nvme5/new_clones/Verilog/CNN_VGG19_verilog' &
git clone https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM '/storage/nvme5/new_clones/Verilog/Vision-FPGA-SoM' &
git clone https://github.com/atgreen/moxie-cores '/storage/nvme5/new_clones/Verilog/moxie-cores' &
git clone https://github.com/freecores/xge_mac '/storage/nvme5/new_clones/Verilog/xge_mac' &
git clone https://github.com/ZipCPU/wbi2c '/storage/nvme5/new_clones/Verilog/wbi2c' &
git clone https://github.com/Grootzz/Verilog-FIR '/storage/nvme5/new_clones/Verilog/Verilog-FIR' &
git clone https://github.com/thu-cs-lab/thinpad_top '/storage/nvme5/new_clones/Verilog/thinpad_top' &
git clone https://github.com/raymondrc/FPGA-SM3-HASH '/storage/nvme5/new_clones/Verilog/FPGA-SM3-HASH' &
git clone https://github.com/kholia/Colorlight-5A-75B '/storage/nvme5/new_clones/Verilog/Colorlight-5A-75B' &
git clone https://github.com/Nitcloud/Image_sim '/storage/nvme5/new_clones/Verilog/Image_sim' &
git clone https://github.com/davidthings/spokefpga '/storage/nvme5/new_clones/Verilog/spokefpga' &
git clone https://github.com/eda-lab/CNNAF-CNN-Accelerator_init '/storage/nvme5/new_clones/Verilog/CNNAF-CNN-Accelerator_init' &
git clone https://github.com/OpenPOWERFoundation/a2o '/storage/nvme5/new_clones/Verilog/a2o' &
git clone https://github.com/efabless/caravel_user_project_analog '/storage/nvme5/new_clones/Verilog/caravel_user_project_analog' &
git clone https://github.com/Tan-YiFan/DigitalLogic-Autumn2020 '/storage/nvme5/new_clones/Verilog/DigitalLogic-Autumn2020' &
git clone https://github.com/multitenancy-project/menshen '/storage/nvme5/new_clones/Verilog/menshen' &
git clone https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb '/storage/nvme5/new_clones/Verilog/ethernet_10ge_mac_SV_tb' &
git clone https://github.com/Tommydag/CAN-Bus-Controller '/storage/nvme5/new_clones/Verilog/CAN-Bus-Controller' &
git clone https://github.com/ivanvig/2dconv-FPGA '/storage/nvme5/new_clones/Verilog/2dconv-FPGA' &
git clone https://github.com/sumilao/Zynq-7000-DPU-TRD '/storage/nvme5/new_clones/Verilog/Zynq-7000-DPU-TRD' &
git clone https://github.com/boaaaang/CNN-Implementation-in-Verilog '/storage/nvme5/new_clones/Verilog/CNN-Implementation-in-Verilog' &
git clone https://github.com/shuckc/verilog-utils '/storage/nvme5/new_clones/Verilog/verilog-utils' &
git clone https://github.com/fatestudio/RSA4096 '/storage/nvme5/new_clones/Verilog/RSA4096' &
git clone https://github.com/ZipCPU/zbasic '/storage/nvme5/new_clones/Verilog/zbasic' &
git clone https://github.com/MiSTer-devel/MacPlus_MiSTer '/storage/nvme5/new_clones/Verilog/MacPlus_MiSTer' &
git clone https://github.com/psnjk/SimpleCache '/storage/nvme5/new_clones/Verilog/SimpleCache' &
git clone https://github.com/sam210723/fpga '/storage/nvme5/new_clones/Verilog/fpga' &
git clone https://github.com/RSPwFPGAs/qemu-hdl-cosim '/storage/nvme5/new_clones/Verilog/qemu-hdl-cosim' &
git clone https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition '/storage/nvme5/new_clones/Verilog/Computer-Experiment-on-the-principle-of-computer-composition' &
git clone https://github.com/jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor '/storage/nvme5/new_clones/Verilog/A-Single-Path-Delay-32-Point-FFT-Processor' &
git clone https://github.com/AUCOHL/Lighter '/storage/nvme5/new_clones/Verilog/Lighter' &
git clone https://github.com/ucsdsysnet/Rosebud '/storage/nvme5/new_clones/Verilog/Rosebud' &
git clone https://github.com/mikeroyal/CPLD-Guide '/storage/nvme5/new_clones/Verilog/CPLD-Guide' &
git clone https://github.com/debtanu09/systolic_array_matrix_multiplier '/storage/nvme5/new_clones/Verilog/systolic_array_matrix_multiplier' &
git clone https://github.com/aseddin/ece_3300 '/storage/nvme5/new_clones/Verilog/ece_3300' &
git clone https://github.com/mcjtag/tcam '/storage/nvme5/new_clones/Verilog/tcam' &
git clone https://github.com/fredrequin/verilator_xilinx '/storage/nvme5/new_clones/Verilog/verilator_xilinx' &
git clone https://github.com/sybreon/dcpu16 '/storage/nvme5/new_clones/Verilog/dcpu16' &
git clone https://github.com/chiggs/oc_jpegencode '/storage/nvme5/new_clones/Verilog/oc_jpegencode' &
git clone https://github.com/pansygrass/ecc '/storage/nvme5/new_clones/Verilog/ecc' &
git clone https://github.com/bmartini/verilog-arbiter '/storage/nvme5/new_clones/Verilog/verilog-arbiter' &
git clone https://github.com/phanrahan/mantle '/storage/nvme5/new_clones/Verilog/mantle' &
git clone https://github.com/jconenna/Yoshis-Nightmare '/storage/nvme5/new_clones/Verilog/Yoshis-Nightmare' &
git clone https://github.com/sifive/block-nvdla-sifive '/storage/nvme5/new_clones/Verilog/block-nvdla-sifive' &
git clone https://github.com/chriz2600/time-sleuth '/storage/nvme5/new_clones/Verilog/time-sleuth' &
git clone https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC '/storage/nvme5/new_clones/Verilog/Low-Cost-and-Programmable-CRC' &
git clone https://github.com/LeiWang1999/DigitalAlarmClock '/storage/nvme5/new_clones/Verilog/DigitalAlarmClock' &
git clone https://github.com/gyurco/MiSTery '/storage/nvme5/new_clones/Verilog/MiSTery' &
git clone https://github.com/MiSTer-devel/C128_MiSTer '/storage/nvme5/new_clones/Verilog/C128_MiSTer' &
git clone https://github.com/pthalin/video_lag_tester '/storage/nvme5/new_clones/Verilog/video_lag_tester' &
git clone https://github.com/praharshapm/vsdmixedsignalflow '/storage/nvme5/new_clones/Verilog/vsdmixedsignalflow' &
git clone https://github.com/santoshsmalagi/Benchmarks '/storage/nvme5/new_clones/Verilog/Benchmarks' &
git clone https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK '/storage/nvme5/new_clones/Verilog/Physical-Design-with-OpenLANE-using-SKY130-PDK' &
git clone https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller '/storage/nvme5/new_clones/Verilog/2-way-Set-Associative-Cache-Controller' &
git clone https://github.com/ZipCPU/fftdemo '/storage/nvme5/new_clones/Verilog/fftdemo' &
git clone https://github.com/pablomarx/rodinia '/storage/nvme5/new_clones/Verilog/rodinia' &
git clone https://github.com/aswaterman/trainwreck '/storage/nvme5/new_clones/Verilog/trainwreck' &
git clone https://github.com/GraphSAINT/GNN-ARCH '/storage/nvme5/new_clones/Verilog/GNN-ARCH' &
git clone https://github.com/Elrori/Azure-SDR '/storage/nvme5/new_clones/Verilog/Azure-SDR' &
git clone https://github.com/Efinix-Inc/xyloni '/storage/nvme5/new_clones/Verilog/xyloni' &
git clone https://github.com/john9636/SortingNetwork '/storage/nvme5/new_clones/Verilog/SortingNetwork' &
git clone https://github.com/Elphel/eddr3 '/storage/nvme5/new_clones/Verilog/eddr3' &
git clone https://github.com/zhangly/azpr_cpu '/storage/nvme5/new_clones/Verilog/azpr_cpu' &
git clone https://github.com/vaughnbetz/COFFE '/storage/nvme5/new_clones/Verilog/COFFE' &
git clone https://github.com/freecores/video_stream_scaler '/storage/nvme5/new_clones/Verilog/video_stream_scaler' &
git clone https://github.com/rajshadow/4-way-set-associative-cache-verilog '/storage/nvme5/new_clones/Verilog/4-way-set-associative-cache-verilog' &
git clone https://github.com/FAST-Switch/fast '/storage/nvme5/new_clones/Verilog/fast' &
git clone https://github.com/DexWen/LMS-Adaptive-filter '/storage/nvme5/new_clones/Verilog/LMS-Adaptive-filter' &
git clone https://github.com/yztong/LeNet_RTL '/storage/nvme5/new_clones/Verilog/LeNet_RTL' &
git clone https://github.com/jaywonchung/Verilog-Harvard-CPU '/storage/nvme5/new_clones/Verilog/Verilog-Harvard-CPU' &
git clone https://github.com/olofk/observer '/storage/nvme5/new_clones/Verilog/observer' &
git clone https://github.com/lawrie/ulx3s_examples '/storage/nvme5/new_clones/Verilog/ulx3s_examples' &
git clone https://github.com/ispras/hdl-benchmarks '/storage/nvme5/new_clones/Verilog/hdl-benchmarks' &
git clone https://github.com/tomverbeure/cisco-hwic-3g-cdma '/storage/nvme5/new_clones/Verilog/cisco-hwic-3g-cdma' &
git clone https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw '/storage/nvme5/new_clones/Verilog/Digital_Logic_FPGA_final_hw' &
git clone https://github.com/mcjtag/eth_switch '/storage/nvme5/new_clones/Verilog/eth_switch' &
git clone https://github.com/mbtaylor1982/ReSDMAC '/storage/nvme5/new_clones/Verilog/ReSDMAC' &
git clone https://github.com/alfikpl/aoOCS '/storage/nvme5/new_clones/Verilog/aoOCS' &
git clone https://github.com/q3k/ctf '/storage/nvme5/new_clones/Verilog/ctf' &
git clone https://github.com/freecores/apbi2c '/storage/nvme5/new_clones/Verilog/apbi2c' &
git clone https://github.com/secworks/chacha '/storage/nvme5/new_clones/Verilog/chacha' &
git clone https://github.com/pengyuzhang/HitchHike '/storage/nvme5/new_clones/Verilog/HitchHike' &
git clone https://github.com/albertxie/iverilog-tutorial '/storage/nvme5/new_clones/Verilog/iverilog-tutorial' &
git clone https://github.com/ruanshihai/CPU '/storage/nvme5/new_clones/Verilog/CPU' &
git clone https://github.com/RickyTino/MangoMIPS32 '/storage/nvme5/new_clones/Verilog/MangoMIPS32' &
git clone https://github.com/Wren6991/libfpga '/storage/nvme5/new_clones/Verilog/libfpga' &
git clone https://github.com/maze1377/pipeline-mips-verilog '/storage/nvme5/new_clones/Verilog/pipeline-mips-verilog' &
git clone https://github.com/tongplw/HW-Syn-Lab '/storage/nvme5/new_clones/Verilog/HW-Syn-Lab' &
git clone https://github.com/xiaoerlang0359/E203plus '/storage/nvme5/new_clones/Verilog/E203plus' &
git clone https://github.com/abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor '/storage/nvme5/new_clones/Verilog/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor' &
git clone https://github.com/gatecat/hrt '/storage/nvme5/new_clones/Verilog/hrt' &
git clone https://github.com/omega-rg/Cache-Controller '/storage/nvme5/new_clones/Verilog/Cache-Controller' &
git clone https://github.com/dwelch67/lsasim '/storage/nvme5/new_clones/Verilog/lsasim' &
git clone https://github.com/GadgetFactory/RetroCade_Synth '/storage/nvme5/new_clones/Verilog/RetroCade_Synth' &
git clone https://github.com/freecores/can '/storage/nvme5/new_clones/Verilog/can' &
git clone https://github.com/secworks/sha512 '/storage/nvme5/new_clones/Verilog/sha512' &
git clone https://github.com/johan92/yafpgatetris '/storage/nvme5/new_clones/Verilog/yafpgatetris' &
git clone https://github.com/olofk/wb_intercon '/storage/nvme5/new_clones/Verilog/wb_intercon' &
git clone https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs '/storage/nvme5/new_clones/Verilog/Video-and-Image-Processing-Design-Using-FPGAs' &
git clone https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog '/storage/nvme5/new_clones/Verilog/Hardware-Implementation-of-AES-Verilog' &
git clone https://github.com/YanB25/Tomasulo '/storage/nvme5/new_clones/Verilog/Tomasulo' &
git clone https://github.com/RuiMachado39/TDC '/storage/nvme5/new_clones/Verilog/TDC' &
git clone https://github.com/tastynoob/FPGA_network '/storage/nvme5/new_clones/Verilog/FPGA_network' &
git clone https://github.com/olofk/subservient '/storage/nvme5/new_clones/Verilog/subservient' &
git clone https://github.com/bit-hack/icesid '/storage/nvme5/new_clones/Verilog/icesid' &
git clone https://github.com/shubhi704/APB-Protocol '/storage/nvme5/new_clones/Verilog/APB-Protocol' &
git clone https://github.com/rnz/verilog-sha256 '/storage/nvme5/new_clones/Verilog/verilog-sha256' &
git clone https://github.com/wisp/rfid-verilog '/storage/nvme5/new_clones/Verilog/rfid-verilog' &
git clone https://github.com/freecores/i2c '/storage/nvme5/new_clones/Verilog/i2c' &
git clone https://github.com/freecores/mcs-4 '/storage/nvme5/new_clones/Verilog/mcs-4' &
git clone https://github.com/cyrozap/iCEstick-UART-Demo '/storage/nvme5/new_clones/Verilog/iCEstick-UART-Demo' &
git clone https://github.com/ZipCPU/s6soc '/storage/nvme5/new_clones/Verilog/s6soc' &
git clone https://github.com/ZipCPU/dbgbus '/storage/nvme5/new_clones/Verilog/dbgbus' &
git clone https://github.com/myriadrf/LimeSDR-PCIe_GW '/storage/nvme5/new_clones/Verilog/LimeSDR-PCIe_GW' &
git clone https://github.com/vladostan/comparchitecture '/storage/nvme5/new_clones/Verilog/comparchitecture' &
git clone https://github.com/EvgenyMuryshkin/QuokkaEvaluation '/storage/nvme5/new_clones/Verilog/QuokkaEvaluation' &
git clone https://github.com/m-labs/VexRiscv-verilog '/storage/nvme5/new_clones/Verilog/VexRiscv-verilog' &
git clone https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels '/storage/nvme5/new_clones/Verilog/HDMI-to-FPGA-to-APA102-Pixels' &
git clone https://github.com/altASIC/Open-CryptoNight-ASIC '/storage/nvme5/new_clones/Verilog/Open-CryptoNight-ASIC' &
git clone https://github.com/jianzhang96/AZPRcpu '/storage/nvme5/new_clones/Verilog/AZPRcpu' &
git clone https://github.com/crypt-xie/XCryptCore '/storage/nvme5/new_clones/Verilog/XCryptCore' &
git clone https://github.com/ultraembedded/core_usb_uart '/storage/nvme5/new_clones/Verilog/core_usb_uart' &
git clone https://github.com/TCL606/MipsPipeline '/storage/nvme5/new_clones/Verilog/MipsPipeline' &
git clone https://github.com/ZiyangYE/General-Slow-DDR3-Interface '/storage/nvme5/new_clones/Verilog/General-Slow-DDR3-Interface' &
git clone https://github.com/flyjancy/CortexM0_SoC_Task '/storage/nvme5/new_clones/Verilog/CortexM0_SoC_Task' &
git clone https://github.com/whutddk/RiftCore '/storage/nvme5/new_clones/Verilog/RiftCore' &
git clone https://github.com/manili/VSDBabySoC '/storage/nvme5/new_clones/Verilog/VSDBabySoC' &
git clone https://github.com/cyrozap/osdvu '/storage/nvme5/new_clones/Verilog/osdvu' &
git clone https://github.com/parallaxinc/Propeller_1_Design '/storage/nvme5/new_clones/Verilog/Propeller_1_Design' &
git clone https://github.com/tmatsuya/wiki '/storage/nvme5/new_clones/Verilog/wiki' &
git clone https://github.com/open-design/riscv-soc-cores '/storage/nvme5/new_clones/Verilog/riscv-soc-cores' &
git clone https://github.com/ISKU/FAST9-Accelerator '/storage/nvme5/new_clones/Verilog/FAST9-Accelerator' &
git clone https://github.com/Summer-Summer/ComputerArchitectureLab '/storage/nvme5/new_clones/Verilog/ComputerArchitectureLab' &
git clone https://github.com/bradgrantham/alice5 '/storage/nvme5/new_clones/Verilog/alice5' &
git clone https://github.com/robseb/HPS2FPGAmapping '/storage/nvme5/new_clones/Verilog/HPS2FPGAmapping' &
git clone https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier '/storage/nvme5/new_clones/Verilog/3x3_matrix_Systolic_Array_multiplier' &
git clone https://github.com/ahirsharan/32-Bit-Floating-Point-Adder '/storage/nvme5/new_clones/Verilog/32-Bit-Floating-Point-Adder' &
git clone https://github.com/zainryan/INSIDER-System '/storage/nvme5/new_clones/Verilog/INSIDER-System' &
git clone https://github.com/Dfinitski/SDR-Micron '/storage/nvme5/new_clones/Verilog/SDR-Micron' &
git clone https://github.com/citrus3000psi/3DORGB '/storage/nvme5/new_clones/Verilog/3DORGB' &
git clone https://github.com/hrvach/EDSAC '/storage/nvme5/new_clones/Verilog/EDSAC' &
git clone https://github.com/briansune/Delta-Sigma-DAC-Verilog '/storage/nvme5/new_clones/Verilog/Delta-Sigma-DAC-Verilog' &
git clone https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge '/storage/nvme5/new_clones/Verilog/simple-AXI2AHB-bridge' &
git clone https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit '/storage/nvme5/new_clones/Verilog/single_cycle_RISCV_CPU_Design-32bit' &
git clone https://github.com/DigitalDesignSchool/ce2020labs '/storage/nvme5/new_clones/Verilog/ce2020labs' &
git clone https://github.com/jpwright/fpganes '/storage/nvme5/new_clones/Verilog/fpganes' &
git clone https://github.com/kazunori279/CPU32 '/storage/nvme5/new_clones/Verilog/CPU32' &
git clone https://github.com/kdurant/axi-ddr3 '/storage/nvme5/new_clones/Verilog/axi-ddr3' &
git clone https://github.com/Lianghao-Yuan/AHB_Bus_Matrix '/storage/nvme5/new_clones/Verilog/AHB_Bus_Matrix' &
git clone https://github.com/ClusterM/nes_mappers '/storage/nvme5/new_clones/Verilog/nes_mappers' &
git clone https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB '/storage/nvme5/new_clones/Verilog/Computer-Organization-and-Architecture-LAB' &
git clone https://github.com/ic7x24/verilog-mini-demo '/storage/nvme5/new_clones/Verilog/verilog-mini-demo' &
git clone https://github.com/Archfx/FPGA-stereo-Camera-Basys3 '/storage/nvme5/new_clones/Verilog/FPGA-stereo-Camera-Basys3' &
git clone https://github.com/cbalint13/e-verest '/storage/nvme5/new_clones/Verilog/e-verest' &
git clone https://github.com/Centre-for-Hardware-Security/asap7_reference_design '/storage/nvme5/new_clones/Verilog/asap7_reference_design' &
git clone https://github.com/LSTM-Kirigaya/ComputerDesignExperiment '/storage/nvme5/new_clones/Verilog/ComputerDesignExperiment' &
git clone https://github.com/irmo-de/xilinx-risc-v '/storage/nvme5/new_clones/Verilog/xilinx-risc-v' &
git clone https://github.com/embedded-explorer/Open-Source-RTL-Design '/storage/nvme5/new_clones/Verilog/Open-Source-RTL-Design' &
git clone https://github.com/rseal/GnuRadar '/storage/nvme5/new_clones/Verilog/GnuRadar' &
git clone https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode '/storage/nvme5/new_clones/Verilog/2FSK-2PSK-2DPSK-QPSK-code-and-decode' &
git clone https://github.com/pcie-bench/pciebench-netfpga '/storage/nvme5/new_clones/Verilog/pciebench-netfpga' &
git clone https://github.com/mihir8181/VerilogHDL-Codes '/storage/nvme5/new_clones/Verilog/VerilogHDL-Codes' &
git clone https://github.com/minmit/tonic '/storage/nvme5/new_clones/Verilog/tonic' &
git clone https://github.com/OpenCAPI/ThymesisFlow '/storage/nvme5/new_clones/Verilog/ThymesisFlow' &
git clone https://github.com/thinkoco/de10-nano-riscv '/storage/nvme5/new_clones/Verilog/de10-nano-riscv' &
git clone https://github.com/Xilinx/xup_fpga_vivado_flow '/storage/nvme5/new_clones/Verilog/xup_fpga_vivado_flow' &
git clone https://github.com/UT-LCA/ML4Accel-Dataset '/storage/nvme5/new_clones/Verilog/ML4Accel-Dataset' &
git clone https://github.com/sfu-arch/SpGEMM '/storage/nvme5/new_clones/Verilog/SpGEMM' &
git clone https://github.com/fluctlight001/cpu_for_nscscc2020 '/storage/nvme5/new_clones/Verilog/cpu_for_nscscc2020' &
git clone https://github.com/tharunchitipolu/Dadda-Multiplier-using-CSA '/storage/nvme5/new_clones/Verilog/Dadda-Multiplier-using-CSA' &
git clone https://github.com/suisuisi/FPGAandPeripheralInterface '/storage/nvme5/new_clones/Verilog/FPGAandPeripheralInterface' &
git clone https://github.com/freecores/uart16550 '/storage/nvme5/new_clones/Verilog/uart16550' &
git clone https://github.com/pbing/USB '/storage/nvme5/new_clones/Verilog/USB' &
git clone https://github.com/harvard-cns/opensketch '/storage/nvme5/new_clones/Verilog/opensketch' &
git clone https://github.com/svofski/vector06cc '/storage/nvme5/new_clones/Verilog/vector06cc' &
git clone https://github.com/haojunliu/OpenFPGA '/storage/nvme5/new_clones/Verilog/OpenFPGA' &
git clone https://github.com/wtiandong/Hardware_circular_buffer_controller '/storage/nvme5/new_clones/Verilog/Hardware_circular_buffer_controller' &
git clone https://github.com/rsnikhil/RISCV_Piccolo_v1 '/storage/nvme5/new_clones/Verilog/RISCV_Piccolo_v1' &
git clone https://github.com/eriksargent/PUF-lab '/storage/nvme5/new_clones/Verilog/PUF-lab' &
git clone https://github.com/jdocampom/JPEG-Decoder '/storage/nvme5/new_clones/Verilog/JPEG-Decoder' &
git clone https://github.com/JeffDeCola/my-verilog-examples '/storage/nvme5/new_clones/Verilog/my-verilog-examples' &
git clone https://github.com/farbius/dsp_xilinx_ip '/storage/nvme5/new_clones/Verilog/dsp_xilinx_ip' &
git clone https://github.com/MikeS11/MiSTerFPGA_YC_Encoder '/storage/nvme5/new_clones/Verilog/MiSTerFPGA_YC_Encoder' &
git clone https://github.com/NAOSI-DLUT/DLUT_IC_Courses '/storage/nvme5/new_clones/Verilog/DLUT_IC_Courses' &
git clone https://github.com/b224hisl/rioschip '/storage/nvme5/new_clones/Verilog/rioschip' &
git clone https://github.com/LCAI-TIHU/HW '/storage/nvme5/new_clones/Verilog/HW' &
git clone https://github.com/mopfel-winrux/NockPU '/storage/nvme5/new_clones/Verilog/NockPU' &
git clone https://github.com/na103/Dueottosei '/storage/nvme5/new_clones/Verilog/Dueottosei' &
git clone https://github.com/thu-cs-lab/verilog-coding-standard '/storage/nvme5/new_clones/Verilog/verilog-coding-standard' &
git clone https://github.com/no2fpga/no2muacm '/storage/nvme5/new_clones/Verilog/no2muacm' &
git clone https://github.com/lerogo/5-stage-pipeline-cpu '/storage/nvme5/new_clones/Verilog/5-stage-pipeline-cpu' &
git clone https://github.com/ultraembedded/core_jpeg_decoder '/storage/nvme5/new_clones/Verilog/core_jpeg_decoder' &
git clone https://github.com/fallen/tinycpu '/storage/nvme5/new_clones/Verilog/tinycpu' &
git clone https://github.com/lajanugen/Modular-Exponentiation '/storage/nvme5/new_clones/Verilog/Modular-Exponentiation' &
git clone https://github.com/csus-senior-design/i2c '/storage/nvme5/new_clones/Verilog/i2c' &
git clone https://github.com/freecores/jtag '/storage/nvme5/new_clones/Verilog/jtag' &
git clone https://github.com/rbarzic/nanorv32 '/storage/nvme5/new_clones/Verilog/nanorv32' &
git clone https://github.com/JonathanJing/Asynchronous-FIFO '/storage/nvme5/new_clones/Verilog/Asynchronous-FIFO' &
git clone https://github.com/Frogwells/fpga_cmos_design '/storage/nvme5/new_clones/Verilog/fpga_cmos_design' &
git clone https://github.com/joelagnel/i2c-master '/storage/nvme5/new_clones/Verilog/i2c-master' &
git clone https://github.com/piotr-go/Lichee-Tang '/storage/nvme5/new_clones/Verilog/Lichee-Tang' &
git clone https://github.com/thunderclap-io/thunderclap-fpga-arria10 '/storage/nvme5/new_clones/Verilog/thunderclap-fpga-arria10' &
git clone https://github.com/wd5gnr/verifla '/storage/nvme5/new_clones/Verilog/verifla' &
git clone https://github.com/Buddhimah/System-Bus-Design-Verilog '/storage/nvme5/new_clones/Verilog/System-Bus-Design-Verilog' &
git clone https://github.com/thinson/DigitalClock '/storage/nvme5/new_clones/Verilog/DigitalClock' &
git clone https://github.com/mattvenn/ws2812-core '/storage/nvme5/new_clones/Verilog/ws2812-core' &
git clone https://github.com/saunak1994/CyNAPSEv11 '/storage/nvme5/new_clones/Verilog/CyNAPSEv11' &
git clone https://github.com/zhangmozhe/microshift_compression '/storage/nvme5/new_clones/Verilog/microshift_compression' &
git clone https://github.com/brown9804/PCIe_physical_layer '/storage/nvme5/new_clones/Verilog/PCIe_physical_layer' &
git clone https://github.com/Arlet/verilog-65C02-fsm '/storage/nvme5/new_clones/Verilog/verilog-65C02-fsm' &
git clone https://github.com/iic-jku/iic-audiodac-v1 '/storage/nvme5/new_clones/Verilog/iic-audiodac-v1' &
git clone https://github.com/w32agobot/SKY130_SAR-ADC '/storage/nvme5/new_clones/Verilog/SKY130_SAR-ADC' &
git clone https://github.com/DOUDIU/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm '/storage/nvme5/new_clones/Verilog/Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm' &
git clone https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog '/storage/nvme5/new_clones/Verilog/Single-Cycle-Risc-Processor-32-bit-Verilog' &
git clone https://github.com/puhitaku/nintendo-switch-i2s-to-spdif '/storage/nvme5/new_clones/Verilog/nintendo-switch-i2s-to-spdif' &
git clone https://github.com/lzw545/opengg '/storage/nvme5/new_clones/Verilog/opengg' &
git clone https://github.com/dirjud/Nitro-Parts-lib-Xilinx '/storage/nvme5/new_clones/Verilog/Nitro-Parts-lib-Xilinx' &
git clone https://github.com/aquaxis/gemac '/storage/nvme5/new_clones/Verilog/gemac' &
git clone https://github.com/phthinh/OFDM_802_11 '/storage/nvme5/new_clones/Verilog/OFDM_802_11' &
git clone https://github.com/CospanDesign/nysa-verilog '/storage/nvme5/new_clones/Verilog/nysa-verilog' &
git clone https://github.com/embmicro/book-examples '/storage/nvme5/new_clones/Verilog/book-examples' &
git clone https://github.com/MorrisMA/M65C02A '/storage/nvme5/new_clones/Verilog/M65C02A' &
git clone https://github.com/ptracton/AXI_BFM '/storage/nvme5/new_clones/Verilog/AXI_BFM' &
git clone https://github.com/lulinchen/face_detect_open '/storage/nvme5/new_clones/Verilog/face_detect_open' &
git clone https://github.com/WarwickEPR/RePLIA '/storage/nvme5/new_clones/Verilog/RePLIA' &
git clone https://github.com/jonthomasson/Spartan-Mini-NES '/storage/nvme5/new_clones/Verilog/Spartan-Mini-NES' &
git clone https://github.com/sh-vlad/FPGA_rtime_HDR_video '/storage/nvme5/new_clones/Verilog/FPGA_rtime_HDR_video' &
git clone https://github.com/kgpai94/ECC-Encryption-System '/storage/nvme5/new_clones/Verilog/ECC-Encryption-System' &
git clone https://github.com/WayneGong/Image_Rotate '/storage/nvme5/new_clones/Verilog/Image_Rotate' &
git clone https://github.com/vprabhu28/16-Bit-CPU-using-Verilog '/storage/nvme5/new_clones/Verilog/16-Bit-CPU-using-Verilog' &
git clone https://github.com/chipsalliance/UHDM-integration-tests '/storage/nvme5/new_clones/Verilog/UHDM-integration-tests' &
git clone https://github.com/shellbear/v-regex '/storage/nvme5/new_clones/Verilog/v-regex' &
git clone https://github.com/hizbi-github/AXI4_Master_Interconnect_Slave '/storage/nvme5/new_clones/Verilog/AXI4_Master_Interconnect_Slave' &
git clone https://github.com/emu-russia/dmgcpu '/storage/nvme5/new_clones/Verilog/dmgcpu' &
git clone https://github.com/Thes0me/pango_video_local_dimming '/storage/nvme5/new_clones/Verilog/pango_video_local_dimming' &
git clone https://github.com/emeb/up5k_osc '/storage/nvme5/new_clones/Verilog/up5k_osc' &
git clone https://github.com/teekamkhandelwal/asynchronous_fifo '/storage/nvme5/new_clones/Verilog/asynchronous_fifo' &
git clone https://github.com/ishfaqahmed29/SerDes '/storage/nvme5/new_clones/Verilog/SerDes' &
git clone https://github.com/programmable-scheduling/pifo-hardware '/storage/nvme5/new_clones/Verilog/pifo-hardware' &
git clone https://github.com/liuguangxi/gng '/storage/nvme5/new_clones/Verilog/gng' &
git clone https://github.com/Goshik92/SHA256Hasher '/storage/nvme5/new_clones/Verilog/SHA256Hasher' &
git clone https://github.com/rongcuid/riscv-megaproject '/storage/nvme5/new_clones/Verilog/riscv-megaproject' &
git clone https://github.com/jmt329/PitchShifter '/storage/nvme5/new_clones/Verilog/PitchShifter' &
git clone https://github.com/tritechpw/Make-FPGA '/storage/nvme5/new_clones/Verilog/Make-FPGA' &
git clone https://github.com/Elrori/FMCW_Radar '/storage/nvme5/new_clones/Verilog/FMCW_Radar' &
git clone https://github.com/drom/quark '/storage/nvme5/new_clones/Verilog/quark' &
git clone https://github.com/sailordiary/computer-systems-ucas '/storage/nvme5/new_clones/Verilog/computer-systems-ucas' &
git clone https://github.com/bangonkali/sram '/storage/nvme5/new_clones/Verilog/sram' &
git clone https://github.com/funannoka/SoC-Design-DDR3-Controller '/storage/nvme5/new_clones/Verilog/SoC-Design-DDR3-Controller' &
git clone https://github.com/hkhajanchi/fpga-pid '/storage/nvme5/new_clones/Verilog/fpga-pid' &
git clone https://github.com/M-HHH/HDLBits_Practice_verilog '/storage/nvme5/new_clones/Verilog/HDLBits_Practice_verilog' &
git clone https://github.com/mehrdadh/lora-modulator '/storage/nvme5/new_clones/Verilog/lora-modulator' &
git clone https://github.com/kunalg123/icc2_workshop_collaterals '/storage/nvme5/new_clones/Verilog/icc2_workshop_collaterals' &
git clone https://github.com/acsl-technion/nica '/storage/nvme5/new_clones/Verilog/nica' &
git clone https://github.com/ahirsharan/LSTM '/storage/nvme5/new_clones/Verilog/LSTM' &
git clone https://github.com/hrvach/Life_MiSTer '/storage/nvme5/new_clones/Verilog/Life_MiSTer' &
git clone https://github.com/IObundle/iob-mem '/storage/nvme5/new_clones/Verilog/iob-mem' &
git clone https://github.com/MiSTer-devel/AtariST_MiSTer '/storage/nvme5/new_clones/Verilog/AtariST_MiSTer' &
git clone https://github.com/dawsonjon/OpenXcvr '/storage/nvme5/new_clones/Verilog/OpenXcvr' &
git clone https://github.com/TinyTapeout/tinytapeout-mpw7 '/storage/nvme5/new_clones/Verilog/tinytapeout-mpw7' &
git clone https://github.com/suisuisi/basic_systemverilog '/storage/nvme5/new_clones/Verilog/basic_systemverilog' &
git clone https://github.com/JackHCC/Digital-Integrated-Circuit-Design '/storage/nvme5/new_clones/Verilog/Digital-Integrated-Circuit-Design' &
git clone https://github.com/yrrapt/caravel_amsat_txrx_ic '/storage/nvme5/new_clones/Verilog/caravel_amsat_txrx_ic' &
git clone https://github.com/xiang-rc/cfntt_ref '/storage/nvme5/new_clones/Verilog/cfntt_ref' &
git clone https://github.com/Wren6991/SmolDVI '/storage/nvme5/new_clones/Verilog/SmolDVI' &
git clone https://github.com/jiegec/fpu-wrappers '/storage/nvme5/new_clones/Verilog/fpu-wrappers' &
git clone https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer '/storage/nvme5/new_clones/Verilog/JESD204B-Transport-and-Data-Link-Layer' &
git clone https://github.com/vlsi1217/ASIC '/storage/nvme5/new_clones/Verilog/ASIC' &
git clone https://github.com/SanjayRai/PCIE_AXI_BRIDGE '/storage/nvme5/new_clones/Verilog/PCIE_AXI_BRIDGE' &
git clone https://github.com/AmeerAbdelhadi/Multiported-RAM '/storage/nvme5/new_clones/Verilog/Multiported-RAM' &
git clone https://github.com/TUM-LIS/lisnoc '/storage/nvme5/new_clones/Verilog/lisnoc' &
git clone https://github.com/skristiansson/i2s '/storage/nvme5/new_clones/Verilog/i2s' &
git clone https://github.com/vrishbhan/Matrix-Multiplication '/storage/nvme5/new_clones/Verilog/Matrix-Multiplication' &
git clone https://github.com/toothlessco/arty-glitcher '/storage/nvme5/new_clones/Verilog/arty-glitcher' &
git clone https://github.com/ianhchuang/EPC-Gen2-RFID-Tag-Baseband-Processor '/storage/nvme5/new_clones/Verilog/EPC-Gen2-RFID-Tag-Baseband-Processor' &
git clone https://github.com/xavieran/fLaCPGA '/storage/nvme5/new_clones/Verilog/fLaCPGA' &
git clone https://github.com/amoudgl/iir-bandstop-filter '/storage/nvme5/new_clones/Verilog/iir-bandstop-filter' &
git clone https://github.com/MorrisMA/1PPS-DPLL '/storage/nvme5/new_clones/Verilog/1PPS-DPLL' &
git clone https://github.com/scale-lab/DRUM '/storage/nvme5/new_clones/Verilog/DRUM' &
git clone https://github.com/1801BM1/k1801 '/storage/nvme5/new_clones/Verilog/k1801' &
git clone https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO '/storage/nvme5/new_clones/Verilog/FPGA_SYNC_ASYNC_FIFO' &
git clone https://github.com/matt-alencar/fpga-uart-tx-rx '/storage/nvme5/new_clones/Verilog/fpga-uart-tx-rx' &
git clone https://github.com/sehugg/fpga-examples '/storage/nvme5/new_clones/Verilog/fpga-examples' &
git clone https://github.com/mcjtag/bitonic_sorter '/storage/nvme5/new_clones/Verilog/bitonic_sorter' &
git clone https://github.com/amamory-verification/uvm-basics '/storage/nvme5/new_clones/Verilog/uvm-basics' &
git clone https://github.com/KorotkiyEugene/digital_lab '/storage/nvme5/new_clones/Verilog/digital_lab' &
git clone https://github.com/Mario-Hero/Async-Karin '/storage/nvme5/new_clones/Verilog/Async-Karin' &
git clone https://github.com/betrusted-io/gateware '/storage/nvme5/new_clones/Verilog/gateware' &
git clone https://github.com/scale-lab/BLASYS '/storage/nvme5/new_clones/Verilog/BLASYS' &
git clone https://github.com/lulinchen/FPGA_CryptoNight_V7 '/storage/nvme5/new_clones/Verilog/FPGA_CryptoNight_V7' &
git clone https://github.com/go4retro/UltiMem64 '/storage/nvme5/new_clones/Verilog/UltiMem64' &
git clone https://github.com/yuxguo/USTC-ComputerArchitecture-2020S '/storage/nvme5/new_clones/Verilog/USTC-ComputerArchitecture-2020S' &
git clone https://github.com/kerryliukk/NTHU-ICLAB '/storage/nvme5/new_clones/Verilog/NTHU-ICLAB' &
git clone https://github.com/Zyy438/FPGAudio '/storage/nvme5/new_clones/Verilog/FPGAudio' &
git clone https://github.com/FPGA-Networking/HyperParser '/storage/nvme5/new_clones/Verilog/HyperParser' &
git clone https://github.com/IObundle/iob-lib '/storage/nvme5/new_clones/Verilog/iob-lib' &
git clone https://github.com/DaveBerkeley/serv_soc '/storage/nvme5/new_clones/Verilog/serv_soc' &
git clone https://github.com/jgrip/c128-verilog '/storage/nvme5/new_clones/Verilog/c128-verilog' &
git clone https://github.com/ACMClassCourses/RISCV-CPU '/storage/nvme5/new_clones/Verilog/RISCV-CPU' &
git clone https://github.com/skristiansson/wb_sdram_ctrl '/storage/nvme5/new_clones/Verilog/wb_sdram_ctrl' &
git clone https://github.com/freecores/turbo8051 '/storage/nvme5/new_clones/Verilog/turbo8051' &
git clone https://github.com/ericgineer/CORDIC '/storage/nvme5/new_clones/Verilog/CORDIC' &
git clone https://github.com/Canaan-Creative/MM '/storage/nvme5/new_clones/Verilog/MM' &
git clone https://github.com/subutai-attic/pars '/storage/nvme5/new_clones/Verilog/pars' &
git clone https://github.com/MiSTer-devel/MemTest_MiSTer '/storage/nvme5/new_clones/Verilog/MemTest_MiSTer' &
git clone https://github.com/Obijuan/myslides '/storage/nvme5/new_clones/Verilog/myslides' &
git clone https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog '/storage/nvme5/new_clones/Verilog/OV7670_NEXYS4_Verilog' &
git clone https://github.com/HeavyPixels/QuickSilverNEO '/storage/nvme5/new_clones/Verilog/QuickSilverNEO' &
git clone https://github.com/marsohod4you/FpgaTDC '/storage/nvme5/new_clones/Verilog/FpgaTDC' &
git clone https://github.com/NingHeChuan/Open-FPGA '/storage/nvme5/new_clones/Verilog/Open-FPGA' &
git clone https://github.com/mmicko/enigmaFPGA '/storage/nvme5/new_clones/Verilog/enigmaFPGA' &
git clone https://github.com/fredrequin/fpga_1943 '/storage/nvme5/new_clones/Verilog/fpga_1943' &
git clone https://github.com/ahegazy/aes '/storage/nvme5/new_clones/Verilog/aes' &
git clone https://github.com/blackmesalabs/s7_mini_fpga '/storage/nvme5/new_clones/Verilog/s7_mini_fpga' &
git clone https://github.com/desaster/c64-dodgypla '/storage/nvme5/new_clones/Verilog/c64-dodgypla' &
git clone https://github.com/alinxalinx/AX301 '/storage/nvme5/new_clones/Verilog/AX301' &
git clone https://github.com/hibagus/64pointFFTProcessor '/storage/nvme5/new_clones/Verilog/64pointFFTProcessor' &
git clone https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop '/storage/nvme5/new_clones/Verilog/hackaday_supercon_2019_logic_noise_FPGA_workshop' &
git clone https://github.com/vritrv/ROUTER-1X3-RTL-DESIGN '/storage/nvme5/new_clones/Verilog/ROUTER-1X3-RTL-DESIGN' &
git clone https://github.com/aquaxis/aq_mipi_csi2rx_ultrascaleplus '/storage/nvme5/new_clones/Verilog/aq_mipi_csi2rx_ultrascaleplus' &
git clone https://github.com/ChrisPVille/mig_example '/storage/nvme5/new_clones/Verilog/mig_example' &
git clone https://github.com/skyzh/mips-cpu '/storage/nvme5/new_clones/Verilog/mips-cpu' &
git clone https://github.com/ultraembedded/riscv_sbc '/storage/nvme5/new_clones/Verilog/riscv_sbc' &
git clone https://github.com/anishathalye/notary '/storage/nvme5/new_clones/Verilog/notary' &
git clone https://github.com/RClabiisc/I2SRV32-S-v1 '/storage/nvme5/new_clones/Verilog/I2SRV32-S-v1' &
git clone https://github.com/DCLAB08/Real-Time-Image-Video-Dehazing '/storage/nvme5/new_clones/Verilog/Real-Time-Image-Video-Dehazing' &
git clone https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm '/storage/nvme5/new_clones/Verilog/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm' &
git clone https://github.com/bradleyeckert/chad '/storage/nvme5/new_clones/Verilog/chad' &
git clone https://github.com/acmert/kyber-polmul-hw '/storage/nvme5/new_clones/Verilog/kyber-polmul-hw' &
git clone https://github.com/fpgadeveloper/ethernet-fmc-processorless '/storage/nvme5/new_clones/Verilog/ethernet-fmc-processorless' &
git clone https://github.com/phillbush/legv8 '/storage/nvme5/new_clones/Verilog/legv8' &
git clone https://github.com/fast-codesign/OpenTSN2.0 '/storage/nvme5/new_clones/Verilog/OpenTSN2.0' &
git clone https://github.com/defparam/PCI2Nano-PCB '/storage/nvme5/new_clones/Verilog/PCI2Nano-PCB' &
git clone https://github.com/ucb-cs250/caravel_fpga250 '/storage/nvme5/new_clones/Verilog/caravel_fpga250' &
git clone https://github.com/freecores/dvb_s2_ldpc_decoder '/storage/nvme5/new_clones/Verilog/dvb_s2_ldpc_decoder' &
git clone https://github.com/Archstacker/Y86-CPU '/storage/nvme5/new_clones/Verilog/Y86-CPU' &
git clone https://github.com/mattvenn/fpga-sram '/storage/nvme5/new_clones/Verilog/fpga-sram' &
git clone https://github.com/kuladeepsaireddy/OpenNoc '/storage/nvme5/new_clones/Verilog/OpenNoc' &
git clone https://github.com/Wujh1995/Verilog-VGA-game '/storage/nvme5/new_clones/Verilog/Verilog-VGA-game' &
git clone https://github.com/fpgasystems/Centaur '/storage/nvme5/new_clones/Verilog/Centaur' &
git clone https://github.com/Saanlima/Pepino '/storage/nvme5/new_clones/Verilog/Pepino' &
git clone https://github.com/howardlau1999/flapga-mario '/storage/nvme5/new_clones/Verilog/flapga-mario' &
git clone https://github.com/rgwan/bapi-rv32i '/storage/nvme5/new_clones/Verilog/bapi-rv32i' &
git clone https://github.com/nckubugman/NetFPGA-SUME-High-Frequency-Trading-Machine '/storage/nvme5/new_clones/Verilog/NetFPGA-SUME-High-Frequency-Trading-Machine' &
git clone https://github.com/Parimala6/Floating-point-MAC-verilog '/storage/nvme5/new_clones/Verilog/Floating-point-MAC-verilog' &
git clone https://github.com/PulseRain/Reindeer_Step '/storage/nvme5/new_clones/Verilog/Reindeer_Step' &
git clone https://github.com/princeofpython/Computer-Architecture '/storage/nvme5/new_clones/Verilog/Computer-Architecture' &
git clone https://github.com/hammad-a/verilog_repair '/storage/nvme5/new_clones/Verilog/verilog_repair' &
git clone https://github.com/emeb/up5k_vga '/storage/nvme5/new_clones/Verilog/up5k_vga' &
git clone https://github.com/terriblefire/tf1230 '/storage/nvme5/new_clones/Verilog/tf1230' &
git clone https://github.com/nicyyyy/FPGA-CLAHE '/storage/nvme5/new_clones/Verilog/FPGA-CLAHE' &
git clone https://github.com/efabless/caravel_mgmt_soc_litex '/storage/nvme5/new_clones/Verilog/caravel_mgmt_soc_litex' &
git clone https://github.com/TinyTapeout/tinytapeout-02 '/storage/nvme5/new_clones/Verilog/tinytapeout-02' &
git clone https://github.com/osresearch/risc8 '/storage/nvme5/new_clones/Verilog/risc8' &
git clone https://github.com/xiesicong/fpga_sobel_ov5640_hdmi '/storage/nvme5/new_clones/Verilog/fpga_sobel_ov5640_hdmi' &
git clone https://github.com/AugustinJose1221/Video-Stitching '/storage/nvme5/new_clones/Verilog/Video-Stitching' &
git clone https://github.com/Starrynightzyq/soNN '/storage/nvme5/new_clones/Verilog/soNN' &
git clone https://github.com/FPGA-Research/eFPGA---RTL-to-GDS-with-SKY130 '/storage/nvme5/new_clones/Verilog/eFPGA---RTL-to-GDS-with-SKY130' &
git clone https://github.com/LIV2/GottaGoFastRAM2000 '/storage/nvme5/new_clones/Verilog/GottaGoFastRAM2000' &
git clone https://github.com/sora/ovs-hw '/storage/nvme5/new_clones/Verilog/ovs-hw' &
git clone https://github.com/fbrosser/DSP48E1-FP '/storage/nvme5/new_clones/Verilog/DSP48E1-FP' &
git clone https://github.com/qmn/riscv-invicta '/storage/nvme5/new_clones/Verilog/riscv-invicta' &
git clone https://github.com/shaneleonard/neural-hardware '/storage/nvme5/new_clones/Verilog/neural-hardware' &
git clone https://github.com/fpga-logi/logi-pong-chu-examples '/storage/nvme5/new_clones/Verilog/logi-pong-chu-examples' &
git clone https://github.com/Goshik92/FFTVisualizer '/storage/nvme5/new_clones/Verilog/FFTVisualizer' &
git clone https://github.com/Godzil/gameduino '/storage/nvme5/new_clones/Verilog/gameduino' &
git clone https://github.com/MiSTer-devel/Archie_MiSTer '/storage/nvme5/new_clones/Verilog/Archie_MiSTer' &
git clone https://github.com/wincle626/HLS_Legup '/storage/nvme5/new_clones/Verilog/HLS_Legup' &
git clone https://github.com/rfotino/verilog-tetris '/storage/nvme5/new_clones/Verilog/verilog-tetris' &
git clone https://github.com/whc2uestc/BD3_FPGA '/storage/nvme5/new_clones/Verilog/BD3_FPGA' &
git clone https://github.com/knielsen/ice40-stm32-sdram '/storage/nvme5/new_clones/Verilog/ice40-stm32-sdram' &
git clone https://github.com/toivoh/gameduino-fpga-mods '/storage/nvme5/new_clones/Verilog/gameduino-fpga-mods' &
git clone https://github.com/aoeldemann/fluent10g '/storage/nvme5/new_clones/Verilog/fluent10g' &
git clone https://github.com/sevvalmehder/32-bit-MIPS-Processor '/storage/nvme5/new_clones/Verilog/32-bit-MIPS-Processor' &
git clone https://github.com/navidadelpour/ARM-CPU '/storage/nvme5/new_clones/Verilog/ARM-CPU' &
git clone https://github.com/MiSTer-devel/Amstrad_MiSTer '/storage/nvme5/new_clones/Verilog/Amstrad_MiSTer' &
git clone https://github.com/HeerAmbavi/RSAonVerilog '/storage/nvme5/new_clones/Verilog/RSAonVerilog' &
git clone https://github.com/gsomlo/yoloRISC '/storage/nvme5/new_clones/Verilog/yoloRISC' &
git clone https://github.com/nju-mips/noop-lo '/storage/nvme5/new_clones/Verilog/noop-lo' &
git clone https://github.com/tinyvision-ai-inc/UPduino-v2.1 '/storage/nvme5/new_clones/Verilog/UPduino-v2.1' &
git clone https://github.com/StanfordAHA/AhaM3SoC '/storage/nvme5/new_clones/Verilog/AhaM3SoC' &
git clone https://github.com/cpantel/DVGHV '/storage/nvme5/new_clones/Verilog/DVGHV' &
git clone https://github.com/schlae/plaid-bib-cpld '/storage/nvme5/new_clones/Verilog/plaid-bib-cpld' &
git clone https://github.com/CodeNameGrapefruit/SoC_CNN '/storage/nvme5/new_clones/Verilog/SoC_CNN' &
git clone https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs '/storage/nvme5/new_clones/Verilog/Architecting-and-Building-High-Speed-SoCs' &
git clone https://github.com/fast-codesign/OpenTSN3.4 '/storage/nvme5/new_clones/Verilog/OpenTSN3.4' &
git clone https://github.com/Computer-103/hardware '/storage/nvme5/new_clones/Verilog/hardware' &
git clone https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0 '/storage/nvme5/new_clones/Verilog/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0' &
git clone https://github.com/RClabiisc/I2SRV32-V-v1 '/storage/nvme5/new_clones/Verilog/I2SRV32-V-v1' &
git clone https://github.com/EECS150/fpga_labs_sp22 '/storage/nvme5/new_clones/Verilog/fpga_labs_sp22' &
git clone https://github.com/lucky-wfw/IC_System_Design '/storage/nvme5/new_clones/Verilog/IC_System_Design' &
git clone https://github.com/tomverbeure/ecp5_jtag '/storage/nvme5/new_clones/Verilog/ecp5_jtag' &
git clone https://github.com/spider-tronix/VLSI '/storage/nvme5/new_clones/Verilog/VLSI' &
git clone https://github.com/milochen0418/hello-verilog '/storage/nvme5/new_clones/Verilog/hello-verilog' &
git clone https://github.com/Starrynightzyq/Delta-Sigma-Modulator '/storage/nvme5/new_clones/Verilog/Delta-Sigma-Modulator' &
git clone https://github.com/sumukhathrey/Verilog_ASIC_Design '/storage/nvme5/new_clones/Verilog/Verilog_ASIC_Design' &
git clone https://github.com/red435/verilog_APB_SPI_interface '/storage/nvme5/new_clones/Verilog/verilog_APB_SPI_interface' &
git clone https://github.com/ljgibbslf/SM2_core '/storage/nvme5/new_clones/Verilog/SM2_core' &
git clone https://github.com/freecores/embedded_risc '/storage/nvme5/new_clones/Verilog/embedded_risc' &
git clone https://github.com/secworks/blake2 '/storage/nvme5/new_clones/Verilog/blake2' &
git clone https://github.com/dhrosa/ws2812-verilog '/storage/nvme5/new_clones/Verilog/ws2812-verilog' &
git clone https://github.com/osafune/peridot '/storage/nvme5/new_clones/Verilog/peridot' &
git clone https://github.com/fairwaves/UHD-Fairwaves '/storage/nvme5/new_clones/Verilog/UHD-Fairwaves' &
git clone https://github.com/ddk/ddk-fpga '/storage/nvme5/new_clones/Verilog/ddk-fpga' &
git clone https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project '/storage/nvme5/new_clones/Verilog/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project' &
git clone https://github.com/lisper/cpus-pdp8 '/storage/nvme5/new_clones/Verilog/cpus-pdp8' &
git clone https://github.com/MatrixAINetwork/SIMD-architecture '/storage/nvme5/new_clones/Verilog/SIMD-architecture' &
git clone https://github.com/CospanDesign/vivado-ip-cores '/storage/nvme5/new_clones/Verilog/vivado-ip-cores' &
git clone https://github.com/FPGAwars/workshops '/storage/nvme5/new_clones/Verilog/workshops' &
git clone https://github.com/ucdrstdenis/cdsAsync '/storage/nvme5/new_clones/Verilog/cdsAsync' &
git clone https://github.com/Reenforcements/VerilogDE2115AudioFilters '/storage/nvme5/new_clones/Verilog/VerilogDE2115AudioFilters' &
git clone https://github.com/mattvenn/fpga-virtual-graf '/storage/nvme5/new_clones/Verilog/fpga-virtual-graf' &
git clone https://github.com/chrisneuf/Deep-Neural-Network-Hardware-Accelerator '/storage/nvme5/new_clones/Verilog/Deep-Neural-Network-Hardware-Accelerator' &
git clone https://github.com/supratimdas/NoobsCpu-8bit '/storage/nvme5/new_clones/Verilog/NoobsCpu-8bit' &
git clone https://github.com/ChrisPVille/jtaglet '/storage/nvme5/new_clones/Verilog/jtaglet' &
git clone https://github.com/BlusLiu/Flappy-Bird '/storage/nvme5/new_clones/Verilog/Flappy-Bird' &
git clone https://github.com/buttercutter/riffa2 '/storage/nvme5/new_clones/Verilog/riffa2' &
git clone https://github.com/tomverbeure/color3 '/storage/nvme5/new_clones/Verilog/color3' &
git clone https://github.com/eda-lab/FPGA_DevKit_HX1006A '/storage/nvme5/new_clones/Verilog/FPGA_DevKit_HX1006A' &
git clone https://github.com/emilbiju/emil-risc-v '/storage/nvme5/new_clones/Verilog/emil-risc-v' &
git clone https://github.com/lucky-wfw/The-project-of-Verilog '/storage/nvme5/new_clones/Verilog/The-project-of-Verilog' &
git clone https://github.com/enjoy-digital/litex_vexriscv_smp_test '/storage/nvme5/new_clones/Verilog/litex_vexriscv_smp_test' &
git clone https://github.com/hdl-util/hdmi-demo '/storage/nvme5/new_clones/Verilog/hdmi-demo' &
git clone https://github.com/Winters123/FastRMT '/storage/nvme5/new_clones/Verilog/FastRMT' &
git clone https://github.com/BambooWhispering/FPGA-image-simulation '/storage/nvme5/new_clones/Verilog/FPGA-image-simulation' &
git clone https://github.com/Giftwen/CourseDigitalIC '/storage/nvme5/new_clones/Verilog/CourseDigitalIC' &
git clone https://github.com/rumengshanhe/ADPLL_base_Verilog '/storage/nvme5/new_clones/Verilog/ADPLL_base_Verilog' &
git clone https://github.com/accomdemy/accomdemy_rv32i '/storage/nvme5/new_clones/Verilog/accomdemy_rv32i' &
git clone https://github.com/ericlewis/openfpga-dominos '/storage/nvme5/new_clones/Verilog/openfpga-dominos' &
git clone https://github.com/eimtechnology/STEPFPGA-MXO2Core '/storage/nvme5/new_clones/Verilog/STEPFPGA-MXO2Core' &
git clone https://github.com/derek8955/ic_contest '/storage/nvme5/new_clones/Verilog/ic_contest' &
git clone https://github.com/no2fpga/no2hub75 '/storage/nvme5/new_clones/Verilog/no2hub75' &
git clone https://github.com/gpthimble/Home-Brew-Computer '/storage/nvme5/new_clones/Verilog/Home-Brew-Computer' &
git clone https://github.com/dan-rodrigues/ym2610-pcb '/storage/nvme5/new_clones/Verilog/ym2610-pcb' &
git clone https://github.com/alexforencich/dma-bench '/storage/nvme5/new_clones/Verilog/dma-bench' &
git clone https://github.com/jiaaom/HPDLA '/storage/nvme5/new_clones/Verilog/HPDLA' &
git clone https://github.com/barryZZJ/Hardware_Design '/storage/nvme5/new_clones/Verilog/Hardware_Design' &
git clone https://github.com/AngeloJacobo/FPGA_SDRAM_Controller '/storage/nvme5/new_clones/Verilog/FPGA_SDRAM_Controller' &
git clone https://github.com/ajackevic/ELEC5882 '/storage/nvme5/new_clones/Verilog/ELEC5882' &
git clone https://github.com/tuliopereirab/arithmetic-encoder-av1 '/storage/nvme5/new_clones/Verilog/arithmetic-encoder-av1' &
git clone https://github.com/Gourav0486/AES-Core-engine- '/storage/nvme5/new_clones/Verilog/AES-Core-engine-' &
git clone https://github.com/luppp22/MIPS54SP-Lifesaver '/storage/nvme5/new_clones/Verilog/MIPS54SP-Lifesaver' &
git clone https://github.com/mstump/verilog-vga-controller '/storage/nvme5/new_clones/Verilog/verilog-vga-controller' &
git clone https://github.com/aeste/aemb '/storage/nvme5/new_clones/Verilog/aemb' &
git clone https://github.com/trondd/oc-i2c '/storage/nvme5/new_clones/Verilog/oc-i2c' &
git clone https://github.com/adbrant/zuma-fpga '/storage/nvme5/new_clones/Verilog/zuma-fpga' &
git clone https://github.com/freecores/ha1588 '/storage/nvme5/new_clones/Verilog/ha1588' &
git clone https://github.com/mesarcik/DRFM '/storage/nvme5/new_clones/Verilog/DRFM' &
git clone https://github.com/vinamarora8/Radix-2-FFT '/storage/nvme5/new_clones/Verilog/Radix-2-FFT' &
git clone https://github.com/jeasonstudio/USTB_FPGA_ExperimentReport_Pros '/storage/nvme5/new_clones/Verilog/USTB_FPGA_ExperimentReport_Pros' &
git clone https://github.com/mcgodfrey/i2c-eeprom '/storage/nvme5/new_clones/Verilog/i2c-eeprom' &
git clone https://github.com/richard42/CoCo3FPGA '/storage/nvme5/new_clones/Verilog/CoCo3FPGA' &
git clone https://github.com/jkelley/irig-decoder '/storage/nvme5/new_clones/Verilog/irig-decoder' &
git clone https://github.com/MIPSfpga/digital-design-lab-manual '/storage/nvme5/new_clones/Verilog/digital-design-lab-manual' &
git clone https://github.com/daveshah1/up5k-demos '/storage/nvme5/new_clones/Verilog/up5k-demos' &
git clone https://github.com/zebmehring/Processor-Cache '/storage/nvme5/new_clones/Verilog/Processor-Cache' &
git clone https://github.com/Johnny-Zou/FPGA-Mnist '/storage/nvme5/new_clones/Verilog/FPGA-Mnist' &
git clone https://github.com/zhangkunming0216/FIFO_-asynchronous '/storage/nvme5/new_clones/Verilog/FIFO_-asynchronous' &
git clone https://github.com/siorpaes/BareBonesCortexM0 '/storage/nvme5/new_clones/Verilog/BareBonesCortexM0' &
git clone https://github.com/lawrie/tinyfpga_examples '/storage/nvme5/new_clones/Verilog/tinyfpga_examples' &
git clone https://github.com/Ams0x57/Digital_Adders_Verilog '/storage/nvme5/new_clones/Verilog/Digital_Adders_Verilog' &
git clone https://github.com/coole198669/viterbi_decoder '/storage/nvme5/new_clones/Verilog/viterbi_decoder' &
git clone https://github.com/TaihouDaisuki/Tongji-Computer_Organization '/storage/nvme5/new_clones/Verilog/Tongji-Computer_Organization' &
git clone https://github.com/ThalesGroup/TMR '/storage/nvme5/new_clones/Verilog/TMR' &
git clone https://github.com/hyoukjun/microswitch-noc '/storage/nvme5/new_clones/Verilog/microswitch-noc' &
git clone https://github.com/yusanshi/Greedy-Snake-Verilog '/storage/nvme5/new_clones/Verilog/Greedy-Snake-Verilog' &
git clone https://github.com/PrincetonUniversity/OPDB '/storage/nvme5/new_clones/Verilog/OPDB' &
git clone https://github.com/xiaoerlang0359/FPGA-for-svpwm '/storage/nvme5/new_clones/Verilog/FPGA-for-svpwm' &
git clone https://github.com/djtfoo/lenet5-verilog '/storage/nvme5/new_clones/Verilog/lenet5-verilog' &
git clone https://github.com/aklsh/getting-started-with-verilog '/storage/nvme5/new_clones/Verilog/getting-started-with-verilog' &
git clone https://github.com/wzc810049078/systolic-array-matrix-multiplier '/storage/nvme5/new_clones/Verilog/systolic-array-matrix-multiplier' &
git clone https://github.com/zengkaipeng/EI332 '/storage/nvme5/new_clones/Verilog/EI332' &
git clone https://github.com/jpsety/verilog_benchmark_circuits '/storage/nvme5/new_clones/Verilog/verilog_benchmark_circuits' &
git clone https://github.com/WayneGong/pwm_motor_system '/storage/nvme5/new_clones/Verilog/pwm_motor_system' &
git clone https://github.com/nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow '/storage/nvme5/new_clones/Verilog/UCAS-Advanced-Computer-Architecture-OpenROAD-flow' &
git clone https://github.com/scarv/scarv-cpu '/storage/nvme5/new_clones/Verilog/scarv-cpu' &
git clone https://github.com/go4retro/Nu6510 '/storage/nvme5/new_clones/Verilog/Nu6510' &
git clone https://github.com/RAPcores/rapcores '/storage/nvme5/new_clones/Verilog/rapcores' &
git clone https://github.com/johnathan-convertino-afrl/open1553 '/storage/nvme5/new_clones/Verilog/open1553' &
git clone https://github.com/zzz-x/mp3player '/storage/nvme5/new_clones/Verilog/mp3player' &
git clone https://github.com/jeshraghian/snn-accelerator '/storage/nvme5/new_clones/Verilog/snn-accelerator' &
git clone https://github.com/anishathalye/knox-hsm '/storage/nvme5/new_clones/Verilog/knox-hsm' &
git clone https://github.com/ultraembedded/core_enet '/storage/nvme5/new_clones/Verilog/core_enet' &
git clone https://github.com/BalaDhinesh/Accelerating_Standard_and_Modified_AES128 '/storage/nvme5/new_clones/Verilog/Accelerating_Standard_and_Modified_AES128' &
git clone https://github.com/jbilander/ReAgnus-MegAChip '/storage/nvme5/new_clones/Verilog/ReAgnus-MegAChip' &
git clone https://github.com/geraked/verilog-rle '/storage/nvme5/new_clones/Verilog/verilog-rle' &
git clone https://github.com/fatheroflink/xiaohaizi_cpu '/storage/nvme5/new_clones/Verilog/xiaohaizi_cpu' &
git clone https://github.com/SLink-Protocol/S-Link '/storage/nvme5/new_clones/Verilog/S-Link' &
git clone https://github.com/xlxlqqq/DigSysDes_EGo1 '/storage/nvme5/new_clones/Verilog/DigSysDes_EGo1' &
git clone https://github.com/echoPinkApple/bilinear '/storage/nvme5/new_clones/Verilog/bilinear' &
git clone https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course '/storage/nvme5/new_clones/Verilog/Introduction-to-System-on-Chip-Design-Online-Course' &
git clone https://github.com/andreasdotorg/pdfparser '/storage/nvme5/new_clones/Verilog/pdfparser' &
git clone https://github.com/rdiez/uart_dpi '/storage/nvme5/new_clones/Verilog/uart_dpi' &
git clone https://github.com/vinodpa/OpenProjects '/storage/nvme5/new_clones/Verilog/OpenProjects' &
git clone https://github.com/silverfoxy/MIPS-Verilog '/storage/nvme5/new_clones/Verilog/MIPS-Verilog' &
git clone https://github.com/MiSTer-devel/Arcade-Pacman_MiSTer '/storage/nvme5/new_clones/Verilog/Arcade-Pacman_MiSTer' &
git clone https://github.com/wd5gnr/icestickPWM '/storage/nvme5/new_clones/Verilog/icestickPWM' &
git clone https://github.com/cliffordwolf/bextdep '/storage/nvme5/new_clones/Verilog/bextdep' &
git clone https://github.com/YosysHQ/yosys-bench '/storage/nvme5/new_clones/Verilog/yosys-bench' &
git clone https://github.com/julbouln/dvi_lvds '/storage/nvme5/new_clones/Verilog/dvi_lvds' &
git clone https://github.com/usmanwardag/sobel '/storage/nvme5/new_clones/Verilog/sobel' &
git clone https://github.com/peepo/verilog_tutorials_BB '/storage/nvme5/new_clones/Verilog/verilog_tutorials_BB' &
git clone https://github.com/Arlet/cpld-6502 '/storage/nvme5/new_clones/Verilog/cpld-6502' &
git clone https://github.com/DOOKNET/Digital_Clock '/storage/nvme5/new_clones/Verilog/Digital_Clock' &
git clone https://github.com/isuckatdrifting/Zeus '/storage/nvme5/new_clones/Verilog/Zeus' &
git clone https://github.com/lucasbrasilino/net2axis '/storage/nvme5/new_clones/Verilog/net2axis' &
git clone https://github.com/grokthis/ucisc '/storage/nvme5/new_clones/Verilog/ucisc' &
git clone https://github.com/mhhai/ImageStitchBasedOnFPGA '/storage/nvme5/new_clones/Verilog/ImageStitchBasedOnFPGA' &
git clone https://github.com/kelu124/lit3rick '/storage/nvme5/new_clones/Verilog/lit3rick' &
git clone https://github.com/winsonbook/Reed-Solomon- '/storage/nvme5/new_clones/Verilog/Reed-Solomon-' &
git clone https://github.com/NingHeChuan/Digital_Front_End_Verilog '/storage/nvme5/new_clones/Verilog/Digital_Front_End_Verilog' &
git clone https://github.com/luogantt/verilog-demo '/storage/nvme5/new_clones/Verilog/verilog-demo' &
git clone https://github.com/Wren6991/ChristmasSoC '/storage/nvme5/new_clones/Verilog/ChristmasSoC' &
git clone https://github.com/CHN-ChenYi/RISC-Core-on-FPGA-Arch2021 '/storage/nvme5/new_clones/Verilog/RISC-Core-on-FPGA-Arch2021' &
git clone https://github.com/tancheng/VectorCGRA '/storage/nvme5/new_clones/Verilog/VectorCGRA' &
git clone https://github.com/emu-russia/mappers '/storage/nvme5/new_clones/Verilog/mappers' &
git clone https://github.com/ABKGroup/TritonPart '/storage/nvme5/new_clones/Verilog/TritonPart' &
git clone https://github.com/siliconcompiler/lambdalib '/storage/nvme5/new_clones/Verilog/lambdalib' &
git clone https://github.com/PS-FPGA/ps-fpga '/storage/nvme5/new_clones/Verilog/ps-fpga' &
git clone https://github.com/mballance/clusterv-soc '/storage/nvme5/new_clones/Verilog/clusterv-soc' &
git clone https://github.com/dan-rodrigues/ics-adpcm '/storage/nvme5/new_clones/Verilog/ics-adpcm' &
git clone https://github.com/zeeshanrafique23/mdu '/storage/nvme5/new_clones/Verilog/mdu' &
git clone https://github.com/ultraembedded/core_mmc '/storage/nvme5/new_clones/Verilog/core_mmc' &
git clone https://github.com/sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code '/storage/nvme5/new_clones/Verilog/automatically-generate-Wallace-Tree-VerilogHDL-code' &
git clone https://github.com/IBM/raiden '/storage/nvme5/new_clones/Verilog/raiden' &
git clone https://github.com/roife/BUAA-CO '/storage/nvme5/new_clones/Verilog/BUAA-CO' &
git clone https://github.com/bzeeno/riscv-cpu '/storage/nvme5/new_clones/Verilog/riscv-cpu' &
git clone https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1 '/storage/nvme5/new_clones/Verilog/e16-co502-RV32IM-pipeline-implementation-group1' &
git clone https://github.com/jbush001/RISC-Processor '/storage/nvme5/new_clones/Verilog/RISC-Processor' &
git clone https://github.com/dlitz/openmsp430 '/storage/nvme5/new_clones/Verilog/openmsp430' &
git clone https://github.com/phthinh/OFDM_802_16 '/storage/nvme5/new_clones/Verilog/OFDM_802_16' &
git clone https://github.com/zhanghai/orgexp '/storage/nvme5/new_clones/Verilog/orgexp' &
git clone https://github.com/viralgokani/8PointDCT_Verilog '/storage/nvme5/new_clones/Verilog/8PointDCT_Verilog' &
git clone https://github.com/jamesrivas/FPGA_Stereo_Depth_Map '/storage/nvme5/new_clones/Verilog/FPGA_Stereo_Depth_Map' &
git clone https://github.com/drom/spi '/storage/nvme5/new_clones/Verilog/spi' &
git clone https://github.com/ascend-secure-processor/oram '/storage/nvme5/new_clones/Verilog/oram' &
git clone https://github.com/ZipCPU/rtcclock '/storage/nvme5/new_clones/Verilog/rtcclock' &
git clone https://github.com/DiabloBlood/single-cycle-MIPS-CPU '/storage/nvme5/new_clones/Verilog/single-cycle-MIPS-CPU' &
git clone https://github.com/muzilinxi90/OpenMIPS '/storage/nvme5/new_clones/Verilog/OpenMIPS' &
git clone https://github.com/CospanDesign/nysa-sdio-device '/storage/nvme5/new_clones/Verilog/nysa-sdio-device' &
git clone https://github.com/sumanth-kalluri/128-Bit-AES-Encryption-and-Decryption-in-Verilog '/storage/nvme5/new_clones/Verilog/128-Bit-AES-Encryption-and-Decryption-in-Verilog' &
git clone https://github.com/ef-end-y/RiverRaidFPGA '/storage/nvme5/new_clones/Verilog/RiverRaidFPGA' &
git clone https://github.com/aekanman/FPGA-video-decoder '/storage/nvme5/new_clones/Verilog/FPGA-video-decoder' &
git clone https://github.com/amungo/nut2nt '/storage/nvme5/new_clones/Verilog/nut2nt' &
git clone https://github.com/quzard/FPGA_Vending_Machine '/storage/nvme5/new_clones/Verilog/FPGA_Vending_Machine' &
git clone https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor '/storage/nvme5/new_clones/Verilog/FPGA-Snappy-Decompressor' &
git clone https://github.com/rzhang2285/Coppelia '/storage/nvme5/new_clones/Verilog/Coppelia' &
git clone https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization '/storage/nvme5/new_clones/Verilog/CurriculumDesign-PrinciplesOfComputerOrganization' &
git clone https://github.com/praveenkhemalapure/DDR3-controller-verification '/storage/nvme5/new_clones/Verilog/DDR3-controller-verification' &
git clone https://github.com/nqHITSZ/Systolic-Array '/storage/nvme5/new_clones/Verilog/Systolic-Array' &
git clone https://github.com/gundy/tinyfpga-bx-game-soc '/storage/nvme5/new_clones/Verilog/tinyfpga-bx-game-soc' &
git clone https://github.com/kingyoPiyo/Tang-Nano_MIDI_Sounder '/storage/nvme5/new_clones/Verilog/Tang-Nano_MIDI_Sounder' &
git clone https://github.com/doitdodo/FPGA_Spiking_NN '/storage/nvme5/new_clones/Verilog/FPGA_Spiking_NN' &
git clone https://github.com/UndefeatedSunny/VLSI-Interview-Questions '/storage/nvme5/new_clones/Verilog/VLSI-Interview-Questions' &
git clone https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine '/storage/nvme5/new_clones/Verilog/64-bit-Universal-Floating-Point-ISA-Compute-Engine' &
git clone https://github.com/AugustinJose1221/FFTx32 '/storage/nvme5/new_clones/Verilog/FFTx32' &
git clone https://github.com/zan-pu/pipelined-zanpu '/storage/nvme5/new_clones/Verilog/pipelined-zanpu' &
git clone https://github.com/jasonlin316/Systolic-Array-for-Smith-Waterman '/storage/nvme5/new_clones/Verilog/Systolic-Array-for-Smith-Waterman' &
git clone https://github.com/kxynos/embedded_hacking '/storage/nvme5/new_clones/Verilog/embedded_hacking' &
git clone https://github.com/OldRepoPreservation/mpeg2fpga '/storage/nvme5/new_clones/Verilog/mpeg2fpga' &
git clone https://github.com/Pipepw/MIPS_CPU '/storage/nvme5/new_clones/Verilog/MIPS_CPU' &
git clone https://github.com/4a1c0/RV32i-Verilog '/storage/nvme5/new_clones/Verilog/RV32i-Verilog' &
git clone https://github.com/merledu/SIngle-Cycle-RISC-V-In-Verilog '/storage/nvme5/new_clones/Verilog/SIngle-Cycle-RISC-V-In-Verilog' &
git clone https://github.com/Prananya123/RTL-Coding '/storage/nvme5/new_clones/Verilog/RTL-Coding' &
git clone https://github.com/myriadrf/LimeSDR-Mini-v2_GW '/storage/nvme5/new_clones/Verilog/LimeSDR-Mini-v2_GW' &
git clone https://github.com/go4retro/TurboMaster '/storage/nvme5/new_clones/Verilog/TurboMaster' &
git clone https://github.com/gatelabdavis/RANE '/storage/nvme5/new_clones/Verilog/RANE' &
git clone https://github.com/tishi43/h264_decoder '/storage/nvme5/new_clones/Verilog/h264_decoder' &
git clone https://github.com/yang-le/riscv_cpu '/storage/nvme5/new_clones/Verilog/riscv_cpu' &
git clone https://github.com/xyfJASON/hitsz-minirv-1 '/storage/nvme5/new_clones/Verilog/hitsz-minirv-1' &
git clone https://github.com/Xilinx/pcie_qdma_ats_example '/storage/nvme5/new_clones/Verilog/pcie_qdma_ats_example' &
git clone https://github.com/tinyvision-ai-inc/ice40_power '/storage/nvme5/new_clones/Verilog/ice40_power' &
git clone https://github.com/Alpha-Girl/USTC_CA_labs '/storage/nvme5/new_clones/Verilog/USTC_CA_labs' &
git clone https://github.com/TheRainstorm/CO_ext_lab-CQU '/storage/nvme5/new_clones/Verilog/CO_ext_lab-CQU' &
git clone https://github.com/y-C-x/HDLBits_Solution '/storage/nvme5/new_clones/Verilog/HDLBits_Solution' &
git clone https://github.com/hlslibs/ac_ml '/storage/nvme5/new_clones/Verilog/ac_ml' &
git clone https://github.com/Adrofier/HDLBits-Verilog-Solutions '/storage/nvme5/new_clones/Verilog/HDLBits-Verilog-Solutions' &
git clone https://github.com/sdasgup3/parallel-processor-design '/storage/nvme5/new_clones/Verilog/parallel-processor-design' &
git clone https://github.com/freecores/video_systems '/storage/nvme5/new_clones/Verilog/video_systems' &
git clone https://github.com/freecores/y80e '/storage/nvme5/new_clones/Verilog/y80e' &
git clone https://github.com/ayzk/Simulator_CPU '/storage/nvme5/new_clones/Verilog/Simulator_CPU' &
git clone https://github.com/ahmad2smile/SHA256_Verilog '/storage/nvme5/new_clones/Verilog/SHA256_Verilog' &
git clone https://github.com/pkorolov/zynq-fpga '/storage/nvme5/new_clones/Verilog/zynq-fpga' &
git clone https://github.com/kehribar/verilog-osx '/storage/nvme5/new_clones/Verilog/verilog-osx' &
git clone https://github.com/nkkav/yosys-examples '/storage/nvme5/new_clones/Verilog/yosys-examples' &
git clone https://github.com/hedgeberg/VerilogCommon '/storage/nvme5/new_clones/Verilog/VerilogCommon' &
git clone https://github.com/riscveval/Rocket-Chip '/storage/nvme5/new_clones/Verilog/Rocket-Chip' &
git clone https://github.com/wd5gnr/icestick '/storage/nvme5/new_clones/Verilog/icestick' &
git clone https://github.com/KestrelComputer/polaris '/storage/nvme5/new_clones/Verilog/polaris' &
git clone https://github.com/TheMozg/spi-amba-simulation '/storage/nvme5/new_clones/Verilog/spi-amba-simulation' &
git clone https://github.com/cr1901/spi_tb '/storage/nvme5/new_clones/Verilog/spi_tb' &
git clone https://github.com/ZipCPU/wbfmtx '/storage/nvme5/new_clones/Verilog/wbfmtx' &
git clone https://github.com/SubProto/icestick-vga-test '/storage/nvme5/new_clones/Verilog/icestick-vga-test' &
git clone https://github.com/RCSL-HKUST/heterosim '/storage/nvme5/new_clones/Verilog/heterosim' &
git clone https://github.com/barbedo/verilog-book '/storage/nvme5/new_clones/Verilog/verilog-book' &
git clone https://github.com/Andrei0105/MIPS-multi-cycle '/storage/nvme5/new_clones/Verilog/MIPS-multi-cycle' &
git clone https://github.com/siamumar/BIST_PUF_TRNG '/storage/nvme5/new_clones/Verilog/BIST_PUF_TRNG' &
git clone https://github.com/secworks/blake2s '/storage/nvme5/new_clones/Verilog/blake2s' &
git clone https://github.com/zhelnio/ahb_lite_sdram '/storage/nvme5/new_clones/Verilog/ahb_lite_sdram' &
git clone https://github.com/gtjennings1/UPDuino-OV7670-Camera '/storage/nvme5/new_clones/Verilog/UPDuino-OV7670-Camera' &
git clone https://github.com/YucanLiu/VLSI_SNN '/storage/nvme5/new_clones/Verilog/VLSI_SNN' &
git clone https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller '/storage/nvme5/new_clones/Verilog/SystemVerilog-Implementation-of-DDR3-Controller' &
git clone https://github.com/fpgasystems/groundhog '/storage/nvme5/new_clones/Verilog/groundhog' &
git clone https://github.com/ZipCPU/arrowzip '/storage/nvme5/new_clones/Verilog/arrowzip' &
git clone https://github.com/pwmarcz/fpga-tutorial '/storage/nvme5/new_clones/Verilog/fpga-tutorial' &
git clone https://github.com/lb1244206405/ZYNQ1_FPGA_422_HDLC '/storage/nvme5/new_clones/Verilog/ZYNQ1_FPGA_422_HDLC' &
git clone https://github.com/yuezhao1/ANLU_fpga '/storage/nvme5/new_clones/Verilog/ANLU_fpga' &
git clone https://github.com/Wren6991/Hazard5 '/storage/nvme5/new_clones/Verilog/Hazard5' &
git clone https://github.com/eda-lab/AES-based-on-FPGA '/storage/nvme5/new_clones/Verilog/AES-based-on-FPGA' &
git clone https://github.com/Storm-Rage0/electronic-organ '/storage/nvme5/new_clones/Verilog/electronic-organ' &
git clone https://github.com/b-dmitry1/V188 '/storage/nvme5/new_clones/Verilog/V188' &
git clone https://github.com/skycrapers/AM-Lib '/storage/nvme5/new_clones/Verilog/AM-Lib' &
git clone https://github.com/JefferyLi0903/MMC '/storage/nvme5/new_clones/Verilog/MMC' &
git clone https://github.com/Angelic47/GowinDDR3_AXI4_SpinalHDL '/storage/nvme5/new_clones/Verilog/GowinDDR3_AXI4_SpinalHDL' &
git clone https://github.com/kemalderya/pqc-param-ntt '/storage/nvme5/new_clones/Verilog/pqc-param-ntt' &
git clone https://github.com/lydiawunan/LOSTIN '/storage/nvme5/new_clones/Verilog/LOSTIN' &
git clone https://github.com/ika-musume/ASIC_RE '/storage/nvme5/new_clones/Verilog/ASIC_RE' &
git clone https://github.com/racerxdl/biggateboy '/storage/nvme5/new_clones/Verilog/biggateboy' &
git clone https://github.com/EvgenyMuryshkin/qusoc '/storage/nvme5/new_clones/Verilog/qusoc' &
git clone https://github.com/natu4u/GSOC_TensorCore '/storage/nvme5/new_clones/Verilog/GSOC_TensorCore' &
git clone https://github.com/mayshin10/CNN-Accelerator '/storage/nvme5/new_clones/Verilog/CNN-Accelerator' &
git clone https://github.com/jeremysee2/Lichee-Tang-Tutorial '/storage/nvme5/new_clones/Verilog/Lichee-Tang-Tutorial' &
git clone https://github.com/eminfedar/fedar-e1-rv32i '/storage/nvme5/new_clones/Verilog/fedar-e1-rv32i' &
git clone https://github.com/freecores/usbhostslave '/storage/nvme5/new_clones/Verilog/usbhostslave' &
git clone https://github.com/nblintao/Computer-Architecture '/storage/nvme5/new_clones/Verilog/Computer-Architecture' &
git clone https://github.com/Cognoscan/VerilogCogs '/storage/nvme5/new_clones/Verilog/VerilogCogs' &
git clone https://github.com/binderclip/BCOpenMIPS '/storage/nvme5/new_clones/Verilog/BCOpenMIPS' &
git clone https://github.com/freecores/theia_gpu '/storage/nvme5/new_clones/Verilog/theia_gpu' &
git clone https://github.com/yvnr4you/SDRAM-Verification '/storage/nvme5/new_clones/Verilog/SDRAM-Verification' &
git clone https://github.com/mattzgto/bladerf-dvbs2 '/storage/nvme5/new_clones/Verilog/bladerf-dvbs2' &
git clone https://github.com/zhaishaomin/ring_network-based-multicore- '/storage/nvme5/new_clones/Verilog/ring_network-based-multicore-' &
git clone https://github.com/qiaoxu123/Electronic-competition '/storage/nvme5/new_clones/Verilog/Electronic-competition' &
git clone https://github.com/hedgeberg/UART2NAND '/storage/nvme5/new_clones/Verilog/UART2NAND' &
git clone https://github.com/Chockichoc/FPGAGameBoy '/storage/nvme5/new_clones/Verilog/FPGAGameBoy' &
git clone https://github.com/wubinyi/Convolutional-Neural-Network-Accelerator '/storage/nvme5/new_clones/Verilog/Convolutional-Neural-Network-Accelerator' &
git clone https://github.com/jkiv/shapool-core '/storage/nvme5/new_clones/Verilog/shapool-core' &
git clone https://github.com/ranzbak/fpga-workshop '/storage/nvme5/new_clones/Verilog/fpga-workshop' &
git clone https://github.com/go4retro/Nu6509 '/storage/nvme5/new_clones/Verilog/Nu6509' &
git clone https://github.com/visky2096/AHB-to-I2C '/storage/nvme5/new_clones/Verilog/AHB-to-I2C' &
git clone https://github.com/MiSTer-devel/PDP1_MiSTer '/storage/nvme5/new_clones/Verilog/PDP1_MiSTer' &
git clone https://github.com/MightyDevices/DSITx '/storage/nvme5/new_clones/Verilog/DSITx' &
git clone https://github.com/tomverbeure/upduino '/storage/nvme5/new_clones/Verilog/upduino' &
git clone https://github.com/cloudxcc/Arduissimo '/storage/nvme5/new_clones/Verilog/Arduissimo' &
git clone https://github.com/uw-x/lora-modulator '/storage/nvme5/new_clones/Verilog/lora-modulator' &
git clone https://github.com/dotcypress/tang-nano-lcd '/storage/nvme5/new_clones/Verilog/tang-nano-lcd' &
git clone https://github.com/Cra2yPierr0t/risc-v '/storage/nvme5/new_clones/Verilog/risc-v' &
git clone https://github.com/CherryYang05/OpenMIPS_CPU '/storage/nvme5/new_clones/Verilog/OpenMIPS_CPU' &
git clone https://github.com/LHesperus/Radar-Signal-Generation-and-Processing-Experiment '/storage/nvme5/new_clones/Verilog/Radar-Signal-Generation-and-Processing-Experiment' &
git clone https://github.com/dsdnu/zynet '/storage/nvme5/new_clones/Verilog/zynet' &
git clone https://github.com/uec-hanken/tee-hardware '/storage/nvme5/new_clones/Verilog/tee-hardware' &
git clone https://github.com/ultraembedded/core_usb_sniffer '/storage/nvme5/new_clones/Verilog/core_usb_sniffer' &
git clone https://github.com/cceroici/Stochastic-Neural-Network '/storage/nvme5/new_clones/Verilog/Stochastic-Neural-Network' &
git clone https://github.com/harshbhosale01/image-processing-fpga '/storage/nvme5/new_clones/Verilog/image-processing-fpga' &
git clone https://github.com/bxinquan/nios2_cam_isp_demo '/storage/nvme5/new_clones/Verilog/nios2_cam_isp_demo' &
git clone https://github.com/antonson-j1/SHA256-Accelerator-Hardware '/storage/nvme5/new_clones/Verilog/SHA256-Accelerator-Hardware' &
git clone https://github.com/htfab/rotfpga '/storage/nvme5/new_clones/Verilog/rotfpga' &
git clone https://github.com/Xilinx/AlveoLink '/storage/nvme5/new_clones/Verilog/AlveoLink' &
git clone https://github.com/Wren6991/TwoWireDebug '/storage/nvme5/new_clones/Verilog/TwoWireDebug' &
git clone https://github.com/tsnlab/npu '/storage/nvme5/new_clones/Verilog/npu' &
git clone https://github.com/AngeloJacobo/ULX3S_FPGA_Camera_Streaming '/storage/nvme5/new_clones/Verilog/ULX3S_FPGA_Camera_Streaming' &
git clone https://github.com/fangyzh26/FIFO '/storage/nvme5/new_clones/Verilog/FIFO' &
git clone https://github.com/GoWest279/XuanTie-C910-FPGA '/storage/nvme5/new_clones/Verilog/XuanTie-C910-FPGA' &
git clone https://github.com/jevinskie/litespih4x '/storage/nvme5/new_clones/Verilog/litespih4x' &
git clone https://github.com/nmoroze/lemoncore '/storage/nvme5/new_clones/Verilog/lemoncore' &
git clone https://github.com/jha-lab/codebench '/storage/nvme5/new_clones/Verilog/codebench' &
git clone https://github.com/lnis-uofu/JPEG_LS '/storage/nvme5/new_clones/Verilog/JPEG_LS' &
git clone https://github.com/abdelazeem201/ASIC-implementation-of-AES '/storage/nvme5/new_clones/Verilog/ASIC-implementation-of-AES' &
git clone https://github.com/qxdn/16QAM '/storage/nvme5/new_clones/Verilog/16QAM' &
git clone https://github.com/VincentWang1998/ai_on_chip_project1 '/storage/nvme5/new_clones/Verilog/ai_on_chip_project1' &
git clone https://github.com/RatkoFri/MulApprox '/storage/nvme5/new_clones/Verilog/MulApprox' &
git clone https://github.com/sadrasabouri/CORDIC '/storage/nvme5/new_clones/Verilog/CORDIC' &
git clone https://github.com/zdszx/Modexpowering3 '/storage/nvme5/new_clones/Verilog/Modexpowering3' &
git clone https://github.com/VoidMercy/Lattice-ECP5-Bitstream-Decompiler '/storage/nvme5/new_clones/Verilog/Lattice-ECP5-Bitstream-Decompiler' &
git clone https://github.com/travisgoodspeed/80211scrambler '/storage/nvme5/new_clones/Verilog/80211scrambler' &
git clone https://github.com/bendyer/adat-verilog '/storage/nvme5/new_clones/Verilog/adat-verilog' &
git clone https://github.com/xdesigns/4way-cache '/storage/nvme5/new_clones/Verilog/4way-cache' &
git clone https://github.com/AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM '/storage/nvme5/new_clones/Verilog/2D-Binary-Content-Addressable-Memory-BCAM' &
git clone https://github.com/tmatsuya/i2c_edid '/storage/nvme5/new_clones/Verilog/i2c_edid' &
git clone https://github.com/freecores/axi_master '/storage/nvme5/new_clones/Verilog/axi_master' &
git clone https://github.com/freecores/pid_controller '/storage/nvme5/new_clones/Verilog/pid_controller' &
git clone https://github.com/siamumar/tinyAES '/storage/nvme5/new_clones/Verilog/tinyAES' &
git clone https://github.com/fquitin/energy_detection_system '/storage/nvme5/new_clones/Verilog/energy_detection_system' &
git clone https://github.com/diadatp/mips_cpu '/storage/nvme5/new_clones/Verilog/mips_cpu' &
git clone https://github.com/JeremyJiWZ/FPGA '/storage/nvme5/new_clones/Verilog/FPGA' &
git clone https://github.com/QuantumQuadrate/HamamatsuCameralink '/storage/nvme5/new_clones/Verilog/HamamatsuCameralink' &
git clone https://github.com/nolancon/AES128 '/storage/nvme5/new_clones/Verilog/AES128' &
git clone https://github.com/C-L-G/My_Opensource_AZPR_SOC '/storage/nvme5/new_clones/Verilog/My_Opensource_AZPR_SOC' &
git clone https://github.com/sancus-tee/sancus-core '/storage/nvme5/new_clones/Verilog/sancus-core' &
git clone https://github.com/pareddy113/Design-of-various-multiplier-Array-Booth-Wallace- '/storage/nvme5/new_clones/Verilog/Design-of-various-multiplier-Array-Booth-Wallace-' &
git clone https://github.com/0x2fed/FPGA-Keccak-Miner '/storage/nvme5/new_clones/Verilog/FPGA-Keccak-Miner' &
git clone https://github.com/DeamonYang/FPGA_SDR '/storage/nvme5/new_clones/Verilog/FPGA_SDR' &
git clone https://github.com/2cc2ic/DMA-S2MM-and-MM2S '/storage/nvme5/new_clones/Verilog/DMA-S2MM-and-MM2S' &
git clone https://github.com/ikotler/pinky8bitcpu '/storage/nvme5/new_clones/Verilog/pinky8bitcpu' &
git clone https://github.com/AdityaGovardhan/FPGA-SVPWM-implementation '/storage/nvme5/new_clones/Verilog/FPGA-SVPWM-implementation' &
git clone https://github.com/fox6666/RISC_V-multicycle '/storage/nvme5/new_clones/Verilog/RISC_V-multicycle' &
git clone https://github.com/Mionger/mp3-player '/storage/nvme5/new_clones/Verilog/mp3-player' &
git clone https://github.com/dmitrii-khizbullin/tof-driver '/storage/nvme5/new_clones/Verilog/tof-driver' &
git clone https://github.com/ucb-bar/nvdla-wrapper '/storage/nvme5/new_clones/Verilog/nvdla-wrapper' &
git clone https://github.com/xycfwrj/zynq_axi_ddr_barebone '/storage/nvme5/new_clones/Verilog/zynq_axi_ddr_barebone' &
git clone https://github.com/skiphansen/panog1_opl3 '/storage/nvme5/new_clones/Verilog/panog1_opl3' &
git clone https://github.com/caicaicai-ji/QSPI_FOR_SOC '/storage/nvme5/new_clones/Verilog/QSPI_FOR_SOC' &
git clone https://github.com/The-OpenROAD-Project/PDNSim '/storage/nvme5/new_clones/Verilog/PDNSim' &
git clone https://github.com/thu-cs-lab/Digital-Design-Docs '/storage/nvme5/new_clones/Verilog/Digital-Design-Docs' &
git clone https://github.com/spokeyjoe/LoongArchCPU '/storage/nvme5/new_clones/Verilog/LoongArchCPU' &
git clone https://github.com/MZhao-ouo/For_HDU_ISE_Victims '/storage/nvme5/new_clones/Verilog/For_HDU_ISE_Victims' &
git clone https://github.com/HUXIYIGE/cqu_cs_course '/storage/nvme5/new_clones/Verilog/cqu_cs_course' &
git clone https://github.com/briansune/USB-PD-Verilog '/storage/nvme5/new_clones/Verilog/USB-PD-Verilog' &
git clone https://github.com/BigPig-Bro/Cyclone-IV '/storage/nvme5/new_clones/Verilog/Cyclone-IV' &
git clone https://github.com/yasnakateb/PipelinedARM '/storage/nvme5/new_clones/Verilog/PipelinedARM' &
git clone https://github.com/barabanshek/Dagger '/storage/nvme5/new_clones/Verilog/Dagger' &
git clone https://github.com/412910609/galvoMC '/storage/nvme5/new_clones/Verilog/galvoMC' &
git clone https://github.com/klynch71/6502sim '/storage/nvme5/new_clones/Verilog/6502sim' &
git clone https://github.com/tomverbeure/jtag_uart_example '/storage/nvme5/new_clones/Verilog/jtag_uart_example' &
git clone https://github.com/zli87/Integrated_Circuit_Design_Laboratory_IC_Lab '/storage/nvme5/new_clones/Verilog/Integrated_Circuit_Design_Laboratory_IC_Lab' &
git clone https://github.com/fiberhood/MorphleLogic '/storage/nvme5/new_clones/Verilog/MorphleLogic' &
git clone https://github.com/himanshu5-prog/vortexGPU '/storage/nvme5/new_clones/Verilog/vortexGPU' &
git clone https://github.com/hakan-demirli/PID-FPGA '/storage/nvme5/new_clones/Verilog/PID-FPGA' &
git clone https://github.com/hyf6661669/ARM_documents '/storage/nvme5/new_clones/Verilog/ARM_documents' &
git clone https://github.com/KULeuven-COSIC/NTRU_NTT_HW '/storage/nvme5/new_clones/Verilog/NTRU_NTT_HW' &
git clone https://github.com/asinghani/crypto-accelerator-chip '/storage/nvme5/new_clones/Verilog/crypto-accelerator-chip' &
git clone https://github.com/ombhilare999/riscv-core '/storage/nvme5/new_clones/Verilog/riscv-core' &
git clone https://github.com/codyps/wimax_ofdm '/storage/nvme5/new_clones/Verilog/wimax_ofdm' &
git clone https://github.com/idanw/Verilog-Pac-Man '/storage/nvme5/new_clones/Verilog/Verilog-Pac-Man' &
git clone https://github.com/sbourdeauducq/serdes-tdc '/storage/nvme5/new_clones/Verilog/serdes-tdc' &
git clone https://github.com/dwelch67/amber_samples '/storage/nvme5/new_clones/Verilog/amber_samples' &
git clone https://github.com/Lyukx/ShootingGame-FPGA '/storage/nvme5/new_clones/Verilog/ShootingGame-FPGA' &
git clone https://github.com/stffrdhrn/uart '/storage/nvme5/new_clones/Verilog/uart' &
git clone https://github.com/grantae/mips32r1_core '/storage/nvme5/new_clones/Verilog/mips32r1_core' &
git clone https://github.com/freecores/1000base-x '/storage/nvme5/new_clones/Verilog/1000base-x' &
git clone https://github.com/freecores/wb_dma '/storage/nvme5/new_clones/Verilog/wb_dma' &
git clone https://github.com/andrade824/Verilog-SPI-Master '/storage/nvme5/new_clones/Verilog/Verilog-SPI-Master' &
git clone https://github.com/freecores/zx_ula '/storage/nvme5/new_clones/Verilog/zx_ula' &
git clone https://github.com/AmeerAbdelhadi/Binary-to-BCD-Converter '/storage/nvme5/new_clones/Verilog/Binary-to-BCD-Converter' &
git clone https://github.com/freecores/ddr3_sdram '/storage/nvme5/new_clones/Verilog/ddr3_sdram' &
git clone https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB '/storage/nvme5/new_clones/Verilog/UPduino-Mecrisp-Ice-15kB' &
git clone https://github.com/gh-code/libCircuit '/storage/nvme5/new_clones/Verilog/libCircuit' &
git clone https://github.com/ybch14/Single-Cycle-CPU-with-Verilog '/storage/nvme5/new_clones/Verilog/Single-Cycle-CPU-with-Verilog' &
git clone https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer '/storage/nvme5/new_clones/Verilog/fpga-wpa-psk-bruteforcer' &
git clone https://github.com/ym31433/NPU-Architecture '/storage/nvme5/new_clones/Verilog/NPU-Architecture' &
git clone https://github.com/r4d10n/iCEstick-hacks '/storage/nvme5/new_clones/Verilog/iCEstick-hacks' &
git clone https://github.com/neogeodev/SNKVerilog '/storage/nvme5/new_clones/Verilog/SNKVerilog' &
git clone https://github.com/www-asics-ws/usb1_device '/storage/nvme5/new_clones/Verilog/usb1_device' &
git clone https://github.com/secworks/sha3 '/storage/nvme5/new_clones/Verilog/sha3' &
git clone https://github.com/mmicko/mikrobus-upduino '/storage/nvme5/new_clones/Verilog/mikrobus-upduino' &
git clone https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq '/storage/nvme5/new_clones/Verilog/Advanced-Embedded-System-Design-Flow-on-Zynq' &
git clone https://github.com/salcanmor/SRAM-tester-for-Cmod-A7-35T '/storage/nvme5/new_clones/Verilog/SRAM-tester-for-Cmod-A7-35T' &
git clone https://github.com/Digilent/Arty-A7-35-XADC '/storage/nvme5/new_clones/Verilog/Arty-A7-35-XADC' &
git clone https://github.com/lulinchen/jpeg2000_open '/storage/nvme5/new_clones/Verilog/jpeg2000_open' &
git clone https://github.com/NukaCola-Quantum/MBIST-verilog '/storage/nvme5/new_clones/Verilog/MBIST-verilog' &
git clone https://github.com/freemso/cpu-verilog '/storage/nvme5/new_clones/Verilog/cpu-verilog' &
git clone https://github.com/YosysHQ/yosys-tests '/storage/nvme5/new_clones/Verilog/yosys-tests' &
git clone https://github.com/govindjeevan/Weighted-Round-Robin-Arbiter '/storage/nvme5/new_clones/Verilog/Weighted-Round-Robin-Arbiter' &
git clone https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller '/storage/nvme5/new_clones/Verilog/Design-and-Verification-of-Nand-Flash-Memory-Controller' &
git clone https://github.com/Verdvana/Oscilloscope '/storage/nvme5/new_clones/Verilog/Oscilloscope' &
git clone https://github.com/zhelnio/ddec '/storage/nvme5/new_clones/Verilog/ddec' &
git clone https://github.com/n24bass/ice40_8bitworkshop '/storage/nvme5/new_clones/Verilog/ice40_8bitworkshop' &
git clone https://github.com/EnigmaCurry/SAP '/storage/nvme5/new_clones/Verilog/SAP' &
git clone https://github.com/hyperpicc/ecc '/storage/nvme5/new_clones/Verilog/ecc' &
git clone https://github.com/Silverster98/bitmips2019 '/storage/nvme5/new_clones/Verilog/bitmips2019' &
git clone https://github.com/SKuRGe911/MiSTerTutorial '/storage/nvme5/new_clones/Verilog/MiSTerTutorial' &
git clone https://github.com/Zero-GGZ/FPGA-Games '/storage/nvme5/new_clones/Verilog/FPGA-Games' &
git clone https://github.com/acceleratedtech/ssith-aws-fpga '/storage/nvme5/new_clones/Verilog/ssith-aws-fpga' &
git clone https://github.com/gillianGan/ahb_sram_master '/storage/nvme5/new_clones/Verilog/ahb_sram_master' &
git clone https://github.com/vmarribas/VerMFi '/storage/nvme5/new_clones/Verilog/VerMFi' &
git clone https://github.com/aap/fpdpga '/storage/nvme5/new_clones/Verilog/fpdpga' &
git clone https://github.com/mufpga/MicroFPGA '/storage/nvme5/new_clones/Verilog/MicroFPGA' &
git clone https://github.com/loghall/axi_cache '/storage/nvme5/new_clones/Verilog/axi_cache' &
git clone https://github.com/efabless/raptor_soc_template '/storage/nvme5/new_clones/Verilog/raptor_soc_template' &
git clone https://github.com/jimmyma8579/FPGA_MotorControl '/storage/nvme5/new_clones/Verilog/FPGA_MotorControl' &
git clone https://github.com/RedFlag2017/rs-codec '/storage/nvme5/new_clones/Verilog/rs-codec' &
git clone https://github.com/ee-uet/UETRV_ESoC '/storage/nvme5/new_clones/Verilog/UETRV_ESoC' &
git clone https://github.com/briansune/Kintex-7-OV13850-Verilog '/storage/nvme5/new_clones/Verilog/Kintex-7-OV13850-Verilog' &
git clone https://github.com/kazkojima/pcm2pdm-example '/storage/nvme5/new_clones/Verilog/pcm2pdm-example' &
git clone https://github.com/lilasrahis/GNN4REL '/storage/nvme5/new_clones/Verilog/GNN4REL' &
git clone https://github.com/wbbbbbb123/Sram-controller-design-based-on-AHB-bus '/storage/nvme5/new_clones/Verilog/Sram-controller-design-based-on-AHB-bus' &
git clone https://github.com/raviporna/HWSYNLAB2021 '/storage/nvme5/new_clones/Verilog/HWSYNLAB2021' &
git clone https://github.com/esden/icekeeb '/storage/nvme5/new_clones/Verilog/icekeeb' &
git clone https://github.com/tianxiaogua/FPGA-Robot '/storage/nvme5/new_clones/Verilog/FPGA-Robot' &
git clone https://github.com/yavuz650/RISC-V '/storage/nvme5/new_clones/Verilog/RISC-V' &
git clone https://github.com/RV-AT/PVS464 '/storage/nvme5/new_clones/Verilog/PVS464' &
git clone https://github.com/WF-2021/BTC_FPGA_MINER '/storage/nvme5/new_clones/Verilog/BTC_FPGA_MINER' &
git clone https://github.com/Jefferson-Lopes/FFT '/storage/nvme5/new_clones/Verilog/FFT' &
git clone https://github.com/Chair-for-Security-Engineering/AGEMA '/storage/nvme5/new_clones/Verilog/AGEMA' &
git clone https://github.com/xiesicong/fpga_eth_dual_ov5640 '/storage/nvme5/new_clones/Verilog/fpga_eth_dual_ov5640' &
git clone https://github.com/ZJU-Andre/ISEE-zju '/storage/nvme5/new_clones/Verilog/ISEE-zju' &
git clone https://github.com/SubZer0811/VLSI '/storage/nvme5/new_clones/Verilog/VLSI' &
git clone https://github.com/casper-astro/hdl_devel '/storage/nvme5/new_clones/Verilog/hdl_devel' &
git clone https://github.com/whitequark/bfcpu2 '/storage/nvme5/new_clones/Verilog/bfcpu2' &
git clone https://github.com/alok-upadhyay/MIPS-in-Verilog '/storage/nvme5/new_clones/Verilog/MIPS-in-Verilog' &
git clone https://github.com/freecores/ps2 '/storage/nvme5/new_clones/Verilog/ps2' &
git clone https://github.com/freecores/uart2spi '/storage/nvme5/new_clones/Verilog/uart2spi' &
git clone https://github.com/secworks/siphash '/storage/nvme5/new_clones/Verilog/siphash' &
git clone https://github.com/freecores/pci '/storage/nvme5/new_clones/Verilog/pci' &
git clone https://github.com/freecores/mips_16 '/storage/nvme5/new_clones/Verilog/mips_16' &
git clone https://github.com/6thimage/FT245_interface '/storage/nvme5/new_clones/Verilog/FT245_interface' &
git clone https://github.com/cfelton/test_jpeg '/storage/nvme5/new_clones/Verilog/test_jpeg' &
git clone https://github.com/tayler-hetherington/dnn-sim '/storage/nvme5/new_clones/Verilog/dnn-sim' &
git clone https://github.com/UtkarshPathrabe/Computer-Architecture-Lab-Solutions-BITS-Pilani '/storage/nvme5/new_clones/Verilog/Computer-Architecture-Lab-Solutions-BITS-Pilani' &
git clone https://github.com/erosen/FPGA_Object_Tracking '/storage/nvme5/new_clones/Verilog/FPGA_Object_Tracking' &
git clone https://github.com/Torlus/JagNetlists '/storage/nvme5/new_clones/Verilog/JagNetlists' &
git clone https://github.com/secworks/modexp '/storage/nvme5/new_clones/Verilog/modexp' &
git clone https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow '/storage/nvme5/new_clones/Verilog/NetFPGA-10G-UPB-OpenFlow' &
git clone https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo '/storage/nvme5/new_clones/Verilog/Pano-Logic-Zero-Client-G2-FPGA-Demo' &
git clone https://github.com/gilani/fpfma '/storage/nvme5/new_clones/Verilog/fpfma' &
git clone https://github.com/aquaxis/FPGAMAG18 '/storage/nvme5/new_clones/Verilog/FPGAMAG18' &
git clone https://github.com/alangarf/tm1638-verilog '/storage/nvme5/new_clones/Verilog/tm1638-verilog' &
git clone https://github.com/ZipCPU/icozip '/storage/nvme5/new_clones/Verilog/icozip' &
git clone https://github.com/ZipCPU/videozip '/storage/nvme5/new_clones/Verilog/videozip' &
git clone https://github.com/deepvyas/Verilog-Snippets '/storage/nvme5/new_clones/Verilog/Verilog-Snippets' &
git clone https://github.com/syntacore/fpga-sdk-prj '/storage/nvme5/new_clones/Verilog/fpga-sdk-prj' &
git clone https://github.com/old-NWTC/TurbSim '/storage/nvme5/new_clones/Verilog/TurbSim' &
git clone https://github.com/kactus2/ipxactexamplelib '/storage/nvme5/new_clones/Verilog/ipxactexamplelib' &
git clone https://github.com/HaleLu/mips '/storage/nvme5/new_clones/Verilog/mips' &
git clone https://github.com/JakeMercer/mac '/storage/nvme5/new_clones/Verilog/mac' &
git clone https://github.com/crboth/LDPC_Decoder '/storage/nvme5/new_clones/Verilog/LDPC_Decoder' &
git clone https://github.com/tinylic/ASIC-FPGA-tetris '/storage/nvme5/new_clones/Verilog/ASIC-FPGA-tetris' &
git clone https://github.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board '/storage/nvme5/new_clones/Verilog/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board' &
git clone https://github.com/opalkelly-opensource/SPIFlashController '/storage/nvme5/new_clones/Verilog/SPIFlashController' &
git clone https://github.com/necst/sdaccel_chisel_integration '/storage/nvme5/new_clones/Verilog/sdaccel_chisel_integration' &
git clone https://github.com/CospanDesign/sdio-device '/storage/nvme5/new_clones/Verilog/sdio-device' &
git clone https://github.com/pandeykartikey/RISCY-Processor '/storage/nvme5/new_clones/Verilog/RISCY-Processor' &
git clone https://github.com/zxc479773533/HUST-Verilog-Labs '/storage/nvme5/new_clones/Verilog/HUST-Verilog-Labs' &
git clone https://github.com/sandy2008/CNN-FPGA '/storage/nvme5/new_clones/Verilog/CNN-FPGA' &
git clone https://github.com/Kitrinx/Atari7800_MiSTer '/storage/nvme5/new_clones/Verilog/Atari7800_MiSTer' &
git clone https://github.com/suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog '/storage/nvme5/new_clones/Verilog/Convolutional-Neural-Network-hardware-using-Verilog' &
git clone https://github.com/zhujingyang520/vlsi_project '/storage/nvme5/new_clones/Verilog/vlsi_project' &
git clone https://github.com/02stevenyang850527/CVSD '/storage/nvme5/new_clones/Verilog/CVSD' &
git clone https://github.com/b1f6c1c4/Deep-DarkFantasy '/storage/nvme5/new_clones/Verilog/Deep-DarkFantasy' &
git clone https://github.com/damdoy/fpga_peripherals '/storage/nvme5/new_clones/Verilog/fpga_peripherals' &
git clone https://github.com/emeb/ulx3s_6502 '/storage/nvme5/new_clones/Verilog/ulx3s_6502' &
git clone https://github.com/Crimsonninja/senior_design_puf '/storage/nvme5/new_clones/Verilog/senior_design_puf' &
git clone https://github.com/dominic-meads/HDMI_FPGA '/storage/nvme5/new_clones/Verilog/HDMI_FPGA' &
git clone https://github.com/MMujtabaRoohani/RISC-V-Processor '/storage/nvme5/new_clones/Verilog/RISC-V-Processor' &
git clone https://github.com/kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core- '/storage/nvme5/new_clones/Verilog/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-' &
git clone https://github.com/gzhy5111/cpu '/storage/nvme5/new_clones/Verilog/cpu' &
git clone https://github.com/0x5b25/CNN_Core '/storage/nvme5/new_clones/Verilog/CNN_Core' &
git clone https://github.com/Grazfather/glitcher '/storage/nvme5/new_clones/Verilog/glitcher' &
git clone https://github.com/lawrie/saxonsoc-ulx3s-bin '/storage/nvme5/new_clones/Verilog/saxonsoc-ulx3s-bin' &
git clone https://github.com/shiva-t/Elliptical-Curve-Cryptography-FPGA '/storage/nvme5/new_clones/Verilog/Elliptical-Curve-Cryptography-FPGA' &
git clone https://github.com/SySS-Research/icebreaker-glitcher '/storage/nvme5/new_clones/Verilog/icebreaker-glitcher' &
git clone https://github.com/micro-FPGA/CRUVI '/storage/nvme5/new_clones/Verilog/CRUVI' &
git clone https://github.com/kingyoPiyo/Tang-Nano_PartyParrot '/storage/nvme5/new_clones/Verilog/Tang-Nano_PartyParrot' &
git clone https://github.com/emard/oberon '/storage/nvme5/new_clones/Verilog/oberon' &
git clone https://github.com/ulixxe/usb_dfu '/storage/nvme5/new_clones/Verilog/usb_dfu' &
git clone https://github.com/google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram '/storage/nvme5/new_clones/Verilog/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram' &
git clone https://github.com/laurentiuduca/openverifla '/storage/nvme5/new_clones/Verilog/openverifla' &
git clone https://github.com/txzing/modbus_crc_verilog '/storage/nvme5/new_clones/Verilog/modbus_crc_verilog' &
git clone https://github.com/juj/HDMI_testikuva '/storage/nvme5/new_clones/Verilog/HDMI_testikuva' &
git clone https://github.com/zlinaf/PowerGear '/storage/nvme5/new_clones/Verilog/PowerGear' &
git clone https://github.com/Robin-WZQ/CNN-FPGA '/storage/nvme5/new_clones/Verilog/CNN-FPGA' &
git clone https://github.com/yjwang01/zju-isee '/storage/nvme5/new_clones/Verilog/zju-isee' &
git clone https://github.com/TheSonders/USBKeyboard '/storage/nvme5/new_clones/Verilog/USBKeyboard' &
git clone https://github.com/vinayrayapati/rv32i '/storage/nvme5/new_clones/Verilog/rv32i' &
git clone https://github.com/albertfan1120/NTU_CVSD_2021 '/storage/nvme5/new_clones/Verilog/NTU_CVSD_2021' &
git clone https://github.com/EECS150/fpga_labs_fa22 '/storage/nvme5/new_clones/Verilog/fpga_labs_fa22' &
git clone https://github.com/Angelic47/PaskiSoC '/storage/nvme5/new_clones/Verilog/PaskiSoC' &
git clone https://github.com/z0gSh1u/minisys-1-cpu '/storage/nvme5/new_clones/Verilog/minisys-1-cpu' &
git clone https://github.com/RPTU-EIS/upec-boom-verification-suite '/storage/nvme5/new_clones/Verilog/upec-boom-verification-suite' &
git clone https://github.com/montedalrymple/yrv '/storage/nvme5/new_clones/Verilog/yrv' &
git clone https://github.com/antmicro/openssd-nvme '/storage/nvme5/new_clones/Verilog/openssd-nvme' &
git clone https://github.com/adithyasunil26/Y86-64-Processor '/storage/nvme5/new_clones/Verilog/Y86-64-Processor' &
git clone https://github.com/techvinodreddy/UART-IP-CORE16550A-Verification-UVM '/storage/nvme5/new_clones/Verilog/UART-IP-CORE16550A-Verification-UVM' &
git clone https://github.com/owczhlol/HITCCLab '/storage/nvme5/new_clones/Verilog/HITCCLab' &
git clone https://github.com/ultraembedded/core_ram_tester '/storage/nvme5/new_clones/Verilog/core_ram_tester' &
git clone https://github.com/niklasekstrom/cia-verilog '/storage/nvme5/new_clones/Verilog/cia-verilog' &
git clone https://github.com/dineshannayya/yifive_r0 '/storage/nvme5/new_clones/Verilog/yifive_r0' &
git clone https://github.com/ezrec/galpal '/storage/nvme5/new_clones/Verilog/galpal' &
git clone https://github.com/sevikkk/VP2motion '/storage/nvme5/new_clones/Verilog/VP2motion' &
git clone https://github.com/gmish27/CPUonFPGA '/storage/nvme5/new_clones/Verilog/CPUonFPGA' &
git clone https://github.com/warclab/dyract '/storage/nvme5/new_clones/Verilog/dyract' &
git clone https://github.com/feiranchen/WitnessProtection '/storage/nvme5/new_clones/Verilog/WitnessProtection' &
git clone https://github.com/andykarpov/radio-86rk-wxeda '/storage/nvme5/new_clones/Verilog/radio-86rk-wxeda' &
git clone https://github.com/toyoshim/mc6502 '/storage/nvme5/new_clones/Verilog/mc6502' &
git clone https://github.com/sora/ethpipe '/storage/nvme5/new_clones/Verilog/ethpipe' &
git clone https://github.com/ucb-bar/fpga-spartan6 '/storage/nvme5/new_clones/Verilog/fpga-spartan6' &
git clone https://github.com/freecores/sha3 '/storage/nvme5/new_clones/Verilog/sha3' &
git clone https://github.com/freecores/robust_axi2ahb '/storage/nvme5/new_clones/Verilog/robust_axi2ahb' &
git clone https://github.com/fighter212/ahb2apb '/storage/nvme5/new_clones/Verilog/ahb2apb' &
git clone https://github.com/akhan3/async-fifo '/storage/nvme5/new_clones/Verilog/async-fifo' &
git clone https://github.com/Merterm/BRAIN-M '/storage/nvme5/new_clones/Verilog/BRAIN-M' &
git clone https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay '/storage/nvme5/new_clones/Verilog/Example-Codes-for-Snorkeling-in-Verilog-Bay' &
git clone https://github.com/pengyuzhang/FreeRider '/storage/nvme5/new_clones/Verilog/FreeRider' &
git clone https://github.com/ZipCPU/xulalx25soc '/storage/nvme5/new_clones/Verilog/xulalx25soc' &
git clone https://github.com/rossmacarthur/mawg '/storage/nvme5/new_clones/Verilog/mawg' &
git clone https://github.com/harout/concurrent-data-capture '/storage/nvme5/new_clones/Verilog/concurrent-data-capture' &
git clone https://github.com/google/bbcpu '/storage/nvme5/new_clones/Verilog/bbcpu' &
git clone https://github.com/ZipCPU/wbpwmaudio '/storage/nvme5/new_clones/Verilog/wbpwmaudio' &
git clone https://github.com/phanrahan/loam '/storage/nvme5/new_clones/Verilog/loam' &
git clone https://github.com/dqi/ed25519_fpga '/storage/nvme5/new_clones/Verilog/ed25519_fpga' &
git clone https://github.com/lisper/cpus-cadr '/storage/nvme5/new_clones/Verilog/cpus-cadr' &
git clone https://github.com/deanm1278/FPGA_SWD '/storage/nvme5/new_clones/Verilog/FPGA_SWD' &
git clone https://github.com/chunzhimu/Verilog-HDL '/storage/nvme5/new_clones/Verilog/Verilog-HDL' &
git clone https://github.com/akzare/HardORB '/storage/nvme5/new_clones/Verilog/HardORB' &
git clone https://github.com/hitohira/yokyo '/storage/nvme5/new_clones/Verilog/yokyo' &
git clone https://github.com/aniketnk/circular-queue-verilog '/storage/nvme5/new_clones/Verilog/circular-queue-verilog' &
git clone https://github.com/azonenberg/protohdl '/storage/nvme5/new_clones/Verilog/protohdl' &
git clone https://github.com/bootsector/smd-sixbutton-encoder '/storage/nvme5/new_clones/Verilog/smd-sixbutton-encoder' &
git clone https://github.com/open-dv/dma_axi '/storage/nvme5/new_clones/Verilog/dma_axi' &
git clone https://github.com/watz0n/arty_xjtag '/storage/nvme5/new_clones/Verilog/arty_xjtag' &
git clone https://github.com/Shashi18/I2C-Verilog '/storage/nvme5/new_clones/Verilog/I2C-Verilog' &
git clone https://github.com/ChenJianyunp/Posit32-2-exact-multiply-accumulator '/storage/nvme5/new_clones/Verilog/Posit32-2-exact-multiply-accumulator' &
git clone https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller '/storage/nvme5/new_clones/Verilog/anlogic_eg4s_sdram_controller' &
git clone https://github.com/Hara-Laboratory/subrisc '/storage/nvme5/new_clones/Verilog/subrisc' &
git clone https://github.com/raiyyanfaisal09/AHB_APB-RTL '/storage/nvme5/new_clones/Verilog/AHB_APB-RTL' &
git clone https://github.com/RoyanTuscano/-TAGE-based-Predictor-Verilog-Code '/storage/nvme5/new_clones/Verilog/-TAGE-based-Predictor-Verilog-Code' &
git clone https://github.com/arduinoufv/inf250 '/storage/nvme5/new_clones/Verilog/inf250' &
git clone https://github.com/chance189/I2C_Master '/storage/nvme5/new_clones/Verilog/I2C_Master' &
git clone https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang '/storage/nvme5/new_clones/Verilog/Conways-Game-of-Life-with-Vlang' &
git clone https://github.com/Wren6991/DOOMSoC '/storage/nvme5/new_clones/Verilog/DOOMSoC' &
git clone https://github.com/OpenCAPI/omi_device_ice '/storage/nvme5/new_clones/Verilog/omi_device_ice' &
git clone https://github.com/ahegazy/mips-cpu '/storage/nvme5/new_clones/Verilog/mips-cpu' &
git clone https://github.com/fanbinqi/CNN-Based-FPGA '/storage/nvme5/new_clones/Verilog/CNN-Based-FPGA' &
git clone https://github.com/Basantloay/Softmax_CNN '/storage/nvme5/new_clones/Verilog/Softmax_CNN' &
git clone https://github.com/samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP '/storage/nvme5/new_clones/Verilog/MAXVY_MIPI_I3C_Basic_Master_Controller_IP' &
git clone https://github.com/theseus-cores/theseus-cores '/storage/nvme5/new_clones/Verilog/theseus-cores' &
git clone https://github.com/hdl-util/vga-text-mode '/storage/nvme5/new_clones/Verilog/vga-text-mode' &
git clone https://github.com/wlf1998/CA '/storage/nvme5/new_clones/Verilog/CA' &
git clone https://github.com/raiyyanfaisal09/RTL_NAND_Flash_controller '/storage/nvme5/new_clones/Verilog/RTL_NAND_Flash_controller' &
git clone https://github.com/felipesanches/AnotherWorld_FPGA '/storage/nvme5/new_clones/Verilog/AnotherWorld_FPGA' &
git clone https://github.com/aditeyabaral/DDCO-Lab-UE18CS207 '/storage/nvme5/new_clones/Verilog/DDCO-Lab-UE18CS207' &
git clone https://github.com/Multimedia-Processing/Digital-Logic-Design '/storage/nvme5/new_clones/Verilog/Digital-Logic-Design' &
git clone https://github.com/samsamfire/Kalman_Fpga '/storage/nvme5/new_clones/Verilog/Kalman_Fpga' &
git clone https://github.com/Oguzhanka/Digital-Signal-Oscilloscope '/storage/nvme5/new_clones/Verilog/Digital-Signal-Oscilloscope' &
git clone https://github.com/pgate1/USB-Blaster_UART '/storage/nvme5/new_clones/Verilog/USB-Blaster_UART' &
git clone https://github.com/KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip '/storage/nvme5/new_clones/Verilog/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip' &
git clone https://github.com/tomverbeure/intel_jtag_primitive_blog '/storage/nvme5/new_clones/Verilog/intel_jtag_primitive_blog' &
git clone https://github.com/RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA '/storage/nvme5/new_clones/Verilog/CNN-Digit-Recognition-Accelerated-on-FPGA' &
git clone https://github.com/hoseinmrh/FPGA-Home-Works '/storage/nvme5/new_clones/Verilog/FPGA-Home-Works' &
git clone https://github.com/trung-pham-dinh/CNN-on-FPGA '/storage/nvme5/new_clones/Verilog/CNN-on-FPGA' &
git clone https://github.com/wanderingnail/AXI_DMA '/storage/nvme5/new_clones/Verilog/AXI_DMA' &
git clone https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670 '/storage/nvme5/new_clones/Verilog/ULX3S_FPGA_Sobel_Edge_Detection_OV7670' &
git clone https://github.com/XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units '/storage/nvme5/new_clones/Verilog/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units' &
git clone https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0 '/storage/nvme5/new_clones/Verilog/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0' &
git clone https://github.com/Geyuhao/DoodleJump-on-FPGA '/storage/nvme5/new_clones/Verilog/DoodleJump-on-FPGA' &
git clone https://github.com/r09g/iadc '/storage/nvme5/new_clones/Verilog/iadc' &
git clone https://github.com/19020011038/OUC-HomeWork '/storage/nvme5/new_clones/Verilog/OUC-HomeWork' &
git clone https://github.com/ytliu74/RISCV_Verilog '/storage/nvme5/new_clones/Verilog/RISCV_Verilog' &
git clone https://github.com/semiDESIgner/50daysRTLcode '/storage/nvme5/new_clones/Verilog/50daysRTLcode' &
git clone https://github.com/ZiyangYE/LicheeTang20K_DDR_Test '/storage/nvme5/new_clones/Verilog/LicheeTang20K_DDR_Test' &
git clone https://github.com/v00id852/LittleChip '/storage/nvme5/new_clones/Verilog/LittleChip' &
git clone https://github.com/GhostFrankWu/SUSTech_CS207_Final-Project_2020f '/storage/nvme5/new_clones/Verilog/SUSTech_CS207_Final-Project_2020f' &
git clone https://github.com/wzp21142/mips-cpu-and-microsystem '/storage/nvme5/new_clones/Verilog/mips-cpu-and-microsystem' &
git clone https://github.com/UDXS/floof '/storage/nvme5/new_clones/Verilog/floof' &
git clone https://github.com/ra1nb0w/odyssey2sdr '/storage/nvme5/new_clones/Verilog/odyssey2sdr' &
git clone https://github.com/dldldlfma/super_small_toy_tpu '/storage/nvme5/new_clones/Verilog/super_small_toy_tpu' &
git clone https://github.com/lingbai-kong/computer-system '/storage/nvme5/new_clones/Verilog/computer-system' &
git clone https://github.com/thesrsakabuvttchi/VLIW '/storage/nvme5/new_clones/Verilog/VLIW' &
git clone https://github.com/andrewattwood/fuserisc '/storage/nvme5/new_clones/Verilog/fuserisc' &
git clone https://github.com/charley871103/TPU '/storage/nvme5/new_clones/Verilog/TPU' &
git clone https://github.com/CompuSAR/Ben8Bit '/storage/nvme5/new_clones/Verilog/Ben8Bit' &
git clone https://github.com/peterlefanulumsdaine/Oberwolfach-explorations '/storage/nvme5/new_clones/Verilog/Oberwolfach-explorations' &
git clone https://github.com/andrade824/Pulse-Width-Modulation-IP '/storage/nvme5/new_clones/Verilog/Pulse-Width-Modulation-IP' &
git clone https://github.com/linuxbest/ahci_mpi '/storage/nvme5/new_clones/Verilog/ahci_mpi' &
git clone https://github.com/freecores/nova '/storage/nvme5/new_clones/Verilog/nova' &
git clone https://github.com/dawsonjon/Chips-Demo '/storage/nvme5/new_clones/Verilog/Chips-Demo' &
git clone https://github.com/warclab/idea '/storage/nvme5/new_clones/Verilog/idea' &
git clone https://github.com/freecores/mmu180 '/storage/nvme5/new_clones/Verilog/mmu180' &
git clone https://github.com/tmatsuya/next186_soc_pc '/storage/nvme5/new_clones/Verilog/next186_soc_pc' &
git clone https://github.com/bobmshannon/Simple-32bit-ALU-Design '/storage/nvme5/new_clones/Verilog/Simple-32bit-ALU-Design' &
git clone https://github.com/gupta-utkarsh/alu-8bit '/storage/nvme5/new_clones/Verilog/alu-8bit' &
git clone https://github.com/juliobg/Verilog-Multilayer-Perceptron '/storage/nvme5/new_clones/Verilog/Verilog-Multilayer-Perceptron' &
git clone https://github.com/jonthomasson/SpartanMini '/storage/nvme5/new_clones/Verilog/SpartanMini' &
git clone https://github.com/likaihz/Greedy_Snake '/storage/nvme5/new_clones/Verilog/Greedy_Snake' &
git clone https://github.com/ujamjar/hardcaml-riscv '/storage/nvme5/new_clones/Verilog/hardcaml-riscv' &
git clone https://github.com/sorgelig/BK0011M_MIST '/storage/nvme5/new_clones/Verilog/BK0011M_MIST' &
git clone https://github.com/hatimak/sigma '/storage/nvme5/new_clones/Verilog/sigma' &
git clone https://github.com/hsp86/logic_analysis '/storage/nvme5/new_clones/Verilog/logic_analysis' &
git clone https://github.com/karlfant/NCL_sandbox '/storage/nvme5/new_clones/Verilog/NCL_sandbox' &
git clone https://github.com/dvanmali/Superscalar_Pipeline_Processor '/storage/nvme5/new_clones/Verilog/Superscalar_Pipeline_Processor' &
git clone https://github.com/brunaanog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II '/storage/nvme5/new_clones/Verilog/Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II' &
git clone https://github.com/SmartHypercube/fpga_csgo '/storage/nvme5/new_clones/Verilog/fpga_csgo' &
git clone https://github.com/Digilent/Zedboard-OLED '/storage/nvme5/new_clones/Verilog/Zedboard-OLED' &
git clone https://github.com/AmeerAbdelhadi/Switched-Multiported-RAM '/storage/nvme5/new_clones/Verilog/Switched-Multiported-RAM' &
git clone https://github.com/scluconn/LPN-based_PUF '/storage/nvme5/new_clones/Verilog/LPN-based_PUF' &
git clone https://github.com/Elrori/OV_camera_on_FPGA '/storage/nvme5/new_clones/Verilog/OV_camera_on_FPGA' &
git clone https://github.com/emard/galaksija '/storage/nvme5/new_clones/Verilog/galaksija' &
git clone https://github.com/juanmard/iPxs-Text '/storage/nvme5/new_clones/Verilog/iPxs-Text' &
git clone https://github.com/linkuri267/cnn_accelerator '/storage/nvme5/new_clones/Verilog/cnn_accelerator' &
git clone https://github.com/Fabien-Chouteau/Ada-PicoRV32-example '/storage/nvme5/new_clones/Verilog/Ada-PicoRV32-example' &
git clone https://github.com/guoyijiang/VerilogModule-IIC_Master '/storage/nvme5/new_clones/Verilog/VerilogModule-IIC_Master' &
git clone https://github.com/jeremytregunna/ksa '/storage/nvme5/new_clones/Verilog/ksa' &
git clone https://github.com/djzenma/RV32IC-CPU '/storage/nvme5/new_clones/Verilog/RV32IC-CPU' &
git clone https://github.com/gtjennings1/JPEG_Encoder '/storage/nvme5/new_clones/Verilog/JPEG_Encoder' &
git clone https://github.com/kole-huang/picorv32_soc '/storage/nvme5/new_clones/Verilog/picorv32_soc' &
git clone https://github.com/nvdla/vp_awsfpga '/storage/nvme5/new_clones/Verilog/vp_awsfpga' &
git clone https://github.com/JeremyV2014/VerilogSHA256Miner '/storage/nvme5/new_clones/Verilog/VerilogSHA256Miner' &
git clone https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design '/storage/nvme5/new_clones/Verilog/MIPS-Architecture-CPU-design' &
git clone https://github.com/ikanoano/arty-videocap '/storage/nvme5/new_clones/Verilog/arty-videocap' &
git clone https://github.com/alchitry/Au-Base-Project '/storage/nvme5/new_clones/Verilog/Au-Base-Project' &
git clone https://github.com/laszloC/Thesis_SGM_FPGA '/storage/nvme5/new_clones/Verilog/Thesis_SGM_FPGA' &
git clone https://github.com/scale-lab/BACS '/storage/nvme5/new_clones/Verilog/BACS' &
git clone https://github.com/Vulgarities/31Ins-one-cycle-MipsCPU '/storage/nvme5/new_clones/Verilog/31Ins-one-cycle-MipsCPU' &
git clone https://github.com/myriadrf/xtrx-fpga-source '/storage/nvme5/new_clones/Verilog/xtrx-fpga-source' &
git clone https://github.com/ecelab-org/Split-Chip_authentication '/storage/nvme5/new_clones/Verilog/Split-Chip_authentication' &
git clone https://github.com/MaharshSuryawala/Image-Compression '/storage/nvme5/new_clones/Verilog/Image-Compression' &
git clone https://github.com/ZipCPU/wbspi '/storage/nvme5/new_clones/Verilog/wbspi' &
git clone https://github.com/tongplw/Undertale-Verilog '/storage/nvme5/new_clones/Verilog/Undertale-Verilog' &
git clone https://github.com/Speccery/icy99 '/storage/nvme5/new_clones/Verilog/icy99' &
git clone https://github.com/bluespec/Accel_AES '/storage/nvme5/new_clones/Verilog/Accel_AES' &
git clone https://github.com/fusesoc/sd_device '/storage/nvme5/new_clones/Verilog/sd_device' &
git clone https://github.com/kunliu7/FPGA-based-image-processing '/storage/nvme5/new_clones/Verilog/FPGA-based-image-processing' &
git clone https://github.com/amamory-verification/hw-formal-verif '/storage/nvme5/new_clones/Verilog/hw-formal-verif' &
git clone https://github.com/RainEggplant/mips_pipeline_cpu '/storage/nvme5/new_clones/Verilog/mips_pipeline_cpu' &
git clone https://github.com/pengchengwei54610/Digital-Logic-BIG-HW '/storage/nvme5/new_clones/Verilog/Digital-Logic-BIG-HW' &
git clone https://github.com/mbaykenar/mpw7_yonga_soc '/storage/nvme5/new_clones/Verilog/mpw7_yonga_soc' &
git clone https://github.com/learn-cocotb/tutorial '/storage/nvme5/new_clones/Verilog/tutorial' &
git clone https://github.com/adki/Deep_Learning_Blocks '/storage/nvme5/new_clones/Verilog/Deep_Learning_Blocks' &
git clone https://github.com/kimweng01/OpenMIPS_KIMWENG_sopc '/storage/nvme5/new_clones/Verilog/OpenMIPS_KIMWENG_sopc' &
git clone https://github.com/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer '/storage/nvme5/new_clones/Verilog/FPGA_Ultrasound_DAS_Beamformer' &
git clone https://github.com/zf3/some-tang-nano-9k-examples '/storage/nvme5/new_clones/Verilog/some-tang-nano-9k-examples' &
git clone https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm '/storage/nvme5/new_clones/Verilog/FPGA-Based-HDR-algorithm' &
git clone https://github.com/7vik-g/16bit-pipelined-RISC-processor-sky130 '/storage/nvme5/new_clones/Verilog/16bit-pipelined-RISC-processor-sky130' &
git clone https://github.com/2catycm/SUSTech-CS202_214-Computer_Organization-Project '/storage/nvme5/new_clones/Verilog/SUSTech-CS202_214-Computer_Organization-Project' &
git clone https://github.com/icgrp/hipr '/storage/nvme5/new_clones/Verilog/hipr' &
git clone https://github.com/Enter-tainer/simplerv '/storage/nvme5/new_clones/Verilog/simplerv' &
git clone https://github.com/TinyTapeout/tt-multiplexer '/storage/nvme5/new_clones/Verilog/tt-multiplexer' &
git clone https://github.com/q3k/qf100 '/storage/nvme5/new_clones/Verilog/qf100' &
git clone https://github.com/phthinh/soric_project '/storage/nvme5/new_clones/Verilog/soric_project' &
git clone https://github.com/shahsaumya00/Floating-Point-Adder '/storage/nvme5/new_clones/Verilog/Floating-Point-Adder' &
git clone https://github.com/sfu-arch/X-Cache '/storage/nvme5/new_clones/Verilog/X-Cache' &
git clone https://github.com/skmuduli92/HyperFuzzer '/storage/nvme5/new_clones/Verilog/HyperFuzzer' &
git clone https://github.com/h1kari/hpcore '/storage/nvme5/new_clones/Verilog/hpcore' &
git clone https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano '/storage/nvme5/new_clones/Verilog/LatticeFPGA-CSI2---Jetson-Nano' &
git clone https://github.com/Zigazou/myterminal '/storage/nvme5/new_clones/Verilog/myterminal' &
git clone https://github.com/CJH8668/risc_cpu '/storage/nvme5/new_clones/Verilog/risc_cpu' &
git clone https://github.com/opalkelly-opensource/design-resources '/storage/nvme5/new_clones/Verilog/design-resources' &
git clone https://github.com/mnmhdanas/DA-Based-LMS-Adaptive-filter '/storage/nvme5/new_clones/Verilog/DA-Based-LMS-Adaptive-filter' &
git clone https://github.com/yueyang2000/riscv-cpu '/storage/nvme5/new_clones/Verilog/riscv-cpu' &
git clone https://github.com/WiFiBoy/OK-iCE40Pro '/storage/nvme5/new_clones/Verilog/OK-iCE40Pro' &
git clone https://github.com/Elrori/4096bit-IDDMM-Verilog '/storage/nvme5/new_clones/Verilog/4096bit-IDDMM-Verilog' &
git clone https://github.com/osresearch/psionpi '/storage/nvme5/new_clones/Verilog/psionpi' &
git clone https://github.com/tomverbeure/fpga_quick_ram_update '/storage/nvme5/new_clones/Verilog/fpga_quick_ram_update' &
git clone https://github.com/Saanlima/RISC5Verilog_psram '/storage/nvme5/new_clones/Verilog/RISC5Verilog_psram' &
git clone https://github.com/efabless/caravel-lite '/storage/nvme5/new_clones/Verilog/caravel-lite' &
git clone https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hd '/storage/nvme5/new_clones/Verilog/skywater-pdk-libs-sky130_fd_sc_hd' &
git clone https://github.com/nhandyal/Verilog-Spectrum-Analyzer '/storage/nvme5/new_clones/Verilog/Verilog-Spectrum-Analyzer' &
git clone https://github.com/jbornschein/soc-lm32 '/storage/nvme5/new_clones/Verilog/soc-lm32' &
git clone https://github.com/MorrisMA/MiniCPU-S '/storage/nvme5/new_clones/Verilog/MiniCPU-S' &
git clone https://github.com/julianofjm/fpga_dac '/storage/nvme5/new_clones/Verilog/fpga_dac' &
git clone https://github.com/freecores/mac_layer_switch '/storage/nvme5/new_clones/Verilog/mac_layer_switch' &
git clone https://github.com/wnew/hdl_library '/storage/nvme5/new_clones/Verilog/hdl_library' &
git clone https://github.com/freecores/tiny_aes '/storage/nvme5/new_clones/Verilog/tiny_aes' &
git clone https://github.com/freecores/double_fpu '/storage/nvme5/new_clones/Verilog/double_fpu' &
git clone https://github.com/MParygin/v.vga.font8x16 '/storage/nvme5/new_clones/Verilog/v.vga.font8x16' &
git clone https://github.com/kwonalbert/oram '/storage/nvme5/new_clones/Verilog/oram' &
git clone https://github.com/UA3MQJ/fpga-signal-generator '/storage/nvme5/new_clones/Verilog/fpga-signal-generator' &
git clone https://github.com/jbush001/FPGAWhack '/storage/nvme5/new_clones/Verilog/FPGAWhack' &
git clone https://github.com/GuzTech/vivado-picorv32 '/storage/nvme5/new_clones/Verilog/vivado-picorv32' &
git clone https://github.com/delhatch/Red_Tracker '/storage/nvme5/new_clones/Verilog/Red_Tracker' &
git clone https://github.com/MiSTer-devel/PET2001_MiSTer '/storage/nvme5/new_clones/Verilog/PET2001_MiSTer' &
git clone https://github.com/skibo/Pet2001_Arty '/storage/nvme5/new_clones/Verilog/Pet2001_Arty' &
git clone https://github.com/baochuquan/RISCV-MMU '/storage/nvme5/new_clones/Verilog/RISCV-MMU' &
git clone https://github.com/asicguy/spacex_uart '/storage/nvme5/new_clones/Verilog/spacex_uart' &
git clone https://github.com/alexswo/FlappyBird '/storage/nvme5/new_clones/Verilog/FlappyBird' &
git clone https://github.com/Digilent/Nexys-4-DDR-Keyboard '/storage/nvme5/new_clones/Verilog/Nexys-4-DDR-Keyboard' &
git clone https://github.com/lmEshoo/sp-i586 '/storage/nvme5/new_clones/Verilog/sp-i586' &
git clone https://github.com/ztgao/ConvNN_FPGA_Accelerator '/storage/nvme5/new_clones/Verilog/ConvNN_FPGA_Accelerator' &
git clone https://github.com/CospanDesign/verilog_ppfifo_demo '/storage/nvme5/new_clones/Verilog/verilog_ppfifo_demo' &
git clone https://github.com/andywag/NeuralHDL '/storage/nvme5/new_clones/Verilog/NeuralHDL' &
git clone https://github.com/buaa-ee/FPGA-Wave-Generator '/storage/nvme5/new_clones/Verilog/FPGA-Wave-Generator' &
git clone https://github.com/defano/digital-design '/storage/nvme5/new_clones/Verilog/digital-design' &
git clone https://github.com/kzoacn/RISCV-CPU '/storage/nvme5/new_clones/Verilog/RISCV-CPU' &
git clone https://github.com/michaelriri/16-bit-risc-processor '/storage/nvme5/new_clones/Verilog/16-bit-risc-processor' &
git clone https://github.com/impedimentToProgress/A2 '/storage/nvme5/new_clones/Verilog/A2' &
git clone https://github.com/michaelengel/iCE40HX1K-EVB '/storage/nvme5/new_clones/Verilog/iCE40HX1K-EVB' &
git clone https://github.com/ameyk1/Fast-Fourier-Transform '/storage/nvme5/new_clones/Verilog/Fast-Fourier-Transform' &
git clone https://github.com/secworks/cmac '/storage/nvme5/new_clones/Verilog/cmac' &
git clone https://github.com/iDoka/GOST-28147-89 '/storage/nvme5/new_clones/Verilog/GOST-28147-89' &
git clone https://github.com/vignesh-raghavan/AES128 '/storage/nvme5/new_clones/Verilog/AES128' &
git clone https://github.com/gym487/FMCW_Radar '/storage/nvme5/new_clones/Verilog/FMCW_Radar' &
git clone https://github.com/fredrequin/JiVe '/storage/nvme5/new_clones/Verilog/JiVe' &
git clone https://github.com/rcetin/booth_wallace_multiplier '/storage/nvme5/new_clones/Verilog/booth_wallace_multiplier' &
git clone https://github.com/MiSTer-devel/Arcade-GnG_MiSTer '/storage/nvme5/new_clones/Verilog/Arcade-GnG_MiSTer' &
git clone https://github.com/charkster/spi_slave_verilog '/storage/nvme5/new_clones/Verilog/spi_slave_verilog' &
git clone https://github.com/fox6666/RISC_V-pipeline '/storage/nvme5/new_clones/Verilog/RISC_V-pipeline' &
git clone https://github.com/ronak66/Direct-Mapped-Cache '/storage/nvme5/new_clones/Verilog/Direct-Mapped-Cache' &
git clone https://github.com/JonnyLe/mipsCPU '/storage/nvme5/new_clones/Verilog/mipsCPU' &
git clone https://github.com/NorbertZheng/PH-Experiment '/storage/nvme5/new_clones/Verilog/PH-Experiment' &
git clone https://github.com/addisonElliott/SCIC '/storage/nvme5/new_clones/Verilog/SCIC' &
git clone https://github.com/aignacio/iir_filter '/storage/nvme5/new_clones/Verilog/iir_filter' &
git clone https://github.com/liolok/HDU_CO_Guide '/storage/nvme5/new_clones/Verilog/HDU_CO_Guide' &
git clone https://github.com/attie/led_matrix_tinyfpga_a2 '/storage/nvme5/new_clones/Verilog/led_matrix_tinyfpga_a2' &
git clone https://github.com/zhouzaixin/arm_soc '/storage/nvme5/new_clones/Verilog/arm_soc' &
git clone https://github.com/overlogged/sky-machine '/storage/nvme5/new_clones/Verilog/sky-machine' &
git clone https://github.com/UCLA-VAST/HT-Deflate-FPGA '/storage/nvme5/new_clones/Verilog/HT-Deflate-FPGA' &
git clone https://github.com/aionnetwork/aion_epic_fpgaminer '/storage/nvme5/new_clones/Verilog/aion_epic_fpgaminer' &
git clone https://github.com/MiSTer-devel/C16_MiSTer '/storage/nvme5/new_clones/Verilog/C16_MiSTer' &
git clone https://github.com/FarisHijazi/LZ4-Decompressor-Verilog '/storage/nvme5/new_clones/Verilog/LZ4-Decompressor-Verilog' &
git clone https://github.com/bryonkucharski/FPGA-ultrasonic-radar '/storage/nvme5/new_clones/Verilog/FPGA-ultrasonic-radar' &
git clone https://github.com/Noris4est/I2C-FPGA-Verilog-HDL '/storage/nvme5/new_clones/Verilog/I2C-FPGA-Verilog-HDL' &
git clone https://github.com/garrettsworkshop/TimeDisk '/storage/nvme5/new_clones/Verilog/TimeDisk' &
git clone https://github.com/dslu7733/verilog '/storage/nvme5/new_clones/Verilog/verilog' &
git clone https://github.com/michg/pyocdriscv32 '/storage/nvme5/new_clones/Verilog/pyocdriscv32' &
git clone https://github.com/fuzhidai/CPU-Design-Based-on-RISC-V '/storage/nvme5/new_clones/Verilog/CPU-Design-Based-on-RISC-V' &
git clone https://github.com/A-suozhang/FFT-xilinx-ipcore '/storage/nvme5/new_clones/Verilog/FFT-xilinx-ipcore' &
git clone https://github.com/wu-qing-157/RISCV-CPU '/storage/nvme5/new_clones/Verilog/RISCV-CPU' &
git clone https://github.com/trialley/loongson_MIPS_demo '/storage/nvme5/new_clones/Verilog/loongson_MIPS_demo' &
git clone https://github.com/tharunchitipolu/sobel-edge-detector '/storage/nvme5/new_clones/Verilog/sobel-edge-detector' &
git clone https://github.com/verimake-team/SparkRoad-FPGA '/storage/nvme5/new_clones/Verilog/SparkRoad-FPGA' &
git clone https://github.com/Muhazam-Mustapha/SqrtCORDIC '/storage/nvme5/new_clones/Verilog/SqrtCORDIC' &
git clone https://github.com/fandahao17/FPGAOL-Examples '/storage/nvme5/new_clones/Verilog/FPGAOL-Examples' &
git clone https://github.com/abhishek-kakkar/100DayFPGA '/storage/nvme5/new_clones/Verilog/100DayFPGA' &
git clone https://github.com/MaoZhuoqi/Flappy-Bird '/storage/nvme5/new_clones/Verilog/Flappy-Bird' &
git clone https://github.com/kazkojima/lunauac2-pdm '/storage/nvme5/new_clones/Verilog/lunauac2-pdm' &
git clone https://github.com/emeb/ESP32C3_FPGA '/storage/nvme5/new_clones/Verilog/ESP32C3_FPGA' &
git clone https://github.com/fredrequin/verilator_gowin '/storage/nvme5/new_clones/Verilog/verilator_gowin' &
git clone https://github.com/mattvenn/zero_to_asic_mpw4 '/storage/nvme5/new_clones/Verilog/zero_to_asic_mpw4' &
git clone https://github.com/briansune/FFT-R22SDF '/storage/nvme5/new_clones/Verilog/FFT-R22SDF' &
git clone https://github.com/sufiiyan/verilog '/storage/nvme5/new_clones/Verilog/verilog' &
git clone https://github.com/BrianHGinc/Verilog-Floating-Point-Clock-Divider '/storage/nvme5/new_clones/Verilog/Verilog-Floating-Point-Clock-Divider' &
git clone https://github.com/abdelazeem201/SoC-Implementation-of-OpenMSP430-Microcontroller '/storage/nvme5/new_clones/Verilog/SoC-Implementation-of-OpenMSP430-Microcontroller' &
git clone https://github.com/Chair-for-Security-Engineering/VERICA '/storage/nvme5/new_clones/Verilog/VERICA' &
git clone https://github.com/EricJin2002/UCAS-CA-2022 '/storage/nvme5/new_clones/Verilog/UCAS-CA-2022' &
git clone https://github.com/wbbbbbb123/UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design '/storage/nvme5/new_clones/Verilog/UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design' &
git clone https://github.com/Cassie-Lim/CAlab '/storage/nvme5/new_clones/Verilog/CAlab' &
git clone https://github.com/CustomizableComputingLab/Nexysvideo_wujian100 '/storage/nvme5/new_clones/Verilog/Nexysvideo_wujian100' &
git clone https://github.com/muhammedkocaoglu/mystic_riscv64 '/storage/nvme5/new_clones/Verilog/mystic_riscv64' &
git clone https://github.com/chengquan/IC_FLOW '/storage/nvme5/new_clones/Verilog/IC_FLOW' &
git clone https://github.com/skiphansen/panog2_ldr '/storage/nvme5/new_clones/Verilog/panog2_ldr' &
git clone https://github.com/vsdip/rvmyth_avsddac_interface '/storage/nvme5/new_clones/Verilog/rvmyth_avsddac_interface' &
git clone https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor '/storage/nvme5/new_clones/Verilog/Tang-Nano_I2C_Monitor' &
git clone https://github.com/splinedrive/fpga_rtc_alarm_clock '/storage/nvme5/new_clones/Verilog/fpga_rtc_alarm_clock' &
git clone https://github.com/Corle-hyz/UCAS-COD-Lab '/storage/nvme5/new_clones/Verilog/UCAS-COD-Lab' &
git clone https://github.com/Chair-for-Security-Engineering/AES_masked_BRAM '/storage/nvme5/new_clones/Verilog/AES_masked_BRAM' &
git clone https://github.com/ryaanluke/DNN-Hardware-Accelerator '/storage/nvme5/new_clones/Verilog/DNN-Hardware-Accelerator' &
git clone https://github.com/no2fpga/no2ice40 '/storage/nvme5/new_clones/Verilog/no2ice40' &
git clone https://github.com/beebdev/HARU '/storage/nvme5/new_clones/Verilog/HARU' &
git clone https://github.com/hsiehong/tpu '/storage/nvme5/new_clones/Verilog/tpu' &
git clone https://github.com/hhhxiao/Pipeline-CPU '/storage/nvme5/new_clones/Verilog/Pipeline-CPU' &
git clone https://github.com/cterrill26/FPGA_AudioVisualizer '/storage/nvme5/new_clones/Verilog/FPGA_AudioVisualizer' &
git clone https://github.com/ultraembedded/ecpix-5 '/storage/nvme5/new_clones/Verilog/ecpix-5' &
git clone https://github.com/vsergeev/v8cpu '/storage/nvme5/new_clones/Verilog/v8cpu' &
git clone https://github.com/jeras/fpga-hdl '/storage/nvme5/new_clones/Verilog/fpga-hdl' &
git clone https://github.com/teamdragonforce/virtexsquared '/storage/nvme5/new_clones/Verilog/virtexsquared' &
git clone https://github.com/stass/md5_core '/storage/nvme5/new_clones/Verilog/md5_core' &
git clone https://github.com/bnewbold/netv_fpga_hdmi_overlay '/storage/nvme5/new_clones/Verilog/netv_fpga_hdmi_overlay' &
git clone https://github.com/bunnie/novena-afe-hs-fpga '/storage/nvme5/new_clones/Verilog/novena-afe-hs-fpga' &
git clone https://github.com/freecores/robust_axi_fabric '/storage/nvme5/new_clones/Verilog/robust_axi_fabric' &
git clone https://github.com/ptracton/UART_ECHO '/storage/nvme5/new_clones/Verilog/UART_ECHO' &
git clone https://github.com/nimazad/Ethernet-communication-VHDL '/storage/nvme5/new_clones/Verilog/Ethernet-communication-VHDL' &
git clone https://github.com/tmbinc/ov '/storage/nvme5/new_clones/Verilog/ov' &
git clone https://github.com/kdurant/oc8051 '/storage/nvme5/new_clones/Verilog/oc8051' &
git clone https://github.com/stffrdhrn/adc_interface '/storage/nvme5/new_clones/Verilog/adc_interface' &
git clone https://github.com/freecores/wdsp '/storage/nvme5/new_clones/Verilog/wdsp' &
git clone https://github.com/Heng-xiu/implement-CRC-32-in-Verilog '/storage/nvme5/new_clones/Verilog/implement-CRC-32-in-Verilog' &
git clone https://github.com/s117/FastMultiplier '/storage/nvme5/new_clones/Verilog/FastMultiplier' &
git clone https://github.com/jeremycw/tetris-verilog '/storage/nvme5/new_clones/Verilog/tetris-verilog' &
git clone https://github.com/jok40/dst40 '/storage/nvme5/new_clones/Verilog/dst40' &
git clone https://github.com/RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit '/storage/nvme5/new_clones/Verilog/MPF300T-PolarFire-Eval-Kit' &
git clone https://github.com/kavinr/Sorting '/storage/nvme5/new_clones/Verilog/Sorting' &
git clone https://github.com/ZiCog/xoro '/storage/nvme5/new_clones/Verilog/xoro' &
git clone https://github.com/PulseRain/Mustang '/storage/nvme5/new_clones/Verilog/Mustang' &
git clone https://github.com/irwinz321/fpga_nes '/storage/nvme5/new_clones/Verilog/fpga_nes' &
git clone https://github.com/aomtoku/hdmi-ts '/storage/nvme5/new_clones/Verilog/hdmi-ts' &
git clone https://github.com/subutai-attic/liquid-router '/storage/nvme5/new_clones/Verilog/liquid-router' &
git clone https://github.com/CoreyChen922/sata_2_host_controller '/storage/nvme5/new_clones/Verilog/sata_2_host_controller' &
git clone https://github.com/mohamedAlmorsi/snake-game-FPGA-Verilog '/storage/nvme5/new_clones/Verilog/snake-game-FPGA-Verilog' &
git clone https://github.com/zhongguanggong/ggz '/storage/nvme5/new_clones/Verilog/ggz' &
git clone https://github.com/AnttiLukats/ICEd '/storage/nvme5/new_clones/Verilog/ICEd' &
git clone https://github.com/laanwj/yosys-ice-experiments '/storage/nvme5/new_clones/Verilog/yosys-ice-experiments' &
git clone https://github.com/bharathk005/Verilog_projects '/storage/nvme5/new_clones/Verilog/Verilog_projects' &
git clone https://github.com/nickdavidhaynes/programmable-delay-line '/storage/nvme5/new_clones/Verilog/programmable-delay-line' &
git clone https://github.com/yayouz/CNN-accelerator '/storage/nvme5/new_clones/Verilog/CNN-accelerator' &
git clone https://github.com/PulseRain/PulseRain_FP51_MCU '/storage/nvme5/new_clones/Verilog/PulseRain_FP51_MCU' &
git clone https://github.com/MiSTer-devel/Arcade-Galaga_MiSTer '/storage/nvme5/new_clones/Verilog/Arcade-Galaga_MiSTer' &
git clone https://github.com/shrut1996/Cache-Implementation '/storage/nvme5/new_clones/Verilog/Cache-Implementation' &
git clone https://github.com/marsohod4you/FPGA_FM_transmitter '/storage/nvme5/new_clones/Verilog/FPGA_FM_transmitter' &
git clone https://github.com/xiedidan/ft232h-core '/storage/nvme5/new_clones/Verilog/ft232h-core' &
git clone https://github.com/cornell-ece5745/ece5745-tut8-sram '/storage/nvme5/new_clones/Verilog/ece5745-tut8-sram' &
git clone https://github.com/fengyulin1996/Verilog-DSP '/storage/nvme5/new_clones/Verilog/Verilog-DSP' &
git clone https://github.com/onchipuis/mriscv_vivado '/storage/nvme5/new_clones/Verilog/mriscv_vivado' &
git clone https://github.com/Corey-Maler/simple_SoC '/storage/nvme5/new_clones/Verilog/simple_SoC' &
git clone https://github.com/ilyajob05/verilog_modules '/storage/nvme5/new_clones/Verilog/verilog_modules' &
git clone https://github.com/j40903272/CA2017 '/storage/nvme5/new_clones/Verilog/CA2017' &
git clone https://github.com/odedyo/Median-filter-verilog- '/storage/nvme5/new_clones/Verilog/Median-filter-verilog-' &
git clone https://github.com/ViktorSlavkovic/FPGA_Tetris '/storage/nvme5/new_clones/Verilog/FPGA_Tetris' &
git clone https://github.com/OpenBanboo/High-Performance-ALU '/storage/nvme5/new_clones/Verilog/High-Performance-ALU' &
git clone https://github.com/miya4649/mini16_cpu '/storage/nvme5/new_clones/Verilog/mini16_cpu' &
git clone https://github.com/lab11/uSDR '/storage/nvme5/new_clones/Verilog/uSDR' &
git clone https://github.com/Keytoyze/FPGA-SuperMario '/storage/nvme5/new_clones/Verilog/FPGA-SuperMario' &
git clone https://github.com/MinatsuT/CYC1000_SDRAM '/storage/nvme5/new_clones/Verilog/CYC1000_SDRAM' &
git clone https://github.com/ZipCPU/zipversa '/storage/nvme5/new_clones/Verilog/zipversa' &
git clone https://github.com/KshitijLakhani/VLSI_Verilog_Projects '/storage/nvme5/new_clones/Verilog/VLSI_Verilog_Projects' &
git clone https://github.com/ChrisZonghaoLi/cnn_conv_accelerator '/storage/nvme5/new_clones/Verilog/cnn_conv_accelerator' &
git clone https://github.com/f-secure-foundry/jobun '/storage/nvme5/new_clones/Verilog/jobun' &
git clone https://github.com/kailiuXD/xdcom '/storage/nvme5/new_clones/Verilog/xdcom' &
git clone https://github.com/q3k/ulx3s-foss-blinky '/storage/nvme5/new_clones/Verilog/ulx3s-foss-blinky' &
git clone https://github.com/alinxalinx/AX4010 '/storage/nvme5/new_clones/Verilog/AX4010' &
git clone https://github.com/Verdvana/OV5640_SDRAM '/storage/nvme5/new_clones/Verilog/OV5640_SDRAM' &
git clone https://github.com/go4retro/CoCoMEMJr '/storage/nvme5/new_clones/Verilog/CoCoMEMJr' &
git clone https://github.com/IObundle/iob-picorv32 '/storage/nvme5/new_clones/Verilog/iob-picorv32' &
git clone https://github.com/icwiki/ahb_course '/storage/nvme5/new_clones/Verilog/ahb_course' &
git clone https://github.com/LinHangzheng/ECE385 '/storage/nvme5/new_clones/Verilog/ECE385' &
git clone https://github.com/braindead/ctf-writeups '/storage/nvme5/new_clones/Verilog/ctf-writeups' &
git clone https://github.com/aniket0511/Sigmoid-Function '/storage/nvme5/new_clones/Verilog/Sigmoid-Function' &
git clone https://github.com/OpenCAPI/OpenCAPI3.0_Client_RefDesign '/storage/nvme5/new_clones/Verilog/OpenCAPI3.0_Client_RefDesign' &
git clone https://github.com/yuzeng2333/autoGenILA '/storage/nvme5/new_clones/Verilog/autoGenILA' &
git clone https://github.com/mattvenn/fpga-fft '/storage/nvme5/new_clones/Verilog/fpga-fft' &
git clone https://github.com/upscale-project/generic-sqed-demo '/storage/nvme5/new_clones/Verilog/generic-sqed-demo' &
git clone https://github.com/Mionger/MIPS-CPU '/storage/nvme5/new_clones/Verilog/MIPS-CPU' &
git clone https://github.com/Saanlima/RISC5Verilog_lpddr '/storage/nvme5/new_clones/Verilog/RISC5Verilog_lpddr' &
git clone https://github.com/nguyenquanicd/AllArbiterRTLCode '/storage/nvme5/new_clones/Verilog/AllArbiterRTLCode' &
git clone https://github.com/wzc810049078/ZC-RISCV-CORE '/storage/nvme5/new_clones/Verilog/ZC-RISCV-CORE' &
git clone https://github.com/litex-hub/pythondata-cpu-rocket '/storage/nvme5/new_clones/Verilog/pythondata-cpu-rocket' &
git clone https://github.com/vipinkmenon/ZynqOLED '/storage/nvme5/new_clones/Verilog/ZynqOLED' &
git clone https://github.com/skiphansen/pano_blocks '/storage/nvme5/new_clones/Verilog/pano_blocks' &
git clone https://github.com/Yongxiang-Guo/Verilog_spi_flash '/storage/nvme5/new_clones/Verilog/Verilog_spi_flash' &
git clone https://github.com/niexun/LSTM '/storage/nvme5/new_clones/Verilog/LSTM' &
git clone https://github.com/SAFEERHYDER/Digital-System-Design '/storage/nvme5/new_clones/Verilog/Digital-System-Design' &
git clone https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_io '/storage/nvme5/new_clones/Verilog/globalfoundries-pdk-libs-gf180mcu_fd_io' &
git clone https://github.com/bluesceada/iscas89_hl_verilog '/storage/nvme5/new_clones/Verilog/iscas89_hl_verilog' &
git clone https://github.com/npz7yyk/clap '/storage/nvme5/new_clones/Verilog/clap' &
git clone https://github.com/vinayrayapati/iiitb_rv32i '/storage/nvme5/new_clones/Verilog/iiitb_rv32i' &
git clone https://github.com/PranavGovekar/tdcOnFPGA '/storage/nvme5/new_clones/Verilog/tdcOnFPGA' &
git clone https://github.com/Zhu-Zixuan/Bitlet-PE '/storage/nvme5/new_clones/Verilog/Bitlet-PE' &
git clone https://github.com/suisuisi/AXI4-Stream-FIR-filter '/storage/nvme5/new_clones/Verilog/AXI4-Stream-FIR-filter' &
git clone https://github.com/fluctlight001/SampleCPU '/storage/nvme5/new_clones/Verilog/SampleCPU' &
git clone https://github.com/EECS150/fpga_project_skeleton_fa22 '/storage/nvme5/new_clones/Verilog/fpga_project_skeleton_fa22' &
git clone https://github.com/mattvenn/instrumented_adder '/storage/nvme5/new_clones/Verilog/instrumented_adder' &
git clone https://github.com/balanx/SpinalHDLDemo '/storage/nvme5/new_clones/Verilog/SpinalHDLDemo' &
git clone https://github.com/OrsuVenkataKrishnaiah1235/RTL-Coding '/storage/nvme5/new_clones/Verilog/RTL-Coding' &
git clone https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch '/storage/nvme5/new_clones/Verilog/Pipelined_MIPS_32-bit_harvard-arch' &
git clone https://github.com/fluctlight001/Nova132 '/storage/nvme5/new_clones/Verilog/Nova132' &
git clone https://github.com/ykqiu/image-processing '/storage/nvme5/new_clones/Verilog/image-processing' &
git clone https://github.com/2006wzt/HUST-riscv-CPU '/storage/nvme5/new_clones/Verilog/HUST-riscv-CPU' &
git clone https://github.com/gju06051/TPU_HW_Verilog '/storage/nvme5/new_clones/Verilog/TPU_HW_Verilog' &
git clone https://github.com/sudhamshu091/Single-Cycle-Risc-Pipelined-Processor-Verilog '/storage/nvme5/new_clones/Verilog/Single-Cycle-Risc-Pipelined-Processor-Verilog' &
git clone https://github.com/AIC2021/AIC2021_TPU_Template '/storage/nvme5/new_clones/Verilog/AIC2021_TPU_Template' &
git clone https://github.com/OpenXiangShan/env-scripts '/storage/nvme5/new_clones/Verilog/env-scripts' &
git clone https://github.com/RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog '/storage/nvme5/new_clones/Verilog/RISC-V-CPU-Core-using-TL-Verilog' &
git clone https://github.com/mnmhdanas/Router-1-x-3- '/storage/nvme5/new_clones/Verilog/Router-1-x-3-' &
git clone https://github.com/xhwhht/FPGA_Digital-modulation '/storage/nvme5/new_clones/Verilog/FPGA_Digital-modulation' &
git clone https://github.com/ieee-ceda-datc/RDF-2020 '/storage/nvme5/new_clones/Verilog/RDF-2020' &
git clone https://github.com/basil2000/Modulator-Verilog- '/storage/nvme5/new_clones/Verilog/Modulator-Verilog-' &
git clone https://github.com/har-in-air/SIPEED_TANG_PRIMER '/storage/nvme5/new_clones/Verilog/SIPEED_TANG_PRIMER' &
git clone https://github.com/kaitoukito/YSYX-NJU-Group '/storage/nvme5/new_clones/Verilog/YSYX-NJU-Group' &
git clone https://github.com/v9938/ESE_RC755 '/storage/nvme5/new_clones/Verilog/ESE_RC755' &
git clone https://github.com/no2fpga/no2iso7816 '/storage/nvme5/new_clones/Verilog/no2iso7816' &
git clone https://github.com/jamchamb/cojiro '/storage/nvme5/new_clones/Verilog/cojiro' &
git clone https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture '/storage/nvme5/new_clones/Verilog/VLSI-and-Computer-Architecture' &
git clone https://github.com/YancyReal/2020-UCAS-CA-hw '/storage/nvme5/new_clones/Verilog/2020-UCAS-CA-hw' &
git clone https://github.com/AngeloJacobo/FPGA_Asynchronous_FIFO '/storage/nvme5/new_clones/Verilog/FPGA_Asynchronous_FIFO' &
git clone https://github.com/roife/dasm '/storage/nvme5/new_clones/Verilog/dasm' &
git clone https://github.com/mntmn/fomu-vga '/storage/nvme5/new_clones/Verilog/fomu-vga' &
git clone https://github.com/mattvenn/xor_vga_fpga '/storage/nvme5/new_clones/Verilog/xor_vga_fpga' &
git clone https://github.com/no2fpga/no2e1 '/storage/nvme5/new_clones/Verilog/no2e1' &
git clone https://github.com/Khalique13/dvsd_pe_sky130 '/storage/nvme5/new_clones/Verilog/dvsd_pe_sky130' &
git clone https://github.com/juliusbaxter/mor1kx-dev-env '/storage/nvme5/new_clones/Verilog/mor1kx-dev-env' &
git clone https://github.com/kik/Four-Color-Theorem-Maintenance '/storage/nvme5/new_clones/Verilog/Four-Color-Theorem-Maintenance' &
git clone https://github.com/marsohod4you/Amber-Marsohod2 '/storage/nvme5/new_clones/Verilog/Amber-Marsohod2' &
git clone https://github.com/zEko/GestureRecognition_Verilog '/storage/nvme5/new_clones/Verilog/GestureRecognition_Verilog' &
git clone https://github.com/fallen/milkymist-mmu '/storage/nvme5/new_clones/Verilog/milkymist-mmu' &
git clone https://github.com/tmbinc/crunchy '/storage/nvme5/new_clones/Verilog/crunchy' &
git clone https://github.com/progranism/Open-Source-System-on-Chip-Experiment '/storage/nvme5/new_clones/Verilog/Open-Source-System-on-Chip-Experiment' &
git clone https://github.com/mczerski/orpsoc-de0_nano '/storage/nvme5/new_clones/Verilog/orpsoc-de0_nano' &
git clone https://github.com/bharrisau/busblaster '/storage/nvme5/new_clones/Verilog/busblaster' &
git clone https://github.com/wicker/SystemVerilog-Constructs '/storage/nvme5/new_clones/Verilog/SystemVerilog-Constructs' &
git clone https://github.com/SamP20/SuperHexagonFPGA '/storage/nvme5/new_clones/Verilog/SuperHexagonFPGA' &
git clone https://github.com/kalmi/fpga-cam-spartan6-mt9v034 '/storage/nvme5/new_clones/Verilog/fpga-cam-spartan6-mt9v034' &
git clone https://github.com/twisterss/hardware-traffic-classifier '/storage/nvme5/new_clones/Verilog/hardware-traffic-classifier' &
git clone https://github.com/freecores/pipelined_fft_64 '/storage/nvme5/new_clones/Verilog/pipelined_fft_64' &
git clone https://github.com/freecores/mmuart '/storage/nvme5/new_clones/Verilog/mmuart' &
git clone https://github.com/emeb/adsb_cape '/storage/nvme5/new_clones/Verilog/adsb_cape' &
git clone https://github.com/phthinh/OFDM_802_22 '/storage/nvme5/new_clones/Verilog/OFDM_802_22' &
git clone https://github.com/ankitshah009/High-Radix-Adaptive-CORDIC '/storage/nvme5/new_clones/Verilog/High-Radix-Adaptive-CORDIC' &
git clone https://github.com/freecores/robust_axi2apb '/storage/nvme5/new_clones/Verilog/robust_axi2apb' &
git clone https://github.com/jblang/numatolib '/storage/nvme5/new_clones/Verilog/numatolib' &
git clone https://github.com/jhu-cisst/mechatronics-firmware '/storage/nvme5/new_clones/Verilog/mechatronics-firmware' &
git clone https://github.com/fatestudio/RSA4096_NEW '/storage/nvme5/new_clones/Verilog/RSA4096_NEW' &
git clone https://github.com/kzzch/nand2tetris-vhdl '/storage/nvme5/new_clones/Verilog/nand2tetris-vhdl' &
git clone https://github.com/zhemao/md5cracker '/storage/nvme5/new_clones/Verilog/md5cracker' &
git clone https://github.com/freecores/simple_spi '/storage/nvme5/new_clones/Verilog/simple_spi' &
git clone https://github.com/NetFPGA/NetFPGA-1G-CML-live '/storage/nvme5/new_clones/Verilog/NetFPGA-1G-CML-live' &
git clone https://github.com/tsreaper/verilog-gobang-game-with-ai '/storage/nvme5/new_clones/Verilog/verilog-gobang-game-with-ai' &
git clone https://github.com/ryeleo/Mips-FPGA '/storage/nvme5/new_clones/Verilog/Mips-FPGA' &
git clone https://github.com/marsohod4you/Fpga-PM-Radio '/storage/nvme5/new_clones/Verilog/Fpga-PM-Radio' &
git clone https://github.com/YanB25/SingleCycleCPU '/storage/nvme5/new_clones/Verilog/SingleCycleCPU' &
git clone https://github.com/jhallen/i2cmon '/storage/nvme5/new_clones/Verilog/i2cmon' &
git clone https://github.com/KestrelComputer/S64X7 '/storage/nvme5/new_clones/Verilog/S64X7' &
git clone https://github.com/takeshineshiro/utrasound_mobile_fpga '/storage/nvme5/new_clones/Verilog/utrasound_mobile_fpga' &
git clone https://github.com/hedgeberg/GlitchHammer '/storage/nvme5/new_clones/Verilog/GlitchHammer' &
git clone https://github.com/aospan/joker-tv-fpga '/storage/nvme5/new_clones/Verilog/joker-tv-fpga' &
git clone https://github.com/rohitk-singh/usb-device '/storage/nvme5/new_clones/Verilog/usb-device' &
git clone https://github.com/hoglet67/Ice40JupiterAce '/storage/nvme5/new_clones/Verilog/Ice40JupiterAce' &
git clone https://github.com/mitchgu/GuitarHeroFFE '/storage/nvme5/new_clones/Verilog/GuitarHeroFFE' &
git clone https://github.com/sadeghriazi/MPCircuits '/storage/nvme5/new_clones/Verilog/MPCircuits' &
git clone https://github.com/biren15/Design-and-implementation-of-the-low-pass-digital-filter '/storage/nvme5/new_clones/Verilog/Design-and-implementation-of-the-low-pass-digital-filter' &
git clone https://github.com/MaorAssayag/Computer-Engineering-Projects '/storage/nvme5/new_clones/Verilog/Computer-Engineering-Projects' &
git clone https://github.com/LamaNIkesh/MScFPGAStuff '/storage/nvme5/new_clones/Verilog/MScFPGAStuff' &
git clone https://github.com/huhuikevin/i2c_slave '/storage/nvme5/new_clones/Verilog/i2c_slave' &
git clone https://github.com/mrehkopf/n64rgb '/storage/nvme5/new_clones/Verilog/n64rgb' &
git clone https://github.com/sayden/verilog-tutorials '/storage/nvme5/new_clones/Verilog/verilog-tutorials' &
git clone https://github.com/aravinds92/Systolic-Array '/storage/nvme5/new_clones/Verilog/Systolic-Array' &
git clone https://github.com/bruce311/CSGO-fpga-Edition '/storage/nvme5/new_clones/Verilog/CSGO-fpga-Edition' &
git clone https://github.com/moizumi99/brainf__k_CPU '/storage/nvme5/new_clones/Verilog/brainf__k_CPU' &
git clone https://github.com/Icenowy/ice-risc '/storage/nvme5/new_clones/Verilog/ice-risc' &
git clone https://github.com/woshiyyya/RISCV-CPU '/storage/nvme5/new_clones/Verilog/RISCV-CPU' &
git clone https://github.com/daveshah1/hilotof '/storage/nvme5/new_clones/Verilog/hilotof' &
git clone https://github.com/westonb/cute-qcw '/storage/nvme5/new_clones/Verilog/cute-qcw' &
git clone https://github.com/SYZYGYfpga/xem7320-syzygy-samples '/storage/nvme5/new_clones/Verilog/xem7320-syzygy-samples' &
git clone https://github.com/Nancy-Chauhan/HDMI-data-streams-Spartan-6 '/storage/nvme5/new_clones/Verilog/HDMI-data-streams-Spartan-6' &
git clone https://github.com/tjsparks5/Pipelined-MIPS-Processor '/storage/nvme5/new_clones/Verilog/Pipelined-MIPS-Processor' &
git clone https://github.com/NayanaBannur/8-bit-RISC-Processor '/storage/nvme5/new_clones/Verilog/8-bit-RISC-Processor' &
git clone https://github.com/C-H-Chien/FPGA_SIFT-LES '/storage/nvme5/new_clones/Verilog/FPGA_SIFT-LES' &
git clone https://github.com/zephray/CSTroN '/storage/nvme5/new_clones/Verilog/CSTroN' &
git clone https://github.com/gsneha26/Darwin-WGA '/storage/nvme5/new_clones/Verilog/Darwin-WGA' &
git clone https://github.com/redchenjs/neopixel_led_controller_max10 '/storage/nvme5/new_clones/Verilog/neopixel_led_controller_max10' &
git clone https://github.com/lawrie/tiny_soc '/storage/nvme5/new_clones/Verilog/tiny_soc' &
git clone https://github.com/vfinotti/ahb3lite_wb_bridge '/storage/nvme5/new_clones/Verilog/ahb3lite_wb_bridge' &
git clone https://github.com/isuckatdrifting/FusionAccel '/storage/nvme5/new_clones/Verilog/FusionAccel' &
git clone https://github.com/yohanes-erwin/zynq7000 '/storage/nvme5/new_clones/Verilog/zynq7000' &
git clone https://github.com/AlbertYang0112/DPLL-FPGA '/storage/nvme5/new_clones/Verilog/DPLL-FPGA' &
git clone https://github.com/nxthuan512/FPGA-based-JPEG-codec-accelerator '/storage/nvme5/new_clones/Verilog/FPGA-based-JPEG-codec-accelerator' &
git clone https://github.com/Arkowski24/sdram-controller '/storage/nvme5/new_clones/Verilog/sdram-controller' &
git clone https://github.com/makaimann/ride-core-demo '/storage/nvme5/new_clones/Verilog/ride-core-demo' &
git clone https://github.com/xkw168/Digital-recognition '/storage/nvme5/new_clones/Verilog/Digital-recognition' &
git clone https://github.com/pulp-platform/jtag_pulp '/storage/nvme5/new_clones/Verilog/jtag_pulp' &
git clone https://github.com/Akhil-Yada/Adaptive-Filter '/storage/nvme5/new_clones/Verilog/Adaptive-Filter' &
git clone https://github.com/RoaLogic/vga_lcd '/storage/nvme5/new_clones/Verilog/vga_lcd' &
git clone https://github.com/DeamonYang/FPGA_FFT '/storage/nvme5/new_clones/Verilog/FPGA_FFT' &
git clone https://github.com/albaEDA/Nirah '/storage/nvme5/new_clones/Verilog/Nirah' &
git clone https://github.com/akash10295/VLSI-Design-FrontEnd-plus-BackEnd '/storage/nvme5/new_clones/Verilog/VLSI-Design-FrontEnd-plus-BackEnd' &
git clone https://github.com/lawrie/tiny_ram_soc '/storage/nvme5/new_clones/Verilog/tiny_ram_soc' &
git clone https://github.com/joey1115/Alpha64_R10000_Superscalar_Processor '/storage/nvme5/new_clones/Verilog/Alpha64_R10000_Superscalar_Processor' &
git clone https://github.com/Lydaidai/The-car-base-on-FPGA '/storage/nvme5/new_clones/Verilog/The-car-base-on-FPGA' &
git clone https://github.com/dl9lj/pa '/storage/nvme5/new_clones/Verilog/pa' &
git clone https://github.com/Divyansh03/FIR-Filter-in-Verilog '/storage/nvme5/new_clones/Verilog/FIR-Filter-in-Verilog' &
git clone https://github.com/RobRoyce/fpga_mouse_controller_basys3 '/storage/nvme5/new_clones/Verilog/fpga_mouse_controller_basys3' &
git clone https://github.com/ZipCPU/axidmacheck '/storage/nvme5/new_clones/Verilog/axidmacheck' &
git clone https://github.com/chipsalliance/f4pga-xc-fasm2bels '/storage/nvme5/new_clones/Verilog/f4pga-xc-fasm2bels' &
git clone https://github.com/A-suozhang/Verilog_Uart_With_Fifo '/storage/nvme5/new_clones/Verilog/Verilog_Uart_With_Fifo' &
git clone https://github.com/skiphansen/panog2_nes '/storage/nvme5/new_clones/Verilog/panog2_nes' &
git clone https://github.com/dpiegdon/verilog-can '/storage/nvme5/new_clones/Verilog/verilog-can' &
git clone https://github.com/dldldlfma/eyeriss_v1 '/storage/nvme5/new_clones/Verilog/eyeriss_v1' &
git clone https://github.com/AmrElsersy/DMA '/storage/nvme5/new_clones/Verilog/DMA' &
git clone https://github.com/santhiyaskumar/FPGA_Codec2Encoder '/storage/nvme5/new_clones/Verilog/FPGA_Codec2Encoder' &
git clone https://github.com/nmi-leipzig/sim-x-pll '/storage/nvme5/new_clones/Verilog/sim-x-pll' &
git clone https://github.com/brockboe/FPGA-Space-Invaders '/storage/nvme5/new_clones/Verilog/FPGA-Space-Invaders' &
git clone https://github.com/garrettsworkshop/GR8RAM '/storage/nvme5/new_clones/Verilog/GR8RAM' &
git clone https://github.com/obilaniu/MVU '/storage/nvme5/new_clones/Verilog/MVU' &
git clone https://github.com/risclite/rv32m-multiplier-and-divider '/storage/nvme5/new_clones/Verilog/rv32m-multiplier-and-divider' &
git clone https://github.com/lawrie/ulx3s_zx_spectrum '/storage/nvme5/new_clones/Verilog/ulx3s_zx_spectrum' &
git clone https://github.com/jefferie/digital_recognition '/storage/nvme5/new_clones/Verilog/digital_recognition' &
git clone https://github.com/FlyGoat/cpu_gs132 '/storage/nvme5/new_clones/Verilog/cpu_gs132' &
git clone https://github.com/yedk/arm_cortex_m0_xillinx '/storage/nvme5/new_clones/Verilog/arm_cortex_m0_xillinx' &
git clone https://github.com/VxTeemo/RemoteOscilloScope_Sender '/storage/nvme5/new_clones/Verilog/RemoteOscilloScope_Sender' &
git clone https://github.com/yuehniu/CNN.frequencyFPGA '/storage/nvme5/new_clones/Verilog/CNN.frequencyFPGA' &
git clone https://github.com/lijiaxun-sgms/w25q128jvxim_v_sim '/storage/nvme5/new_clones/Verilog/w25q128jvxim_v_sim' &
git clone https://github.com/dmohindru/dd6e '/storage/nvme5/new_clones/Verilog/dd6e' &
git clone https://github.com/icf3/zevios '/storage/nvme5/new_clones/Verilog/zevios' &
git clone https://github.com/ramanmangla/Digital-Audio-Equalizer '/storage/nvme5/new_clones/Verilog/Digital-Audio-Equalizer' &
git clone https://github.com/gyn/hdlbits '/storage/nvme5/new_clones/Verilog/hdlbits' &
git clone https://github.com/StarashZero/Co-homework '/storage/nvme5/new_clones/Verilog/Co-homework' &
git clone https://github.com/timot3/ECE385-Ethernet '/storage/nvme5/new_clones/Verilog/ECE385-Ethernet' &
git clone https://github.com/Jon3Y/AMBA '/storage/nvme5/new_clones/Verilog/AMBA' &
git clone https://github.com/JerryYin777/FPGA_Competition-RISC-V_Processor-in-PGL22G '/storage/nvme5/new_clones/Verilog/FPGA_Competition-RISC-V_Processor-in-PGL22G' &
git clone https://github.com/rstar900/Dual-Core-RISC-V-Processor '/storage/nvme5/new_clones/Verilog/Dual-Core-RISC-V-Processor' &
git clone https://github.com/MuhammadMajiid/UART '/storage/nvme5/new_clones/Verilog/UART' &
git clone https://github.com/mwrnd/innova2_experiments '/storage/nvme5/new_clones/Verilog/innova2_experiments' &
git clone https://github.com/ypctw/ICDC-undergrad '/storage/nvme5/new_clones/Verilog/ICDC-undergrad' &
git clone https://github.com/amsacks/OV7670-camera '/storage/nvme5/new_clones/Verilog/OV7670-camera' &
git clone https://github.com/Xilinx/hydra '/storage/nvme5/new_clones/Verilog/hydra' &
git clone https://github.com/FlyHighInSky/OFDM-on-FPGA '/storage/nvme5/new_clones/Verilog/OFDM-on-FPGA' &
git clone https://github.com/leifengrui/FPGA_competition '/storage/nvme5/new_clones/Verilog/FPGA_competition' &
git clone https://github.com/shobro/ACLA '/storage/nvme5/new_clones/Verilog/ACLA' &
git clone https://github.com/wulffern/sun_sar9b_sky130nm '/storage/nvme5/new_clones/Verilog/sun_sar9b_sky130nm' &
git clone https://github.com/gatecat/tinytapeout-fpga-test '/storage/nvme5/new_clones/Verilog/tinytapeout-fpga-test' &
git clone https://github.com/electronicayciencia/verilog-vga '/storage/nvme5/new_clones/Verilog/verilog-vga' &
git clone https://github.com/hyupupup/conv_systolic_array '/storage/nvme5/new_clones/Verilog/conv_systolic_array' &
git clone https://github.com/ericlewis/openfpga-qbert '/storage/nvme5/new_clones/Verilog/openfpga-qbert' &
git clone https://github.com/lsils/SCE-benchmarks '/storage/nvme5/new_clones/Verilog/SCE-benchmarks' &
git clone https://github.com/minhna1112/AdaptiveFilter-LMS-Verilog '/storage/nvme5/new_clones/Verilog/AdaptiveFilter-LMS-Verilog' &
git clone https://github.com/sascha-kirch/Bit_Error_Tester '/storage/nvme5/new_clones/Verilog/Bit_Error_Tester' &
git clone https://github.com/huijjj/Architecture '/storage/nvme5/new_clones/Verilog/Architecture' &
git clone https://github.com/mikeroyal/FPGA-Guide '/storage/nvme5/new_clones/Verilog/FPGA-Guide' &
git clone https://github.com/fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization '/storage/nvme5/new_clones/Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization' &
git clone https://github.com/newaetech/chipwhisperer-husky-fpga '/storage/nvme5/new_clones/Verilog/chipwhisperer-husky-fpga' &
git clone https://github.com/PXVI/ip_amba_apb_ms_rtl_v '/storage/nvme5/new_clones/Verilog/ip_amba_apb_ms_rtl_v' &
git clone https://github.com/lnestor/sat_attack '/storage/nvme5/new_clones/Verilog/sat_attack' &
git clone https://github.com/anupam-io/ES203-COA-CNN '/storage/nvme5/new_clones/Verilog/ES203-COA-CNN' &
git clone https://github.com/no2fpga/no2misc '/storage/nvme5/new_clones/Verilog/no2misc' &
git clone https://github.com/splinedrive/i2c_oled_fpga_bresenham '/storage/nvme5/new_clones/Verilog/i2c_oled_fpga_bresenham' &
git clone https://github.com/cebarobot/UCAS-CALab-mycpu_axi_verify '/storage/nvme5/new_clones/Verilog/UCAS-CALab-mycpu_axi_verify' &
git clone https://github.com/ept221/pet-on-a-chip '/storage/nvme5/new_clones/Verilog/pet-on-a-chip' &
git clone https://github.com/Hyacinth2333/QC_LDPC-ECC '/storage/nvme5/new_clones/Verilog/QC_LDPC-ECC' &
git clone https://github.com/infphyny/FpgaRiscV '/storage/nvme5/new_clones/Verilog/FpgaRiscV' &
git clone https://github.com/jg-fossh/Goldschmidt_Integer_Divider_Parallel '/storage/nvme5/new_clones/Verilog/Goldschmidt_Integer_Divider_Parallel' &
git clone https://github.com/forth32/vt52 '/storage/nvme5/new_clones/Verilog/vt52' &
git clone https://github.com/bhuvansingla/cs220-computer-organization '/storage/nvme5/new_clones/Verilog/cs220-computer-organization' &
git clone https://github.com/suburaaj/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine '/storage/nvme5/new_clones/Verilog/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine' &
git clone https://github.com/King-ty/PlaneWarGame '/storage/nvme5/new_clones/Verilog/PlaneWarGame' &
git clone https://github.com/jacquesdriessen/MiSTer-mandelbrot '/storage/nvme5/new_clones/Verilog/MiSTer-mandelbrot' &
git clone https://github.com/AlxyF/CAN-fpga '/storage/nvme5/new_clones/Verilog/CAN-fpga' &
git clone https://github.com/Archit-halder/Viterbi-Algorithm '/storage/nvme5/new_clones/Verilog/Viterbi-Algorithm' &
git clone https://github.com/Swingfal1/booth_multiplier_radix_4 '/storage/nvme5/new_clones/Verilog/booth_multiplier_radix_4' &
git clone https://github.com/study34668/MiniMIPS32 '/storage/nvme5/new_clones/Verilog/MiniMIPS32' &
git clone https://github.com/vsdip/avsddac_3v3_sky130_v1 '/storage/nvme5/new_clones/Verilog/avsddac_3v3_sky130_v1' &
git clone https://github.com/rkbrooks/vg64 '/storage/nvme5/new_clones/Verilog/vg64' &
git clone https://github.com/shalan/Chameleon_SoC '/storage/nvme5/new_clones/Verilog/Chameleon_SoC' &
git clone https://github.com/blazer82/gb.fpga '/storage/nvme5/new_clones/Verilog/gb.fpga' &
git clone https://github.com/zoubs/PrinciplesofComputerOrganization '/storage/nvme5/new_clones/Verilog/PrinciplesofComputerOrganization' &
git clone https://github.com/wuhanstudio/picorv32_EG4S20 '/storage/nvme5/new_clones/Verilog/picorv32_EG4S20' &
git clone https://github.com/shalan/AD_SAR_ADC '/storage/nvme5/new_clones/Verilog/AD_SAR_ADC' &
git clone https://github.com/ezrec/Amigo '/storage/nvme5/new_clones/Verilog/Amigo' &
git clone https://github.com/ryanmacdonald/Ray-Tracing-GPU '/storage/nvme5/new_clones/Verilog/Ray-Tracing-GPU' &
git clone https://github.com/rdiez/ethernet_dpi '/storage/nvme5/new_clones/Verilog/ethernet_dpi' &
git clone https://github.com/lgeek/orpsoc '/storage/nvme5/new_clones/Verilog/orpsoc' &
git clone https://github.com/SeniorProject-2016/Chip-Design '/storage/nvme5/new_clones/Verilog/Chip-Design' &
git clone https://github.com/yanidubin/parallella-fpga-tutorials '/storage/nvme5/new_clones/Verilog/parallella-fpga-tutorials' &
git clone https://github.com/freecores/reed_solomon_decoder '/storage/nvme5/new_clones/Verilog/reed_solomon_decoder' &
git clone https://github.com/freecores/i2cslave '/storage/nvme5/new_clones/Verilog/i2cslave' &
git clone https://github.com/nightslide7/Gameboy '/storage/nvme5/new_clones/Verilog/Gameboy' &
git clone https://github.com/cbl709/NAND-Flash-Control '/storage/nvme5/new_clones/Verilog/NAND-Flash-Control' &
git clone https://github.com/wmy367/Radix-2-division '/storage/nvme5/new_clones/Verilog/Radix-2-division' &
git clone https://github.com/aixp/ProjectOberon-BlackBox '/storage/nvme5/new_clones/Verilog/ProjectOberon-BlackBox' &
git clone https://github.com/freecores/amber '/storage/nvme5/new_clones/Verilog/amber' &
git clone https://github.com/xfguo/spi '/storage/nvme5/new_clones/Verilog/spi' &
git clone https://github.com/skristiansson/diila '/storage/nvme5/new_clones/Verilog/diila' &
git clone https://github.com/freecores/fpga-median '/storage/nvme5/new_clones/Verilog/fpga-median' &
git clone https://github.com/gengyl08/NetFPGA-10G '/storage/nvme5/new_clones/Verilog/NetFPGA-10G' &
git clone https://github.com/BrooksEE/nitro-parts-lib-mipi '/storage/nvme5/new_clones/Verilog/nitro-parts-lib-mipi' &
git clone https://github.com/valptek/v586 '/storage/nvme5/new_clones/Verilog/v586' &
git clone https://github.com/inkcenter/JPEG2000_serial '/storage/nvme5/new_clones/Verilog/JPEG2000_serial' &
git clone https://github.com/nickdavidhaynes/FT232H_communication '/storage/nvme5/new_clones/Verilog/FT232H_communication' &
git clone https://github.com/themathgeek13/systolic-array-sorting '/storage/nvme5/new_clones/Verilog/systolic-array-sorting' &
git clone https://github.com/zeapoem/MCDF '/storage/nvme5/new_clones/Verilog/MCDF' &
git clone https://github.com/janrinze/miniatom '/storage/nvme5/new_clones/Verilog/miniatom' &
git clone https://github.com/canerpotur/FPGA '/storage/nvme5/new_clones/Verilog/FPGA' &
git clone https://github.com/kiran2s/FPGA-Synthesizer '/storage/nvme5/new_clones/Verilog/FPGA-Synthesizer' &
git clone https://github.com/kavinr/Bresenham-Line-Drawing-Algorithm '/storage/nvme5/new_clones/Verilog/Bresenham-Line-Drawing-Algorithm' &
git clone https://github.com/ellisgl/sap-1-v2-mojo '/storage/nvme5/new_clones/Verilog/sap-1-v2-mojo' &
git clone https://github.com/yangjiekai/backpropagation_NN_FPGA_implementation '/storage/nvme5/new_clones/Verilog/backpropagation_NN_FPGA_implementation' &
git clone https://github.com/www-asics-ws/wb_conmax '/storage/nvme5/new_clones/Verilog/wb_conmax' &
git clone https://github.com/AloriumTechnology/XLR8Core '/storage/nvme5/new_clones/Verilog/XLR8Core' &
git clone https://github.com/mshr-h/motion_estimation_processor_fullsearch '/storage/nvme5/new_clones/Verilog/motion_estimation_processor_fullsearch' &
git clone https://github.com/linfenghuaster/Regex-FPGA '/storage/nvme5/new_clones/Verilog/Regex-FPGA' &
git clone https://github.com/RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board '/storage/nvme5/new_clones/Verilog/M2GL025-Creative-Board' &
git clone https://github.com/sangwoojun/bluedbm '/storage/nvme5/new_clones/Verilog/bluedbm' &
git clone https://github.com/AlexZhang267/Single-Cycle-CPU '/storage/nvme5/new_clones/Verilog/Single-Cycle-CPU' &
git clone https://github.com/hanchenye/FPGA-tetris '/storage/nvme5/new_clones/Verilog/FPGA-tetris' &
git clone https://github.com/dabridgham/QSIC-verilog '/storage/nvme5/new_clones/Verilog/QSIC-verilog' &
git clone https://github.com/monotone-RK/FACE '/storage/nvme5/new_clones/Verilog/FACE' &
git clone https://github.com/dabridgham/KV10 '/storage/nvme5/new_clones/Verilog/KV10' &
git clone https://github.com/h1kari/desrtfpga '/storage/nvme5/new_clones/Verilog/desrtfpga' &
git clone https://github.com/nickyc975/Y86-PIPE-CPU '/storage/nvme5/new_clones/Verilog/Y86-PIPE-CPU' &
git clone https://github.com/rfotino/consolite-hardware '/storage/nvme5/new_clones/Verilog/consolite-hardware' &
git clone https://github.com/ncos/Xilinx-Verilog '/storage/nvme5/new_clones/Verilog/Xilinx-Verilog' &
git clone https://github.com/Danishazmi29/Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code '/storage/nvme5/new_clones/Verilog/Verilog-Code-of-Synchronus-FIFO-Design-with-verilog-test-code' &
git clone https://github.com/laplaceyc/VLSI_Design-Implementation '/storage/nvme5/new_clones/Verilog/VLSI_Design-Implementation' &
git clone https://github.com/Roboy/roboy_fpga_code '/storage/nvme5/new_clones/Verilog/roboy_fpga_code' &
git clone https://github.com/Wren6991/FibreOpticFPGA '/storage/nvme5/new_clones/Verilog/FibreOpticFPGA' &
git clone https://github.com/ash-aldujaili/spatial-filter-hdl '/storage/nvme5/new_clones/Verilog/spatial-filter-hdl' &
git clone https://github.com/ml5713/Verilog-Matrix-multiply-vector '/storage/nvme5/new_clones/Verilog/Verilog-Matrix-multiply-vector' &
git clone https://github.com/fusesoc/tiny-cores '/storage/nvme5/new_clones/Verilog/tiny-cores' &
git clone https://github.com/simonace/deep-learning-fpga '/storage/nvme5/new_clones/Verilog/deep-learning-fpga' &
git clone https://github.com/sarthi92/vector_processor '/storage/nvme5/new_clones/Verilog/vector_processor' &
git clone https://github.com/SokolovRV/ModbusRTU '/storage/nvme5/new_clones/Verilog/ModbusRTU' &
git clone https://github.com/google/yaricv32 '/storage/nvme5/new_clones/Verilog/yaricv32' &
git clone https://github.com/aryarenj/Convolutional-Neutral-Network-on-FPGA '/storage/nvme5/new_clones/Verilog/Convolutional-Neutral-Network-on-FPGA' &
git clone https://github.com/roo16kie/MAC_Verilog '/storage/nvme5/new_clones/Verilog/MAC_Verilog' &
git clone https://github.com/alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation '/storage/nvme5/new_clones/Verilog/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation' &
git clone https://github.com/dillonhuff/TinyCPU '/storage/nvme5/new_clones/Verilog/TinyCPU' &
git clone https://github.com/ahesse93/RedPitaya_LockInAmplifier '/storage/nvme5/new_clones/Verilog/RedPitaya_LockInAmplifier' &
git clone https://github.com/andy-west/fpga-pong '/storage/nvme5/new_clones/Verilog/fpga-pong' &
git clone https://github.com/langyo/AZ-Processor '/storage/nvme5/new_clones/Verilog/AZ-Processor' &
git clone https://github.com/Icenowy/bfcpu '/storage/nvme5/new_clones/Verilog/bfcpu' &
git clone https://github.com/Wren6991/HyperRam '/storage/nvme5/new_clones/Verilog/HyperRam' &
