
Lora_Function_Bis_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08005640  08005640  00015640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080057f8  080057f8  000157f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005800  08005800  00015800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005804  08005804  00015804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000e4  20000000  08005808  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000214  200000e4  080058ec  000200e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002f8  080058ec  000202f8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000cff0  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001cc8  00000000  00000000  0002d104  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000be8  00000000  00000000  0002edd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ae0  00000000  00000000  0002f9b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005b82  00000000  00000000  00030498  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004005  00000000  00000000  0003601a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003a01f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003428  00000000  00000000  0003a09c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e4 	.word	0x200000e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005628 	.word	0x08005628

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e8 	.word	0x200000e8
 80001cc:	08005628 	.word	0x08005628

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000596:	2300      	movs	r3, #0
 8000598:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059a:	4a0c      	ldr	r2, [pc, #48]	; (80005cc <HAL_Init+0x3c>)
 800059c:	4b0b      	ldr	r3, [pc, #44]	; (80005cc <HAL_Init+0x3c>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a6:	2003      	movs	r0, #3
 80005a8:	f000 f91e 	bl	80007e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005ac:	2000      	movs	r0, #0
 80005ae:	f000 f80f 	bl	80005d0 <HAL_InitTick>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d002      	beq.n	80005be <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80005b8:	2301      	movs	r3, #1
 80005ba:	71fb      	strb	r3, [r7, #7]
 80005bc:	e001      	b.n	80005c2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005be:	f004 f9ab 	bl	8004918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005c2:	79fb      	ldrb	r3, [r7, #7]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40022000 	.word	0x40022000

080005d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005d8:	2300      	movs	r3, #0
 80005da:	73fb      	strb	r3, [r7, #15]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <HAL_InitTick+0x40>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <HAL_InitTick+0x44>)
 80005e2:	fba2 2303 	umull	r2, r3, r2, r3
 80005e6:	099b      	lsrs	r3, r3, #6
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f924 	bl	8000836 <HAL_SYSTICK_Config>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d002      	beq.n	80005fa <HAL_InitTick+0x2a>
  {
    status = HAL_ERROR;
 80005f4:	2301      	movs	r3, #1
 80005f6:	73fb      	strb	r3, [r7, #15]
 80005f8:	e005      	b.n	8000606 <HAL_InitTick+0x36>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80005fa:	2200      	movs	r2, #0
 80005fc:	6879      	ldr	r1, [r7, #4]
 80005fe:	f04f 30ff 	mov.w	r0, #4294967295
 8000602:	f000 f8fc 	bl	80007fe <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8000606:	7bfb      	ldrb	r3, [r7, #15]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	2000007c 	.word	0x2000007c
 8000614:	10624dd3 	.word	0x10624dd3

08000618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  uwTick++;
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x18>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	3301      	adds	r3, #1
 8000622:	4a03      	ldr	r2, [pc, #12]	; (8000630 <HAL_IncTick+0x18>)
 8000624:	6013      	str	r3, [r2, #0]
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	2000010c 	.word	0x2000010c

08000634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  return uwTick;
 8000638:	4b03      	ldr	r3, [pc, #12]	; (8000648 <HAL_GetTick+0x14>)
 800063a:	681b      	ldr	r3, [r3, #0]
}
 800063c:	4618      	mov	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	2000010c 	.word	0x2000010c

0800064c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000654:	f7ff ffee 	bl	8000634 <HAL_GetTick>
 8000658:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000664:	d002      	beq.n	800066c <HAL_Delay+0x20>
  {
    wait++;
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	3301      	adds	r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800066c:	bf00      	nop
 800066e:	f7ff ffe1 	bl	8000634 <HAL_GetTick>
 8000672:	4602      	mov	r2, r0
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	1ad2      	subs	r2, r2, r3
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	429a      	cmp	r2, r3
 800067c:	d3f7      	bcc.n	800066e <HAL_Delay+0x22>
  {
  }
}
 800067e:	bf00      	nop
 8000680:	3710      	adds	r7, #16
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f003 0307 	and.w	r3, r3, #7
 8000696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000698:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <NVIC_SetPriorityGrouping+0x44>)
 800069a:	68db      	ldr	r3, [r3, #12]
 800069c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800069e:	68ba      	ldr	r2, [r7, #8]
 80006a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006a4:	4013      	ands	r3, r2
 80006a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ba:	4a04      	ldr	r2, [pc, #16]	; (80006cc <NVIC_SetPriorityGrouping+0x44>)
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	60d3      	str	r3, [r2, #12]
}
 80006c0:	bf00      	nop
 80006c2:	3714      	adds	r7, #20
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <NVIC_GetPriorityGrouping+0x18>)
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	0a1b      	lsrs	r3, r3, #8
 80006da:	f003 0307 	and.w	r3, r3, #7
}
 80006de:	4618      	mov	r0, r3
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	6039      	str	r1, [r7, #0]
 80006f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	da0b      	bge.n	8000718 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000700:	490d      	ldr	r1, [pc, #52]	; (8000738 <NVIC_SetPriority+0x4c>)
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	f003 030f 	and.w	r3, r3, #15
 8000708:	3b04      	subs	r3, #4
 800070a:	683a      	ldr	r2, [r7, #0]
 800070c:	b2d2      	uxtb	r2, r2
 800070e:	0112      	lsls	r2, r2, #4
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	440b      	add	r3, r1
 8000714:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000716:	e009      	b.n	800072c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000718:	4908      	ldr	r1, [pc, #32]	; (800073c <NVIC_SetPriority+0x50>)
 800071a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071e:	683a      	ldr	r2, [r7, #0]
 8000720:	b2d2      	uxtb	r2, r2
 8000722:	0112      	lsls	r2, r2, #4
 8000724:	b2d2      	uxtb	r2, r2
 8000726:	440b      	add	r3, r1
 8000728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	e000ed00 	.word	0xe000ed00
 800073c:	e000e100 	.word	0xe000e100

08000740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000740:	b480      	push	{r7}
 8000742:	b089      	sub	sp, #36	; 0x24
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	f003 0307 	and.w	r3, r3, #7
 8000752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000754:	69fb      	ldr	r3, [r7, #28]
 8000756:	f1c3 0307 	rsb	r3, r3, #7
 800075a:	2b04      	cmp	r3, #4
 800075c:	bf28      	it	cs
 800075e:	2304      	movcs	r3, #4
 8000760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	3304      	adds	r3, #4
 8000766:	2b06      	cmp	r3, #6
 8000768:	d902      	bls.n	8000770 <NVIC_EncodePriority+0x30>
 800076a:	69fb      	ldr	r3, [r7, #28]
 800076c:	3b03      	subs	r3, #3
 800076e:	e000      	b.n	8000772 <NVIC_EncodePriority+0x32>
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000774:	2201      	movs	r2, #1
 8000776:	69bb      	ldr	r3, [r7, #24]
 8000778:	fa02 f303 	lsl.w	r3, r2, r3
 800077c:	1e5a      	subs	r2, r3, #1
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	401a      	ands	r2, r3
 8000782:	697b      	ldr	r3, [r7, #20]
 8000784:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000786:	2101      	movs	r1, #1
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	fa01 f303 	lsl.w	r3, r1, r3
 800078e:	1e59      	subs	r1, r3, #1
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000794:	4313      	orrs	r3, r2
         );
}
 8000796:	4618      	mov	r0, r3
 8000798:	3724      	adds	r7, #36	; 0x24
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
	...

080007a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007b4:	d301      	bcc.n	80007ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007b6:	2301      	movs	r3, #1
 80007b8:	e00f      	b.n	80007da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ba:	4a0a      	ldr	r2, [pc, #40]	; (80007e4 <SysTick_Config+0x40>)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	3b01      	subs	r3, #1
 80007c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007c2:	210f      	movs	r1, #15
 80007c4:	f04f 30ff 	mov.w	r0, #4294967295
 80007c8:	f7ff ff90 	bl	80006ec <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <SysTick_Config+0x40>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007d2:	4b04      	ldr	r3, [pc, #16]	; (80007e4 <SysTick_Config+0x40>)
 80007d4:	2207      	movs	r2, #7
 80007d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007d8:	2300      	movs	r3, #0
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	e000e010 	.word	0xe000e010

080007e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f7ff ff49 	bl	8000688 <NVIC_SetPriorityGrouping>
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b086      	sub	sp, #24
 8000802:	af00      	add	r7, sp, #0
 8000804:	4603      	mov	r3, r0
 8000806:	60b9      	str	r1, [r7, #8]
 8000808:	607a      	str	r2, [r7, #4]
 800080a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000810:	f7ff ff5e 	bl	80006d0 <NVIC_GetPriorityGrouping>
 8000814:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	68b9      	ldr	r1, [r7, #8]
 800081a:	6978      	ldr	r0, [r7, #20]
 800081c:	f7ff ff90 	bl	8000740 <NVIC_EncodePriority>
 8000820:	4602      	mov	r2, r0
 8000822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000826:	4611      	mov	r1, r2
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff ff5f 	bl	80006ec <NVIC_SetPriority>
}
 800082e:	bf00      	nop
 8000830:	3718      	adds	r7, #24
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000836:	b580      	push	{r7, lr}
 8000838:	b082      	sub	sp, #8
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f7ff ffb0 	bl	80007a4 <SysTick_Config>
 8000844:	4603      	mov	r3, r0
}
 8000846:	4618      	mov	r0, r3
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
	...

08000850 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2b04      	cmp	r3, #4
 800085c:	d106      	bne.n	800086c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800085e:	4a09      	ldr	r2, [pc, #36]	; (8000884 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800086a:	e005      	b.n	8000878 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800086c:	4a05      	ldr	r2, [pc, #20]	; (8000884 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800086e:	4b05      	ldr	r3, [pc, #20]	; (8000884 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f023 0304 	bic.w	r3, r3, #4
 8000876:	6013      	str	r3, [r2, #0]
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	e000e010 	.word	0xe000e010

08000888 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800088c:	f000 f802 	bl	8000894 <HAL_SYSTICK_Callback>
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}

08000894 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
	...

080008a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b087      	sub	sp, #28
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008b2:	e17f      	b.n	8000bb4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	2101      	movs	r1, #1
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	fa01 f303 	lsl.w	r3, r1, r3
 80008c0:	4013      	ands	r3, r2
 80008c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	f000 8171 	beq.w	8000bae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	2b02      	cmp	r3, #2
 80008d2:	d003      	beq.n	80008dc <HAL_GPIO_Init+0x38>
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	2b12      	cmp	r3, #18
 80008da:	d123      	bne.n	8000924 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	08da      	lsrs	r2, r3, #3
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3208      	adds	r2, #8
 80008e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	f003 0307 	and.w	r3, r3, #7
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	220f      	movs	r2, #15
 80008f4:	fa02 f303 	lsl.w	r3, r2, r3
 80008f8:	43db      	mvns	r3, r3
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	4013      	ands	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	691a      	ldr	r2, [r3, #16]
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	f003 0307 	and.w	r3, r3, #7
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	fa02 f303 	lsl.w	r3, r2, r3
 8000910:	693a      	ldr	r2, [r7, #16]
 8000912:	4313      	orrs	r3, r2
 8000914:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	08da      	lsrs	r2, r3, #3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	3208      	adds	r2, #8
 800091e:	6939      	ldr	r1, [r7, #16]
 8000920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	2203      	movs	r2, #3
 8000930:	fa02 f303 	lsl.w	r3, r2, r3
 8000934:	43db      	mvns	r3, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4013      	ands	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f003 0203 	and.w	r2, r3, #3
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	fa02 f303 	lsl.w	r3, r2, r3
 800094c:	693a      	ldr	r2, [r7, #16]
 800094e:	4313      	orrs	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d00b      	beq.n	8000978 <HAL_GPIO_Init+0xd4>
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	2b02      	cmp	r3, #2
 8000966:	d007      	beq.n	8000978 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800096c:	2b11      	cmp	r3, #17
 800096e:	d003      	beq.n	8000978 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	2b12      	cmp	r3, #18
 8000976:	d130      	bne.n	80009da <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	689b      	ldr	r3, [r3, #8]
 800097c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	2203      	movs	r2, #3
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	43db      	mvns	r3, r3
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	4013      	ands	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	68da      	ldr	r2, [r3, #12]
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	005b      	lsls	r3, r3, #1
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	693a      	ldr	r2, [r7, #16]
 800099e:	4313      	orrs	r3, r2
 80009a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	693a      	ldr	r2, [r7, #16]
 80009a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009ae:	2201      	movs	r2, #1
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	fa02 f303 	lsl.w	r3, r2, r3
 80009b6:	43db      	mvns	r3, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4013      	ands	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	091b      	lsrs	r3, r3, #4
 80009c4:	f003 0201 	and.w	r2, r3, #1
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f003 0303 	and.w	r3, r3, #3
 80009e2:	2b03      	cmp	r3, #3
 80009e4:	d118      	bne.n	8000a18 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80009ec:	2201      	movs	r2, #1
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	fa02 f303 	lsl.w	r3, r2, r3
 80009f4:	43db      	mvns	r3, r3
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	4013      	ands	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	08db      	lsrs	r3, r3, #3
 8000a02:	f003 0201 	and.w	r2, r3, #1
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	693a      	ldr	r2, [r7, #16]
 8000a16:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	68db      	ldr	r3, [r3, #12]
 8000a1c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	2203      	movs	r2, #3
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	689a      	ldr	r2, [r3, #8]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	f000 80ac 	beq.w	8000bae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a56:	4a5e      	ldr	r2, [pc, #376]	; (8000bd0 <HAL_GPIO_Init+0x32c>)
 8000a58:	4b5d      	ldr	r3, [pc, #372]	; (8000bd0 <HAL_GPIO_Init+0x32c>)
 8000a5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a5c:	f043 0301 	orr.w	r3, r3, #1
 8000a60:	6613      	str	r3, [r2, #96]	; 0x60
 8000a62:	4b5b      	ldr	r3, [pc, #364]	; (8000bd0 <HAL_GPIO_Init+0x32c>)
 8000a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a6e:	4a59      	ldr	r2, [pc, #356]	; (8000bd4 <HAL_GPIO_Init+0x330>)
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	3302      	adds	r3, #2
 8000a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	f003 0303 	and.w	r3, r3, #3
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	220f      	movs	r2, #15
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	43db      	mvns	r3, r3
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	4013      	ands	r3, r2
 8000a90:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a98:	d025      	beq.n	8000ae6 <HAL_GPIO_Init+0x242>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a4e      	ldr	r2, [pc, #312]	; (8000bd8 <HAL_GPIO_Init+0x334>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d01f      	beq.n	8000ae2 <HAL_GPIO_Init+0x23e>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a4d      	ldr	r2, [pc, #308]	; (8000bdc <HAL_GPIO_Init+0x338>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d019      	beq.n	8000ade <HAL_GPIO_Init+0x23a>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a4c      	ldr	r2, [pc, #304]	; (8000be0 <HAL_GPIO_Init+0x33c>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d013      	beq.n	8000ada <HAL_GPIO_Init+0x236>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4a4b      	ldr	r2, [pc, #300]	; (8000be4 <HAL_GPIO_Init+0x340>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d00d      	beq.n	8000ad6 <HAL_GPIO_Init+0x232>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4a4a      	ldr	r2, [pc, #296]	; (8000be8 <HAL_GPIO_Init+0x344>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d007      	beq.n	8000ad2 <HAL_GPIO_Init+0x22e>
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4a49      	ldr	r2, [pc, #292]	; (8000bec <HAL_GPIO_Init+0x348>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d101      	bne.n	8000ace <HAL_GPIO_Init+0x22a>
 8000aca:	2306      	movs	r3, #6
 8000acc:	e00c      	b.n	8000ae8 <HAL_GPIO_Init+0x244>
 8000ace:	2307      	movs	r3, #7
 8000ad0:	e00a      	b.n	8000ae8 <HAL_GPIO_Init+0x244>
 8000ad2:	2305      	movs	r3, #5
 8000ad4:	e008      	b.n	8000ae8 <HAL_GPIO_Init+0x244>
 8000ad6:	2304      	movs	r3, #4
 8000ad8:	e006      	b.n	8000ae8 <HAL_GPIO_Init+0x244>
 8000ada:	2303      	movs	r3, #3
 8000adc:	e004      	b.n	8000ae8 <HAL_GPIO_Init+0x244>
 8000ade:	2302      	movs	r3, #2
 8000ae0:	e002      	b.n	8000ae8 <HAL_GPIO_Init+0x244>
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e000      	b.n	8000ae8 <HAL_GPIO_Init+0x244>
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	697a      	ldr	r2, [r7, #20]
 8000aea:	f002 0203 	and.w	r2, r2, #3
 8000aee:	0092      	lsls	r2, r2, #2
 8000af0:	4093      	lsls	r3, r2
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000af8:	4936      	ldr	r1, [pc, #216]	; (8000bd4 <HAL_GPIO_Init+0x330>)
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	089b      	lsrs	r3, r3, #2
 8000afe:	3302      	adds	r3, #2
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b06:	4b3a      	ldr	r3, [pc, #232]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	43db      	mvns	r3, r3
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	4013      	ands	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d003      	beq.n	8000b2a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b2a:	4a31      	ldr	r2, [pc, #196]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000b30:	4b2f      	ldr	r3, [pc, #188]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d003      	beq.n	8000b54 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b54:	4a26      	ldr	r2, [pc, #152]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b5a:	4b25      	ldr	r3, [pc, #148]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	43db      	mvns	r3, r3
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	4013      	ands	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d003      	beq.n	8000b7e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b7e:	4a1c      	ldr	r2, [pc, #112]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b84:	4b1a      	ldr	r3, [pc, #104]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4013      	ands	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d003      	beq.n	8000ba8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ba8:	4a11      	ldr	r2, [pc, #68]	; (8000bf0 <HAL_GPIO_Init+0x34c>)
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa22 f303 	lsr.w	r3, r2, r3
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f47f ae78 	bne.w	80008b4 <HAL_GPIO_Init+0x10>
  }
}
 8000bc4:	bf00      	nop
 8000bc6:	371c      	adds	r7, #28
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	40010000 	.word	0x40010000
 8000bd8:	48000400 	.word	0x48000400
 8000bdc:	48000800 	.word	0x48000800
 8000be0:	48000c00 	.word	0x48000c00
 8000be4:	48001000 	.word	0x48001000
 8000be8:	48001400 	.word	0x48001400
 8000bec:	48001800 	.word	0x48001800
 8000bf0:	40010400 	.word	0x40010400

08000bf4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b087      	sub	sp, #28
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8000c02:	e0cd      	b.n	8000da0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8000c04:	2201      	movs	r2, #1
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	409a      	lsls	r2, r3
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f000 80c1 	beq.w	8000d9a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	2103      	movs	r1, #3
 8000c22:	fa01 f303 	lsl.w	r3, r1, r3
 8000c26:	431a      	orrs	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	08da      	lsrs	r2, r3, #3
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	08d9      	lsrs	r1, r3, #3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	3108      	adds	r1, #8
 8000c38:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	200f      	movs	r0, #15
 8000c46:	fa00 f303 	lsl.w	r3, r0, r3
 8000c4a:	43db      	mvns	r3, r3
 8000c4c:	4019      	ands	r1, r3
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	3208      	adds	r2, #8
 8000c52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	689a      	ldr	r2, [r3, #8]
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	2103      	movs	r1, #3
 8000c60:	fa01 f303 	lsl.w	r3, r1, r3
 8000c64:	43db      	mvns	r3, r3
 8000c66:	401a      	ands	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	2101      	movs	r1, #1
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	fa01 f303 	lsl.w	r3, r1, r3
 8000c78:	43db      	mvns	r3, r3
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	68da      	ldr	r2, [r3, #12]
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	2103      	movs	r1, #3
 8000c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	401a      	ands	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	401a      	ands	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8000caa:	4a44      	ldr	r2, [pc, #272]	; (8000dbc <HAL_GPIO_DeInit+0x1c8>)
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	089b      	lsrs	r3, r3, #2
 8000cb0:	3302      	adds	r3, #2
 8000cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	f003 0303 	and.w	r3, r3, #3
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	220f      	movs	r2, #15
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000cd2:	d025      	beq.n	8000d20 <HAL_GPIO_DeInit+0x12c>
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a3a      	ldr	r2, [pc, #232]	; (8000dc0 <HAL_GPIO_DeInit+0x1cc>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d01f      	beq.n	8000d1c <HAL_GPIO_DeInit+0x128>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4a39      	ldr	r2, [pc, #228]	; (8000dc4 <HAL_GPIO_DeInit+0x1d0>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d019      	beq.n	8000d18 <HAL_GPIO_DeInit+0x124>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4a38      	ldr	r2, [pc, #224]	; (8000dc8 <HAL_GPIO_DeInit+0x1d4>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d013      	beq.n	8000d14 <HAL_GPIO_DeInit+0x120>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4a37      	ldr	r2, [pc, #220]	; (8000dcc <HAL_GPIO_DeInit+0x1d8>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d00d      	beq.n	8000d10 <HAL_GPIO_DeInit+0x11c>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a36      	ldr	r2, [pc, #216]	; (8000dd0 <HAL_GPIO_DeInit+0x1dc>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d007      	beq.n	8000d0c <HAL_GPIO_DeInit+0x118>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	4a35      	ldr	r2, [pc, #212]	; (8000dd4 <HAL_GPIO_DeInit+0x1e0>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d101      	bne.n	8000d08 <HAL_GPIO_DeInit+0x114>
 8000d04:	2306      	movs	r3, #6
 8000d06:	e00c      	b.n	8000d22 <HAL_GPIO_DeInit+0x12e>
 8000d08:	2307      	movs	r3, #7
 8000d0a:	e00a      	b.n	8000d22 <HAL_GPIO_DeInit+0x12e>
 8000d0c:	2305      	movs	r3, #5
 8000d0e:	e008      	b.n	8000d22 <HAL_GPIO_DeInit+0x12e>
 8000d10:	2304      	movs	r3, #4
 8000d12:	e006      	b.n	8000d22 <HAL_GPIO_DeInit+0x12e>
 8000d14:	2303      	movs	r3, #3
 8000d16:	e004      	b.n	8000d22 <HAL_GPIO_DeInit+0x12e>
 8000d18:	2302      	movs	r3, #2
 8000d1a:	e002      	b.n	8000d22 <HAL_GPIO_DeInit+0x12e>
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	e000      	b.n	8000d22 <HAL_GPIO_DeInit+0x12e>
 8000d20:	2300      	movs	r3, #0
 8000d22:	697a      	ldr	r2, [r7, #20]
 8000d24:	f002 0203 	and.w	r2, r2, #3
 8000d28:	0092      	lsls	r2, r2, #2
 8000d2a:	fa03 f202 	lsl.w	r2, r3, r2
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d132      	bne.n	8000d9a <HAL_GPIO_DeInit+0x1a6>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	f003 0303 	and.w	r3, r3, #3
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	220f      	movs	r2, #15
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000d44:	481d      	ldr	r0, [pc, #116]	; (8000dbc <HAL_GPIO_DeInit+0x1c8>)
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	089b      	lsrs	r3, r3, #2
 8000d4a:	491c      	ldr	r1, [pc, #112]	; (8000dbc <HAL_GPIO_DeInit+0x1c8>)
 8000d4c:	697a      	ldr	r2, [r7, #20]
 8000d4e:	0892      	lsrs	r2, r2, #2
 8000d50:	3202      	adds	r2, #2
 8000d52:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	43d2      	mvns	r2, r2
 8000d5a:	400a      	ands	r2, r1
 8000d5c:	3302      	adds	r3, #2
 8000d5e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8000d62:	491d      	ldr	r1, [pc, #116]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d64:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8000d70:	4919      	ldr	r1, [pc, #100]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d72:	4b19      	ldr	r3, [pc, #100]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	693b      	ldr	r3, [r7, #16]
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8000d7e:	4916      	ldr	r1, [pc, #88]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d80:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d82:	689a      	ldr	r2, [r3, #8]
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	43db      	mvns	r3, r3
 8000d88:	4013      	ands	r3, r2
 8000d8a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8000d8c:	4912      	ldr	r1, [pc, #72]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d8e:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <HAL_GPIO_DeInit+0x1e4>)
 8000d90:	68da      	ldr	r2, [r3, #12]
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	43db      	mvns	r3, r3
 8000d96:	4013      	ands	r3, r2
 8000d98:	60cb      	str	r3, [r1, #12]
      }
    }

    position++;
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8000da0:	683a      	ldr	r2, [r7, #0]
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	fa22 f303 	lsr.w	r3, r2, r3
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f47f af2b 	bne.w	8000c04 <HAL_GPIO_DeInit+0x10>
  }
}
 8000dae:	bf00      	nop
 8000db0:	371c      	adds	r7, #28
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40010000 	.word	0x40010000
 8000dc0:	48000400 	.word	0x48000400
 8000dc4:	48000800 	.word	0x48000800
 8000dc8:	48000c00 	.word	0x48000c00
 8000dcc:	48001000 	.word	0x48001000
 8000dd0:	48001400 	.word	0x48001400
 8000dd4:	48001800 	.word	0x48001800
 8000dd8:	40010400 	.word	0x40010400

08000ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	460b      	mov	r3, r1
 8000de6:	807b      	strh	r3, [r7, #2]
 8000de8:	4613      	mov	r3, r2
 8000dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000dec:	787b      	ldrb	r3, [r7, #1]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d003      	beq.n	8000dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000df2:	887a      	ldrh	r2, [r7, #2]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000df8:	e002      	b.n	8000e00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dfa:	887a      	ldrh	r2, [r7, #2]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e00:	bf00      	nop
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	460b      	mov	r3, r1
 8000e16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	695a      	ldr	r2, [r3, #20]
 8000e1c:	887b      	ldrh	r3, [r7, #2]
 8000e1e:	405a      	eors	r2, r3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	615a      	str	r2, [r3, #20]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d101      	bne.n	8000e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e080      	b.n	8000f44 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d106      	bne.n	8000e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2200      	movs	r2, #0
 8000e52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f002 fe90 	bl	8003b7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2224      	movs	r2, #36	; 0x24
 8000e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	6812      	ldr	r2, [r2, #0]
 8000e6c:	6812      	ldr	r2, [r2, #0]
 8000e6e:	f022 0201 	bic.w	r2, r2, #1
 8000e72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6852      	ldr	r2, [r2, #4]
 8000e7c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000e80:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	6812      	ldr	r2, [r2, #0]
 8000e8a:	6892      	ldr	r2, [r2, #8]
 8000e8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e90:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d107      	bne.n	8000eaa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	6892      	ldr	r2, [r2, #8]
 8000ea2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	e006      	b.n	8000eb8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	6892      	ldr	r2, [r2, #8]
 8000eb2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000eb6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d104      	bne.n	8000eca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ec8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ed8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000edc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	6812      	ldr	r2, [r2, #0]
 8000ee6:	68d2      	ldr	r2, [r2, #12]
 8000ee8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000eec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	6911      	ldr	r1, [r2, #16]
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	6952      	ldr	r2, [r2, #20]
 8000efa:	4311      	orrs	r1, r2
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	6992      	ldr	r2, [r2, #24]
 8000f00:	0212      	lsls	r2, r2, #8
 8000f02:	430a      	orrs	r2, r1
 8000f04:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	69d1      	ldr	r1, [r2, #28]
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	6a12      	ldr	r2, [r2, #32]
 8000f12:	430a      	orrs	r2, r1
 8000f14:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	6812      	ldr	r2, [r2, #0]
 8000f1e:	6812      	ldr	r2, [r2, #0]
 8000f20:	f042 0201 	orr.w	r2, r2, #1
 8000f24:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2220      	movs	r2, #32
 8000f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000f42:	2300      	movs	r3, #0
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b088      	sub	sp, #32
 8000f50:	af02      	add	r7, sp, #8
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	4608      	mov	r0, r1
 8000f56:	4611      	mov	r1, r2
 8000f58:	461a      	mov	r2, r3
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	817b      	strh	r3, [r7, #10]
 8000f5e:	460b      	mov	r3, r1
 8000f60:	813b      	strh	r3, [r7, #8]
 8000f62:	4613      	mov	r3, r2
 8000f64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	2b20      	cmp	r3, #32
 8000f70:	f040 80f9 	bne.w	8001166 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8000f74:	6a3b      	ldr	r3, [r7, #32]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d002      	beq.n	8000f80 <HAL_I2C_Mem_Write+0x34>
 8000f7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d105      	bne.n	8000f8c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f86:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e0ed      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d101      	bne.n	8000f9a <HAL_I2C_Mem_Write+0x4e>
 8000f96:	2302      	movs	r3, #2
 8000f98:	e0e6      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000fa2:	f7ff fb47 	bl	8000634 <HAL_GetTick>
 8000fa6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2319      	movs	r3, #25
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f000 fac3 	bl	8001540 <I2C_WaitOnFlagUntilTimeout>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e0d1      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2221      	movs	r2, #33	; 0x21
 8000fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2240      	movs	r2, #64	; 0x40
 8000fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	6a3a      	ldr	r2, [r7, #32]
 8000fde:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000fe4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000fec:	88f8      	ldrh	r0, [r7, #6]
 8000fee:	893a      	ldrh	r2, [r7, #8]
 8000ff0:	8979      	ldrh	r1, [r7, #10]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	9301      	str	r3, [sp, #4]
 8000ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	f000 f9d3 	bl	80013a8 <I2C_RequestMemoryWrite>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d005      	beq.n	8001014 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	e0a9      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001018:	b29b      	uxth	r3, r3
 800101a:	2bff      	cmp	r3, #255	; 0xff
 800101c:	d90e      	bls.n	800103c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	22ff      	movs	r2, #255	; 0xff
 8001022:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001028:	b2da      	uxtb	r2, r3
 800102a:	8979      	ldrh	r1, [r7, #10]
 800102c:	2300      	movs	r3, #0
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f000 fba5 	bl	8001784 <I2C_TransferConfig>
 800103a:	e00f      	b.n	800105c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001040:	b29a      	uxth	r2, r3
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800104a:	b2da      	uxtb	r2, r3
 800104c:	8979      	ldrh	r1, [r7, #10]
 800104e:	2300      	movs	r3, #0
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f000 fb94 	bl	8001784 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800105c:	697a      	ldr	r2, [r7, #20]
 800105e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f000 faad 	bl	80015c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	e07b      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68fa      	ldr	r2, [r7, #12]
 8001076:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001078:	7812      	ldrb	r2, [r2, #0]
 800107a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001080:	1c5a      	adds	r2, r3, #1
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800108a:	b29b      	uxth	r3, r3
 800108c:	3b01      	subs	r3, #1
 800108e:	b29a      	uxth	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001098:	3b01      	subs	r3, #1
 800109a:	b29a      	uxth	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d034      	beq.n	8001114 <HAL_I2C_Mem_Write+0x1c8>
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d130      	bne.n	8001114 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010b8:	2200      	movs	r2, #0
 80010ba:	2180      	movs	r1, #128	; 0x80
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f000 fa3f 	bl	8001540 <I2C_WaitOnFlagUntilTimeout>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e04d      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	2bff      	cmp	r3, #255	; 0xff
 80010d4:	d90e      	bls.n	80010f4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	22ff      	movs	r2, #255	; 0xff
 80010da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	8979      	ldrh	r1, [r7, #10]
 80010e4:	2300      	movs	r3, #0
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010ec:	68f8      	ldr	r0, [r7, #12]
 80010ee:	f000 fb49 	bl	8001784 <I2C_TransferConfig>
 80010f2:	e00f      	b.n	8001114 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001102:	b2da      	uxtb	r2, r3
 8001104:	8979      	ldrh	r1, [r7, #10]
 8001106:	2300      	movs	r3, #0
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800110e:	68f8      	ldr	r0, [r7, #12]
 8001110:	f000 fb38 	bl	8001784 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001118:	b29b      	uxth	r3, r3
 800111a:	2b00      	cmp	r3, #0
 800111c:	d19e      	bne.n	800105c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800111e:	697a      	ldr	r2, [r7, #20]
 8001120:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f000 fa8c 	bl	8001640 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e01a      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2220      	movs	r2, #32
 8001138:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	6859      	ldr	r1, [r3, #4]
 8001144:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <HAL_I2C_Mem_Write+0x224>)
 8001146:	400b      	ands	r3, r1
 8001148:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2220      	movs	r2, #32
 800114e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001162:	2300      	movs	r3, #0
 8001164:	e000      	b.n	8001168 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001166:	2302      	movs	r3, #2
  }
}
 8001168:	4618      	mov	r0, r3
 800116a:	3718      	adds	r7, #24
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	fe00e800 	.word	0xfe00e800

08001174 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af02      	add	r7, sp, #8
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	4608      	mov	r0, r1
 800117e:	4611      	mov	r1, r2
 8001180:	461a      	mov	r2, r3
 8001182:	4603      	mov	r3, r0
 8001184:	817b      	strh	r3, [r7, #10]
 8001186:	460b      	mov	r3, r1
 8001188:	813b      	strh	r3, [r7, #8]
 800118a:	4613      	mov	r3, r2
 800118c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2b20      	cmp	r3, #32
 8001198:	f040 80fd 	bne.w	8001396 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d002      	beq.n	80011a8 <HAL_I2C_Mem_Read+0x34>
 80011a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d105      	bne.n	80011b4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e0f1      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d101      	bne.n	80011c2 <HAL_I2C_Mem_Read+0x4e>
 80011be:	2302      	movs	r3, #2
 80011c0:	e0ea      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2201      	movs	r2, #1
 80011c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80011ca:	f7ff fa33 	bl	8000634 <HAL_GetTick>
 80011ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2319      	movs	r3, #25
 80011d6:	2201      	movs	r2, #1
 80011d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011dc:	68f8      	ldr	r0, [r7, #12]
 80011de:	f000 f9af 	bl	8001540 <I2C_WaitOnFlagUntilTimeout>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e0d5      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2222      	movs	r2, #34	; 0x22
 80011f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	2240      	movs	r2, #64	; 0x40
 80011f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2200      	movs	r2, #0
 8001200:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6a3a      	ldr	r2, [r7, #32]
 8001206:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800120c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2200      	movs	r2, #0
 8001212:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001214:	88f8      	ldrh	r0, [r7, #6]
 8001216:	893a      	ldrh	r2, [r7, #8]
 8001218:	8979      	ldrh	r1, [r7, #10]
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	9301      	str	r3, [sp, #4]
 800121e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	4603      	mov	r3, r0
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	f000 f913 	bl	8001450 <I2C_RequestMemoryRead>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d005      	beq.n	800123c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e0ad      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001240:	b29b      	uxth	r3, r3
 8001242:	2bff      	cmp	r3, #255	; 0xff
 8001244:	d90e      	bls.n	8001264 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	22ff      	movs	r2, #255	; 0xff
 800124a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001250:	b2da      	uxtb	r2, r3
 8001252:	8979      	ldrh	r1, [r7, #10]
 8001254:	4b52      	ldr	r3, [pc, #328]	; (80013a0 <HAL_I2C_Mem_Read+0x22c>)
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800125c:	68f8      	ldr	r0, [r7, #12]
 800125e:	f000 fa91 	bl	8001784 <I2C_TransferConfig>
 8001262:	e00f      	b.n	8001284 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001268:	b29a      	uxth	r2, r3
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001272:	b2da      	uxtb	r2, r3
 8001274:	8979      	ldrh	r1, [r7, #10]
 8001276:	4b4a      	ldr	r3, [pc, #296]	; (80013a0 <HAL_I2C_Mem_Read+0x22c>)
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f000 fa80 	bl	8001784 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800128a:	2200      	movs	r2, #0
 800128c:	2104      	movs	r1, #4
 800128e:	68f8      	ldr	r0, [r7, #12]
 8001290:	f000 f956 	bl	8001540 <I2C_WaitOnFlagUntilTimeout>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e07c      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	6812      	ldr	r2, [r2, #0]
 80012a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b0:	1c5a      	adds	r2, r3, #1
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012ba:	3b01      	subs	r3, #1
 80012bc:	b29a      	uxth	r2, r3
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	3b01      	subs	r3, #1
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d034      	beq.n	8001344 <HAL_I2C_Mem_Read+0x1d0>
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d130      	bne.n	8001344 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e8:	2200      	movs	r2, #0
 80012ea:	2180      	movs	r1, #128	; 0x80
 80012ec:	68f8      	ldr	r0, [r7, #12]
 80012ee:	f000 f927 	bl	8001540 <I2C_WaitOnFlagUntilTimeout>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e04d      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001300:	b29b      	uxth	r3, r3
 8001302:	2bff      	cmp	r3, #255	; 0xff
 8001304:	d90e      	bls.n	8001324 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	22ff      	movs	r2, #255	; 0xff
 800130a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001310:	b2da      	uxtb	r2, r3
 8001312:	8979      	ldrh	r1, [r7, #10]
 8001314:	2300      	movs	r3, #0
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f000 fa31 	bl	8001784 <I2C_TransferConfig>
 8001322:	e00f      	b.n	8001344 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001328:	b29a      	uxth	r2, r3
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001332:	b2da      	uxtb	r2, r3
 8001334:	8979      	ldrh	r1, [r7, #10]
 8001336:	2300      	movs	r3, #0
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 fa20 	bl	8001784 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001348:	b29b      	uxth	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d19a      	bne.n	8001284 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001352:	68f8      	ldr	r0, [r7, #12]
 8001354:	f000 f974 	bl	8001640 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e01a      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2220      	movs	r2, #32
 8001368:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6859      	ldr	r1, [r3, #4]
 8001374:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <HAL_I2C_Mem_Read+0x230>)
 8001376:	400b      	ands	r3, r1
 8001378:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2220      	movs	r2, #32
 800137e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2200      	movs	r2, #0
 8001386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2200      	movs	r2, #0
 800138e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001392:	2300      	movs	r3, #0
 8001394:	e000      	b.n	8001398 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001396:	2302      	movs	r3, #2
  }
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	80002400 	.word	0x80002400
 80013a4:	fe00e800 	.word	0xfe00e800

080013a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af02      	add	r7, sp, #8
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	4608      	mov	r0, r1
 80013b2:	4611      	mov	r1, r2
 80013b4:	461a      	mov	r2, r3
 80013b6:	4603      	mov	r3, r0
 80013b8:	817b      	strh	r3, [r7, #10]
 80013ba:	460b      	mov	r3, r1
 80013bc:	813b      	strh	r3, [r7, #8]
 80013be:	4613      	mov	r3, r2
 80013c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013c2:	88fb      	ldrh	r3, [r7, #6]
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	8979      	ldrh	r1, [r7, #10]
 80013c8:	4b20      	ldr	r3, [pc, #128]	; (800144c <I2C_RequestMemoryWrite+0xa4>)
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013d0:	68f8      	ldr	r0, [r7, #12]
 80013d2:	f000 f9d7 	bl	8001784 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013d6:	69fa      	ldr	r2, [r7, #28]
 80013d8:	69b9      	ldr	r1, [r7, #24]
 80013da:	68f8      	ldr	r0, [r7, #12]
 80013dc:	f000 f8f0 	bl	80015c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e02c      	b.n	8001444 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d105      	bne.n	80013fc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	893a      	ldrh	r2, [r7, #8]
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	629a      	str	r2, [r3, #40]	; 0x28
 80013fa:	e015      	b.n	8001428 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	893a      	ldrh	r2, [r7, #8]
 8001402:	0a12      	lsrs	r2, r2, #8
 8001404:	b292      	uxth	r2, r2
 8001406:	b2d2      	uxtb	r2, r2
 8001408:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800140a:	69fa      	ldr	r2, [r7, #28]
 800140c:	69b9      	ldr	r1, [r7, #24]
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f000 f8d6 	bl	80015c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e012      	b.n	8001444 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	893a      	ldrh	r2, [r7, #8]
 8001424:	b2d2      	uxtb	r2, r2
 8001426:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	2200      	movs	r2, #0
 8001430:	2180      	movs	r1, #128	; 0x80
 8001432:	68f8      	ldr	r0, [r7, #12]
 8001434:	f000 f884 	bl	8001540 <I2C_WaitOnFlagUntilTimeout>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e000      	b.n	8001444 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	80002000 	.word	0x80002000

08001450 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af02      	add	r7, sp, #8
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	4608      	mov	r0, r1
 800145a:	4611      	mov	r1, r2
 800145c:	461a      	mov	r2, r3
 800145e:	4603      	mov	r3, r0
 8001460:	817b      	strh	r3, [r7, #10]
 8001462:	460b      	mov	r3, r1
 8001464:	813b      	strh	r3, [r7, #8]
 8001466:	4613      	mov	r3, r2
 8001468:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	b2da      	uxtb	r2, r3
 800146e:	8979      	ldrh	r1, [r7, #10]
 8001470:	4b20      	ldr	r3, [pc, #128]	; (80014f4 <I2C_RequestMemoryRead+0xa4>)
 8001472:	9300      	str	r3, [sp, #0]
 8001474:	2300      	movs	r3, #0
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f000 f984 	bl	8001784 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800147c:	69fa      	ldr	r2, [r7, #28]
 800147e:	69b9      	ldr	r1, [r7, #24]
 8001480:	68f8      	ldr	r0, [r7, #12]
 8001482:	f000 f89d 	bl	80015c0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e02c      	b.n	80014ea <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001490:	88fb      	ldrh	r3, [r7, #6]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d105      	bne.n	80014a2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	893a      	ldrh	r2, [r7, #8]
 800149c:	b2d2      	uxtb	r2, r2
 800149e:	629a      	str	r2, [r3, #40]	; 0x28
 80014a0:	e015      	b.n	80014ce <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	893a      	ldrh	r2, [r7, #8]
 80014a8:	0a12      	lsrs	r2, r2, #8
 80014aa:	b292      	uxth	r2, r2
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014b0:	69fa      	ldr	r2, [r7, #28]
 80014b2:	69b9      	ldr	r1, [r7, #24]
 80014b4:	68f8      	ldr	r0, [r7, #12]
 80014b6:	f000 f883 	bl	80015c0 <I2C_WaitOnTXISFlagUntilTimeout>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e012      	b.n	80014ea <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	893a      	ldrh	r2, [r7, #8]
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	2200      	movs	r2, #0
 80014d6:	2140      	movs	r1, #64	; 0x40
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	f000 f831 	bl	8001540 <I2C_WaitOnFlagUntilTimeout>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e000      	b.n	80014ea <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	80002000 	.word	0x80002000

080014f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	2b02      	cmp	r3, #2
 800150c:	d103      	bne.n	8001516 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2200      	movs	r2, #0
 8001514:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	2b01      	cmp	r3, #1
 8001522:	d007      	beq.n	8001534 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	6992      	ldr	r2, [r2, #24]
 800152e:	f042 0201 	orr.w	r2, r2, #1
 8001532:	619a      	str	r2, [r3, #24]
  }
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	4613      	mov	r3, r2
 800154e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001550:	e022      	b.n	8001598 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001558:	d01e      	beq.n	8001598 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800155a:	f7ff f86b 	bl	8000634 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	1ad2      	subs	r2, r2, r3
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d802      	bhi.n	8001570 <I2C_WaitOnFlagUntilTimeout+0x30>
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d113      	bne.n	8001598 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001574:	f043 0220 	orr.w	r2, r3, #32
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2220      	movs	r2, #32
 8001580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e00f      	b.n	80015b8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	699a      	ldr	r2, [r3, #24]
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	401a      	ands	r2, r3
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	bf0c      	ite	eq
 80015a8:	2301      	moveq	r3, #1
 80015aa:	2300      	movne	r3, #0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	461a      	mov	r2, r3
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d0cd      	beq.n	8001552 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015cc:	e02c      	b.n	8001628 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	68b9      	ldr	r1, [r7, #8]
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f000 f870 	bl	80016b8 <I2C_IsAcknowledgeFailed>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e02a      	b.n	8001638 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015e8:	d01e      	beq.n	8001628 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015ea:	f7ff f823 	bl	8000634 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	1ad2      	subs	r2, r2, r3
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d802      	bhi.n	8001600 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d113      	bne.n	8001628 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001604:	f043 0220 	orr.w	r2, r3, #32
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2220      	movs	r2, #32
 8001610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e007      	b.n	8001638 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b02      	cmp	r3, #2
 8001634:	d1cb      	bne.n	80015ce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800164c:	e028      	b.n	80016a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	68b9      	ldr	r1, [r7, #8]
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f000 f830 	bl	80016b8 <I2C_IsAcknowledgeFailed>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e026      	b.n	80016b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001662:	f7fe ffe7 	bl	8000634 <HAL_GetTick>
 8001666:	4602      	mov	r2, r0
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	1ad2      	subs	r2, r2, r3
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	429a      	cmp	r2, r3
 8001670:	d802      	bhi.n	8001678 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d113      	bne.n	80016a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167c:	f043 0220 	orr.w	r2, r3, #32
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2220      	movs	r2, #32
 8001688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2200      	movs	r2, #0
 8001690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e007      	b.n	80016b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	f003 0320 	and.w	r3, r3, #32
 80016aa:	2b20      	cmp	r3, #32
 80016ac:	d1cf      	bne.n	800164e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	f003 0310 	and.w	r3, r3, #16
 80016ce:	2b10      	cmp	r3, #16
 80016d0:	d151      	bne.n	8001776 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016d2:	e022      	b.n	800171a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016da:	d01e      	beq.n	800171a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016dc:	f7fe ffaa 	bl	8000634 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	1ad2      	subs	r2, r2, r3
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d802      	bhi.n	80016f2 <I2C_IsAcknowledgeFailed+0x3a>
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d113      	bne.n	800171a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f6:	f043 0220 	orr.w	r2, r3, #32
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2220      	movs	r2, #32
 8001702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	2200      	movs	r2, #0
 8001712:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e02e      	b.n	8001778 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f003 0320 	and.w	r3, r3, #32
 8001724:	2b20      	cmp	r3, #32
 8001726:	d1d5      	bne.n	80016d4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2210      	movs	r2, #16
 800172e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2220      	movs	r2, #32
 8001736:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f7ff fedd 	bl	80014f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	6859      	ldr	r1, [r3, #4]
 8001748:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <I2C_IsAcknowledgeFailed+0xc8>)
 800174a:	400b      	ands	r3, r1
 800174c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001752:	f043 0204 	orr.w	r2, r3, #4
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2220      	movs	r2, #32
 800175e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2200      	movs	r2, #0
 800176e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e000      	b.n	8001778 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	fe00e800 	.word	0xfe00e800

08001784 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	607b      	str	r3, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	817b      	strh	r3, [r7, #10]
 8001792:	4613      	mov	r3, r2
 8001794:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6859      	ldr	r1, [r3, #4]
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	0d5b      	lsrs	r3, r3, #21
 80017a4:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80017a8:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <I2C_TransferConfig+0x54>)
 80017aa:	4303      	orrs	r3, r0
 80017ac:	43db      	mvns	r3, r3
 80017ae:	4019      	ands	r1, r3
 80017b0:	897b      	ldrh	r3, [r7, #10]
 80017b2:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80017b6:	7a7b      	ldrb	r3, [r7, #9]
 80017b8:	041b      	lsls	r3, r3, #16
 80017ba:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80017be:	4318      	orrs	r0, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4318      	orrs	r0, r3
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	4303      	orrs	r3, r0
 80017c8:	430b      	orrs	r3, r1
 80017ca:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80017cc:	bf00      	nop
 80017ce:	3714      	adds	r7, #20
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	03ff63ff 	.word	0x03ff63ff

080017dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b20      	cmp	r3, #32
 80017f0:	d138      	bne.n	8001864 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d101      	bne.n	8001800 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80017fc:	2302      	movs	r3, #2
 80017fe:	e032      	b.n	8001866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2224      	movs	r2, #36	; 0x24
 800180c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	f022 0201 	bic.w	r2, r2, #1
 800181e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6812      	ldr	r2, [r2, #0]
 8001828:	6812      	ldr	r2, [r2, #0]
 800182a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800182e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	6812      	ldr	r2, [r2, #0]
 8001838:	6811      	ldr	r1, [r2, #0]
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	430a      	orrs	r2, r1
 800183e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2220      	movs	r2, #32
 8001854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001860:	2300      	movs	r3, #0
 8001862:	e000      	b.n	8001866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001864:	2302      	movs	r3, #2
  }
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001872:	b480      	push	{r7}
 8001874:	b085      	sub	sp, #20
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b20      	cmp	r3, #32
 8001886:	d139      	bne.n	80018fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800188e:	2b01      	cmp	r3, #1
 8001890:	d101      	bne.n	8001896 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001892:	2302      	movs	r3, #2
 8001894:	e033      	b.n	80018fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2224      	movs	r2, #36	; 0x24
 80018a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	6812      	ldr	r2, [r2, #0]
 80018ae:	6812      	ldr	r2, [r2, #0]
 80018b0:	f022 0201 	bic.w	r2, r2, #1
 80018b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80018c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	021b      	lsls	r3, r3, #8
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	6812      	ldr	r2, [r2, #0]
 80018e2:	f042 0201 	orr.w	r2, r2, #1
 80018e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2220      	movs	r2, #32
 80018ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	e000      	b.n	80018fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80018fc:	2302      	movs	r3, #2
  }
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
	...

0800190c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <HAL_PWREx_GetVoltageRange+0x18>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001918:	4618      	mov	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40007000 	.word	0x40007000

08001928 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001936:	d130      	bne.n	800199a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001938:	4b23      	ldr	r3, [pc, #140]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001940:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001944:	d038      	beq.n	80019b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001946:	4a20      	ldr	r2, [pc, #128]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001948:	4b1f      	ldr	r3, [pc, #124]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001950:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001954:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001956:	4b1d      	ldr	r3, [pc, #116]	; (80019cc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2232      	movs	r2, #50	; 0x32
 800195c:	fb02 f303 	mul.w	r3, r2, r3
 8001960:	4a1b      	ldr	r2, [pc, #108]	; (80019d0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001962:	fba2 2303 	umull	r2, r3, r2, r3
 8001966:	0c9b      	lsrs	r3, r3, #18
 8001968:	3301      	adds	r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800196c:	e002      	b.n	8001974 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	3b01      	subs	r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001974:	4b14      	ldr	r3, [pc, #80]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001976:	695b      	ldr	r3, [r3, #20]
 8001978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800197c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001980:	d102      	bne.n	8001988 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f2      	bne.n	800196e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001988:	4b0f      	ldr	r3, [pc, #60]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800198a:	695b      	ldr	r3, [r3, #20]
 800198c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001994:	d110      	bne.n	80019b8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e00f      	b.n	80019ba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019a6:	d007      	beq.n	80019b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019a8:	4a07      	ldr	r2, [pc, #28]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019aa:	4b07      	ldr	r3, [pc, #28]	; (80019c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019b6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40007000 	.word	0x40007000
 80019cc:	2000007c 	.word	0x2000007c
 80019d0:	431bde83 	.word	0x431bde83

080019d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b088      	sub	sp, #32
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_oscsource;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e353      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e6:	4ba3      	ldr	r3, [pc, #652]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 030c 	and.w	r3, r3, #12
 80019ee:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019f0:	4ba0      	ldr	r3, [pc, #640]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	f003 0303 	and.w	r3, r3, #3
 80019f8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 80df 	beq.w	8001bc6 <HAL_RCC_OscConfig+0x1f2>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d007      	beq.n	8001a1e <HAL_RCC_OscConfig+0x4a>
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	2b0c      	cmp	r3, #12
 8001a12:	f040 8086 	bne.w	8001b22 <HAL_RCC_OscConfig+0x14e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	f040 8082 	bne.w	8001b22 <HAL_RCC_OscConfig+0x14e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a1e:	4b95      	ldr	r3, [pc, #596]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d005      	beq.n	8001a36 <HAL_RCC_OscConfig+0x62>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e32b      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6a1a      	ldr	r2, [r3, #32]
 8001a3a:	4b8e      	ldr	r3, [pc, #568]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d004      	beq.n	8001a50 <HAL_RCC_OscConfig+0x7c>
 8001a46:	4b8b      	ldr	r3, [pc, #556]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a4e:	e005      	b.n	8001a5c <HAL_RCC_OscConfig+0x88>
 8001a50:	4b88      	ldr	r3, [pc, #544]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a56:	091b      	lsrs	r3, r3, #4
 8001a58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d923      	bls.n	8001aa8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f000 fccb 	bl	8002400 <RCC_SetFlashLatencyFromMSIRange>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e30c      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a74:	4a7f      	ldr	r2, [pc, #508]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a76:	4b7f      	ldr	r3, [pc, #508]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f043 0308 	orr.w	r3, r3, #8
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	497c      	ldr	r1, [pc, #496]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a82:	4b7c      	ldr	r3, [pc, #496]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a1b      	ldr	r3, [r3, #32]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a92:	4978      	ldr	r1, [pc, #480]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a94:	4b77      	ldr	r3, [pc, #476]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69db      	ldr	r3, [r3, #28]
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	604b      	str	r3, [r1, #4]
 8001aa6:	e022      	b.n	8001aee <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001aa8:	4a72      	ldr	r2, [pc, #456]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001aaa:	4b72      	ldr	r3, [pc, #456]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f043 0308 	orr.w	r3, r3, #8
 8001ab2:	6013      	str	r3, [r2, #0]
 8001ab4:	496f      	ldr	r1, [pc, #444]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001ab6:	4b6f      	ldr	r3, [pc, #444]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ac6:	496b      	ldr	r1, [pc, #428]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001ac8:	4b6a      	ldr	r3, [pc, #424]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a1b      	ldr	r3, [r3, #32]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 fc8e 	bl	8002400 <RCC_SetFlashLatencyFromMSIRange>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e2cf      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001aee:	f000 fbb3 	bl	8002258 <HAL_RCC_GetSysClockFreq>
 8001af2:	4601      	mov	r1, r0
 8001af4:	4b5f      	ldr	r3, [pc, #380]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	091b      	lsrs	r3, r3, #4
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	4a5e      	ldr	r2, [pc, #376]	; (8001c78 <HAL_RCC_OscConfig+0x2a4>)
 8001b00:	5cd3      	ldrb	r3, [r2, r3]
 8001b02:	f003 031f 	and.w	r3, r3, #31
 8001b06:	fa21 f303 	lsr.w	r3, r1, r3
 8001b0a:	4a5c      	ldr	r2, [pc, #368]	; (8001c7c <HAL_RCC_OscConfig+0x2a8>)
 8001b0c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001b0e:	2000      	movs	r0, #0
 8001b10:	f7fe fd5e 	bl	80005d0 <HAL_InitTick>
 8001b14:	4603      	mov	r3, r0
 8001b16:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b18:	7bfb      	ldrb	r3, [r7, #15]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d052      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x1f0>
        {
          return status;
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	e2b5      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d032      	beq.n	8001b90 <HAL_RCC_OscConfig+0x1bc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b2a:	4a52      	ldr	r2, [pc, #328]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b2c:	4b51      	ldr	r3, [pc, #324]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b36:	f7fe fd7d 	bl	8000634 <HAL_GetTick>
 8001b3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b3e:	f7fe fd79 	bl	8000634 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e29e      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b50:	4b48      	ldr	r3, [pc, #288]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d0f0      	beq.n	8001b3e <HAL_RCC_OscConfig+0x16a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b5c:	4a45      	ldr	r2, [pc, #276]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b5e:	4b45      	ldr	r3, [pc, #276]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f043 0308 	orr.w	r3, r3, #8
 8001b66:	6013      	str	r3, [r2, #0]
 8001b68:	4942      	ldr	r1, [pc, #264]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b6a:	4b42      	ldr	r3, [pc, #264]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a1b      	ldr	r3, [r3, #32]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b7a:	493e      	ldr	r1, [pc, #248]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b7c:	4b3d      	ldr	r3, [pc, #244]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	021b      	lsls	r3, r3, #8
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	604b      	str	r3, [r1, #4]
 8001b8e:	e01a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x1f2>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001b90:	4a38      	ldr	r2, [pc, #224]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b92:	4b38      	ldr	r3, [pc, #224]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f023 0301 	bic.w	r3, r3, #1
 8001b9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b9c:	f7fe fd4a 	bl	8000634 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x1e2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ba4:	f7fe fd46 	bl	8000634 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x1e2>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e26b      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bb6:	4b2f      	ldr	r3, [pc, #188]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x1d0>
 8001bc2:	e000      	b.n	8001bc6 <HAL_RCC_OscConfig+0x1f2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d072      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	2b08      	cmp	r3, #8
 8001bd6:	d005      	beq.n	8001be4 <HAL_RCC_OscConfig+0x210>
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	2b0c      	cmp	r3, #12
 8001bdc:	d10e      	bne.n	8001bfc <HAL_RCC_OscConfig+0x228>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	2b03      	cmp	r3, #3
 8001be2:	d10b      	bne.n	8001bfc <HAL_RCC_OscConfig+0x228>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be4:	4b23      	ldr	r3, [pc, #140]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d062      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x2e2>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d15e      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x2e2>
      {
        return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e248      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c04:	d106      	bne.n	8001c14 <HAL_RCC_OscConfig+0x240>
 8001c06:	4a1b      	ldr	r2, [pc, #108]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c08:	4b1a      	ldr	r3, [pc, #104]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	e01d      	b.n	8001c50 <HAL_RCC_OscConfig+0x27c>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c1c:	d10c      	bne.n	8001c38 <HAL_RCC_OscConfig+0x264>
 8001c1e:	4a15      	ldr	r2, [pc, #84]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c20:	4b14      	ldr	r3, [pc, #80]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c28:	6013      	str	r3, [r2, #0]
 8001c2a:	4a12      	ldr	r2, [pc, #72]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c2c:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	e00b      	b.n	8001c50 <HAL_RCC_OscConfig+0x27c>
 8001c38:	4a0e      	ldr	r2, [pc, #56]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	4a0b      	ldr	r2, [pc, #44]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c46:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <HAL_RCC_OscConfig+0x2a0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d01a      	beq.n	8001c8e <HAL_RCC_OscConfig+0x2ba>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c58:	f7fe fcec 	bl	8000634 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c5e:	e00f      	b.n	8001c80 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c60:	f7fe fce8 	bl	8000634 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b64      	cmp	r3, #100	; 0x64
 8001c6c:	d908      	bls.n	8001c80 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e20d      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
 8001c72:	bf00      	nop
 8001c74:	40021000 	.word	0x40021000
 8001c78:	08005758 	.word	0x08005758
 8001c7c:	2000007c 	.word	0x2000007c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c80:	4bae      	ldr	r3, [pc, #696]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0e9      	beq.n	8001c60 <HAL_RCC_OscConfig+0x28c>
 8001c8c:	e014      	b.n	8001cb8 <HAL_RCC_OscConfig+0x2e4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8e:	f7fe fcd1 	bl	8000634 <HAL_GetTick>
 8001c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x2d4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c96:	f7fe fccd 	bl	8000634 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b64      	cmp	r3, #100	; 0x64
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x2d4>
          {
            return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e1f2      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ca8:	4ba4      	ldr	r3, [pc, #656]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1f0      	bne.n	8001c96 <HAL_RCC_OscConfig+0x2c2>
 8001cb4:	e000      	b.n	8001cb8 <HAL_RCC_OscConfig+0x2e4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d060      	beq.n	8001d86 <HAL_RCC_OscConfig+0x3b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d005      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x302>
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	2b0c      	cmp	r3, #12
 8001cce:	d119      	bne.n	8001d04 <HAL_RCC_OscConfig+0x330>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d116      	bne.n	8001d04 <HAL_RCC_OscConfig+0x330>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cd6:	4b99      	ldr	r3, [pc, #612]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d005      	beq.n	8001cee <HAL_RCC_OscConfig+0x31a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_RCC_OscConfig+0x31a>
      {
        return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e1cf      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cee:	4993      	ldr	r1, [pc, #588]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001cf0:	4b92      	ldr	r3, [pc, #584]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	061b      	lsls	r3, r3, #24
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d02:	e040      	b.n	8001d86 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d023      	beq.n	8001d54 <HAL_RCC_OscConfig+0x380>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d0c:	4a8b      	ldr	r2, [pc, #556]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d0e:	4b8b      	ldr	r3, [pc, #556]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d18:	f7fe fc8c 	bl	8000634 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d20:	f7fe fc88 	bl	8000634 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e1ad      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d32:	4b82      	ldr	r3, [pc, #520]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0x34c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d3e:	497f      	ldr	r1, [pc, #508]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d40:	4b7e      	ldr	r3, [pc, #504]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	061b      	lsls	r3, r3, #24
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	604b      	str	r3, [r1, #4]
 8001d52:	e018      	b.n	8001d86 <HAL_RCC_OscConfig+0x3b2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d54:	4a79      	ldr	r2, [pc, #484]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d56:	4b79      	ldr	r3, [pc, #484]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d60:	f7fe fc68 	bl	8000634 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d68:	f7fe fc64 	bl	8000634 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e189      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d7a:	4b70      	ldr	r3, [pc, #448]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1f0      	bne.n	8001d68 <HAL_RCC_OscConfig+0x394>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0308 	and.w	r3, r3, #8
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d03c      	beq.n	8001e0c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d01c      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x400>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d9a:	4a68      	ldr	r2, [pc, #416]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d9c:	4b67      	ldr	r3, [pc, #412]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001da2:	f043 0301 	orr.w	r3, r3, #1
 8001da6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001daa:	f7fe fc43 	bl	8000634 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001db2:	f7fe fc3f 	bl	8000634 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e164      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dc4:	4b5d      	ldr	r3, [pc, #372]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0ef      	beq.n	8001db2 <HAL_RCC_OscConfig+0x3de>
 8001dd2:	e01b      	b.n	8001e0c <HAL_RCC_OscConfig+0x438>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd4:	4a59      	ldr	r2, [pc, #356]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001dd6:	4b59      	ldr	r3, [pc, #356]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001dd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ddc:	f023 0301 	bic.w	r3, r3, #1
 8001de0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de4:	f7fe fc26 	bl	8000634 <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dec:	f7fe fc22 	bl	8000634 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e147      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dfe:	4b4f      	ldr	r3, [pc, #316]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1ef      	bne.n	8001dec <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 80a5 	beq.w	8001f64 <HAL_RCC_OscConfig+0x590>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e1e:	4b47      	ldr	r3, [pc, #284]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10d      	bne.n	8001e46 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e2a:	4a44      	ldr	r2, [pc, #272]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001e2c:	4b43      	ldr	r3, [pc, #268]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e34:	6593      	str	r3, [r2, #88]	; 0x58
 8001e36:	4b41      	ldr	r3, [pc, #260]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e42:	2301      	movs	r3, #1
 8001e44:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e46:	4b3e      	ldr	r3, [pc, #248]	; (8001f40 <HAL_RCC_OscConfig+0x56c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d118      	bne.n	8001e84 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e52:	4a3b      	ldr	r2, [pc, #236]	; (8001f40 <HAL_RCC_OscConfig+0x56c>)
 8001e54:	4b3a      	ldr	r3, [pc, #232]	; (8001f40 <HAL_RCC_OscConfig+0x56c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e5e:	f7fe fbe9 	bl	8000634 <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e66:	f7fe fbe5 	bl	8000634 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e10a      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e78:	4b31      	ldr	r3, [pc, #196]	; (8001f40 <HAL_RCC_OscConfig+0x56c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f0      	beq.n	8001e66 <HAL_RCC_OscConfig+0x492>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d108      	bne.n	8001e9e <HAL_RCC_OscConfig+0x4ca>
 8001e8c:	4a2b      	ldr	r2, [pc, #172]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001e8e:	4b2b      	ldr	r3, [pc, #172]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e9c:	e024      	b.n	8001ee8 <HAL_RCC_OscConfig+0x514>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	2b05      	cmp	r3, #5
 8001ea4:	d110      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x4f4>
 8001ea6:	4a25      	ldr	r2, [pc, #148]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001ea8:	4b24      	ldr	r3, [pc, #144]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eae:	f043 0304 	orr.w	r3, r3, #4
 8001eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001eb6:	4a21      	ldr	r2, [pc, #132]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001eb8:	4b20      	ldr	r3, [pc, #128]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ec6:	e00f      	b.n	8001ee8 <HAL_RCC_OscConfig+0x514>
 8001ec8:	4a1c      	ldr	r2, [pc, #112]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001eca:	4b1c      	ldr	r3, [pc, #112]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ed0:	f023 0301 	bic.w	r3, r3, #1
 8001ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ed8:	4a18      	ldr	r2, [pc, #96]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001eda:	4b18      	ldr	r3, [pc, #96]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ee0:	f023 0304 	bic.w	r3, r3, #4
 8001ee4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d016      	beq.n	8001f1e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ef0:	f7fe fba0 	bl	8000634 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ef6:	e00a      	b.n	8001f0e <HAL_RCC_OscConfig+0x53a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef8:	f7fe fb9c 	bl	8000634 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x53a>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e0bf      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f0e:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <HAL_RCC_OscConfig+0x568>)
 8001f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0ed      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x524>
 8001f1c:	e019      	b.n	8001f52 <HAL_RCC_OscConfig+0x57e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1e:	f7fe fb89 	bl	8000634 <HAL_GetTick>
 8001f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f24:	e00e      	b.n	8001f44 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f26:	f7fe fb85 	bl	8000634 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d905      	bls.n	8001f44 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e0a8      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f44:	4b54      	ldr	r3, [pc, #336]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1e9      	bne.n	8001f26 <HAL_RCC_OscConfig+0x552>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f52:	7ffb      	ldrb	r3, [r7, #31]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d105      	bne.n	8001f64 <HAL_RCC_OscConfig+0x590>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f58:	4a4f      	ldr	r2, [pc, #316]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001f5a:	4b4f      	ldr	r3, [pc, #316]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f62:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 808f 	beq.w	800208c <HAL_RCC_OscConfig+0x6b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	2b0c      	cmp	r3, #12
 8001f72:	f000 8089 	beq.w	8002088 <HAL_RCC_OscConfig+0x6b4>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d156      	bne.n	800202c <HAL_RCC_OscConfig+0x658>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f7e:	4a46      	ldr	r2, [pc, #280]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001f80:	4b45      	ldr	r3, [pc, #276]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8a:	f7fe fb53 	bl	8000634 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f92:	f7fe fb4f 	bl	8000634 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e074      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa4:	4b3c      	ldr	r3, [pc, #240]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1f0      	bne.n	8001f92 <HAL_RCC_OscConfig+0x5be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fb0:	4939      	ldr	r1, [pc, #228]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	011a      	lsls	r2, r3, #4
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fbe:	021b      	lsls	r3, r3, #8
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc6:	091b      	lsrs	r3, r3, #4
 8001fc8:	045b      	lsls	r3, r3, #17
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fd6:	085b      	lsrs	r3, r3, #1
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	055b      	lsls	r3, r3, #21
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	085b      	lsrs	r3, r3, #1
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	065b      	lsls	r3, r3, #25
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fec:	4a2a      	ldr	r2, [pc, #168]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001fee:	4b2a      	ldr	r3, [pc, #168]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ff8:	4a27      	ldr	r2, [pc, #156]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001ffa:	4b27      	ldr	r3, [pc, #156]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002002:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002004:	f7fe fb16 	bl	8000634 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x64a>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800200c:	f7fe fb12 	bl	8000634 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x64a>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e037      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800201e:	4b1e      	ldr	r3, [pc, #120]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x638>
 800202a:	e02f      	b.n	800208c <HAL_RCC_OscConfig+0x6b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800202c:	4a1a      	ldr	r2, [pc, #104]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 800202e:	4b1a      	ldr	r3, [pc, #104]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002036:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002038:	4b17      	ldr	r3, [pc, #92]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d105      	bne.n	8002050 <HAL_RCC_OscConfig+0x67c>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002044:	4a14      	ldr	r2, [pc, #80]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8002046:	4b14      	ldr	r3, [pc, #80]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	f023 0303 	bic.w	r3, r3, #3
 800204e:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002050:	4a11      	ldr	r2, [pc, #68]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8002052:	4b11      	ldr	r3, [pc, #68]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800205a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205e:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002060:	f7fe fae8 	bl	8000634 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x6a6>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002068:	f7fe fae4 	bl	8000634 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e009      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800207a:	4b07      	ldr	r3, [pc, #28]	; (8002098 <HAL_RCC_OscConfig+0x6c4>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f0      	bne.n	8002068 <HAL_RCC_OscConfig+0x694>
 8002086:	e001      	b.n	800208c <HAL_RCC_OscConfig+0x6b8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <HAL_RCC_OscConfig+0x6ba>
    }
  }
  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40021000 	.word	0x40021000

0800209c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d101      	bne.n	80020b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e0c6      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020b0:	4b65      	ldr	r3, [pc, #404]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0207 	and.w	r2, r3, #7
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d210      	bcs.n	80020e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020be:	4962      	ldr	r1, [pc, #392]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80020c0:	4b61      	ldr	r3, [pc, #388]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f023 0207 	bic.w	r2, r3, #7
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ce:	4b5e      	ldr	r3, [pc, #376]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0207 	and.w	r2, r3, #7
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d001      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0ae      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d04c      	beq.n	8002186 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	d107      	bne.n	8002104 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020f4:	4b55      	ldr	r3, [pc, #340]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d121      	bne.n	8002144 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e09c      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	2b02      	cmp	r3, #2
 800210a:	d107      	bne.n	800211c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800210c:	4b4f      	ldr	r3, [pc, #316]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d115      	bne.n	8002144 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e090      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d107      	bne.n	8002134 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002124:	4b49      	ldr	r3, [pc, #292]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d109      	bne.n	8002144 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e084      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002134:	4b45      	ldr	r3, [pc, #276]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800213c:	2b00      	cmp	r3, #0
 800213e:	d101      	bne.n	8002144 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e07c      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002144:	4941      	ldr	r1, [pc, #260]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002146:	4b41      	ldr	r3, [pc, #260]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f023 0203 	bic.w	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	4313      	orrs	r3, r2
 8002154:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002156:	f7fe fa6d 	bl	8000634 <HAL_GetTick>
 800215a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215c:	e00a      	b.n	8002174 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800215e:	f7fe fa69 	bl	8000634 <HAL_GetTick>
 8002162:	4602      	mov	r2, r0
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	f241 3288 	movw	r2, #5000	; 0x1388
 800216c:	4293      	cmp	r3, r2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e064      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002174:	4b35      	ldr	r3, [pc, #212]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 020c 	and.w	r2, r3, #12
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	429a      	cmp	r2, r3
 8002184:	d1eb      	bne.n	800215e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d008      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002192:	492e      	ldr	r1, [pc, #184]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002194:	4b2d      	ldr	r3, [pc, #180]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021a4:	4b28      	ldr	r3, [pc, #160]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0207 	and.w	r2, r3, #7
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d910      	bls.n	80021d4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b2:	4925      	ldr	r1, [pc, #148]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80021b4:	4b24      	ldr	r3, [pc, #144]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f023 0207 	bic.w	r2, r3, #7
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	4313      	orrs	r3, r2
 80021c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c2:	4b21      	ldr	r3, [pc, #132]	; (8002248 <HAL_RCC_ClockConfig+0x1ac>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0207 	and.w	r2, r3, #7
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d001      	beq.n	80021d4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e034      	b.n	800223e <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021e0:	491a      	ldr	r1, [pc, #104]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 80021e2:	4b1a      	ldr	r3, [pc, #104]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d009      	beq.n	8002212 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021fe:	4913      	ldr	r1, [pc, #76]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002200:	4b12      	ldr	r3, [pc, #72]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	691b      	ldr	r3, [r3, #16]
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	4313      	orrs	r3, r2
 8002210:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002212:	f000 f821 	bl	8002258 <HAL_RCC_GetSysClockFreq>
 8002216:	4601      	mov	r1, r0
 8002218:	4b0c      	ldr	r3, [pc, #48]	; (800224c <HAL_RCC_ClockConfig+0x1b0>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	091b      	lsrs	r3, r3, #4
 800221e:	f003 030f 	and.w	r3, r3, #15
 8002222:	4a0b      	ldr	r2, [pc, #44]	; (8002250 <HAL_RCC_ClockConfig+0x1b4>)
 8002224:	5cd3      	ldrb	r3, [r2, r3]
 8002226:	f003 031f 	and.w	r3, r3, #31
 800222a:	fa21 f303 	lsr.w	r3, r1, r3
 800222e:	4a09      	ldr	r2, [pc, #36]	; (8002254 <HAL_RCC_ClockConfig+0x1b8>)
 8002230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8002232:	2000      	movs	r0, #0
 8002234:	f7fe f9cc 	bl	80005d0 <HAL_InitTick>
 8002238:	4603      	mov	r3, r0
 800223a:	72fb      	strb	r3, [r7, #11]

  return status;
 800223c:	7afb      	ldrb	r3, [r7, #11]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40022000 	.word	0x40022000
 800224c:	40021000 	.word	0x40021000
 8002250:	08005758 	.word	0x08005758
 8002254:	2000007c 	.word	0x2000007c

08002258 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002258:	b480      	push	{r7}
 800225a:	b089      	sub	sp, #36	; 0x24
 800225c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800225e:	2300      	movs	r3, #0
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	2300      	movs	r3, #0
 8002264:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002266:	4b46      	ldr	r3, [pc, #280]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f003 030c 	and.w	r3, r3, #12
 800226e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002270:	4b43      	ldr	r3, [pc, #268]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d005      	beq.n	800228c <HAL_RCC_GetSysClockFreq+0x34>
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	2b0c      	cmp	r3, #12
 8002284:	d121      	bne.n	80022ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d11e      	bne.n	80022ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800228c:	4b3c      	ldr	r3, [pc, #240]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b00      	cmp	r3, #0
 8002296:	d107      	bne.n	80022a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002298:	4b39      	ldr	r3, [pc, #228]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 800229a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800229e:	0a1b      	lsrs	r3, r3, #8
 80022a0:	f003 030f 	and.w	r3, r3, #15
 80022a4:	61fb      	str	r3, [r7, #28]
 80022a6:	e005      	b.n	80022b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022a8:	4b35      	ldr	r3, [pc, #212]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	091b      	lsrs	r3, r3, #4
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022b4:	4a33      	ldr	r2, [pc, #204]	; (8002384 <HAL_RCC_GetSysClockFreq+0x12c>)
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10d      	bne.n	80022e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022c8:	e00a      	b.n	80022e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d102      	bne.n	80022d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022d0:	4b2d      	ldr	r3, [pc, #180]	; (8002388 <HAL_RCC_GetSysClockFreq+0x130>)
 80022d2:	61bb      	str	r3, [r7, #24]
 80022d4:	e004      	b.n	80022e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d101      	bne.n	80022e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022dc:	4b2b      	ldr	r3, [pc, #172]	; (800238c <HAL_RCC_GetSysClockFreq+0x134>)
 80022de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	2b0c      	cmp	r3, #12
 80022e4:	d145      	bne.n	8002372 <HAL_RCC_GetSysClockFreq+0x11a>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022e6:	4b26      	ldr	r3, [pc, #152]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022f0:	4b23      	ldr	r3, [pc, #140]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	091b      	lsrs	r3, r3, #4
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	3301      	adds	r3, #1
 80022fc:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	2b02      	cmp	r3, #2
 8002302:	d002      	beq.n	800230a <HAL_RCC_GetSysClockFreq+0xb2>
 8002304:	2b03      	cmp	r3, #3
 8002306:	d00d      	beq.n	8002324 <HAL_RCC_GetSysClockFreq+0xcc>
 8002308:	e019      	b.n	800233e <HAL_RCC_GetSysClockFreq+0xe6>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800230a:	4a1f      	ldr	r2, [pc, #124]	; (8002388 <HAL_RCC_GetSysClockFreq+0x130>)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002312:	4a1b      	ldr	r2, [pc, #108]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 8002314:	68d2      	ldr	r2, [r2, #12]
 8002316:	0a12      	lsrs	r2, r2, #8
 8002318:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800231c:	fb02 f303 	mul.w	r3, r2, r3
 8002320:	617b      	str	r3, [r7, #20]
      break;
 8002322:	e019      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002324:	4a19      	ldr	r2, [pc, #100]	; (800238c <HAL_RCC_GetSysClockFreq+0x134>)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	fbb2 f3f3 	udiv	r3, r2, r3
 800232c:	4a14      	ldr	r2, [pc, #80]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 800232e:	68d2      	ldr	r2, [r2, #12]
 8002330:	0a12      	lsrs	r2, r2, #8
 8002332:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	617b      	str	r3, [r7, #20]
      break;
 800233c:	e00c      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800233e:	69fa      	ldr	r2, [r7, #28]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	fbb2 f3f3 	udiv	r3, r2, r3
 8002346:	4a0e      	ldr	r2, [pc, #56]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 8002348:	68d2      	ldr	r2, [r2, #12]
 800234a:	0a12      	lsrs	r2, r2, #8
 800234c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002350:	fb02 f303 	mul.w	r3, r2, r3
 8002354:	617b      	str	r3, [r7, #20]
      break;
 8002356:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002358:	4b09      	ldr	r3, [pc, #36]	; (8002380 <HAL_RCC_GetSysClockFreq+0x128>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	0e5b      	lsrs	r3, r3, #25
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	3301      	adds	r3, #1
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco/pllr;
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002370:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002372:	69bb      	ldr	r3, [r7, #24]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3724      	adds	r7, #36	; 0x24
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	40021000 	.word	0x40021000
 8002384:	08005770 	.word	0x08005770
 8002388:	00f42400 	.word	0x00f42400
 800238c:	007a1200 	.word	0x007a1200

08002390 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002394:	4b03      	ldr	r3, [pc, #12]	; (80023a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	2000007c 	.word	0x2000007c

080023a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80023ac:	f7ff fff0 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023b0:	4601      	mov	r1, r0
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	0a1b      	lsrs	r3, r3, #8
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	4a04      	ldr	r2, [pc, #16]	; (80023d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	f003 031f 	and.w	r3, r3, #31
 80023c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40021000 	.word	0x40021000
 80023d0:	08005768 	.word	0x08005768

080023d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80023d8:	f7ff ffda 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023dc:	4601      	mov	r1, r0
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	0adb      	lsrs	r3, r3, #11
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	4a04      	ldr	r2, [pc, #16]	; (80023fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80023ea:	5cd3      	ldrb	r3, [r2, r3]
 80023ec:	f003 031f 	and.w	r3, r3, #31
 80023f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40021000 	.word	0x40021000
 80023fc:	08005768 	.word	0x08005768

08002400 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002408:	2300      	movs	r3, #0
 800240a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800240c:	4b2a      	ldr	r3, [pc, #168]	; (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800240e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002410:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d003      	beq.n	8002420 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002418:	f7ff fa78 	bl	800190c <HAL_PWREx_GetVoltageRange>
 800241c:	6178      	str	r0, [r7, #20]
 800241e:	e014      	b.n	800244a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002420:	4a25      	ldr	r2, [pc, #148]	; (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002422:	4b25      	ldr	r3, [pc, #148]	; (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002426:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800242a:	6593      	str	r3, [r2, #88]	; 0x58
 800242c:	4b22      	ldr	r3, [pc, #136]	; (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800242e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002438:	f7ff fa68 	bl	800190c <HAL_PWREx_GetVoltageRange>
 800243c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800243e:	4a1e      	ldr	r2, [pc, #120]	; (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002440:	4b1d      	ldr	r3, [pc, #116]	; (80024b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002448:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002450:	d10b      	bne.n	800246a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b80      	cmp	r3, #128	; 0x80
 8002456:	d919      	bls.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2ba0      	cmp	r3, #160	; 0xa0
 800245c:	d902      	bls.n	8002464 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800245e:	2302      	movs	r3, #2
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	e013      	b.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002464:	2301      	movs	r3, #1
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	e010      	b.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b80      	cmp	r3, #128	; 0x80
 800246e:	d902      	bls.n	8002476 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002470:	2303      	movs	r3, #3
 8002472:	613b      	str	r3, [r7, #16]
 8002474:	e00a      	b.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2b80      	cmp	r3, #128	; 0x80
 800247a:	d102      	bne.n	8002482 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800247c:	2302      	movs	r3, #2
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	e004      	b.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2b70      	cmp	r3, #112	; 0x70
 8002486:	d101      	bne.n	800248c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002488:	2301      	movs	r3, #1
 800248a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800248c:	490b      	ldr	r1, [pc, #44]	; (80024bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800248e:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f023 0207 	bic.w	r2, r3, #7
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4313      	orrs	r3, r2
 800249a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800249c:	4b07      	ldr	r3, [pc, #28]	; (80024bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0207 	and.w	r2, r3, #7
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d001      	beq.n	80024ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e000      	b.n	80024b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40021000 	.word	0x40021000
 80024bc:	40022000 	.word	0x40022000

080024c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80024c8:	2300      	movs	r3, #0
 80024ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024cc:	2300      	movs	r3, #0
 80024ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d03f      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024e4:	d01c      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80024e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024ea:	d802      	bhi.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00e      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80024f0:	e01f      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80024f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024f6:	d003      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80024f8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024fc:	d01c      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80024fe:	e018      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002500:	4a85      	ldr	r2, [pc, #532]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002502:	4b85      	ldr	r3, [pc, #532]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800250a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800250c:	e015      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f000 fab9 	bl	8002a8c <RCCEx_PLLSAI1_Config>
 800251a:	4603      	mov	r3, r0
 800251c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800251e:	e00c      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3320      	adds	r3, #32
 8002524:	2100      	movs	r1, #0
 8002526:	4618      	mov	r0, r3
 8002528:	f000 fba0 	bl	8002c6c <RCCEx_PLLSAI2_Config>
 800252c:	4603      	mov	r3, r0
 800252e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002530:	e003      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	74fb      	strb	r3, [r7, #19]
      break;
 8002536:	e000      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002538:	bf00      	nop
    }

    if(ret == HAL_OK)
 800253a:	7cfb      	ldrb	r3, [r7, #19]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002540:	4975      	ldr	r1, [pc, #468]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002542:	4b75      	ldr	r3, [pc, #468]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002548:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002556:	e001      	b.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002558:	7cfb      	ldrb	r3, [r7, #19]
 800255a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d03f      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800256c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002570:	d01c      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002572:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002576:	d802      	bhi.n	800257e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00e      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800257c:	e01f      	b.n	80025be <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800257e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002582:	d003      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002584:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002588:	d01c      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800258a:	e018      	b.n	80025be <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800258c:	4a62      	ldr	r2, [pc, #392]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800258e:	4b62      	ldr	r3, [pc, #392]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002596:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002598:	e015      	b.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3304      	adds	r3, #4
 800259e:	2100      	movs	r1, #0
 80025a0:	4618      	mov	r0, r3
 80025a2:	f000 fa73 	bl	8002a8c <RCCEx_PLLSAI1_Config>
 80025a6:	4603      	mov	r3, r0
 80025a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80025aa:	e00c      	b.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3320      	adds	r3, #32
 80025b0:	2100      	movs	r1, #0
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 fb5a 	bl	8002c6c <RCCEx_PLLSAI2_Config>
 80025b8:	4603      	mov	r3, r0
 80025ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80025bc:	e003      	b.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	74fb      	strb	r3, [r7, #19]
      break;
 80025c2:	e000      	b.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80025c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025c6:	7cfb      	ldrb	r3, [r7, #19]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10b      	bne.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80025cc:	4952      	ldr	r1, [pc, #328]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025ce:	4b52      	ldr	r3, [pc, #328]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025dc:	4313      	orrs	r3, r2
 80025de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80025e2:	e001      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025e4:	7cfb      	ldrb	r3, [r7, #19]
 80025e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 80a0 	beq.w	8002736 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025f6:	2300      	movs	r3, #0
 80025f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025fa:	4b47      	ldr	r3, [pc, #284]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002606:	2301      	movs	r3, #1
 8002608:	e000      	b.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800260a:	2300      	movs	r3, #0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00d      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002610:	4a41      	ldr	r2, [pc, #260]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002612:	4b41      	ldr	r3, [pc, #260]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261a:	6593      	str	r3, [r2, #88]	; 0x58
 800261c:	4b3e      	ldr	r3, [pc, #248]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800261e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002624:	60bb      	str	r3, [r7, #8]
 8002626:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002628:	2301      	movs	r3, #1
 800262a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800262c:	4a3b      	ldr	r2, [pc, #236]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800262e:	4b3b      	ldr	r3, [pc, #236]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002636:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002638:	f7fd fffc 	bl	8000634 <HAL_GetTick>
 800263c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800263e:	e009      	b.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002640:	f7fd fff8 	bl	8000634 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d902      	bls.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	74fb      	strb	r3, [r7, #19]
        break;
 8002652:	e005      	b.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002654:	4b31      	ldr	r3, [pc, #196]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0ef      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002660:	7cfb      	ldrb	r3, [r7, #19]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d15c      	bne.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002666:	4b2c      	ldr	r3, [pc, #176]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800266c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002670:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d01f      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	429a      	cmp	r2, r3
 8002682:	d019      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002684:	4b24      	ldr	r3, [pc, #144]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800268e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002690:	4a21      	ldr	r2, [pc, #132]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002692:	4b21      	ldr	r3, [pc, #132]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800269c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026a0:	4a1d      	ldr	r2, [pc, #116]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026a2:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026b0:	4a19      	ldr	r2, [pc, #100]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d016      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c2:	f7fd ffb7 	bl	8000634 <HAL_GetTick>
 80026c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026c8:	e00b      	b.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ca:	f7fd ffb3 	bl	8000634 <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d8:	4293      	cmp	r3, r2
 80026da:	d902      	bls.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	74fb      	strb	r3, [r7, #19]
            break;
 80026e0:	e006      	b.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e2:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0ec      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80026f0:	7cfb      	ldrb	r3, [r7, #19]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10c      	bne.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026f6:	4908      	ldr	r1, [pc, #32]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026f8:	4b07      	ldr	r3, [pc, #28]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002708:	4313      	orrs	r3, r2
 800270a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800270e:	e009      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002710:	7cfb      	ldrb	r3, [r7, #19]
 8002712:	74bb      	strb	r3, [r7, #18]
 8002714:	e006      	b.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002716:	bf00      	nop
 8002718:	40021000 	.word	0x40021000
 800271c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002720:	7cfb      	ldrb	r3, [r7, #19]
 8002722:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002724:	7c7b      	ldrb	r3, [r7, #17]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d105      	bne.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800272a:	4a9e      	ldr	r2, [pc, #632]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800272c:	4b9d      	ldr	r3, [pc, #628]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800272e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002730:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002734:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002742:	4998      	ldr	r1, [pc, #608]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002744:	4b97      	ldr	r3, [pc, #604]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274a:	f023 0203 	bic.w	r2, r3, #3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002752:	4313      	orrs	r3, r2
 8002754:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00a      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002764:	498f      	ldr	r1, [pc, #572]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002766:	4b8f      	ldr	r3, [pc, #572]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276c:	f023 020c 	bic.w	r2, r3, #12
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002774:	4313      	orrs	r3, r2
 8002776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00a      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002786:	4987      	ldr	r1, [pc, #540]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002788:	4b86      	ldr	r3, [pc, #536]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800278a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800278e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	4313      	orrs	r3, r2
 8002798:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0308 	and.w	r3, r3, #8
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00a      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027a8:	497e      	ldr	r1, [pc, #504]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027aa:	4b7e      	ldr	r3, [pc, #504]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b8:	4313      	orrs	r3, r2
 80027ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0310 	and.w	r3, r3, #16
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d00a      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027ca:	4976      	ldr	r1, [pc, #472]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027cc:	4b75      	ldr	r3, [pc, #468]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027da:	4313      	orrs	r3, r2
 80027dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00a      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027ec:	496d      	ldr	r1, [pc, #436]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ee:	4b6d      	ldr	r3, [pc, #436]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00a      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800280e:	4965      	ldr	r1, [pc, #404]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002810:	4b64      	ldr	r3, [pc, #400]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002816:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800281e:	4313      	orrs	r3, r2
 8002820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00a      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002830:	495c      	ldr	r1, [pc, #368]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002832:	4b5c      	ldr	r3, [pc, #368]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002838:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002840:	4313      	orrs	r3, r2
 8002842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00a      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002852:	4954      	ldr	r1, [pc, #336]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002854:	4b53      	ldr	r3, [pc, #332]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00a      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002874:	494b      	ldr	r1, [pc, #300]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002876:	4b4b      	ldr	r3, [pc, #300]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002896:	4943      	ldr	r1, [pc, #268]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002898:	4b42      	ldr	r3, [pc, #264]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d028      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028b8:	493a      	ldr	r1, [pc, #232]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028ba:	4b3a      	ldr	r3, [pc, #232]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028c8:	4313      	orrs	r3, r2
 80028ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028d6:	d106      	bne.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028d8:	4a32      	ldr	r2, [pc, #200]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028da:	4b32      	ldr	r3, [pc, #200]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028e2:	60d3      	str	r3, [r2, #12]
 80028e4:	e011      	b.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028ee:	d10c      	bne.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	3304      	adds	r3, #4
 80028f4:	2101      	movs	r1, #1
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 f8c8 	bl	8002a8c <RCCEx_PLLSAI1_Config>
 80028fc:	4603      	mov	r3, r0
 80028fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002900:	7cfb      	ldrb	r3, [r7, #19]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002906:	7cfb      	ldrb	r3, [r7, #19]
 8002908:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d028      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002916:	4923      	ldr	r1, [pc, #140]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002918:	4b22      	ldr	r3, [pc, #136]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800291a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800291e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002926:	4313      	orrs	r3, r2
 8002928:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002930:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002934:	d106      	bne.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002936:	4a1b      	ldr	r2, [pc, #108]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002938:	4b1a      	ldr	r3, [pc, #104]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002940:	60d3      	str	r3, [r2, #12]
 8002942:	e011      	b.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002948:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800294c:	d10c      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3304      	adds	r3, #4
 8002952:	2101      	movs	r1, #1
 8002954:	4618      	mov	r0, r3
 8002956:	f000 f899 	bl	8002a8c <RCCEx_PLLSAI1_Config>
 800295a:	4603      	mov	r3, r0
 800295c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800295e:	7cfb      	ldrb	r3, [r7, #19]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002964:	7cfb      	ldrb	r3, [r7, #19]
 8002966:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d02b      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002974:	490b      	ldr	r1, [pc, #44]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002976:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800297c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002984:	4313      	orrs	r3, r2
 8002986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800298e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002992:	d109      	bne.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002994:	4a03      	ldr	r2, [pc, #12]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002996:	4b03      	ldr	r3, [pc, #12]	; (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800299e:	60d3      	str	r3, [r2, #12]
 80029a0:	e014      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80029a2:	bf00      	nop
 80029a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029b0:	d10c      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	3304      	adds	r3, #4
 80029b6:	2101      	movs	r1, #1
 80029b8:	4618      	mov	r0, r3
 80029ba:	f000 f867 	bl	8002a8c <RCCEx_PLLSAI1_Config>
 80029be:	4603      	mov	r3, r0
 80029c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029c2:	7cfb      	ldrb	r3, [r7, #19]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80029c8:	7cfb      	ldrb	r3, [r7, #19]
 80029ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d02f      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029d8:	492b      	ldr	r1, [pc, #172]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029da:	4b2b      	ldr	r3, [pc, #172]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029e0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029e8:	4313      	orrs	r3, r2
 80029ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029f6:	d10d      	bne.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3304      	adds	r3, #4
 80029fc:	2102      	movs	r1, #2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f000 f844 	bl	8002a8c <RCCEx_PLLSAI1_Config>
 8002a04:	4603      	mov	r3, r0
 8002a06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a08:	7cfb      	ldrb	r3, [r7, #19]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d014      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002a0e:	7cfb      	ldrb	r3, [r7, #19]
 8002a10:	74bb      	strb	r3, [r7, #18]
 8002a12:	e011      	b.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a1c:	d10c      	bne.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	3320      	adds	r3, #32
 8002a22:	2102      	movs	r1, #2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f000 f921 	bl	8002c6c <RCCEx_PLLSAI2_Config>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a2e:	7cfb      	ldrb	r3, [r7, #19]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002a34:	7cfb      	ldrb	r3, [r7, #19]
 8002a36:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00a      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002a44:	4910      	ldr	r1, [pc, #64]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a46:	4b10      	ldr	r3, [pc, #64]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a4c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00b      	beq.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a66:	4908      	ldr	r1, [pc, #32]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a68:	4b07      	ldr	r3, [pc, #28]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a6e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002a7e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40021000 	.word	0x40021000

08002a8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a96:	2300      	movs	r3, #0
 8002a98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a9a:	4b73      	ldr	r3, [pc, #460]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	f003 0303 	and.w	r3, r3, #3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d018      	beq.n	8002ad8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002aa6:	4b70      	ldr	r3, [pc, #448]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	f003 0203 	and.w	r2, r3, #3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d10d      	bne.n	8002ad2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
       ||
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d009      	beq.n	8002ad2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002abe:	4b6a      	ldr	r3, [pc, #424]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	091b      	lsrs	r3, r3, #4
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	1c5a      	adds	r2, r3, #1
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
       ||
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d044      	beq.n	8002b5c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	73fb      	strb	r3, [r7, #15]
 8002ad6:	e041      	b.n	8002b5c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d00c      	beq.n	8002afa <RCCEx_PLLSAI1_Config+0x6e>
 8002ae0:	2b03      	cmp	r3, #3
 8002ae2:	d013      	beq.n	8002b0c <RCCEx_PLLSAI1_Config+0x80>
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d120      	bne.n	8002b2a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ae8:	4b5f      	ldr	r3, [pc, #380]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d11d      	bne.n	8002b30 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002af8:	e01a      	b.n	8002b30 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002afa:	4b5b      	ldr	r3, [pc, #364]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d116      	bne.n	8002b34 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b0a:	e013      	b.n	8002b34 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b0c:	4b56      	ldr	r3, [pc, #344]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10f      	bne.n	8002b38 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b18:	4b53      	ldr	r3, [pc, #332]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d109      	bne.n	8002b38 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b28:	e006      	b.n	8002b38 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b2e:	e004      	b.n	8002b3a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b30:	bf00      	nop
 8002b32:	e002      	b.n	8002b3a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b34:	bf00      	nop
 8002b36:	e000      	b.n	8002b3a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b38:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10d      	bne.n	8002b5c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b40:	4849      	ldr	r0, [pc, #292]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b42:	4b49      	ldr	r3, [pc, #292]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6819      	ldr	r1, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	3b01      	subs	r3, #1
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	430b      	orrs	r3, r1
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b5c:	7bfb      	ldrb	r3, [r7, #15]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d17d      	bne.n	8002c5e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b62:	4a41      	ldr	r2, [pc, #260]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b64:	4b40      	ldr	r3, [pc, #256]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b6e:	f7fd fd61 	bl	8000634 <HAL_GetTick>
 8002b72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b74:	e009      	b.n	8002b8a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b76:	f7fd fd5d 	bl	8000634 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d902      	bls.n	8002b8a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	73fb      	strb	r3, [r7, #15]
        break;
 8002b88:	e005      	b.n	8002b96 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b8a:	4b37      	ldr	r3, [pc, #220]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1ef      	bne.n	8002b76 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002b96:	7bfb      	ldrb	r3, [r7, #15]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d160      	bne.n	8002c5e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d111      	bne.n	8002bc6 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ba2:	4831      	ldr	r0, [pc, #196]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ba4:	4b30      	ldr	r3, [pc, #192]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6892      	ldr	r2, [r2, #8]
 8002bb4:	0211      	lsls	r1, r2, #8
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68d2      	ldr	r2, [r2, #12]
 8002bba:	0912      	lsrs	r2, r2, #4
 8002bbc:	0452      	lsls	r2, r2, #17
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	6103      	str	r3, [r0, #16]
 8002bc4:	e027      	b.n	8002c16 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d112      	bne.n	8002bf2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bcc:	4826      	ldr	r0, [pc, #152]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bce:	4b26      	ldr	r3, [pc, #152]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002bd6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6892      	ldr	r2, [r2, #8]
 8002bde:	0211      	lsls	r1, r2, #8
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6912      	ldr	r2, [r2, #16]
 8002be4:	0852      	lsrs	r2, r2, #1
 8002be6:	3a01      	subs	r2, #1
 8002be8:	0552      	lsls	r2, r2, #21
 8002bea:	430a      	orrs	r2, r1
 8002bec:	4313      	orrs	r3, r2
 8002bee:	6103      	str	r3, [r0, #16]
 8002bf0:	e011      	b.n	8002c16 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bf2:	481d      	ldr	r0, [pc, #116]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bf4:	4b1c      	ldr	r3, [pc, #112]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002bfc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6892      	ldr	r2, [r2, #8]
 8002c04:	0211      	lsls	r1, r2, #8
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6952      	ldr	r2, [r2, #20]
 8002c0a:	0852      	lsrs	r2, r2, #1
 8002c0c:	3a01      	subs	r2, #1
 8002c0e:	0652      	lsls	r2, r2, #25
 8002c10:	430a      	orrs	r2, r1
 8002c12:	4313      	orrs	r3, r2
 8002c14:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c16:	4a14      	ldr	r2, [pc, #80]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c18:	4b13      	ldr	r3, [pc, #76]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c22:	f7fd fd07 	bl	8000634 <HAL_GetTick>
 8002c26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c28:	e009      	b.n	8002c3e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c2a:	f7fd fd03 	bl	8000634 <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d902      	bls.n	8002c3e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	73fb      	strb	r3, [r7, #15]
          break;
 8002c3c:	e005      	b.n	8002c4a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d0ef      	beq.n	8002c2a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d106      	bne.n	8002c5e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c50:	4905      	ldr	r1, [pc, #20]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c52:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c54:	691a      	ldr	r2, [r3, #16]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40021000 	.word	0x40021000

08002c6c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c76:	2300      	movs	r3, #0
 8002c78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c7a:	4b68      	ldr	r3, [pc, #416]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d018      	beq.n	8002cb8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c86:	4b65      	ldr	r3, [pc, #404]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f003 0203 	and.w	r2, r3, #3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d10d      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
       ||
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d009      	beq.n	8002cb2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c9e:	4b5f      	ldr	r3, [pc, #380]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	091b      	lsrs	r3, r3, #4
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
       ||
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d044      	beq.n	8002d3c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	73fb      	strb	r3, [r7, #15]
 8002cb6:	e041      	b.n	8002d3c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d00c      	beq.n	8002cda <RCCEx_PLLSAI2_Config+0x6e>
 8002cc0:	2b03      	cmp	r3, #3
 8002cc2:	d013      	beq.n	8002cec <RCCEx_PLLSAI2_Config+0x80>
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d120      	bne.n	8002d0a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cc8:	4b54      	ldr	r3, [pc, #336]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d11d      	bne.n	8002d10 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cd8:	e01a      	b.n	8002d10 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002cda:	4b50      	ldr	r3, [pc, #320]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d116      	bne.n	8002d14 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cea:	e013      	b.n	8002d14 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cec:	4b4b      	ldr	r3, [pc, #300]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10f      	bne.n	8002d18 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cf8:	4b48      	ldr	r3, [pc, #288]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d08:	e006      	b.n	8002d18 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	73fb      	strb	r3, [r7, #15]
      break;
 8002d0e:	e004      	b.n	8002d1a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d10:	bf00      	nop
 8002d12:	e002      	b.n	8002d1a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d14:	bf00      	nop
 8002d16:	e000      	b.n	8002d1a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d18:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d10d      	bne.n	8002d3c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d20:	483e      	ldr	r0, [pc, #248]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d22:	4b3e      	ldr	r3, [pc, #248]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6819      	ldr	r1, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	3b01      	subs	r3, #1
 8002d34:	011b      	lsls	r3, r3, #4
 8002d36:	430b      	orrs	r3, r1
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d3c:	7bfb      	ldrb	r3, [r7, #15]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d167      	bne.n	8002e12 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002d42:	4a36      	ldr	r2, [pc, #216]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d44:	4b35      	ldr	r3, [pc, #212]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d4e:	f7fd fc71 	bl	8000634 <HAL_GetTick>
 8002d52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d54:	e009      	b.n	8002d6a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d56:	f7fd fc6d 	bl	8000634 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d902      	bls.n	8002d6a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	73fb      	strb	r3, [r7, #15]
        break;
 8002d68:	e005      	b.n	8002d76 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d6a:	4b2c      	ldr	r3, [pc, #176]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1ef      	bne.n	8002d56 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d14a      	bne.n	8002e12 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d111      	bne.n	8002da6 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d82:	4826      	ldr	r0, [pc, #152]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d84:	4b25      	ldr	r3, [pc, #148]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6892      	ldr	r2, [r2, #8]
 8002d94:	0211      	lsls	r1, r2, #8
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	68d2      	ldr	r2, [r2, #12]
 8002d9a:	0912      	lsrs	r2, r2, #4
 8002d9c:	0452      	lsls	r2, r2, #17
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	4313      	orrs	r3, r2
 8002da2:	6143      	str	r3, [r0, #20]
 8002da4:	e011      	b.n	8002dca <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002da6:	481d      	ldr	r0, [pc, #116]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002da8:	4b1c      	ldr	r3, [pc, #112]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002db0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6892      	ldr	r2, [r2, #8]
 8002db8:	0211      	lsls	r1, r2, #8
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	6912      	ldr	r2, [r2, #16]
 8002dbe:	0852      	lsrs	r2, r2, #1
 8002dc0:	3a01      	subs	r2, #1
 8002dc2:	0652      	lsls	r2, r2, #25
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002dca:	4a14      	ldr	r2, [pc, #80]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dd4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd6:	f7fd fc2d 	bl	8000634 <HAL_GetTick>
 8002dda:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ddc:	e009      	b.n	8002df2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002dde:	f7fd fc29 	bl	8000634 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d902      	bls.n	8002df2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	73fb      	strb	r3, [r7, #15]
          break;
 8002df0:	e005      	b.n	8002dfe <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002df2:	4b0a      	ldr	r3, [pc, #40]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0ef      	beq.n	8002dde <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d106      	bne.n	8002e12 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002e04:	4905      	ldr	r1, [pc, #20]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e06:	4b05      	ldr	r3, [pc, #20]	; (8002e1c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e08:	695a      	ldr	r2, [r3, #20]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	40021000 	.word	0x40021000

08002e20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e043      	b.n	8002eba <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d106      	bne.n	8002e4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f001 fe7e 	bl	8004b48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2224      	movs	r2, #36	; 0x24
 8002e50:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6812      	ldr	r2, [r2, #0]
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	f022 0201 	bic.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f9b5 	bl	80031d4 <UART_SetConfig>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e022      	b.n	8002eba <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 fce7 	bl	8003850 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6812      	ldr	r2, [r2, #0]
 8002e8a:	6852      	ldr	r2, [r2, #4]
 8002e8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	6892      	ldr	r2, [r2, #8]
 8002e9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ea0:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6812      	ldr	r2, [r2, #0]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	f042 0201 	orr.w	r2, r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 fd6e 	bl	8003994 <UART_CheckIdleState>
 8002eb8:	4603      	mov	r3, r0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b082      	sub	sp, #8
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e02a      	b.n	8002f2a <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6812      	ldr	r2, [r2, #0]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f001 fe73 	bl	8004bf0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->gState = HAL_UART_STATE_RESET;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState = HAL_UART_STATE_RESET;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b088      	sub	sp, #32
 8002f36:	af02      	add	r7, sp, #8
 8002f38:	60f8      	str	r0, [r7, #12]
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	603b      	str	r3, [r7, #0]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	d177      	bne.n	8003042 <HAL_UART_Transmit+0x110>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d002      	beq.n	8002f5e <HAL_UART_Transmit+0x2c>
 8002f58:	88fb      	ldrh	r3, [r7, #6]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e070      	b.n	8003044 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_UART_Transmit+0x3e>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e069      	b.n	8003044 <HAL_UART_Transmit+0x112>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	675a      	str	r2, [r3, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2221      	movs	r2, #33	; 0x21
 8002f82:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002f86:	f7fd fb55 	bl	8000634 <HAL_GetTick>
 8002f8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	88fa      	ldrh	r2, [r7, #6]
 8002f90:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	88fa      	ldrh	r2, [r7, #6]
 8002f98:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    while (huart->TxXferCount > 0U)
 8002f9c:	e034      	b.n	8003008 <HAL_UART_Transmit+0xd6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2180      	movs	r1, #128	; 0x80
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 fd3c 	bl	8003a26 <UART_WaitOnFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_UART_Transmit+0x86>
      {
        return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e045      	b.n	8003044 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc0:	d111      	bne.n	8002fe6 <HAL_UART_Transmit+0xb4>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d10d      	bne.n	8002fe6 <HAL_UART_Transmit+0xb4>
      {
        tmp = (uint16_t *) pData;
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	8812      	ldrh	r2, [r2, #0]
 8002fd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fda:	b292      	uxth	r2, r2
 8002fdc:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	3302      	adds	r3, #2
 8002fe2:	60bb      	str	r3, [r7, #8]
 8002fe4:	e007      	b.n	8002ff6 <HAL_UART_Transmit+0xc4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	1c59      	adds	r1, r3, #1
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29a      	uxth	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800300e:	b29b      	uxth	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1c4      	bne.n	8002f9e <HAL_UART_Transmit+0x6c>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	2200      	movs	r2, #0
 800301c:	2140      	movs	r1, #64	; 0x40
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 fd01 	bl	8003a26 <UART_WaitOnFlagUntilTimeout>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e00a      	b.n	8003044 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	e000      	b.n	8003044 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8003042:	2302      	movs	r3, #2
  }
}
 8003044:	4618      	mov	r0, r3
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08a      	sub	sp, #40	; 0x28
 8003050:	af02      	add	r7, sp, #8
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	603b      	str	r3, [r7, #0]
 8003058:	4613      	mov	r3, r2
 800305a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b20      	cmp	r3, #32
 800306a:	f040 80ad 	bne.w	80031c8 <HAL_UART_Receive+0x17c>
  {
    if ((pData == NULL) || (Size == 0U))
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d002      	beq.n	800307a <HAL_UART_Receive+0x2e>
 8003074:	88fb      	ldrh	r3, [r7, #6]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e0a5      	b.n	80031ca <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_UART_Receive+0x40>
 8003088:	2302      	movs	r3, #2
 800308a:	e09e      	b.n	80031ca <HAL_UART_Receive+0x17e>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	675a      	str	r2, [r3, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2222      	movs	r2, #34	; 0x22
 800309e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80030a2:	f7fd fac7 	bl	8000634 <HAL_GetTick>
 80030a6:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize  = Size;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	88fa      	ldrh	r2, [r7, #6]
 80030ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	88fa      	ldrh	r2, [r7, #6]
 80030b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c0:	d10e      	bne.n	80030e0 <HAL_UART_Receive+0x94>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d105      	bne.n	80030d6 <HAL_UART_Receive+0x8a>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f240 12ff 	movw	r2, #511	; 0x1ff
 80030d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030d4:	e028      	b.n	8003128 <HAL_UART_Receive+0xdc>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	22ff      	movs	r2, #255	; 0xff
 80030da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030de:	e023      	b.n	8003128 <HAL_UART_Receive+0xdc>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10d      	bne.n	8003104 <HAL_UART_Receive+0xb8>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d104      	bne.n	80030fa <HAL_UART_Receive+0xae>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	22ff      	movs	r2, #255	; 0xff
 80030f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80030f8:	e016      	b.n	8003128 <HAL_UART_Receive+0xdc>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	227f      	movs	r2, #127	; 0x7f
 80030fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003102:	e011      	b.n	8003128 <HAL_UART_Receive+0xdc>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800310c:	d10c      	bne.n	8003128 <HAL_UART_Receive+0xdc>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d104      	bne.n	8003120 <HAL_UART_Receive+0xd4>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	227f      	movs	r2, #127	; 0x7f
 800311a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800311e:	e003      	b.n	8003128 <HAL_UART_Receive+0xdc>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	223f      	movs	r2, #63	; 0x3f
 8003124:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800312e:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003130:	e03a      	b.n	80031a8 <HAL_UART_Receive+0x15c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	9300      	str	r3, [sp, #0]
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	2200      	movs	r2, #0
 800313a:	2120      	movs	r1, #32
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 fc72 	bl	8003a26 <UART_WaitOnFlagUntilTimeout>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <HAL_UART_Receive+0x100>
      {
        return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e03e      	b.n	80031ca <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003154:	d112      	bne.n	800317c <HAL_UART_Receive+0x130>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10e      	bne.n	800317c <HAL_UART_Receive+0x130>
      {
        tmp = (uint16_t *) pData ;
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003168:	b29a      	uxth	r2, r3
 800316a:	8b7b      	ldrh	r3, [r7, #26]
 800316c:	4013      	ands	r3, r2
 800316e:	b29a      	uxth	r2, r3
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	801a      	strh	r2, [r3, #0]
        pData += 2U;
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	3302      	adds	r3, #2
 8003178:	60bb      	str	r3, [r7, #8]
 800317a:	e00c      	b.n	8003196 <HAL_UART_Receive+0x14a>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	1c5a      	adds	r2, r3, #1
 8003180:	60ba      	str	r2, [r7, #8]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	6812      	ldr	r2, [r2, #0]
 8003186:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8003188:	b292      	uxth	r2, r2
 800318a:	b2d1      	uxtb	r1, r2
 800318c:	8b7a      	ldrh	r2, [r7, #26]
 800318e:	b2d2      	uxtb	r2, r2
 8003190:	400a      	ands	r2, r1
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	701a      	strb	r2, [r3, #0]
      }
      huart->RxXferCount--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800319c:	b29b      	uxth	r3, r3
 800319e:	3b01      	subs	r3, #1
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1be      	bne.n	8003132 <HAL_UART_Receive+0xe6>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80031c4:	2300      	movs	r3, #0
 80031c6:	e000      	b.n	80031ca <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 80031c8:	2302      	movs	r3, #2
  }
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3720      	adds	r7, #32
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
	...

080031d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80031d8:	b088      	sub	sp, #32
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80031e2:	2310      	movs	r3, #16
 80031e4:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	431a      	orrs	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	4313      	orrs	r3, r2
 800320c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6819      	ldr	r1, [r3, #0]
 8003218:	4baa      	ldr	r3, [pc, #680]	; (80034c4 <UART_SetConfig+0x2f0>)
 800321a:	400b      	ands	r3, r1
 800321c:	69f9      	ldr	r1, [r7, #28]
 800321e:	430b      	orrs	r3, r1
 8003220:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6812      	ldr	r2, [r2, #0]
 800322a:	6852      	ldr	r2, [r2, #4]
 800322c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	68d2      	ldr	r2, [r2, #12]
 8003234:	430a      	orrs	r2, r1
 8003236:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4aa1      	ldr	r2, [pc, #644]	; (80034c8 <UART_SetConfig+0x2f4>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d004      	beq.n	8003252 <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	69fa      	ldr	r2, [r7, #28]
 800324e:	4313      	orrs	r3, r2
 8003250:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6812      	ldr	r2, [r2, #0]
 800325a:	6892      	ldr	r2, [r2, #8]
 800325c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003260:	69fa      	ldr	r2, [r7, #28]
 8003262:	430a      	orrs	r2, r1
 8003264:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a98      	ldr	r2, [pc, #608]	; (80034cc <UART_SetConfig+0x2f8>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d121      	bne.n	80032b4 <UART_SetConfig+0xe0>
 8003270:	4b97      	ldr	r3, [pc, #604]	; (80034d0 <UART_SetConfig+0x2fc>)
 8003272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	2b03      	cmp	r3, #3
 800327c:	d816      	bhi.n	80032ac <UART_SetConfig+0xd8>
 800327e:	a201      	add	r2, pc, #4	; (adr r2, 8003284 <UART_SetConfig+0xb0>)
 8003280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003284:	08003295 	.word	0x08003295
 8003288:	080032a1 	.word	0x080032a1
 800328c:	0800329b 	.word	0x0800329b
 8003290:	080032a7 	.word	0x080032a7
 8003294:	2301      	movs	r3, #1
 8003296:	76fb      	strb	r3, [r7, #27]
 8003298:	e0e4      	b.n	8003464 <UART_SetConfig+0x290>
 800329a:	2302      	movs	r3, #2
 800329c:	76fb      	strb	r3, [r7, #27]
 800329e:	e0e1      	b.n	8003464 <UART_SetConfig+0x290>
 80032a0:	2304      	movs	r3, #4
 80032a2:	76fb      	strb	r3, [r7, #27]
 80032a4:	e0de      	b.n	8003464 <UART_SetConfig+0x290>
 80032a6:	2308      	movs	r3, #8
 80032a8:	76fb      	strb	r3, [r7, #27]
 80032aa:	e0db      	b.n	8003464 <UART_SetConfig+0x290>
 80032ac:	2310      	movs	r3, #16
 80032ae:	76fb      	strb	r3, [r7, #27]
 80032b0:	bf00      	nop
 80032b2:	e0d7      	b.n	8003464 <UART_SetConfig+0x290>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a86      	ldr	r2, [pc, #536]	; (80034d4 <UART_SetConfig+0x300>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d134      	bne.n	8003328 <UART_SetConfig+0x154>
 80032be:	4b84      	ldr	r3, [pc, #528]	; (80034d0 <UART_SetConfig+0x2fc>)
 80032c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c4:	f003 030c 	and.w	r3, r3, #12
 80032c8:	2b0c      	cmp	r3, #12
 80032ca:	d829      	bhi.n	8003320 <UART_SetConfig+0x14c>
 80032cc:	a201      	add	r2, pc, #4	; (adr r2, 80032d4 <UART_SetConfig+0x100>)
 80032ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d2:	bf00      	nop
 80032d4:	08003309 	.word	0x08003309
 80032d8:	08003321 	.word	0x08003321
 80032dc:	08003321 	.word	0x08003321
 80032e0:	08003321 	.word	0x08003321
 80032e4:	08003315 	.word	0x08003315
 80032e8:	08003321 	.word	0x08003321
 80032ec:	08003321 	.word	0x08003321
 80032f0:	08003321 	.word	0x08003321
 80032f4:	0800330f 	.word	0x0800330f
 80032f8:	08003321 	.word	0x08003321
 80032fc:	08003321 	.word	0x08003321
 8003300:	08003321 	.word	0x08003321
 8003304:	0800331b 	.word	0x0800331b
 8003308:	2300      	movs	r3, #0
 800330a:	76fb      	strb	r3, [r7, #27]
 800330c:	e0aa      	b.n	8003464 <UART_SetConfig+0x290>
 800330e:	2302      	movs	r3, #2
 8003310:	76fb      	strb	r3, [r7, #27]
 8003312:	e0a7      	b.n	8003464 <UART_SetConfig+0x290>
 8003314:	2304      	movs	r3, #4
 8003316:	76fb      	strb	r3, [r7, #27]
 8003318:	e0a4      	b.n	8003464 <UART_SetConfig+0x290>
 800331a:	2308      	movs	r3, #8
 800331c:	76fb      	strb	r3, [r7, #27]
 800331e:	e0a1      	b.n	8003464 <UART_SetConfig+0x290>
 8003320:	2310      	movs	r3, #16
 8003322:	76fb      	strb	r3, [r7, #27]
 8003324:	bf00      	nop
 8003326:	e09d      	b.n	8003464 <UART_SetConfig+0x290>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a6a      	ldr	r2, [pc, #424]	; (80034d8 <UART_SetConfig+0x304>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d120      	bne.n	8003374 <UART_SetConfig+0x1a0>
 8003332:	4b67      	ldr	r3, [pc, #412]	; (80034d0 <UART_SetConfig+0x2fc>)
 8003334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003338:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800333c:	2b10      	cmp	r3, #16
 800333e:	d00f      	beq.n	8003360 <UART_SetConfig+0x18c>
 8003340:	2b10      	cmp	r3, #16
 8003342:	d802      	bhi.n	800334a <UART_SetConfig+0x176>
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <UART_SetConfig+0x180>
 8003348:	e010      	b.n	800336c <UART_SetConfig+0x198>
 800334a:	2b20      	cmp	r3, #32
 800334c:	d005      	beq.n	800335a <UART_SetConfig+0x186>
 800334e:	2b30      	cmp	r3, #48	; 0x30
 8003350:	d009      	beq.n	8003366 <UART_SetConfig+0x192>
 8003352:	e00b      	b.n	800336c <UART_SetConfig+0x198>
 8003354:	2300      	movs	r3, #0
 8003356:	76fb      	strb	r3, [r7, #27]
 8003358:	e084      	b.n	8003464 <UART_SetConfig+0x290>
 800335a:	2302      	movs	r3, #2
 800335c:	76fb      	strb	r3, [r7, #27]
 800335e:	e081      	b.n	8003464 <UART_SetConfig+0x290>
 8003360:	2304      	movs	r3, #4
 8003362:	76fb      	strb	r3, [r7, #27]
 8003364:	e07e      	b.n	8003464 <UART_SetConfig+0x290>
 8003366:	2308      	movs	r3, #8
 8003368:	76fb      	strb	r3, [r7, #27]
 800336a:	e07b      	b.n	8003464 <UART_SetConfig+0x290>
 800336c:	2310      	movs	r3, #16
 800336e:	76fb      	strb	r3, [r7, #27]
 8003370:	bf00      	nop
 8003372:	e077      	b.n	8003464 <UART_SetConfig+0x290>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a58      	ldr	r2, [pc, #352]	; (80034dc <UART_SetConfig+0x308>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d120      	bne.n	80033c0 <UART_SetConfig+0x1ec>
 800337e:	4b54      	ldr	r3, [pc, #336]	; (80034d0 <UART_SetConfig+0x2fc>)
 8003380:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003384:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003388:	2b40      	cmp	r3, #64	; 0x40
 800338a:	d00f      	beq.n	80033ac <UART_SetConfig+0x1d8>
 800338c:	2b40      	cmp	r3, #64	; 0x40
 800338e:	d802      	bhi.n	8003396 <UART_SetConfig+0x1c2>
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <UART_SetConfig+0x1cc>
 8003394:	e010      	b.n	80033b8 <UART_SetConfig+0x1e4>
 8003396:	2b80      	cmp	r3, #128	; 0x80
 8003398:	d005      	beq.n	80033a6 <UART_SetConfig+0x1d2>
 800339a:	2bc0      	cmp	r3, #192	; 0xc0
 800339c:	d009      	beq.n	80033b2 <UART_SetConfig+0x1de>
 800339e:	e00b      	b.n	80033b8 <UART_SetConfig+0x1e4>
 80033a0:	2300      	movs	r3, #0
 80033a2:	76fb      	strb	r3, [r7, #27]
 80033a4:	e05e      	b.n	8003464 <UART_SetConfig+0x290>
 80033a6:	2302      	movs	r3, #2
 80033a8:	76fb      	strb	r3, [r7, #27]
 80033aa:	e05b      	b.n	8003464 <UART_SetConfig+0x290>
 80033ac:	2304      	movs	r3, #4
 80033ae:	76fb      	strb	r3, [r7, #27]
 80033b0:	e058      	b.n	8003464 <UART_SetConfig+0x290>
 80033b2:	2308      	movs	r3, #8
 80033b4:	76fb      	strb	r3, [r7, #27]
 80033b6:	e055      	b.n	8003464 <UART_SetConfig+0x290>
 80033b8:	2310      	movs	r3, #16
 80033ba:	76fb      	strb	r3, [r7, #27]
 80033bc:	bf00      	nop
 80033be:	e051      	b.n	8003464 <UART_SetConfig+0x290>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a46      	ldr	r2, [pc, #280]	; (80034e0 <UART_SetConfig+0x30c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d124      	bne.n	8003414 <UART_SetConfig+0x240>
 80033ca:	4b41      	ldr	r3, [pc, #260]	; (80034d0 <UART_SetConfig+0x2fc>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033d8:	d012      	beq.n	8003400 <UART_SetConfig+0x22c>
 80033da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033de:	d802      	bhi.n	80033e6 <UART_SetConfig+0x212>
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d007      	beq.n	80033f4 <UART_SetConfig+0x220>
 80033e4:	e012      	b.n	800340c <UART_SetConfig+0x238>
 80033e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033ea:	d006      	beq.n	80033fa <UART_SetConfig+0x226>
 80033ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033f0:	d009      	beq.n	8003406 <UART_SetConfig+0x232>
 80033f2:	e00b      	b.n	800340c <UART_SetConfig+0x238>
 80033f4:	2300      	movs	r3, #0
 80033f6:	76fb      	strb	r3, [r7, #27]
 80033f8:	e034      	b.n	8003464 <UART_SetConfig+0x290>
 80033fa:	2302      	movs	r3, #2
 80033fc:	76fb      	strb	r3, [r7, #27]
 80033fe:	e031      	b.n	8003464 <UART_SetConfig+0x290>
 8003400:	2304      	movs	r3, #4
 8003402:	76fb      	strb	r3, [r7, #27]
 8003404:	e02e      	b.n	8003464 <UART_SetConfig+0x290>
 8003406:	2308      	movs	r3, #8
 8003408:	76fb      	strb	r3, [r7, #27]
 800340a:	e02b      	b.n	8003464 <UART_SetConfig+0x290>
 800340c:	2310      	movs	r3, #16
 800340e:	76fb      	strb	r3, [r7, #27]
 8003410:	bf00      	nop
 8003412:	e027      	b.n	8003464 <UART_SetConfig+0x290>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a2b      	ldr	r2, [pc, #172]	; (80034c8 <UART_SetConfig+0x2f4>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d123      	bne.n	8003466 <UART_SetConfig+0x292>
 800341e:	4b2c      	ldr	r3, [pc, #176]	; (80034d0 <UART_SetConfig+0x2fc>)
 8003420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003424:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003428:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800342c:	d012      	beq.n	8003454 <UART_SetConfig+0x280>
 800342e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003432:	d802      	bhi.n	800343a <UART_SetConfig+0x266>
 8003434:	2b00      	cmp	r3, #0
 8003436:	d007      	beq.n	8003448 <UART_SetConfig+0x274>
 8003438:	e012      	b.n	8003460 <UART_SetConfig+0x28c>
 800343a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800343e:	d006      	beq.n	800344e <UART_SetConfig+0x27a>
 8003440:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003444:	d009      	beq.n	800345a <UART_SetConfig+0x286>
 8003446:	e00b      	b.n	8003460 <UART_SetConfig+0x28c>
 8003448:	2300      	movs	r3, #0
 800344a:	76fb      	strb	r3, [r7, #27]
 800344c:	e00a      	b.n	8003464 <UART_SetConfig+0x290>
 800344e:	2302      	movs	r3, #2
 8003450:	76fb      	strb	r3, [r7, #27]
 8003452:	e007      	b.n	8003464 <UART_SetConfig+0x290>
 8003454:	2304      	movs	r3, #4
 8003456:	76fb      	strb	r3, [r7, #27]
 8003458:	e004      	b.n	8003464 <UART_SetConfig+0x290>
 800345a:	2308      	movs	r3, #8
 800345c:	76fb      	strb	r3, [r7, #27]
 800345e:	e001      	b.n	8003464 <UART_SetConfig+0x290>
 8003460:	2310      	movs	r3, #16
 8003462:	76fb      	strb	r3, [r7, #27]
 8003464:	bf00      	nop

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a17      	ldr	r2, [pc, #92]	; (80034c8 <UART_SetConfig+0x2f4>)
 800346c:	4293      	cmp	r3, r2
 800346e:	f040 80ee 	bne.w	800364e <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003472:	7efb      	ldrb	r3, [r7, #27]
 8003474:	2b08      	cmp	r3, #8
 8003476:	d837      	bhi.n	80034e8 <UART_SetConfig+0x314>
 8003478:	a201      	add	r2, pc, #4	; (adr r2, 8003480 <UART_SetConfig+0x2ac>)
 800347a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347e:	bf00      	nop
 8003480:	080034a5 	.word	0x080034a5
 8003484:	080034e9 	.word	0x080034e9
 8003488:	080034ad 	.word	0x080034ad
 800348c:	080034e9 	.word	0x080034e9
 8003490:	080034b3 	.word	0x080034b3
 8003494:	080034e9 	.word	0x080034e9
 8003498:	080034e9 	.word	0x080034e9
 800349c:	080034e9 	.word	0x080034e9
 80034a0:	080034bb 	.word	0x080034bb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80034a4:	f7fe ff80 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 80034a8:	60f8      	str	r0, [r7, #12]
#endif
        break;
 80034aa:	e020      	b.n	80034ee <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80034ac:	4b0d      	ldr	r3, [pc, #52]	; (80034e4 <UART_SetConfig+0x310>)
 80034ae:	60fb      	str	r3, [r7, #12]
#endif
        break;
 80034b0:	e01d      	b.n	80034ee <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80034b2:	f7fe fed1 	bl	8002258 <HAL_RCC_GetSysClockFreq>
 80034b6:	60f8      	str	r0, [r7, #12]
#endif
        break;
 80034b8:	e019      	b.n	80034ee <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80034ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034be:	60fb      	str	r3, [r7, #12]
#endif
        break;
 80034c0:	e015      	b.n	80034ee <UART_SetConfig+0x31a>
 80034c2:	bf00      	nop
 80034c4:	efff69f3 	.word	0xefff69f3
 80034c8:	40008000 	.word	0x40008000
 80034cc:	40013800 	.word	0x40013800
 80034d0:	40021000 	.word	0x40021000
 80034d4:	40004400 	.word	0x40004400
 80034d8:	40004800 	.word	0x40004800
 80034dc:	40004c00 	.word	0x40004c00
 80034e0:	40005000 	.word	0x40005000
 80034e4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	74fb      	strb	r3, [r7, #19]
        break;
 80034ec:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 819e 	beq.w	8003832 <UART_SetConfig+0x65e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	4613      	mov	r3, r2
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	441a      	add	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	429a      	cmp	r2, r3
 8003504:	d805      	bhi.n	8003512 <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate)))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	429a      	cmp	r2, r3
 8003510:	d202      	bcs.n	8003518 <UART_SetConfig+0x344>
      {
        ret = HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	74fb      	strb	r3, [r7, #19]
 8003516:	e18c      	b.n	8003832 <UART_SetConfig+0x65e>
      }
      else
      {
        switch (clocksource)
 8003518:	7efb      	ldrb	r3, [r7, #27]
 800351a:	2b08      	cmp	r3, #8
 800351c:	f200 8084 	bhi.w	8003628 <UART_SetConfig+0x454>
 8003520:	a201      	add	r2, pc, #4	; (adr r2, 8003528 <UART_SetConfig+0x354>)
 8003522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003526:	bf00      	nop
 8003528:	0800354d 	.word	0x0800354d
 800352c:	08003629 	.word	0x08003629
 8003530:	0800358d 	.word	0x0800358d
 8003534:	08003629 	.word	0x08003629
 8003538:	080035c1 	.word	0x080035c1
 800353c:	08003629 	.word	0x08003629
 8003540:	08003629 	.word	0x08003629
 8003544:	08003629 	.word	0x08003629
 8003548:	080035ff 	.word	0x080035ff
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800354c:	f7fe ff2c 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8003550:	4603      	mov	r3, r0
 8003552:	f04f 0400 	mov.w	r4, #0
 8003556:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800355a:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800355e:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	085b      	lsrs	r3, r3, #1
 8003568:	f04f 0400 	mov.w	r4, #0
 800356c:	eb18 0003 	adds.w	r0, r8, r3
 8003570:	eb49 0104 	adc.w	r1, r9, r4
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f04f 0400 	mov.w	r4, #0
 800357c:	461a      	mov	r2, r3
 800357e:	4623      	mov	r3, r4
 8003580:	f7fc fe7e 	bl	8000280 <__aeabi_uldivmod>
 8003584:	4603      	mov	r3, r0
 8003586:	460c      	mov	r4, r1
 8003588:	617b      	str	r3, [r7, #20]
#endif
            break;
 800358a:	e050      	b.n	800362e <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	085b      	lsrs	r3, r3, #1
 8003592:	f04f 0400 	mov.w	r4, #0
 8003596:	49ad      	ldr	r1, [pc, #692]	; (800384c <UART_SetConfig+0x678>)
 8003598:	f04f 0200 	mov.w	r2, #0
 800359c:	eb13 0801 	adds.w	r8, r3, r1
 80035a0:	eb44 0902 	adc.w	r9, r4, r2
 80035a4:	4640      	mov	r0, r8
 80035a6:	4649      	mov	r1, r9
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f04f 0400 	mov.w	r4, #0
 80035b0:	461a      	mov	r2, r3
 80035b2:	4623      	mov	r3, r4
 80035b4:	f7fc fe64 	bl	8000280 <__aeabi_uldivmod>
 80035b8:	4603      	mov	r3, r0
 80035ba:	460c      	mov	r4, r1
 80035bc:	617b      	str	r3, [r7, #20]
#endif
            break;
 80035be:	e036      	b.n	800362e <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80035c0:	f7fe fe4a 	bl	8002258 <HAL_RCC_GetSysClockFreq>
 80035c4:	4603      	mov	r3, r0
 80035c6:	461a      	mov	r2, r3
 80035c8:	f04f 0300 	mov.w	r3, #0
 80035cc:	021d      	lsls	r5, r3, #8
 80035ce:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 80035d2:	0214      	lsls	r4, r2, #8
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	085b      	lsrs	r3, r3, #1
 80035da:	461a      	mov	r2, r3
 80035dc:	f04f 0300 	mov.w	r3, #0
 80035e0:	18a0      	adds	r0, r4, r2
 80035e2:	eb45 0103 	adc.w	r1, r5, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f04f 0400 	mov.w	r4, #0
 80035ee:	461a      	mov	r2, r3
 80035f0:	4623      	mov	r3, r4
 80035f2:	f7fc fe45 	bl	8000280 <__aeabi_uldivmod>
 80035f6:	4603      	mov	r3, r0
 80035f8:	460c      	mov	r4, r1
 80035fa:	617b      	str	r3, [r7, #20]
#endif
            break;
 80035fc:	e017      	b.n	800362e <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	085b      	lsrs	r3, r3, #1
 8003604:	f04f 0400 	mov.w	r4, #0
 8003608:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800360c:	f144 0100 	adc.w	r1, r4, #0
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f04f 0400 	mov.w	r4, #0
 8003618:	461a      	mov	r2, r3
 800361a:	4623      	mov	r3, r4
 800361c:	f7fc fe30 	bl	8000280 <__aeabi_uldivmod>
 8003620:	4603      	mov	r3, r0
 8003622:	460c      	mov	r4, r1
 8003624:	617b      	str	r3, [r7, #20]
#endif
            break;
 8003626:	e002      	b.n	800362e <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	74fb      	strb	r3, [r7, #19]
            break;
 800362c:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003634:	d308      	bcc.n	8003648 <UART_SetConfig+0x474>
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800363c:	d204      	bcs.n	8003648 <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	60da      	str	r2, [r3, #12]
 8003646:	e0f4      	b.n	8003832 <UART_SetConfig+0x65e>
        }
        else
        {
          ret = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	74fb      	strb	r3, [r7, #19]
 800364c:	e0f1      	b.n	8003832 <UART_SetConfig+0x65e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003656:	d17e      	bne.n	8003756 <UART_SetConfig+0x582>
  {
    switch (clocksource)
 8003658:	7efb      	ldrb	r3, [r7, #27]
 800365a:	2b08      	cmp	r3, #8
 800365c:	d85b      	bhi.n	8003716 <UART_SetConfig+0x542>
 800365e:	a201      	add	r2, pc, #4	; (adr r2, 8003664 <UART_SetConfig+0x490>)
 8003660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003664:	08003689 	.word	0x08003689
 8003668:	080036a7 	.word	0x080036a7
 800366c:	080036c5 	.word	0x080036c5
 8003670:	08003717 	.word	0x08003717
 8003674:	080036e1 	.word	0x080036e1
 8003678:	08003717 	.word	0x08003717
 800367c:	08003717 	.word	0x08003717
 8003680:	08003717 	.word	0x08003717
 8003684:	080036ff 	.word	0x080036ff
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003688:	f7fe fe8e 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 800368c:	4603      	mov	r3, r0
 800368e:	005a      	lsls	r2, r3, #1
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	085b      	lsrs	r3, r3, #1
 8003696:	441a      	add	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	617b      	str	r3, [r7, #20]
#endif
        break;
 80036a4:	e03a      	b.n	800371c <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80036a6:	f7fe fe95 	bl	80023d4 <HAL_RCC_GetPCLK2Freq>
 80036aa:	4603      	mov	r3, r0
 80036ac:	005a      	lsls	r2, r3, #1
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	085b      	lsrs	r3, r3, #1
 80036b4:	441a      	add	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80036be:	b29b      	uxth	r3, r3
 80036c0:	617b      	str	r3, [r7, #20]
#endif
        break;
 80036c2:	e02b      	b.n	800371c <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	085b      	lsrs	r3, r3, #1
 80036ca:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80036ce:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	6852      	ldr	r2, [r2, #4]
 80036d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80036da:	b29b      	uxth	r3, r3
 80036dc:	617b      	str	r3, [r7, #20]
#endif
        break;
 80036de:	e01d      	b.n	800371c <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80036e0:	f7fe fdba 	bl	8002258 <HAL_RCC_GetSysClockFreq>
 80036e4:	4603      	mov	r3, r0
 80036e6:	005a      	lsls	r2, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	085b      	lsrs	r3, r3, #1
 80036ee:	441a      	add	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	617b      	str	r3, [r7, #20]
#endif
        break;
 80036fc:	e00e      	b.n	800371c <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	085b      	lsrs	r3, r3, #1
 8003704:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003710:	b29b      	uxth	r3, r3
 8003712:	617b      	str	r3, [r7, #20]
#endif
        break;
 8003714:	e002      	b.n	800371c <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	74fb      	strb	r3, [r7, #19]
        break;
 800371a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	2b0f      	cmp	r3, #15
 8003720:	d916      	bls.n	8003750 <UART_SetConfig+0x57c>
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003728:	d212      	bcs.n	8003750 <UART_SetConfig+0x57c>
    {
      brrtemp = usartdiv & 0xFFF0U;
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	b29b      	uxth	r3, r3
 800372e:	f023 030f 	bic.w	r3, r3, #15
 8003732:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	085b      	lsrs	r3, r3, #1
 8003738:	b29b      	uxth	r3, r3
 800373a:	f003 0307 	and.w	r3, r3, #7
 800373e:	b29a      	uxth	r2, r3
 8003740:	897b      	ldrh	r3, [r7, #10]
 8003742:	4313      	orrs	r3, r2
 8003744:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	897a      	ldrh	r2, [r7, #10]
 800374c:	60da      	str	r2, [r3, #12]
 800374e:	e070      	b.n	8003832 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	74fb      	strb	r3, [r7, #19]
 8003754:	e06d      	b.n	8003832 <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 8003756:	7efb      	ldrb	r3, [r7, #27]
 8003758:	2b08      	cmp	r3, #8
 800375a:	d859      	bhi.n	8003810 <UART_SetConfig+0x63c>
 800375c:	a201      	add	r2, pc, #4	; (adr r2, 8003764 <UART_SetConfig+0x590>)
 800375e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003762:	bf00      	nop
 8003764:	08003789 	.word	0x08003789
 8003768:	080037a5 	.word	0x080037a5
 800376c:	080037c1 	.word	0x080037c1
 8003770:	08003811 	.word	0x08003811
 8003774:	080037dd 	.word	0x080037dd
 8003778:	08003811 	.word	0x08003811
 800377c:	08003811 	.word	0x08003811
 8003780:	08003811 	.word	0x08003811
 8003784:	080037f9 	.word	0x080037f9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003788:	f7fe fe0e 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 800378c:	4602      	mov	r2, r0
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	085b      	lsrs	r3, r3, #1
 8003794:	441a      	add	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	fbb2 f3f3 	udiv	r3, r2, r3
 800379e:	b29b      	uxth	r3, r3
 80037a0:	617b      	str	r3, [r7, #20]
#endif
        break;
 80037a2:	e038      	b.n	8003816 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80037a4:	f7fe fe16 	bl	80023d4 <HAL_RCC_GetPCLK2Freq>
 80037a8:	4602      	mov	r2, r0
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	085b      	lsrs	r3, r3, #1
 80037b0:	441a      	add	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	617b      	str	r3, [r7, #20]
#endif
        break;
 80037be:	e02a      	b.n	8003816 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	085b      	lsrs	r3, r3, #1
 80037c6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80037ca:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6852      	ldr	r2, [r2, #4]
 80037d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	617b      	str	r3, [r7, #20]
#endif
        break;
 80037da:	e01c      	b.n	8003816 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80037dc:	f7fe fd3c 	bl	8002258 <HAL_RCC_GetSysClockFreq>
 80037e0:	4602      	mov	r2, r0
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	085b      	lsrs	r3, r3, #1
 80037e8:	441a      	add	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	617b      	str	r3, [r7, #20]
#endif
        break;
 80037f6:	e00e      	b.n	8003816 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	085b      	lsrs	r3, r3, #1
 80037fe:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	fbb2 f3f3 	udiv	r3, r2, r3
 800380a:	b29b      	uxth	r3, r3
 800380c:	617b      	str	r3, [r7, #20]
#endif
        break;
 800380e:	e002      	b.n	8003816 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	74fb      	strb	r3, [r7, #19]
        break;
 8003814:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	2b0f      	cmp	r3, #15
 800381a:	d908      	bls.n	800382e <UART_SetConfig+0x65a>
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003822:	d204      	bcs.n	800382e <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	60da      	str	r2, [r3, #12]
 800382c:	e001      	b.n	8003832 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800383e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3720      	adds	r7, #32
 8003844:	46bd      	mov	sp, r7
 8003846:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800384a:	bf00      	nop
 800384c:	f4240000 	.word	0xf4240000

08003850 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00a      	beq.n	800387a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	6852      	ldr	r2, [r2, #4]
 800386e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003876:	430a      	orrs	r2, r1
 8003878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00a      	beq.n	800389c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6812      	ldr	r2, [r2, #0]
 800388e:	6852      	ldr	r2, [r2, #4]
 8003890:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003898:	430a      	orrs	r2, r1
 800389a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	f003 0304 	and.w	r3, r3, #4
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00a      	beq.n	80038be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	6852      	ldr	r2, [r2, #4]
 80038b2:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80038ba:	430a      	orrs	r2, r1
 80038bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00a      	beq.n	80038e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6812      	ldr	r2, [r2, #0]
 80038d2:	6852      	ldr	r2, [r2, #4]
 80038d4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80038dc:	430a      	orrs	r2, r1
 80038de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	f003 0310 	and.w	r3, r3, #16
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6812      	ldr	r2, [r2, #0]
 80038f4:	6892      	ldr	r2, [r2, #8]
 80038f6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038fe:	430a      	orrs	r2, r1
 8003900:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	f003 0320 	and.w	r3, r3, #32
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00a      	beq.n	8003924 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6812      	ldr	r2, [r2, #0]
 8003916:	6892      	ldr	r2, [r2, #8]
 8003918:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003920:	430a      	orrs	r2, r1
 8003922:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800392c:	2b00      	cmp	r3, #0
 800392e:	d01a      	beq.n	8003966 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6812      	ldr	r2, [r2, #0]
 8003938:	6852      	ldr	r2, [r2, #4]
 800393a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003942:	430a      	orrs	r2, r1
 8003944:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800394e:	d10a      	bne.n	8003966 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6812      	ldr	r2, [r2, #0]
 8003958:	6852      	ldr	r2, [r2, #4]
 800395a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003962:	430a      	orrs	r2, r1
 8003964:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6812      	ldr	r2, [r2, #0]
 800397a:	6852      	ldr	r2, [r2, #4]
 800397c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003984:	430a      	orrs	r2, r1
 8003986:	605a      	str	r2, [r3, #4]
  }
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af02      	add	r7, sp, #8
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800399c:	2300      	movs	r3, #0
 800399e:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80039a6:	f7fc fe45 	bl	8000634 <HAL_GetTick>
 80039aa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b08      	cmp	r3, #8
 80039b8:	d10e      	bne.n	80039d8 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039ba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f82c 	bl	8003a26 <UART_WaitOnFlagUntilTimeout>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e022      	b.n	8003a1e <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d10e      	bne.n	8003a04 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039ea:	9300      	str	r3, [sp, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f816 	bl	8003a26 <UART_WaitOnFlagUntilTimeout>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e00c      	b.n	8003a1e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState = HAL_UART_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b084      	sub	sp, #16
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	603b      	str	r3, [r7, #0]
 8003a32:	4613      	mov	r3, r2
 8003a34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a36:	e02c      	b.n	8003a92 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3e:	d028      	beq.n	8003a92 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d007      	beq.n	8003a56 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a46:	f7fc fdf5 	bl	8000634 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	1ad2      	subs	r2, r2, r3
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d91d      	bls.n	8003a92 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	6812      	ldr	r2, [r2, #0]
 8003a5e:	6812      	ldr	r2, [r2, #0]
 8003a60:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a64:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	6812      	ldr	r2, [r2, #0]
 8003a6e:	6892      	ldr	r2, [r2, #8]
 8003a70:	f022 0201 	bic.w	r2, r2, #1
 8003a74:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2220      	movs	r2, #32
 8003a7a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2220      	movs	r2, #32
 8003a82:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e00f      	b.n	8003ab2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	69da      	ldr	r2, [r3, #28]
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	401a      	ands	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	bf0c      	ite	eq
 8003aa2:	2301      	moveq	r3, #1
 8003aa4:	2300      	movne	r3, #0
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d0c3      	beq.n	8003a38 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
	...

08003abc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	; 0x28
 8003ac0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ac2:	4a2b      	ldr	r2, [pc, #172]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003ac4:	4b2a      	ldr	r3, [pc, #168]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac8:	f043 0304 	orr.w	r3, r3, #4
 8003acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ace:	4b28      	ldr	r3, [pc, #160]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	613b      	str	r3, [r7, #16]
 8003ad8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ada:	4a25      	ldr	r2, [pc, #148]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003adc:	4b24      	ldr	r3, [pc, #144]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ae6:	4b22      	ldr	r3, [pc, #136]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003af2:	4a1f      	ldr	r2, [pc, #124]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003af4:	4b1e      	ldr	r3, [pc, #120]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003af8:	f043 0301 	orr.w	r3, r3, #1
 8003afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003afe:	4b1c      	ldr	r3, [pc, #112]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	60bb      	str	r3, [r7, #8]
 8003b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b0a:	4a19      	ldr	r2, [pc, #100]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003b0c:	4b18      	ldr	r3, [pc, #96]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b10:	f043 0302 	orr.w	r3, r3, #2
 8003b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b16:	4b16      	ldr	r3, [pc, #88]	; (8003b70 <MX_GPIO_Init+0xb4>)
 8003b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	607b      	str	r3, [r7, #4]
 8003b20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003b22:	2200      	movs	r2, #0
 8003b24:	2120      	movs	r1, #32
 8003b26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b2a:	f7fd f957 	bl	8000ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003b2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003b34:	4b0f      	ldr	r3, [pc, #60]	; (8003b74 <MX_GPIO_Init+0xb8>)
 8003b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003b3c:	f107 0314 	add.w	r3, r7, #20
 8003b40:	4619      	mov	r1, r3
 8003b42:	480d      	ldr	r0, [pc, #52]	; (8003b78 <MX_GPIO_Init+0xbc>)
 8003b44:	f7fc feae 	bl	80008a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003b48:	2320      	movs	r3, #32
 8003b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b50:	2300      	movs	r3, #0
 8003b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b54:	2300      	movs	r3, #0
 8003b56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003b58:	f107 0314 	add.w	r3, r7, #20
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b62:	f7fc fe9f 	bl	80008a4 <HAL_GPIO_Init>

}
 8003b66:	bf00      	nop
 8003b68:	3728      	adds	r7, #40	; 0x28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	40021000 	.word	0x40021000
 8003b74:	10210000 	.word	0x10210000
 8003b78:	48000800 	.word	0x48000800

08003b7c <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b088      	sub	sp, #32
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a11      	ldr	r2, [pc, #68]	; (8003bd0 <HAL_I2C_MspInit+0x54>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d11c      	bne.n	8003bc8 <HAL_I2C_MspInit+0x4c>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b8e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b94:	2312      	movs	r3, #18
 8003b96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba4:	f107 030c 	add.w	r3, r7, #12
 8003ba8:	4619      	mov	r1, r3
 8003baa:	480a      	ldr	r0, [pc, #40]	; (8003bd4 <HAL_I2C_MspInit+0x58>)
 8003bac:	f7fc fe7a 	bl	80008a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003bb0:	4a09      	ldr	r2, [pc, #36]	; (8003bd8 <HAL_I2C_MspInit+0x5c>)
 8003bb2:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <HAL_I2C_MspInit+0x5c>)
 8003bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003bba:	6593      	str	r3, [r2, #88]	; 0x58
 8003bbc:	4b06      	ldr	r3, [pc, #24]	; (8003bd8 <HAL_I2C_MspInit+0x5c>)
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003bc8:	bf00      	nop
 8003bca:	3720      	adds	r7, #32
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	40005400 	.word	0x40005400
 8003bd4:	48000400 	.word	0x48000400
 8003bd8:	40021000 	.word	0x40021000

08003bdc <est_negatif>:


///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint16_t est_negatif(uint16_t valeur)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	80fb      	strh	r3, [r7, #6]
	if (valeur>=0x8000){
 8003be6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	da02      	bge.n	8003bf4 <est_negatif+0x18>
		valeur=~valeur+1;
 8003bee:	88fb      	ldrh	r3, [r7, #6]
 8003bf0:	425b      	negs	r3, r3
 8003bf2:	80fb      	strh	r3, [r7, #6]
	}
	return valeur;
 8003bf4:	88fb      	ldrh	r3, [r7, #6]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
	...

08003c04 <TEMPandHUM_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMPandHUM_init(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 8003c0a:	4b09      	ldr	r3, [pc, #36]	; (8003c30 <TEMPandHUM_init+0x2c>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c14:	9302      	str	r3, [sp, #8]
 8003c16:	2301      	movs	r3, #1
 8003c18:	9301      	str	r3, [sp, #4]
 8003c1a:	4b06      	ldr	r3, [pc, #24]	; (8003c34 <TEMPandHUM_init+0x30>)
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	2301      	movs	r3, #1
 8003c20:	21be      	movs	r1, #190	; 0xbe
 8003c22:	4805      	ldr	r0, [pc, #20]	; (8003c38 <TEMPandHUM_init+0x34>)
 8003c24:	f7fd f992 	bl	8000f4c <HAL_I2C_Mem_Write>
}
 8003c28:	bf00      	nop
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	20000024 	.word	0x20000024
 8003c34:	20000028 	.word	0x20000028
 8003c38:	20000110 	.word	0x20000110

08003c3c <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 8003c42:	4b18      	ldr	r3, [pc, #96]	; (8003ca4 <PRES_init+0x68>)
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c4c:	9302      	str	r3, [sp, #8]
 8003c4e:	2301      	movs	r3, #1
 8003c50:	9301      	str	r3, [sp, #4]
 8003c52:	4b15      	ldr	r3, [pc, #84]	; (8003ca8 <PRES_init+0x6c>)
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	2301      	movs	r3, #1
 8003c58:	21ba      	movs	r1, #186	; 0xba
 8003c5a:	4814      	ldr	r0, [pc, #80]	; (8003cac <PRES_init+0x70>)
 8003c5c:	f7fd f976 	bl	8000f4c <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 8003c60:	4b13      	ldr	r3, [pc, #76]	; (8003cb0 <PRES_init+0x74>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c6a:	9302      	str	r3, [sp, #8]
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	9301      	str	r3, [sp, #4]
 8003c70:	4b10      	ldr	r3, [pc, #64]	; (8003cb4 <PRES_init+0x78>)
 8003c72:	9300      	str	r3, [sp, #0]
 8003c74:	2301      	movs	r3, #1
 8003c76:	21ba      	movs	r1, #186	; 0xba
 8003c78:	480c      	ldr	r0, [pc, #48]	; (8003cac <PRES_init+0x70>)
 8003c7a:	f7fd f967 	bl	8000f4c <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 8003c7e:	4b0e      	ldr	r3, [pc, #56]	; (8003cb8 <PRES_init+0x7c>)
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c88:	9302      	str	r3, [sp, #8]
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	9301      	str	r3, [sp, #4]
 8003c8e:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <PRES_init+0x80>)
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	2301      	movs	r3, #1
 8003c94:	21ba      	movs	r1, #186	; 0xba
 8003c96:	4805      	ldr	r0, [pc, #20]	; (8003cac <PRES_init+0x70>)
 8003c98:	f7fd f958 	bl	8000f4c <HAL_I2C_Mem_Write>
}
 8003c9c:	bf00      	nop
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000064 	.word	0x20000064
 8003ca8:	20000068 	.word	0x20000068
 8003cac:	20000110 	.word	0x20000110
 8003cb0:	2000006c 	.word	0x2000006c
 8003cb4:	20000070 	.word	0x20000070
 8003cb8:	20000074 	.word	0x20000074
 8003cbc:	20000078 	.word	0x20000078

08003cc0 <get_TEMP>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8003cc6:	4b9d      	ldr	r3, [pc, #628]	; (8003f3c <get_TEMP+0x27c>)
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cd0:	9302      	str	r3, [sp, #8]
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	9301      	str	r3, [sp, #4]
 8003cd6:	4b9a      	ldr	r3, [pc, #616]	; (8003f40 <get_TEMP+0x280>)
 8003cd8:	9300      	str	r3, [sp, #0]
 8003cda:	2301      	movs	r3, #1
 8003cdc:	21bf      	movs	r1, #191	; 0xbf
 8003cde:	4899      	ldr	r0, [pc, #612]	; (8003f44 <get_TEMP+0x284>)
 8003ce0:	f7fd fa48 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 8003ce4:	4b98      	ldr	r3, [pc, #608]	; (8003f48 <get_TEMP+0x288>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cee:	9302      	str	r3, [sp, #8]
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	9301      	str	r3, [sp, #4]
 8003cf4:	4b95      	ldr	r3, [pc, #596]	; (8003f4c <get_TEMP+0x28c>)
 8003cf6:	9300      	str	r3, [sp, #0]
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	21bf      	movs	r1, #191	; 0xbf
 8003cfc:	4891      	ldr	r0, [pc, #580]	; (8003f44 <get_TEMP+0x284>)
 8003cfe:	f7fd fa39 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 8003d02:	4b93      	ldr	r3, [pc, #588]	; (8003f50 <get_TEMP+0x290>)
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d0c:	9302      	str	r3, [sp, #8]
 8003d0e:	2301      	movs	r3, #1
 8003d10:	9301      	str	r3, [sp, #4]
 8003d12:	4b90      	ldr	r3, [pc, #576]	; (8003f54 <get_TEMP+0x294>)
 8003d14:	9300      	str	r3, [sp, #0]
 8003d16:	2301      	movs	r3, #1
 8003d18:	21bf      	movs	r1, #191	; 0xbf
 8003d1a:	488a      	ldr	r0, [pc, #552]	; (8003f44 <get_TEMP+0x284>)
 8003d1c:	f7fd fa2a 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8003d20:	4b8d      	ldr	r3, [pc, #564]	; (8003f58 <get_TEMP+0x298>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d2a:	9302      	str	r3, [sp, #8]
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	9301      	str	r3, [sp, #4]
 8003d30:	4b8a      	ldr	r3, [pc, #552]	; (8003f5c <get_TEMP+0x29c>)
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	2301      	movs	r3, #1
 8003d36:	21bf      	movs	r1, #191	; 0xbf
 8003d38:	4882      	ldr	r0, [pc, #520]	; (8003f44 <get_TEMP+0x284>)
 8003d3a:	f7fd fa1b 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8003d3e:	4b86      	ldr	r3, [pc, #536]	; (8003f58 <get_TEMP+0x298>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d48:	9302      	str	r3, [sp, #8]
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	9301      	str	r3, [sp, #4]
 8003d4e:	4b83      	ldr	r3, [pc, #524]	; (8003f5c <get_TEMP+0x29c>)
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	2301      	movs	r3, #1
 8003d54:	21bf      	movs	r1, #191	; 0xbf
 8003d56:	487b      	ldr	r0, [pc, #492]	; (8003f44 <get_TEMP+0x284>)
 8003d58:	f7fd fa0c 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8003d5c:	4b80      	ldr	r3, [pc, #512]	; (8003f60 <get_TEMP+0x2a0>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d66:	9302      	str	r3, [sp, #8]
 8003d68:	2301      	movs	r3, #1
 8003d6a:	9301      	str	r3, [sp, #4]
 8003d6c:	4b7d      	ldr	r3, [pc, #500]	; (8003f64 <get_TEMP+0x2a4>)
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	2301      	movs	r3, #1
 8003d72:	21bf      	movs	r1, #191	; 0xbf
 8003d74:	4873      	ldr	r0, [pc, #460]	; (8003f44 <get_TEMP+0x284>)
 8003d76:	f7fd f9fd 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8003d7a:	4b7b      	ldr	r3, [pc, #492]	; (8003f68 <get_TEMP+0x2a8>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d84:	9302      	str	r3, [sp, #8]
 8003d86:	2301      	movs	r3, #1
 8003d88:	9301      	str	r3, [sp, #4]
 8003d8a:	4b78      	ldr	r3, [pc, #480]	; (8003f6c <get_TEMP+0x2ac>)
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	2301      	movs	r3, #1
 8003d90:	21bf      	movs	r1, #191	; 0xbf
 8003d92:	486c      	ldr	r0, [pc, #432]	; (8003f44 <get_TEMP+0x284>)
 8003d94:	f7fd f9ee 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8003d98:	4b75      	ldr	r3, [pc, #468]	; (8003f70 <get_TEMP+0x2b0>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003da2:	9302      	str	r3, [sp, #8]
 8003da4:	2301      	movs	r3, #1
 8003da6:	9301      	str	r3, [sp, #4]
 8003da8:	4b72      	ldr	r3, [pc, #456]	; (8003f74 <get_TEMP+0x2b4>)
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	2301      	movs	r3, #1
 8003dae:	21bf      	movs	r1, #191	; 0xbf
 8003db0:	4864      	ldr	r0, [pc, #400]	; (8003f44 <get_TEMP+0x284>)
 8003db2:	f7fd f9df 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8003db6:	4b70      	ldr	r3, [pc, #448]	; (8003f78 <get_TEMP+0x2b8>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dc0:	9302      	str	r3, [sp, #8]
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	9301      	str	r3, [sp, #4]
 8003dc6:	4b6d      	ldr	r3, [pc, #436]	; (8003f7c <get_TEMP+0x2bc>)
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	2301      	movs	r3, #1
 8003dcc:	21bf      	movs	r1, #191	; 0xbf
 8003dce:	485d      	ldr	r0, [pc, #372]	; (8003f44 <get_TEMP+0x284>)
 8003dd0:	f7fd f9d0 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8003dd4:	4b6a      	ldr	r3, [pc, #424]	; (8003f80 <get_TEMP+0x2c0>)
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dde:	9302      	str	r3, [sp, #8]
 8003de0:	2301      	movs	r3, #1
 8003de2:	9301      	str	r3, [sp, #4]
 8003de4:	4b67      	ldr	r3, [pc, #412]	; (8003f84 <get_TEMP+0x2c4>)
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	2301      	movs	r3, #1
 8003dea:	21bf      	movs	r1, #191	; 0xbf
 8003dec:	4855      	ldr	r0, [pc, #340]	; (8003f44 <get_TEMP+0x284>)
 8003dee:	f7fd f9c1 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8003df2:	4b63      	ldr	r3, [pc, #396]	; (8003f80 <get_TEMP+0x2c0>)
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dfc:	9302      	str	r3, [sp, #8]
 8003dfe:	2301      	movs	r3, #1
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	4b60      	ldr	r3, [pc, #384]	; (8003f84 <get_TEMP+0x2c4>)
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	2301      	movs	r3, #1
 8003e08:	21bf      	movs	r1, #191	; 0xbf
 8003e0a:	484e      	ldr	r0, [pc, #312]	; (8003f44 <get_TEMP+0x284>)
 8003e0c:	f7fd f9b2 	bl	8001174 <HAL_I2C_Mem_Read>

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8003e10:	4b52      	ldr	r3, [pc, #328]	; (8003f5c <get_TEMP+0x29c>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	021b      	lsls	r3, r3, #8
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	4b52      	ldr	r3, [pc, #328]	; (8003f64 <get_TEMP+0x2a4>)
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	4413      	add	r3, r2
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	4b58      	ldr	r3, [pc, #352]	; (8003f88 <get_TEMP+0x2c8>)
 8003e26:	801a      	strh	r2, [r3, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8003e28:	4b50      	ldr	r3, [pc, #320]	; (8003f6c <get_TEMP+0x2ac>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	021b      	lsls	r3, r3, #8
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	4b50      	ldr	r3, [pc, #320]	; (8003f74 <get_TEMP+0x2b4>)
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	4413      	add	r3, r2
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	4b53      	ldr	r3, [pc, #332]	; (8003f8c <get_TEMP+0x2cc>)
 8003e3e:	801a      	strh	r2, [r3, #0]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8003e40:	4b4e      	ldr	r3, [pc, #312]	; (8003f7c <get_TEMP+0x2bc>)
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	4b4e      	ldr	r3, [pc, #312]	; (8003f84 <get_TEMP+0x2c4>)
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	4413      	add	r3, r2
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	4b4e      	ldr	r3, [pc, #312]	; (8003f90 <get_TEMP+0x2d0>)
 8003e56:	801a      	strh	r2, [r3, #0]

	//GESTION VALEURS NEGATIVES
	est_negatif(T0_OUT[0]);
 8003e58:	4b4b      	ldr	r3, [pc, #300]	; (8003f88 <get_TEMP+0x2c8>)
 8003e5a:	881b      	ldrh	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff febd 	bl	8003bdc <est_negatif>
	est_negatif(T1_OUT[0]);
 8003e62:	4b4a      	ldr	r3, [pc, #296]	; (8003f8c <get_TEMP+0x2cc>)
 8003e64:	881b      	ldrh	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7ff feb8 	bl	8003bdc <est_negatif>
	est_negatif(T_OUT[0]);
 8003e6c:	4b48      	ldr	r3, [pc, #288]	; (8003f90 <get_TEMP+0x2d0>)
 8003e6e:	881b      	ldrh	r3, [r3, #0]
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff feb3 	bl	8003bdc <est_negatif>

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 8003e76:	4b37      	ldr	r3, [pc, #220]	; (8003f54 <get_TEMP+0x294>)
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	4b44      	ldr	r3, [pc, #272]	; (8003f94 <get_TEMP+0x2d4>)
 8003e82:	701a      	strb	r2, [r3, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 8003e84:	4b33      	ldr	r3, [pc, #204]	; (8003f54 <get_TEMP+0x294>)
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	109b      	asrs	r3, r3, #2
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	4b41      	ldr	r3, [pc, #260]	; (8003f98 <get_TEMP+0x2d8>)
 8003e94:	701a      	strb	r2, [r3, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 8003e96:	4b3f      	ldr	r3, [pc, #252]	; (8003f94 <get_TEMP+0x2d4>)
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	021b      	lsls	r3, r3, #8
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	4b27      	ldr	r3, [pc, #156]	; (8003f40 <get_TEMP+0x280>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	4413      	add	r3, r2
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	4b3c      	ldr	r3, [pc, #240]	; (8003f9c <get_TEMP+0x2dc>)
 8003eac:	801a      	strh	r2, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 8003eae:	4b3a      	ldr	r3, [pc, #232]	; (8003f98 <get_TEMP+0x2d8>)
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	4b24      	ldr	r3, [pc, #144]	; (8003f4c <get_TEMP+0x28c>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	4413      	add	r3, r2
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	4b37      	ldr	r3, [pc, #220]	; (8003fa0 <get_TEMP+0x2e0>)
 8003ec4:	801a      	strh	r2, [r3, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 8003ec6:	4b35      	ldr	r3, [pc, #212]	; (8003f9c <get_TEMP+0x2dc>)
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	08db      	lsrs	r3, r3, #3
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	4b35      	ldr	r3, [pc, #212]	; (8003fa4 <get_TEMP+0x2e4>)
 8003ed0:	801a      	strh	r2, [r3, #0]
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 8003ed2:	4b33      	ldr	r3, [pc, #204]	; (8003fa0 <get_TEMP+0x2e0>)
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	08db      	lsrs	r3, r3, #3
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	4b33      	ldr	r3, [pc, #204]	; (8003fa8 <get_TEMP+0x2e8>)
 8003edc:	801a      	strh	r2, [r3, #0]

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8003ede:	4b2c      	ldr	r3, [pc, #176]	; (8003f90 <get_TEMP+0x2d0>)
 8003ee0:	881a      	ldrh	r2, [r3, #0]
 8003ee2:	4b29      	ldr	r3, [pc, #164]	; (8003f88 <get_TEMP+0x2c8>)
 8003ee4:	881b      	ldrh	r3, [r3, #0]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	b21b      	sxth	r3, r3
 8003eec:	461a      	mov	r2, r3
 8003eee:	4613      	mov	r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	4413      	add	r3, r2
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	4b2b      	ldr	r3, [pc, #172]	; (8003fa8 <get_TEMP+0x2e8>)
 8003efa:	881a      	ldrh	r2, [r3, #0]
 8003efc:	4b29      	ldr	r3, [pc, #164]	; (8003fa4 <get_TEMP+0x2e4>)
 8003efe:	881b      	ldrh	r3, [r3, #0]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	b21b      	sxth	r3, r3
 8003f06:	fb03 f301 	mul.w	r3, r3, r1
 8003f0a:	4a20      	ldr	r2, [pc, #128]	; (8003f8c <get_TEMP+0x2cc>)
 8003f0c:	8811      	ldrh	r1, [r2, #0]
 8003f0e:	4a1e      	ldr	r2, [pc, #120]	; (8003f88 <get_TEMP+0x2c8>)
 8003f10:	8812      	ldrh	r2, [r2, #0]
 8003f12:	1a8a      	subs	r2, r1, r2
 8003f14:	b292      	uxth	r2, r2
 8003f16:	b212      	sxth	r2, r2
 8003f18:	fb93 f3f2 	sdiv	r3, r3, r2
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	4b21      	ldr	r3, [pc, #132]	; (8003fa4 <get_TEMP+0x2e4>)
 8003f20:	881b      	ldrh	r3, [r3, #0]
 8003f22:	4619      	mov	r1, r3
 8003f24:	0089      	lsls	r1, r1, #2
 8003f26:	440b      	add	r3, r1
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	4413      	add	r3, r2
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	4b1e      	ldr	r3, [pc, #120]	; (8003fac <get_TEMP+0x2ec>)
 8003f32:	801a      	strh	r2, [r3, #0]

}
 8003f34:	bf00      	nop
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000000 	.word	0x20000000
 8003f40:	200001a0 	.word	0x200001a0
 8003f44:	20000110 	.word	0x20000110
 8003f48:	20000004 	.word	0x20000004
 8003f4c:	2000019c 	.word	0x2000019c
 8003f50:	20000008 	.word	0x20000008
 8003f54:	200001b8 	.word	0x200001b8
 8003f58:	2000000c 	.word	0x2000000c
 8003f5c:	200001a8 	.word	0x200001a8
 8003f60:	20000010 	.word	0x20000010
 8003f64:	20000164 	.word	0x20000164
 8003f68:	20000014 	.word	0x20000014
 8003f6c:	20000170 	.word	0x20000170
 8003f70:	20000018 	.word	0x20000018
 8003f74:	20000194 	.word	0x20000194
 8003f78:	2000001c 	.word	0x2000001c
 8003f7c:	200001cc 	.word	0x200001cc
 8003f80:	20000020 	.word	0x20000020
 8003f84:	2000016c 	.word	0x2000016c
 8003f88:	200001b4 	.word	0x200001b4
 8003f8c:	200001d0 	.word	0x200001d0
 8003f90:	200001ec 	.word	0x200001ec
 8003f94:	200001c0 	.word	0x200001c0
 8003f98:	2000015c 	.word	0x2000015c
 8003f9c:	20000198 	.word	0x20000198
 8003fa0:	200001b0 	.word	0x200001b0
 8003fa4:	200001e0 	.word	0x200001e0
 8003fa8:	20000180 	.word	0x20000180
 8003fac:	200001bc 	.word	0x200001bc

08003fb0 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8003fb6:	4b67      	ldr	r3, [pc, #412]	; (8004154 <get_HUM+0x1a4>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fc0:	9302      	str	r3, [sp, #8]
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	9301      	str	r3, [sp, #4]
 8003fc6:	4b64      	ldr	r3, [pc, #400]	; (8004158 <get_HUM+0x1a8>)
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	2301      	movs	r3, #1
 8003fcc:	21bf      	movs	r1, #191	; 0xbf
 8003fce:	4863      	ldr	r0, [pc, #396]	; (800415c <get_HUM+0x1ac>)
 8003fd0:	f7fd f8d0 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 8003fd4:	4b62      	ldr	r3, [pc, #392]	; (8004160 <get_HUM+0x1b0>)
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fde:	9302      	str	r3, [sp, #8]
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	9301      	str	r3, [sp, #4]
 8003fe4:	4b5f      	ldr	r3, [pc, #380]	; (8004164 <get_HUM+0x1b4>)
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	2301      	movs	r3, #1
 8003fea:	21bf      	movs	r1, #191	; 0xbf
 8003fec:	485b      	ldr	r0, [pc, #364]	; (800415c <get_HUM+0x1ac>)
 8003fee:	f7fd f8c1 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8003ff2:	4b5d      	ldr	r3, [pc, #372]	; (8004168 <get_HUM+0x1b8>)
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ffc:	9302      	str	r3, [sp, #8]
 8003ffe:	2301      	movs	r3, #1
 8004000:	9301      	str	r3, [sp, #4]
 8004002:	4b5a      	ldr	r3, [pc, #360]	; (800416c <get_HUM+0x1bc>)
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	2301      	movs	r3, #1
 8004008:	21bf      	movs	r1, #191	; 0xbf
 800400a:	4854      	ldr	r0, [pc, #336]	; (800415c <get_HUM+0x1ac>)
 800400c:	f7fd f8b2 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8004010:	4b57      	ldr	r3, [pc, #348]	; (8004170 <get_HUM+0x1c0>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	b29a      	uxth	r2, r3
 8004016:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800401a:	9302      	str	r3, [sp, #8]
 800401c:	2301      	movs	r3, #1
 800401e:	9301      	str	r3, [sp, #4]
 8004020:	4b52      	ldr	r3, [pc, #328]	; (800416c <get_HUM+0x1bc>)
 8004022:	9300      	str	r3, [sp, #0]
 8004024:	2301      	movs	r3, #1
 8004026:	21bf      	movs	r1, #191	; 0xbf
 8004028:	484c      	ldr	r0, [pc, #304]	; (800415c <get_HUM+0x1ac>)
 800402a:	f7fd f8a3 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 800402e:	4b51      	ldr	r3, [pc, #324]	; (8004174 <get_HUM+0x1c4>)
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	b29a      	uxth	r2, r3
 8004034:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004038:	9302      	str	r3, [sp, #8]
 800403a:	2301      	movs	r3, #1
 800403c:	9301      	str	r3, [sp, #4]
 800403e:	4b4e      	ldr	r3, [pc, #312]	; (8004178 <get_HUM+0x1c8>)
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	2301      	movs	r3, #1
 8004044:	21bf      	movs	r1, #191	; 0xbf
 8004046:	4845      	ldr	r0, [pc, #276]	; (800415c <get_HUM+0x1ac>)
 8004048:	f7fd f894 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 800404c:	4b4b      	ldr	r3, [pc, #300]	; (800417c <get_HUM+0x1cc>)
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b29a      	uxth	r2, r3
 8004052:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004056:	9302      	str	r3, [sp, #8]
 8004058:	2301      	movs	r3, #1
 800405a:	9301      	str	r3, [sp, #4]
 800405c:	4b48      	ldr	r3, [pc, #288]	; (8004180 <get_HUM+0x1d0>)
 800405e:	9300      	str	r3, [sp, #0]
 8004060:	2301      	movs	r3, #1
 8004062:	21bf      	movs	r1, #191	; 0xbf
 8004064:	483d      	ldr	r0, [pc, #244]	; (800415c <get_HUM+0x1ac>)
 8004066:	f7fd f885 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 800406a:	4b46      	ldr	r3, [pc, #280]	; (8004184 <get_HUM+0x1d4>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	b29a      	uxth	r2, r3
 8004070:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004074:	9302      	str	r3, [sp, #8]
 8004076:	2301      	movs	r3, #1
 8004078:	9301      	str	r3, [sp, #4]
 800407a:	4b43      	ldr	r3, [pc, #268]	; (8004188 <get_HUM+0x1d8>)
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	2301      	movs	r3, #1
 8004080:	21bf      	movs	r1, #191	; 0xbf
 8004082:	4836      	ldr	r0, [pc, #216]	; (800415c <get_HUM+0x1ac>)
 8004084:	f7fd f876 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 8004088:	4b40      	ldr	r3, [pc, #256]	; (800418c <get_HUM+0x1dc>)
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	b29a      	uxth	r2, r3
 800408e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004092:	9302      	str	r3, [sp, #8]
 8004094:	2301      	movs	r3, #1
 8004096:	9301      	str	r3, [sp, #4]
 8004098:	4b3d      	ldr	r3, [pc, #244]	; (8004190 <get_HUM+0x1e0>)
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	2301      	movs	r3, #1
 800409e:	21bf      	movs	r1, #191	; 0xbf
 80040a0:	482e      	ldr	r0, [pc, #184]	; (800415c <get_HUM+0x1ac>)
 80040a2:	f7fd f867 	bl	8001174 <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 80040a6:	4b31      	ldr	r3, [pc, #196]	; (800416c <get_HUM+0x1bc>)
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	085b      	lsrs	r3, r3, #1
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	4b38      	ldr	r3, [pc, #224]	; (8004194 <get_HUM+0x1e4>)
 80040b2:	801a      	strh	r2, [r3, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 80040b4:	4b38      	ldr	r3, [pc, #224]	; (8004198 <get_HUM+0x1e8>)
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	085b      	lsrs	r3, r3, #1
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	b29a      	uxth	r2, r3
 80040be:	4b37      	ldr	r3, [pc, #220]	; (800419c <get_HUM+0x1ec>)
 80040c0:	801a      	strh	r2, [r3, #0]

	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 80040c2:	4b2d      	ldr	r3, [pc, #180]	; (8004178 <get_HUM+0x1c8>)
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	021b      	lsls	r3, r3, #8
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	4b2c      	ldr	r3, [pc, #176]	; (8004180 <get_HUM+0x1d0>)
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	4413      	add	r3, r2
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	4b32      	ldr	r3, [pc, #200]	; (80041a0 <get_HUM+0x1f0>)
 80040d8:	801a      	strh	r2, [r3, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 80040da:	4b2b      	ldr	r3, [pc, #172]	; (8004188 <get_HUM+0x1d8>)
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	021b      	lsls	r3, r3, #8
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	4b2a      	ldr	r3, [pc, #168]	; (8004190 <get_HUM+0x1e0>)
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	4413      	add	r3, r2
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	4b2d      	ldr	r3, [pc, #180]	; (80041a4 <get_HUM+0x1f4>)
 80040f0:	801a      	strh	r2, [r3, #0]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 80040f2:	4b19      	ldr	r3, [pc, #100]	; (8004158 <get_HUM+0x1a8>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	021b      	lsls	r3, r3, #8
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	4b19      	ldr	r3, [pc, #100]	; (8004164 <get_HUM+0x1b4>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	b29b      	uxth	r3, r3
 8004102:	4413      	add	r3, r2
 8004104:	b29a      	uxth	r2, r3
 8004106:	4b28      	ldr	r3, [pc, #160]	; (80041a8 <get_HUM+0x1f8>)
 8004108:	801a      	strh	r2, [r3, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = ((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0]))+(int16_t)(H0_rH[0]);
 800410a:	4b24      	ldr	r3, [pc, #144]	; (800419c <get_HUM+0x1ec>)
 800410c:	881a      	ldrh	r2, [r3, #0]
 800410e:	4b21      	ldr	r3, [pc, #132]	; (8004194 <get_HUM+0x1e4>)
 8004110:	881b      	ldrh	r3, [r3, #0]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	b29b      	uxth	r3, r3
 8004116:	b21b      	sxth	r3, r3
 8004118:	4619      	mov	r1, r3
 800411a:	4b23      	ldr	r3, [pc, #140]	; (80041a8 <get_HUM+0x1f8>)
 800411c:	881a      	ldrh	r2, [r3, #0]
 800411e:	4b20      	ldr	r3, [pc, #128]	; (80041a0 <get_HUM+0x1f0>)
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	b29b      	uxth	r3, r3
 8004126:	b21b      	sxth	r3, r3
 8004128:	fb03 f301 	mul.w	r3, r3, r1
 800412c:	4a1d      	ldr	r2, [pc, #116]	; (80041a4 <get_HUM+0x1f4>)
 800412e:	8811      	ldrh	r1, [r2, #0]
 8004130:	4a1b      	ldr	r2, [pc, #108]	; (80041a0 <get_HUM+0x1f0>)
 8004132:	8812      	ldrh	r2, [r2, #0]
 8004134:	1a8a      	subs	r2, r1, r2
 8004136:	b292      	uxth	r2, r2
 8004138:	b212      	sxth	r2, r2
 800413a:	fb93 f3f2 	sdiv	r3, r3, r2
 800413e:	b29a      	uxth	r2, r3
 8004140:	4b14      	ldr	r3, [pc, #80]	; (8004194 <get_HUM+0x1e4>)
 8004142:	881b      	ldrh	r3, [r3, #0]
 8004144:	4413      	add	r3, r2
 8004146:	b29a      	uxth	r2, r3
 8004148:	4b18      	ldr	r3, [pc, #96]	; (80041ac <get_HUM+0x1fc>)
 800414a:	801a      	strh	r2, [r3, #0]
}
 800414c:	bf00      	nop
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	2000002c 	.word	0x2000002c
 8004158:	200001d8 	.word	0x200001d8
 800415c:	20000110 	.word	0x20000110
 8004160:	20000030 	.word	0x20000030
 8004164:	200001f8 	.word	0x200001f8
 8004168:	20000034 	.word	0x20000034
 800416c:	200001e4 	.word	0x200001e4
 8004170:	20000038 	.word	0x20000038
 8004174:	20000040 	.word	0x20000040
 8004178:	200001dc 	.word	0x200001dc
 800417c:	2000003c 	.word	0x2000003c
 8004180:	2000017c 	.word	0x2000017c
 8004184:	20000048 	.word	0x20000048
 8004188:	20000174 	.word	0x20000174
 800418c:	20000044 	.word	0x20000044
 8004190:	20000160 	.word	0x20000160
 8004194:	20000184 	.word	0x20000184
 8004198:	200001d4 	.word	0x200001d4
 800419c:	20000168 	.word	0x20000168
 80041a0:	200001c8 	.word	0x200001c8
 80041a4:	20000200 	.word	0x20000200
 80041a8:	20000178 	.word	0x20000178
 80041ac:	200001f0 	.word	0x200001f0

080041b0 <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 80041b6:	4b3e      	ldr	r3, [pc, #248]	; (80042b0 <get_PRES+0x100>)
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041c0:	9302      	str	r3, [sp, #8]
 80041c2:	2301      	movs	r3, #1
 80041c4:	9301      	str	r3, [sp, #4]
 80041c6:	4b3b      	ldr	r3, [pc, #236]	; (80042b4 <get_PRES+0x104>)
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	2301      	movs	r3, #1
 80041cc:	21bb      	movs	r1, #187	; 0xbb
 80041ce:	483a      	ldr	r0, [pc, #232]	; (80042b8 <get_PRES+0x108>)
 80041d0:	f7fc ffd0 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 80041d4:	4b39      	ldr	r3, [pc, #228]	; (80042bc <get_PRES+0x10c>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	b29a      	uxth	r2, r3
 80041da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041de:	9302      	str	r3, [sp, #8]
 80041e0:	2301      	movs	r3, #1
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	4b36      	ldr	r3, [pc, #216]	; (80042c0 <get_PRES+0x110>)
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	2301      	movs	r3, #1
 80041ea:	21bb      	movs	r1, #187	; 0xbb
 80041ec:	4832      	ldr	r0, [pc, #200]	; (80042b8 <get_PRES+0x108>)
 80041ee:	f7fc ffc1 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 80041f2:	4b34      	ldr	r3, [pc, #208]	; (80042c4 <get_PRES+0x114>)
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041fc:	9302      	str	r3, [sp, #8]
 80041fe:	2301      	movs	r3, #1
 8004200:	9301      	str	r3, [sp, #4]
 8004202:	4b31      	ldr	r3, [pc, #196]	; (80042c8 <get_PRES+0x118>)
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	2301      	movs	r3, #1
 8004208:	21bb      	movs	r1, #187	; 0xbb
 800420a:	482b      	ldr	r0, [pc, #172]	; (80042b8 <get_PRES+0x108>)
 800420c:	f7fc ffb2 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 8004210:	4b2e      	ldr	r3, [pc, #184]	; (80042cc <get_PRES+0x11c>)
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	b29a      	uxth	r2, r3
 8004216:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800421a:	9302      	str	r3, [sp, #8]
 800421c:	2301      	movs	r3, #1
 800421e:	9301      	str	r3, [sp, #4]
 8004220:	4b2b      	ldr	r3, [pc, #172]	; (80042d0 <get_PRES+0x120>)
 8004222:	9300      	str	r3, [sp, #0]
 8004224:	2301      	movs	r3, #1
 8004226:	21bb      	movs	r1, #187	; 0xbb
 8004228:	4823      	ldr	r0, [pc, #140]	; (80042b8 <get_PRES+0x108>)
 800422a:	f7fc ffa3 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 800422e:	4b29      	ldr	r3, [pc, #164]	; (80042d4 <get_PRES+0x124>)
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	b29a      	uxth	r2, r3
 8004234:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004238:	9302      	str	r3, [sp, #8]
 800423a:	2301      	movs	r3, #1
 800423c:	9301      	str	r3, [sp, #4]
 800423e:	4b26      	ldr	r3, [pc, #152]	; (80042d8 <get_PRES+0x128>)
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	2301      	movs	r3, #1
 8004244:	21bb      	movs	r1, #187	; 0xbb
 8004246:	481c      	ldr	r0, [pc, #112]	; (80042b8 <get_PRES+0x108>)
 8004248:	f7fc ff94 	bl	8001174 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 800424c:	4b23      	ldr	r3, [pc, #140]	; (80042dc <get_PRES+0x12c>)
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	b29a      	uxth	r2, r3
 8004252:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004256:	9302      	str	r3, [sp, #8]
 8004258:	2301      	movs	r3, #1
 800425a:	9301      	str	r3, [sp, #4]
 800425c:	4b20      	ldr	r3, [pc, #128]	; (80042e0 <get_PRES+0x130>)
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	2301      	movs	r3, #1
 8004262:	21bb      	movs	r1, #187	; 0xbb
 8004264:	4814      	ldr	r0, [pc, #80]	; (80042b8 <get_PRES+0x108>)
 8004266:	f7fc ff85 	bl	8001174 <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 800426a:	4b1d      	ldr	r3, [pc, #116]	; (80042e0 <get_PRES+0x130>)
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	041a      	lsls	r2, r3, #16
 8004270:	4b19      	ldr	r3, [pc, #100]	; (80042d8 <get_PRES+0x128>)
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	021b      	lsls	r3, r3, #8
 8004276:	4413      	add	r3, r2
 8004278:	4a15      	ldr	r2, [pc, #84]	; (80042d0 <get_PRES+0x120>)
 800427a:	7812      	ldrb	r2, [r2, #0]
 800427c:	4413      	add	r3, r2
 800427e:	461a      	mov	r2, r3
 8004280:	4b18      	ldr	r3, [pc, #96]	; (80042e4 <get_PRES+0x134>)
 8004282:	601a      	str	r2, [r3, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 8004284:	4b10      	ldr	r3, [pc, #64]	; (80042c8 <get_PRES+0x118>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	041a      	lsls	r2, r3, #16
 800428a:	4b0d      	ldr	r3, [pc, #52]	; (80042c0 <get_PRES+0x110>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	021b      	lsls	r3, r3, #8
 8004290:	4413      	add	r3, r2
 8004292:	4a08      	ldr	r2, [pc, #32]	; (80042b4 <get_PRES+0x104>)
 8004294:	7812      	ldrb	r2, [r2, #0]
 8004296:	4413      	add	r3, r2
 8004298:	461a      	mov	r2, r3
 800429a:	4b13      	ldr	r3, [pc, #76]	; (80042e8 <get_PRES+0x138>)
 800429c:	601a      	str	r2, [r3, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 800429e:	4b12      	ldr	r3, [pc, #72]	; (80042e8 <get_PRES+0x138>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	0b1b      	lsrs	r3, r3, #12
 80042a4:	4a11      	ldr	r2, [pc, #68]	; (80042ec <get_PRES+0x13c>)
 80042a6:	6013      	str	r3, [r2, #0]
}
 80042a8:	bf00      	nop
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	20000058 	.word	0x20000058
 80042b4:	20000188 	.word	0x20000188
 80042b8:	20000110 	.word	0x20000110
 80042bc:	2000005c 	.word	0x2000005c
 80042c0:	200001ac 	.word	0x200001ac
 80042c4:	20000060 	.word	0x20000060
 80042c8:	20000190 	.word	0x20000190
 80042cc:	2000004c 	.word	0x2000004c
 80042d0:	200001fc 	.word	0x200001fc
 80042d4:	20000050 	.word	0x20000050
 80042d8:	200001a4 	.word	0x200001a4
 80042dc:	20000054 	.word	0x20000054
 80042e0:	200001e8 	.word	0x200001e8
 80042e4:	200001c4 	.word	0x200001c4
 80042e8:	200001f4 	.word	0x200001f4
 80042ec:	2000018c 	.word	0x2000018c

080042f0 <CONV_CHAR>:
 * ************************************************************************
 */

#define LORAWAN_APP_DATA_BUFF_SIZE                           64
/* Trs important !!!! Je convertis les valeurs renvoyes par les capteurs en chaine d'hexa pour les envoyer sous ce format */
uint8_t * CONV_CHAR(uint16_t val, uint8_t * tab){
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	6039      	str	r1, [r7, #0]
 80042fa:	80fb      	strh	r3, [r7, #6]


	itoa(val,tab,16);
 80042fc:	88fb      	ldrh	r3, [r7, #6]
 80042fe:	2210      	movs	r2, #16
 8004300:	6839      	ldr	r1, [r7, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f000 fd0a 	bl	8004d1c <itoa>
	return tab;
 8004308:	683b      	ldr	r3, [r7, #0]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <LORA_AT_SET>:
 * ************************************************************************
 * ************************************************************************
 */


uint8_t LORA_AT_SET(uint8_t* comm){
 8004314:	b580      	push	{r7, lr}
 8004316:	b0c4      	sub	sp, #272	; 0x110
 8004318:	af00      	add	r7, sp, #0
 800431a:	1d3b      	adds	r3, r7, #4
 800431c:	6018      	str	r0, [r3, #0]
	uint8_t buffer[128] = {'\0'};
 800431e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004322:	2280      	movs	r2, #128	; 0x80
 8004324:	2100      	movs	r1, #0
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fcfa 	bl	8004d20 <memset>
	uint8_t recep_buff[128]={'\0'};
 800432c:	f107 0308 	add.w	r3, r7, #8
 8004330:	4618      	mov	r0, r3
 8004332:	2380      	movs	r3, #128	; 0x80
 8004334:	461a      	mov	r2, r3
 8004336:	2100      	movs	r1, #0
 8004338:	f000 fcf2 	bl	8004d20 <memset>
int i=5;
 800433c:	2305      	movs	r3, #5
 800433e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	sprintf(buffer,"%s\r\n",comm);
 8004342:	1d3b      	adds	r3, r7, #4
 8004344:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	4919      	ldr	r1, [pc, #100]	; (80043b0 <LORA_AT_SET+0x9c>)
 800434c:	f000 fcf0 	bl	8004d30 <siprintf>
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 8004350:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004354:	4618      	mov	r0, r3
 8004356:	f7fb ff3b 	bl	80001d0 <strlen>
 800435a:	4603      	mov	r3, r0
 800435c:	b29a      	uxth	r2, r3
 800435e:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8004362:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004366:	4813      	ldr	r0, [pc, #76]	; (80043b4 <LORA_AT_SET+0xa0>)
 8004368:	f7fe fde3 	bl	8002f32 <HAL_UART_Transmit>
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, recep_buff,4,1000);
 800436c:	f107 0108 	add.w	r1, r7, #8
 8004370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004374:	2204      	movs	r2, #4
 8004376:	480f      	ldr	r0, [pc, #60]	; (80043b4 <LORA_AT_SET+0xa0>)
 8004378:	f7fe fe68 	bl	800304c <HAL_UART_Receive>
 800437c:	4603      	mov	r3, r0
 800437e:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b

	if (recep_buff[0]=='O'){
 8004382:	f107 0308 	add.w	r3, r7, #8
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	2b4f      	cmp	r3, #79	; 0x4f
 800438a:	d106      	bne.n	800439a <LORA_AT_SET+0x86>
		i++;
 800438c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004390:	3301      	adds	r3, #1
 8004392:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		return 1;
 8004396:	2301      	movs	r3, #1
 8004398:	e005      	b.n	80043a6 <LORA_AT_SET+0x92>
	}

	else{
		i--;
 800439a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800439e:	3b01      	subs	r3, #1
 80043a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		return 0;
 80043a4:	2300      	movs	r3, #0
	}
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	08005640 	.word	0x08005640
 80043b4:	20000204 	.word	0x20000204

080043b8 <LORA_AT_JOIN_SET>:





uint8_t LORA_AT_JOIN_SET(uint8_t ota_mode){
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08c      	sub	sp, #48	; 0x30
 80043bc:	af00      	add	r7, sp, #0
 80043be:	4603      	mov	r3, r0
 80043c0:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[32] = {'\0'};
 80043c2:	f107 030c 	add.w	r3, r7, #12
 80043c6:	2220      	movs	r2, #32
 80043c8:	2100      	movs	r1, #0
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fca8 	bl	8004d20 <memset>
	sprintf(buffer,"AT+JOIN=%d\r\n",ota_mode != 0);
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	bf14      	ite	ne
 80043d6:	2301      	movne	r3, #1
 80043d8:	2300      	moveq	r3, #0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	461a      	mov	r2, r3
 80043de:	f107 030c 	add.w	r3, r7, #12
 80043e2:	4911      	ldr	r1, [pc, #68]	; (8004428 <LORA_AT_JOIN_SET+0x70>)
 80043e4:	4618      	mov	r0, r3
 80043e6:	f000 fca3 	bl	8004d30 <siprintf>
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 80043ea:	f107 030c 	add.w	r3, r7, #12
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7fb feee 	bl	80001d0 <strlen>
 80043f4:	4603      	mov	r3, r0
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	f107 010c 	add.w	r1, r7, #12
 80043fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004400:	480a      	ldr	r0, [pc, #40]	; (800442c <LORA_AT_JOIN_SET+0x74>)
 8004402:	f7fe fd96 	bl	8002f32 <HAL_UART_Transmit>
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, buffer,20,15000);
 8004406:	f107 010c 	add.w	r1, r7, #12
 800440a:	f643 2398 	movw	r3, #15000	; 0x3a98
 800440e:	2214      	movs	r2, #20
 8004410:	4806      	ldr	r0, [pc, #24]	; (800442c <LORA_AT_JOIN_SET+0x74>)
 8004412:	f7fe fe1b 	bl	800304c <HAL_UART_Receive>
 8004416:	4603      	mov	r3, r0
 8004418:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	return 1;
 800441c:	2301      	movs	r3, #1
}
 800441e:	4618      	mov	r0, r3
 8004420:	3730      	adds	r7, #48	; 0x30
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	0800565c 	.word	0x0800565c
 800442c:	20000204 	.word	0x20000204

08004430 <LORA_AT_SEND>:

void LORA_AT_SEND( const uint8_t* DATA_TEMP,const uint8_t* DATA_HUM,uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE){
 8004430:	b590      	push	{r4, r7, lr}
 8004432:	b0d1      	sub	sp, #324	; 0x144
 8004434:	af02      	add	r7, sp, #8
 8004436:	f107 040c 	add.w	r4, r7, #12
 800443a:	6020      	str	r0, [r4, #0]
 800443c:	f107 0008 	add.w	r0, r7, #8
 8004440:	6001      	str	r1, [r0, #0]
 8004442:	4619      	mov	r1, r3
 8004444:	1dfb      	adds	r3, r7, #7
 8004446:	701a      	strb	r2, [r3, #0]
 8004448:	1dbb      	adds	r3, r7, #6
 800444a:	460a      	mov	r2, r1
 800444c:	701a      	strb	r2, [r3, #0]

uint8_t buffer[128] = {'\0'};
 800444e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004452:	2280      	movs	r2, #128	; 0x80
 8004454:	2100      	movs	r1, #0
 8004456:	4618      	mov	r0, r3
 8004458:	f000 fc62 	bl	8004d20 <memset>
uint8_t comm[]={"AT+SEND=02,"};
 800445c:	4a67      	ldr	r2, [pc, #412]	; (80045fc <LORA_AT_SEND+0x1cc>)
 800445e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8004462:	ca07      	ldmia	r2, {r0, r1, r2}
 8004464:	e883 0007 	stmia.w	r3, {r0, r1, r2}
uint8_t COMMAND_SIZE=sizeof(comm);
 8004468:	230c      	movs	r3, #12
 800446a:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
uint8_t recep_buff[128]={'\0'};
 800446e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004472:	4618      	mov	r0, r3
 8004474:	2380      	movs	r3, #128	; 0x80
 8004476:	461a      	mov	r2, r3
 8004478:	2100      	movs	r1, #0
 800447a:	f000 fc51 	bl	8004d20 <memset>
char CapTemp[5]={"0267"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"};
 800447e:	f107 0320 	add.w	r3, r7, #32
 8004482:	4a5f      	ldr	r2, [pc, #380]	; (8004600 <LORA_AT_SEND+0x1d0>)
 8004484:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004488:	6018      	str	r0, [r3, #0]
 800448a:	3304      	adds	r3, #4
 800448c:	7019      	strb	r1, [r3, #0]
 800448e:	f107 031c 	add.w	r3, r7, #28
 8004492:	4a5c      	ldr	r2, [pc, #368]	; (8004604 <LORA_AT_SEND+0x1d4>)
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	4611      	mov	r1, r2
 8004498:	8019      	strh	r1, [r3, #0]
 800449a:	3302      	adds	r3, #2
 800449c:	0c12      	lsrs	r2, r2, #16
 800449e:	701a      	strb	r2, [r3, #0]
 80044a0:	f107 0318 	add.w	r3, r7, #24
 80044a4:	4a58      	ldr	r2, [pc, #352]	; (8004608 <LORA_AT_SEND+0x1d8>)
 80044a6:	8812      	ldrh	r2, [r2, #0]
 80044a8:	801a      	strh	r2, [r3, #0]
 80044aa:	2200      	movs	r2, #0
 80044ac:	709a      	strb	r2, [r3, #2]
 80044ae:	f107 0310 	add.w	r3, r7, #16
 80044b2:	4a55      	ldr	r2, [pc, #340]	; (8004608 <LORA_AT_SEND+0x1d8>)
 80044b4:	8812      	ldrh	r2, [r2, #0]
 80044b6:	801a      	strh	r2, [r3, #0]
 80044b8:	3302      	adds	r3, #2
 80044ba:	2100      	movs	r1, #0
 80044bc:	460a      	mov	r2, r1
 80044be:	801a      	strh	r2, [r3, #0]
 80044c0:	460a      	mov	r2, r1
 80044c2:	709a      	strb	r2, [r3, #2]

					if (strlen(DATA_TEMP)==1){
 80044c4:	f107 030c 	add.w	r3, r7, #12
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	f7fb fe81 	bl	80001d0 <strlen>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d10c      	bne.n	80044ee <LORA_AT_SEND+0xbe>
		     	    	 strcat(Temp, "000");
 80044d4:	f107 0310 	add.w	r3, r7, #16
 80044d8:	4618      	mov	r0, r3
 80044da:	f7fb fe79 	bl	80001d0 <strlen>
 80044de:	4603      	mov	r3, r0
 80044e0:	461a      	mov	r2, r3
 80044e2:	f107 0310 	add.w	r3, r7, #16
 80044e6:	4413      	add	r3, r2
 80044e8:	4a48      	ldr	r2, [pc, #288]	; (800460c <LORA_AT_SEND+0x1dc>)
 80044ea:	6810      	ldr	r0, [r2, #0]
 80044ec:	6018      	str	r0, [r3, #0]
		     	     }
		     	     if (strlen(DATA_TEMP)==2){
 80044ee:	f107 030c 	add.w	r3, r7, #12
 80044f2:	6818      	ldr	r0, [r3, #0]
 80044f4:	f7fb fe6c 	bl	80001d0 <strlen>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d10e      	bne.n	800451c <LORA_AT_SEND+0xec>
		     	     		 strcat(Temp, "00");
 80044fe:	f107 0310 	add.w	r3, r7, #16
 8004502:	4618      	mov	r0, r3
 8004504:	f7fb fe64 	bl	80001d0 <strlen>
 8004508:	4603      	mov	r3, r0
 800450a:	461a      	mov	r2, r3
 800450c:	f107 0310 	add.w	r3, r7, #16
 8004510:	4413      	add	r3, r2
 8004512:	4a3f      	ldr	r2, [pc, #252]	; (8004610 <LORA_AT_SEND+0x1e0>)
 8004514:	8811      	ldrh	r1, [r2, #0]
 8004516:	7892      	ldrb	r2, [r2, #2]
 8004518:	8019      	strh	r1, [r3, #0]
 800451a:	709a      	strb	r2, [r3, #2]
		     	     }
		     		if (strlen(DATA_TEMP)==3){
 800451c:	f107 030c 	add.w	r3, r7, #12
 8004520:	6818      	ldr	r0, [r3, #0]
 8004522:	f7fb fe55 	bl	80001d0 <strlen>
 8004526:	4603      	mov	r3, r0
 8004528:	2b03      	cmp	r3, #3
 800452a:	d10e      	bne.n	800454a <LORA_AT_SEND+0x11a>
		     				strcat(Temp, "0");
 800452c:	f107 0310 	add.w	r3, r7, #16
 8004530:	4618      	mov	r0, r3
 8004532:	f7fb fe4d 	bl	80001d0 <strlen>
 8004536:	4603      	mov	r3, r0
 8004538:	461a      	mov	r2, r3
 800453a:	f107 0310 	add.w	r3, r7, #16
 800453e:	4413      	add	r3, r2
 8004540:	4934      	ldr	r1, [pc, #208]	; (8004614 <LORA_AT_SEND+0x1e4>)
 8004542:	461a      	mov	r2, r3
 8004544:	460b      	mov	r3, r1
 8004546:	881b      	ldrh	r3, [r3, #0]
 8004548:	8013      	strh	r3, [r2, #0]
		     		}
		     		  strcat(Temp, DATA_TEMP);
 800454a:	f107 030c 	add.w	r3, r7, #12
 800454e:	f107 0210 	add.w	r2, r7, #16
 8004552:	6819      	ldr	r1, [r3, #0]
 8004554:	4610      	mov	r0, r2
 8004556:	f000 fc0f 	bl	8004d78 <strcat>

		     		 if (strlen(DATA_HUM)==1){
 800455a:	f107 0308 	add.w	r3, r7, #8
 800455e:	6818      	ldr	r0, [r3, #0]
 8004560:	f7fb fe36 	bl	80001d0 <strlen>
 8004564:	4603      	mov	r3, r0
 8004566:	2b01      	cmp	r3, #1
 8004568:	d10e      	bne.n	8004588 <LORA_AT_SEND+0x158>
		     			     strcat(Hum, "0");
 800456a:	f107 0318 	add.w	r3, r7, #24
 800456e:	4618      	mov	r0, r3
 8004570:	f7fb fe2e 	bl	80001d0 <strlen>
 8004574:	4603      	mov	r3, r0
 8004576:	461a      	mov	r2, r3
 8004578:	f107 0318 	add.w	r3, r7, #24
 800457c:	4413      	add	r3, r2
 800457e:	4925      	ldr	r1, [pc, #148]	; (8004614 <LORA_AT_SEND+0x1e4>)
 8004580:	461a      	mov	r2, r3
 8004582:	460b      	mov	r3, r1
 8004584:	881b      	ldrh	r3, [r3, #0]
 8004586:	8013      	strh	r3, [r2, #0]
		     		 }

		     		 strcat(Hum, DATA_HUM);
 8004588:	f107 0308 	add.w	r3, r7, #8
 800458c:	f107 0218 	add.w	r2, r7, #24
 8004590:	6819      	ldr	r1, [r3, #0]
 8004592:	4610      	mov	r0, r2
 8004594:	f000 fbf0 	bl	8004d78 <strcat>
		    // sprintf(buffer,"AT+SEND=2,CAFECAFECAFECAFE,1\r\n");
		    sprintf(buffer,"AT+SEND=2,%s%s02%s%s,0\r\n",CapTemp,Temp,CapHumi,Hum);
 8004598:	f107 0110 	add.w	r1, r7, #16
 800459c:	f107 0220 	add.w	r2, r7, #32
 80045a0:	f107 00b4 	add.w	r0, r7, #180	; 0xb4
 80045a4:	f107 0318 	add.w	r3, r7, #24
 80045a8:	9301      	str	r3, [sp, #4]
 80045aa:	f107 031c 	add.w	r3, r7, #28
 80045ae:	9300      	str	r3, [sp, #0]
 80045b0:	460b      	mov	r3, r1
 80045b2:	4919      	ldr	r1, [pc, #100]	; (8004618 <LORA_AT_SEND+0x1e8>)
 80045b4:	f000 fbbc 	bl	8004d30 <siprintf>

		     		HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 80045b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80045bc:	4618      	mov	r0, r3
 80045be:	f7fb fe07 	bl	80001d0 <strlen>
 80045c2:	4603      	mov	r3, r0
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 80045ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045ce:	4813      	ldr	r0, [pc, #76]	; (800461c <LORA_AT_SEND+0x1ec>)
 80045d0:	f7fe fcaf 	bl	8002f32 <HAL_UART_Transmit>
		     		HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, recep_buff,8,5000);
 80045d4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80045d8:	f241 3388 	movw	r3, #5000	; 0x1388
 80045dc:	2208      	movs	r2, #8
 80045de:	480f      	ldr	r0, [pc, #60]	; (800461c <LORA_AT_SEND+0x1ec>)
 80045e0:	f7fe fd34 	bl	800304c <HAL_UART_Receive>
 80045e4:	4603      	mov	r3, r0
 80045e6:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136

 HAL_Delay(100);
 80045ea:	2064      	movs	r0, #100	; 0x64
 80045ec:	f7fc f82e 	bl	800064c <HAL_Delay>

}
 80045f0:	bf00      	nop
 80045f2:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd90      	pop	{r4, r7, pc}
 80045fa:	bf00      	nop
 80045fc:	08005694 	.word	0x08005694
 8004600:	080056a0 	.word	0x080056a0
 8004604:	080056a8 	.word	0x080056a8
 8004608:	080056ac 	.word	0x080056ac
 800460c:	0800566c 	.word	0x0800566c
 8004610:	08005670 	.word	0x08005670
 8004614:	08005674 	.word	0x08005674
 8004618:	08005678 	.word	0x08005678
 800461c:	20000204 	.word	0x20000204

08004620 <MX_I2C1_Init>:
/* Private function prototypes -----------------------------------------------*/
 void SystemClock_Config(void);


 static void MX_I2C1_Init(void)
 {
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0

   hi2c1.Instance = I2C1;
 8004624:	4b1e      	ldr	r3, [pc, #120]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004626:	4a1f      	ldr	r2, [pc, #124]	; (80046a4 <MX_I2C1_Init+0x84>)
 8004628:	601a      	str	r2, [r3, #0]
   hi2c1.Init.Timing = 0x10909CEC;
 800462a:	4b1d      	ldr	r3, [pc, #116]	; (80046a0 <MX_I2C1_Init+0x80>)
 800462c:	4a1e      	ldr	r2, [pc, #120]	; (80046a8 <MX_I2C1_Init+0x88>)
 800462e:	605a      	str	r2, [r3, #4]
   hi2c1.Init.OwnAddress1 = 0;
 8004630:	4b1b      	ldr	r3, [pc, #108]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004632:	2200      	movs	r2, #0
 8004634:	609a      	str	r2, [r3, #8]
   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004636:	4b1a      	ldr	r3, [pc, #104]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004638:	2201      	movs	r2, #1
 800463a:	60da      	str	r2, [r3, #12]
   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800463c:	4b18      	ldr	r3, [pc, #96]	; (80046a0 <MX_I2C1_Init+0x80>)
 800463e:	2200      	movs	r2, #0
 8004640:	611a      	str	r2, [r3, #16]
   hi2c1.Init.OwnAddress2 = 0;
 8004642:	4b17      	ldr	r3, [pc, #92]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004644:	2200      	movs	r2, #0
 8004646:	615a      	str	r2, [r3, #20]
   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004648:	4b15      	ldr	r3, [pc, #84]	; (80046a0 <MX_I2C1_Init+0x80>)
 800464a:	2200      	movs	r2, #0
 800464c:	619a      	str	r2, [r3, #24]
   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800464e:	4b14      	ldr	r3, [pc, #80]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004650:	2200      	movs	r2, #0
 8004652:	61da      	str	r2, [r3, #28]
   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004654:	4b12      	ldr	r3, [pc, #72]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004656:	2200      	movs	r2, #0
 8004658:	621a      	str	r2, [r3, #32]
   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800465a:	4811      	ldr	r0, [pc, #68]	; (80046a0 <MX_I2C1_Init+0x80>)
 800465c:	f7fc fbe8 	bl	8000e30 <HAL_I2C_Init>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <MX_I2C1_Init+0x4e>
   {
     _Error_Handler(__FILE__, __LINE__);
 8004666:	214d      	movs	r1, #77	; 0x4d
 8004668:	4810      	ldr	r0, [pc, #64]	; (80046ac <MX_I2C1_Init+0x8c>)
 800466a:	f000 f94f 	bl	800490c <_Error_Handler>
   }

     /**Configure Analogue filter
     */

   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800466e:	2100      	movs	r1, #0
 8004670:	480b      	ldr	r0, [pc, #44]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004672:	f7fd f8b3 	bl	80017dc <HAL_I2CEx_ConfigAnalogFilter>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d003      	beq.n	8004684 <MX_I2C1_Init+0x64>
   {
     _Error_Handler(__FILE__, __LINE__);
 800467c:	2155      	movs	r1, #85	; 0x55
 800467e:	480b      	ldr	r0, [pc, #44]	; (80046ac <MX_I2C1_Init+0x8c>)
 8004680:	f000 f944 	bl	800490c <_Error_Handler>
   }

     /**Configure Digital filter
     */

   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004684:	2100      	movs	r1, #0
 8004686:	4806      	ldr	r0, [pc, #24]	; (80046a0 <MX_I2C1_Init+0x80>)
 8004688:	f7fd f8f3 	bl	8001872 <HAL_I2CEx_ConfigDigitalFilter>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <MX_I2C1_Init+0x7a>
   {
     _Error_Handler(__FILE__, __LINE__);
 8004692:	215d      	movs	r1, #93	; 0x5d
 8004694:	4805      	ldr	r0, [pc, #20]	; (80046ac <MX_I2C1_Init+0x8c>)
 8004696:	f000 f939 	bl	800490c <_Error_Handler>
   }

 }
 800469a:	bf00      	nop
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	20000110 	.word	0x20000110
 80046a4:	40005400 	.word	0x40005400
 80046a8:	10909cec 	.word	0x10909cec
 80046ac:	080056b0 	.word	0x080056b0

080046b0 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80046b0:	b590      	push	{r4, r7, lr}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80046b6:	f7fb ff6b 	bl	8000590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80046ba:	f000 f8a1 	bl	8004800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80046be:	f7ff f9fd 	bl	8003abc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80046c2:	f000 fa0d 	bl	8004ae0 <MX_USART2_UART_Init>
  MX_LPUART1_UART_Init();
 80046c6:	f000 f9db 	bl	8004a80 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 80046ca:	f7ff ffa9 	bl	8004620 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */


  TEMPandHUM_init();
 80046ce:	f7ff fa99 	bl	8003c04 <TEMPandHUM_init>
  PRES_init();
 80046d2:	f7ff fab3 	bl	8003c3c <PRES_init>

 HAL_Delay(100);
 80046d6:	2064      	movs	r0, #100	; 0x64
 80046d8:	f7fb ffb8 	bl	800064c <HAL_Delay>





 LORA_AT_SET("AT+APPEUI=70b3d57ed0014d9e");//APPEUI=900dcafe00000001");//last = 1
 80046dc:	4840      	ldr	r0, [pc, #256]	; (80047e0 <main+0x130>)
 80046de:	f7ff fe19 	bl	8004314 <LORA_AT_SET>
 HAL_UART_DeInit(&hlpuart1);
 80046e2:	4840      	ldr	r0, [pc, #256]	; (80047e4 <main+0x134>)
 80046e4:	f7fe fbed 	bl	8002ec2 <HAL_UART_DeInit>
 HAL_UART_Init(&hlpuart1);
 80046e8:	483e      	ldr	r0, [pc, #248]	; (80047e4 <main+0x134>)
 80046ea:	f7fe fb99 	bl	8002e20 <HAL_UART_Init>

 LORA_AT_SET("AT+ASK=9a2e35347a2da3c76f583e31db2fadab");//APPEUI=900dcafe00000001");//last = 1
 80046ee:	483e      	ldr	r0, [pc, #248]	; (80047e8 <main+0x138>)
 80046f0:	f7ff fe10 	bl	8004314 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 80046f4:	483b      	ldr	r0, [pc, #236]	; (80047e4 <main+0x134>)
 80046f6:	f7fe fbe4 	bl	8002ec2 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 80046fa:	483a      	ldr	r0, [pc, #232]	; (80047e4 <main+0x134>)
 80046fc:	f7fe fb90 	bl	8002e20 <HAL_UART_Init>



  LORA_AT_SET("AT+NSK=1a47ad204af7bba26a11acd46a43d5c7");//APPEUI=900dcafe00000001");//last = 1
 8004700:	483a      	ldr	r0, [pc, #232]	; (80047ec <main+0x13c>)
 8004702:	f7ff fe07 	bl	8004314 <LORA_AT_SET>
   HAL_UART_DeInit(&hlpuart1);
 8004706:	4837      	ldr	r0, [pc, #220]	; (80047e4 <main+0x134>)
 8004708:	f7fe fbdb 	bl	8002ec2 <HAL_UART_DeInit>
   HAL_UART_Init(&hlpuart1);
 800470c:	4835      	ldr	r0, [pc, #212]	; (80047e4 <main+0x134>)
 800470e:	f7fe fb87 	bl	8002e20 <HAL_UART_Init>
  HAL_UART_Init(&hlpuart1);

  */


  LORA_AT_SET("AT+DC=0");//APPEUI=900dcafe00000001");//last = 1
 8004712:	4837      	ldr	r0, [pc, #220]	; (80047f0 <main+0x140>)
 8004714:	f7ff fdfe 	bl	8004314 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8004718:	4832      	ldr	r0, [pc, #200]	; (80047e4 <main+0x134>)
 800471a:	f7fe fbd2 	bl	8002ec2 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 800471e:	4831      	ldr	r0, [pc, #196]	; (80047e4 <main+0x134>)
 8004720:	f7fe fb7e 	bl	8002e20 <HAL_UART_Init>




  LORA_AT_SET("AT+ADDR=26011a95");//APPEUI=900dcafe00000001");//last = 1
 8004724:	4833      	ldr	r0, [pc, #204]	; (80047f4 <main+0x144>)
 8004726:	f7ff fdf5 	bl	8004314 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 800472a:	482e      	ldr	r0, [pc, #184]	; (80047e4 <main+0x134>)
 800472c:	f7fe fbc9 	bl	8002ec2 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8004730:	482c      	ldr	r0, [pc, #176]	; (80047e4 <main+0x134>)
 8004732:	f7fe fb75 	bl	8002e20 <HAL_UART_Init>





LORA_AT_JOIN_SET(0);
 8004736:	2000      	movs	r0, #0
 8004738:	f7ff fe3e 	bl	80043b8 <LORA_AT_JOIN_SET>
HAL_UART_DeInit(&hlpuart1);
 800473c:	4829      	ldr	r0, [pc, #164]	; (80047e4 <main+0x134>)
 800473e:	f7fe fbc0 	bl	8002ec2 <HAL_UART_DeInit>
HAL_UART_Init(&hlpuart1);
 8004742:	4828      	ldr	r0, [pc, #160]	; (80047e4 <main+0x134>)
 8004744:	f7fe fb6c 	bl	8002e20 <HAL_UART_Init>



		 get_TEMP();
 8004748:	f7ff faba 	bl	8003cc0 <get_TEMP>
		 get_HUM();
 800474c:	f7ff fc30 	bl	8003fb0 <get_HUM>
		 get_PRES();
 8004750:	f7ff fd2e 	bl	80041b0 <get_PRES>

char dest1[4];
char dest2[4];
char dest3[4];
HAL_Delay(100);
 8004754:	2064      	movs	r0, #100	; 0x64
 8004756:	f7fb ff79 	bl	800064c <HAL_Delay>
LORA_AT_SEND(CONV_CHAR(temp16[0],dest1),CONV_CHAR(hum16[0],dest2),12,5);
 800475a:	4b27      	ldr	r3, [pc, #156]	; (80047f8 <main+0x148>)
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	f107 020c 	add.w	r2, r7, #12
 8004762:	4611      	mov	r1, r2
 8004764:	4618      	mov	r0, r3
 8004766:	f7ff fdc3 	bl	80042f0 <CONV_CHAR>
 800476a:	4604      	mov	r4, r0
 800476c:	4b23      	ldr	r3, [pc, #140]	; (80047fc <main+0x14c>)
 800476e:	881b      	ldrh	r3, [r3, #0]
 8004770:	f107 0208 	add.w	r2, r7, #8
 8004774:	4611      	mov	r1, r2
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff fdba 	bl	80042f0 <CONV_CHAR>
 800477c:	4601      	mov	r1, r0
 800477e:	2305      	movs	r3, #5
 8004780:	220c      	movs	r2, #12
 8004782:	4620      	mov	r0, r4
 8004784:	f7ff fe54 	bl	8004430 <LORA_AT_SEND>
HAL_UART_DeInit(&hlpuart1);
 8004788:	4816      	ldr	r0, [pc, #88]	; (80047e4 <main+0x134>)
 800478a:	f7fe fb9a 	bl	8002ec2 <HAL_UART_DeInit>
HAL_UART_Init(&hlpuart1);
 800478e:	4815      	ldr	r0, [pc, #84]	; (80047e4 <main+0x134>)
 8004790:	f7fe fb46 	bl	8002e20 <HAL_UART_Init>

    	while(1){

    		LORA_AT_SEND(CONV_CHAR(temp16[0],dest1),CONV_CHAR(hum16[0],dest2),12,5);
 8004794:	4b18      	ldr	r3, [pc, #96]	; (80047f8 <main+0x148>)
 8004796:	881b      	ldrh	r3, [r3, #0]
 8004798:	f107 020c 	add.w	r2, r7, #12
 800479c:	4611      	mov	r1, r2
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff fda6 	bl	80042f0 <CONV_CHAR>
 80047a4:	4604      	mov	r4, r0
 80047a6:	4b15      	ldr	r3, [pc, #84]	; (80047fc <main+0x14c>)
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	f107 0208 	add.w	r2, r7, #8
 80047ae:	4611      	mov	r1, r2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f7ff fd9d 	bl	80042f0 <CONV_CHAR>
 80047b6:	4601      	mov	r1, r0
 80047b8:	2305      	movs	r3, #5
 80047ba:	220c      	movs	r2, #12
 80047bc:	4620      	mov	r0, r4
 80047be:	f7ff fe37 	bl	8004430 <LORA_AT_SEND>
    		HAL_UART_DeInit(&hlpuart1);
 80047c2:	4808      	ldr	r0, [pc, #32]	; (80047e4 <main+0x134>)
 80047c4:	f7fe fb7d 	bl	8002ec2 <HAL_UART_DeInit>
    		HAL_UART_Init(&hlpuart1);
 80047c8:	4806      	ldr	r0, [pc, #24]	; (80047e4 <main+0x134>)
 80047ca:	f7fe fb29 	bl	8002e20 <HAL_UART_Init>
      		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80047ce:	2120      	movs	r1, #32
 80047d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047d4:	f7fc fb1a 	bl	8000e0c <HAL_GPIO_TogglePin>
      		HAL_Delay(100);
 80047d8:	2064      	movs	r0, #100	; 0x64
 80047da:	f7fb ff37 	bl	800064c <HAL_Delay>
    		LORA_AT_SEND(CONV_CHAR(temp16[0],dest1),CONV_CHAR(hum16[0],dest2),12,5);
 80047de:	e7d9      	b.n	8004794 <main+0xe4>
 80047e0:	080056c0 	.word	0x080056c0
 80047e4:	20000204 	.word	0x20000204
 80047e8:	080056dc 	.word	0x080056dc
 80047ec:	08005704 	.word	0x08005704
 80047f0:	0800572c 	.word	0x0800572c
 80047f4:	08005734 	.word	0x08005734
 80047f8:	200001bc 	.word	0x200001bc
 80047fc:	200001f0 	.word	0x200001f0

08004800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b0b8      	sub	sp, #224	; 0xe0
 8004804:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004806:	2302      	movs	r3, #2
 8004808:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800480c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004810:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8004814:	2310      	movs	r3, #16
 8004816:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800481a:	2302      	movs	r3, #2
 800481c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004820:	2302      	movs	r3, #2
 8004822:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004826:	2301      	movs	r3, #1
 8004828:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800482c:	230a      	movs	r3, #10
 800482e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004832:	2307      	movs	r3, #7
 8004834:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004838:	2302      	movs	r3, #2
 800483a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800483e:	2302      	movs	r3, #2
 8004840:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004844:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004848:	4618      	mov	r0, r3
 800484a:	f7fd f8c3 	bl	80019d4 <HAL_RCC_OscConfig>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d004      	beq.n	800485e <SystemClock_Config+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004854:	f240 111d 	movw	r1, #285	; 0x11d
 8004858:	482a      	ldr	r0, [pc, #168]	; (8004904 <SystemClock_Config+0x104>)
 800485a:	f000 f857 	bl	800490c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800485e:	230f      	movs	r3, #15
 8004860:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004864:	2303      	movs	r3, #3
 8004866:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800486a:	2300      	movs	r3, #0
 800486c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004870:	2300      	movs	r3, #0
 8004872:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004876:	2300      	movs	r3, #0
 8004878:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800487c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004880:	2104      	movs	r1, #4
 8004882:	4618      	mov	r0, r3
 8004884:	f7fd fc0a 	bl	800209c <HAL_RCC_ClockConfig>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d004      	beq.n	8004898 <SystemClock_Config+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 800488e:	f240 112b 	movw	r1, #299	; 0x12b
 8004892:	481c      	ldr	r0, [pc, #112]	; (8004904 <SystemClock_Config+0x104>)
 8004894:	f000 f83a 	bl	800490c <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1;
 8004898:	2322      	movs	r3, #34	; 0x22
 800489a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800489c:	2300      	movs	r3, #0
 800489e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80048a0:	2300      	movs	r3, #0
 80048a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048a4:	463b      	mov	r3, r7
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7fd fe0a 	bl	80024c0 <HAL_RCCEx_PeriphCLKConfig>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d004      	beq.n	80048bc <SystemClock_Config+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 80048b2:	f240 1133 	movw	r1, #307	; 0x133
 80048b6:	4813      	ldr	r0, [pc, #76]	; (8004904 <SystemClock_Config+0x104>)
 80048b8:	f000 f828 	bl	800490c <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80048bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80048c0:	f7fd f832 	bl	8001928 <HAL_PWREx_ControlVoltageScaling>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d004      	beq.n	80048d4 <SystemClock_Config+0xd4>
  {
    _Error_Handler(__FILE__, __LINE__);
 80048ca:	f44f 719d 	mov.w	r1, #314	; 0x13a
 80048ce:	480d      	ldr	r0, [pc, #52]	; (8004904 <SystemClock_Config+0x104>)
 80048d0:	f000 f81c 	bl	800490c <_Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80048d4:	f7fd fd5c 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80048d8:	4602      	mov	r2, r0
 80048da:	4b0b      	ldr	r3, [pc, #44]	; (8004908 <SystemClock_Config+0x108>)
 80048dc:	fba3 2302 	umull	r2, r3, r3, r2
 80048e0:	099b      	lsrs	r3, r3, #6
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7fb ffa7 	bl	8000836 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80048e8:	2004      	movs	r0, #4
 80048ea:	f7fb ffb1 	bl	8000850 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80048ee:	2200      	movs	r2, #0
 80048f0:	2100      	movs	r1, #0
 80048f2:	f04f 30ff 	mov.w	r0, #4294967295
 80048f6:	f7fb ff82 	bl	80007fe <HAL_NVIC_SetPriority>
}
 80048fa:	bf00      	nop
 80048fc:	37e0      	adds	r7, #224	; 0xe0
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	080056b0 	.word	0x080056b0
 8004908:	10624dd3 	.word	0x10624dd3

0800490c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8004916:	e7fe      	b.n	8004916 <_Error_Handler+0xa>

08004918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800491e:	4a24      	ldr	r2, [pc, #144]	; (80049b0 <HAL_MspInit+0x98>)
 8004920:	4b23      	ldr	r3, [pc, #140]	; (80049b0 <HAL_MspInit+0x98>)
 8004922:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004924:	f043 0301 	orr.w	r3, r3, #1
 8004928:	6613      	str	r3, [r2, #96]	; 0x60
 800492a:	4b21      	ldr	r3, [pc, #132]	; (80049b0 <HAL_MspInit+0x98>)
 800492c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	607b      	str	r3, [r7, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004936:	4a1e      	ldr	r2, [pc, #120]	; (80049b0 <HAL_MspInit+0x98>)
 8004938:	4b1d      	ldr	r3, [pc, #116]	; (80049b0 <HAL_MspInit+0x98>)
 800493a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004940:	6593      	str	r3, [r2, #88]	; 0x58
 8004942:	4b1b      	ldr	r3, [pc, #108]	; (80049b0 <HAL_MspInit+0x98>)
 8004944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800494a:	603b      	str	r3, [r7, #0]
 800494c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800494e:	2003      	movs	r0, #3
 8004950:	f7fb ff4a 	bl	80007e8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004954:	2200      	movs	r2, #0
 8004956:	2100      	movs	r1, #0
 8004958:	f06f 000b 	mvn.w	r0, #11
 800495c:	f7fb ff4f 	bl	80007fe <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004960:	2200      	movs	r2, #0
 8004962:	2100      	movs	r1, #0
 8004964:	f06f 000a 	mvn.w	r0, #10
 8004968:	f7fb ff49 	bl	80007fe <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800496c:	2200      	movs	r2, #0
 800496e:	2100      	movs	r1, #0
 8004970:	f06f 0009 	mvn.w	r0, #9
 8004974:	f7fb ff43 	bl	80007fe <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004978:	2200      	movs	r2, #0
 800497a:	2100      	movs	r1, #0
 800497c:	f06f 0004 	mvn.w	r0, #4
 8004980:	f7fb ff3d 	bl	80007fe <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004984:	2200      	movs	r2, #0
 8004986:	2100      	movs	r1, #0
 8004988:	f06f 0003 	mvn.w	r0, #3
 800498c:	f7fb ff37 	bl	80007fe <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004990:	2200      	movs	r2, #0
 8004992:	2100      	movs	r1, #0
 8004994:	f06f 0001 	mvn.w	r0, #1
 8004998:	f7fb ff31 	bl	80007fe <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800499c:	2200      	movs	r2, #0
 800499e:	2100      	movs	r1, #0
 80049a0:	f04f 30ff 	mov.w	r0, #4294967295
 80049a4:	f7fb ff2b 	bl	80007fe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049a8:	bf00      	nop
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40021000 	.word	0x40021000

080049b4 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80049b8:	bf00      	nop
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr

080049c2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80049c2:	b480      	push	{r7}
 80049c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049c6:	e7fe      	b.n	80049c6 <HardFault_Handler+0x4>

080049c8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049cc:	e7fe      	b.n	80049cc <MemManage_Handler+0x4>

080049ce <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80049ce:	b480      	push	{r7}
 80049d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049d2:	e7fe      	b.n	80049d2 <BusFault_Handler+0x4>

080049d4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80049d4:	b480      	push	{r7}
 80049d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80049d8:	e7fe      	b.n	80049d8 <UsageFault_Handler+0x4>

080049da <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80049da:	b480      	push	{r7}
 80049dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80049de:	bf00      	nop
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80049ec:	bf00      	nop
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr

080049f6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80049f6:	b480      	push	{r7}
 80049f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049fa:	bf00      	nop
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a08:	f7fb fe06 	bl	8000618 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8004a0c:	f7fb ff3c 	bl	8000888 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a10:	bf00      	nop
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004a14:	b480      	push	{r7}
 8004a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a18:	4a17      	ldr	r2, [pc, #92]	; (8004a78 <SystemInit+0x64>)
 8004a1a:	4b17      	ldr	r3, [pc, #92]	; (8004a78 <SystemInit+0x64>)
 8004a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004a28:	4a14      	ldr	r2, [pc, #80]	; (8004a7c <SystemInit+0x68>)
 8004a2a:	4b14      	ldr	r3, [pc, #80]	; (8004a7c <SystemInit+0x68>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f043 0301 	orr.w	r3, r3, #1
 8004a32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004a34:	4b11      	ldr	r3, [pc, #68]	; (8004a7c <SystemInit+0x68>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004a3a:	4a10      	ldr	r2, [pc, #64]	; (8004a7c <SystemInit+0x68>)
 8004a3c:	4b0f      	ldr	r3, [pc, #60]	; (8004a7c <SystemInit+0x68>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004a44:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004a48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004a4a:	4b0c      	ldr	r3, [pc, #48]	; (8004a7c <SystemInit+0x68>)
 8004a4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004a50:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004a52:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <SystemInit+0x68>)
 8004a54:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <SystemInit+0x68>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a5c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004a5e:	4b07      	ldr	r3, [pc, #28]	; (8004a7c <SystemInit+0x68>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004a64:	4b04      	ldr	r3, [pc, #16]	; (8004a78 <SystemInit+0x64>)
 8004a66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a6a:	609a      	str	r2, [r3, #8]
#endif
}
 8004a6c:	bf00      	nop
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	e000ed00 	.word	0xe000ed00
 8004a7c:	40021000 	.word	0x40021000

08004a80 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 8004a84:	4b13      	ldr	r3, [pc, #76]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004a86:	4a14      	ldr	r2, [pc, #80]	; (8004ad8 <MX_LPUART1_UART_Init+0x58>)
 8004a88:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8004a8a:	4b12      	ldr	r3, [pc, #72]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004a8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a90:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a92:	4b10      	ldr	r3, [pc, #64]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004a98:	4b0e      	ldr	r3, [pc, #56]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8004a9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004aa4:	4b0b      	ldr	r3, [pc, #44]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004aa6:	220c      	movs	r2, #12
 8004aa8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ab0:	4b08      	ldr	r3, [pc, #32]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ab6:	4b07      	ldr	r3, [pc, #28]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004abc:	4805      	ldr	r0, [pc, #20]	; (8004ad4 <MX_LPUART1_UART_Init+0x54>)
 8004abe:	f7fe f9af 	bl	8002e20 <HAL_UART_Init>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <MX_LPUART1_UART_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004ac8:	2144      	movs	r1, #68	; 0x44
 8004aca:	4804      	ldr	r0, [pc, #16]	; (8004adc <MX_LPUART1_UART_Init+0x5c>)
 8004acc:	f7ff ff1e 	bl	800490c <_Error_Handler>
  }

}
 8004ad0:	bf00      	nop
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	20000204 	.word	0x20000204
 8004ad8:	40008000 	.word	0x40008000
 8004adc:	08005748 	.word	0x08005748

08004ae0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8004ae4:	4b15      	ldr	r3, [pc, #84]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004ae6:	4a16      	ldr	r2, [pc, #88]	; (8004b40 <MX_USART2_UART_Init+0x60>)
 8004ae8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004aea:	4b14      	ldr	r3, [pc, #80]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004aec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004af0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004af2:	4b12      	ldr	r3, [pc, #72]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004af8:	4b10      	ldr	r3, [pc, #64]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004afe:	4b0f      	ldr	r3, [pc, #60]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b04:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004b06:	220c      	movs	r2, #12
 8004b08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b0a:	4b0c      	ldr	r3, [pc, #48]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b10:	4b0a      	ldr	r3, [pc, #40]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b16:	4b09      	ldr	r3, [pc, #36]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b1c:	4b07      	ldr	r3, [pc, #28]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b22:	4806      	ldr	r0, [pc, #24]	; (8004b3c <MX_USART2_UART_Init+0x5c>)
 8004b24:	f7fe f97c 	bl	8002e20 <HAL_UART_Init>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <MX_USART2_UART_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004b2e:	2159      	movs	r1, #89	; 0x59
 8004b30:	4804      	ldr	r0, [pc, #16]	; (8004b44 <MX_USART2_UART_Init+0x64>)
 8004b32:	f7ff feeb 	bl	800490c <_Error_Handler>
  }

}
 8004b36:	bf00      	nop
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	2000027c 	.word	0x2000027c
 8004b40:	40004400 	.word	0x40004400
 8004b44:	08005748 	.word	0x08005748

08004b48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==LPUART1)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a22      	ldr	r2, [pc, #136]	; (8004be0 <HAL_UART_MspInit+0x98>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d11c      	bne.n	8004b94 <HAL_UART_MspInit+0x4c>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004b5a:	4a22      	ldr	r2, [pc, #136]	; (8004be4 <HAL_UART_MspInit+0x9c>)
 8004b5c:	4b21      	ldr	r3, [pc, #132]	; (8004be4 <HAL_UART_MspInit+0x9c>)
 8004b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b60:	f043 0301 	orr.w	r3, r3, #1
 8004b64:	65d3      	str	r3, [r2, #92]	; 0x5c
 8004b66:	4b1f      	ldr	r3, [pc, #124]	; (8004be4 <HAL_UART_MspInit+0x9c>)
 8004b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	613b      	str	r3, [r7, #16]
 8004b70:	693b      	ldr	r3, [r7, #16]
  
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004b72:	2303      	movs	r3, #3
 8004b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b76:	2302      	movs	r3, #2
 8004b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004b82:	2308      	movs	r3, #8
 8004b84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b86:	f107 0314 	add.w	r3, r7, #20
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4816      	ldr	r0, [pc, #88]	; (8004be8 <HAL_UART_MspInit+0xa0>)
 8004b8e:	f7fb fe89 	bl	80008a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004b92:	e021      	b.n	8004bd8 <HAL_UART_MspInit+0x90>
  else if(uartHandle->Instance==USART2)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a14      	ldr	r2, [pc, #80]	; (8004bec <HAL_UART_MspInit+0xa4>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d11c      	bne.n	8004bd8 <HAL_UART_MspInit+0x90>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b9e:	4a11      	ldr	r2, [pc, #68]	; (8004be4 <HAL_UART_MspInit+0x9c>)
 8004ba0:	4b10      	ldr	r3, [pc, #64]	; (8004be4 <HAL_UART_MspInit+0x9c>)
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ba8:	6593      	str	r3, [r2, #88]	; 0x58
 8004baa:	4b0e      	ldr	r3, [pc, #56]	; (8004be4 <HAL_UART_MspInit+0x9c>)
 8004bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004bb6:	230c      	movs	r3, #12
 8004bb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bba:	2302      	movs	r3, #2
 8004bbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bc6:	2307      	movs	r3, #7
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bca:	f107 0314 	add.w	r3, r7, #20
 8004bce:	4619      	mov	r1, r3
 8004bd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bd4:	f7fb fe66 	bl	80008a4 <HAL_GPIO_Init>
}
 8004bd8:	bf00      	nop
 8004bda:	3728      	adds	r7, #40	; 0x28
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40008000 	.word	0x40008000
 8004be4:	40021000 	.word	0x40021000
 8004be8:	48000800 	.word	0x48000800
 8004bec:	40004400 	.word	0x40004400

08004bf0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a10      	ldr	r2, [pc, #64]	; (8004c40 <HAL_UART_MspDeInit+0x50>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d10a      	bne.n	8004c18 <HAL_UART_MspDeInit+0x28>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8004c02:	4a10      	ldr	r2, [pc, #64]	; (8004c44 <HAL_UART_MspDeInit+0x54>)
 8004c04:	4b0f      	ldr	r3, [pc, #60]	; (8004c44 <HAL_UART_MspDeInit+0x54>)
 8004c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c08:	f023 0301 	bic.w	r3, r3, #1
 8004c0c:	65d3      	str	r3, [r2, #92]	; 0x5c
  
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 8004c0e:	2103      	movs	r1, #3
 8004c10:	480d      	ldr	r0, [pc, #52]	; (8004c48 <HAL_UART_MspDeInit+0x58>)
 8004c12:	f7fb ffef 	bl	8000bf4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
} 
 8004c16:	e00f      	b.n	8004c38 <HAL_UART_MspDeInit+0x48>
  else if(uartHandle->Instance==USART2)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a0b      	ldr	r2, [pc, #44]	; (8004c4c <HAL_UART_MspDeInit+0x5c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d10a      	bne.n	8004c38 <HAL_UART_MspDeInit+0x48>
    __HAL_RCC_USART2_CLK_DISABLE();
 8004c22:	4a08      	ldr	r2, [pc, #32]	; (8004c44 <HAL_UART_MspDeInit+0x54>)
 8004c24:	4b07      	ldr	r3, [pc, #28]	; (8004c44 <HAL_UART_MspDeInit+0x54>)
 8004c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004c2c:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8004c2e:	210c      	movs	r1, #12
 8004c30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c34:	f7fb ffde 	bl	8000bf4 <HAL_GPIO_DeInit>
} 
 8004c38:	bf00      	nop
 8004c3a:	3708      	adds	r7, #8
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	40008000 	.word	0x40008000
 8004c44:	40021000 	.word	0x40021000
 8004c48:	48000800 	.word	0x48000800
 8004c4c:	40004400 	.word	0x40004400

08004c50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004c50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c88 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004c54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004c56:	e003      	b.n	8004c60 <LoopCopyDataInit>

08004c58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004c58:	4b0c      	ldr	r3, [pc, #48]	; (8004c8c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004c5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004c5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004c5e:	3104      	adds	r1, #4

08004c60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004c60:	480b      	ldr	r0, [pc, #44]	; (8004c90 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004c62:	4b0c      	ldr	r3, [pc, #48]	; (8004c94 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004c64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004c66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004c68:	d3f6      	bcc.n	8004c58 <CopyDataInit>
	ldr	r2, =_sbss
 8004c6a:	4a0b      	ldr	r2, [pc, #44]	; (8004c98 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004c6c:	e002      	b.n	8004c74 <LoopFillZerobss>

08004c6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004c6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004c70:	f842 3b04 	str.w	r3, [r2], #4

08004c74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004c74:	4b09      	ldr	r3, [pc, #36]	; (8004c9c <LoopForever+0x16>)
	cmp	r2, r3
 8004c76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004c78:	d3f9      	bcc.n	8004c6e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004c7a:	f7ff fecb 	bl	8004a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c7e:	f000 f811 	bl	8004ca4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004c82:	f7ff fd15 	bl	80046b0 <main>

08004c86 <LoopForever>:

LoopForever:
    b LoopForever
 8004c86:	e7fe      	b.n	8004c86 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004c88:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004c8c:	08005808 	.word	0x08005808
	ldr	r0, =_sdata
 8004c90:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004c94:	200000e4 	.word	0x200000e4
	ldr	r2, =_sbss
 8004c98:	200000e4 	.word	0x200000e4
	ldr	r3, = _ebss
 8004c9c:	200002f8 	.word	0x200002f8

08004ca0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ca0:	e7fe      	b.n	8004ca0 <ADC1_2_IRQHandler>
	...

08004ca4 <__libc_init_array>:
 8004ca4:	b570      	push	{r4, r5, r6, lr}
 8004ca6:	4e0d      	ldr	r6, [pc, #52]	; (8004cdc <__libc_init_array+0x38>)
 8004ca8:	4c0d      	ldr	r4, [pc, #52]	; (8004ce0 <__libc_init_array+0x3c>)
 8004caa:	1ba4      	subs	r4, r4, r6
 8004cac:	10a4      	asrs	r4, r4, #2
 8004cae:	2500      	movs	r5, #0
 8004cb0:	42a5      	cmp	r5, r4
 8004cb2:	d109      	bne.n	8004cc8 <__libc_init_array+0x24>
 8004cb4:	4e0b      	ldr	r6, [pc, #44]	; (8004ce4 <__libc_init_array+0x40>)
 8004cb6:	4c0c      	ldr	r4, [pc, #48]	; (8004ce8 <__libc_init_array+0x44>)
 8004cb8:	f000 fcb6 	bl	8005628 <_init>
 8004cbc:	1ba4      	subs	r4, r4, r6
 8004cbe:	10a4      	asrs	r4, r4, #2
 8004cc0:	2500      	movs	r5, #0
 8004cc2:	42a5      	cmp	r5, r4
 8004cc4:	d105      	bne.n	8004cd2 <__libc_init_array+0x2e>
 8004cc6:	bd70      	pop	{r4, r5, r6, pc}
 8004cc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ccc:	4798      	blx	r3
 8004cce:	3501      	adds	r5, #1
 8004cd0:	e7ee      	b.n	8004cb0 <__libc_init_array+0xc>
 8004cd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004cd6:	4798      	blx	r3
 8004cd8:	3501      	adds	r5, #1
 8004cda:	e7f2      	b.n	8004cc2 <__libc_init_array+0x1e>
 8004cdc:	08005800 	.word	0x08005800
 8004ce0:	08005800 	.word	0x08005800
 8004ce4:	08005800 	.word	0x08005800
 8004ce8:	08005804 	.word	0x08005804

08004cec <__itoa>:
 8004cec:	1e93      	subs	r3, r2, #2
 8004cee:	2b22      	cmp	r3, #34	; 0x22
 8004cf0:	b510      	push	{r4, lr}
 8004cf2:	460c      	mov	r4, r1
 8004cf4:	d904      	bls.n	8004d00 <__itoa+0x14>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	700b      	strb	r3, [r1, #0]
 8004cfa:	461c      	mov	r4, r3
 8004cfc:	4620      	mov	r0, r4
 8004cfe:	bd10      	pop	{r4, pc}
 8004d00:	2a0a      	cmp	r2, #10
 8004d02:	d109      	bne.n	8004d18 <__itoa+0x2c>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	da07      	bge.n	8004d18 <__itoa+0x2c>
 8004d08:	232d      	movs	r3, #45	; 0x2d
 8004d0a:	700b      	strb	r3, [r1, #0]
 8004d0c:	4240      	negs	r0, r0
 8004d0e:	2101      	movs	r1, #1
 8004d10:	4421      	add	r1, r4
 8004d12:	f000 f841 	bl	8004d98 <__utoa>
 8004d16:	e7f1      	b.n	8004cfc <__itoa+0x10>
 8004d18:	2100      	movs	r1, #0
 8004d1a:	e7f9      	b.n	8004d10 <__itoa+0x24>

08004d1c <itoa>:
 8004d1c:	f7ff bfe6 	b.w	8004cec <__itoa>

08004d20 <memset>:
 8004d20:	4402      	add	r2, r0
 8004d22:	4603      	mov	r3, r0
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d100      	bne.n	8004d2a <memset+0xa>
 8004d28:	4770      	bx	lr
 8004d2a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d2e:	e7f9      	b.n	8004d24 <memset+0x4>

08004d30 <siprintf>:
 8004d30:	b40e      	push	{r1, r2, r3}
 8004d32:	b500      	push	{lr}
 8004d34:	b09c      	sub	sp, #112	; 0x70
 8004d36:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004d3a:	ab1d      	add	r3, sp, #116	; 0x74
 8004d3c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004d40:	9002      	str	r0, [sp, #8]
 8004d42:	9006      	str	r0, [sp, #24]
 8004d44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d48:	480a      	ldr	r0, [pc, #40]	; (8004d74 <siprintf+0x44>)
 8004d4a:	9104      	str	r1, [sp, #16]
 8004d4c:	9107      	str	r1, [sp, #28]
 8004d4e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004d52:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d56:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004d5a:	6800      	ldr	r0, [r0, #0]
 8004d5c:	9301      	str	r3, [sp, #4]
 8004d5e:	a902      	add	r1, sp, #8
 8004d60:	f000 f8b6 	bl	8004ed0 <_svfiprintf_r>
 8004d64:	9b02      	ldr	r3, [sp, #8]
 8004d66:	2200      	movs	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]
 8004d6a:	b01c      	add	sp, #112	; 0x70
 8004d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d70:	b003      	add	sp, #12
 8004d72:	4770      	bx	lr
 8004d74:	20000080 	.word	0x20000080

08004d78 <strcat>:
 8004d78:	b510      	push	{r4, lr}
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	3201      	adds	r2, #1
 8004d80:	781c      	ldrb	r4, [r3, #0]
 8004d82:	2c00      	cmp	r4, #0
 8004d84:	d1fa      	bne.n	8004d7c <strcat+0x4>
 8004d86:	3b01      	subs	r3, #1
 8004d88:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d8c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d90:	2a00      	cmp	r2, #0
 8004d92:	d1f9      	bne.n	8004d88 <strcat+0x10>
 8004d94:	bd10      	pop	{r4, pc}
	...

08004d98 <__utoa>:
 8004d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d9a:	4c1e      	ldr	r4, [pc, #120]	; (8004e14 <__utoa+0x7c>)
 8004d9c:	b08b      	sub	sp, #44	; 0x2c
 8004d9e:	4603      	mov	r3, r0
 8004da0:	460f      	mov	r7, r1
 8004da2:	466d      	mov	r5, sp
 8004da4:	f104 0e20 	add.w	lr, r4, #32
 8004da8:	6820      	ldr	r0, [r4, #0]
 8004daa:	6861      	ldr	r1, [r4, #4]
 8004dac:	462e      	mov	r6, r5
 8004dae:	c603      	stmia	r6!, {r0, r1}
 8004db0:	3408      	adds	r4, #8
 8004db2:	4574      	cmp	r4, lr
 8004db4:	4635      	mov	r5, r6
 8004db6:	d1f7      	bne.n	8004da8 <__utoa+0x10>
 8004db8:	7921      	ldrb	r1, [r4, #4]
 8004dba:	7131      	strb	r1, [r6, #4]
 8004dbc:	1e91      	subs	r1, r2, #2
 8004dbe:	6820      	ldr	r0, [r4, #0]
 8004dc0:	6030      	str	r0, [r6, #0]
 8004dc2:	2922      	cmp	r1, #34	; 0x22
 8004dc4:	f04f 0100 	mov.w	r1, #0
 8004dc8:	d904      	bls.n	8004dd4 <__utoa+0x3c>
 8004dca:	7039      	strb	r1, [r7, #0]
 8004dcc:	460f      	mov	r7, r1
 8004dce:	4638      	mov	r0, r7
 8004dd0:	b00b      	add	sp, #44	; 0x2c
 8004dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dd4:	1e78      	subs	r0, r7, #1
 8004dd6:	4606      	mov	r6, r0
 8004dd8:	fbb3 f5f2 	udiv	r5, r3, r2
 8004ddc:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8004de0:	fb02 3315 	mls	r3, r2, r5, r3
 8004de4:	4473      	add	r3, lr
 8004de6:	1c4c      	adds	r4, r1, #1
 8004de8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004dec:	f806 3f01 	strb.w	r3, [r6, #1]!
 8004df0:	462b      	mov	r3, r5
 8004df2:	b965      	cbnz	r5, 8004e0e <__utoa+0x76>
 8004df4:	553d      	strb	r5, [r7, r4]
 8004df6:	187a      	adds	r2, r7, r1
 8004df8:	1acc      	subs	r4, r1, r3
 8004dfa:	42a3      	cmp	r3, r4
 8004dfc:	dae7      	bge.n	8004dce <__utoa+0x36>
 8004dfe:	7844      	ldrb	r4, [r0, #1]
 8004e00:	7815      	ldrb	r5, [r2, #0]
 8004e02:	f800 5f01 	strb.w	r5, [r0, #1]!
 8004e06:	3301      	adds	r3, #1
 8004e08:	f802 4901 	strb.w	r4, [r2], #-1
 8004e0c:	e7f4      	b.n	8004df8 <__utoa+0x60>
 8004e0e:	4621      	mov	r1, r4
 8004e10:	e7e2      	b.n	8004dd8 <__utoa+0x40>
 8004e12:	bf00      	nop
 8004e14:	080057a0 	.word	0x080057a0

08004e18 <__ssputs_r>:
 8004e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e1c:	688e      	ldr	r6, [r1, #8]
 8004e1e:	429e      	cmp	r6, r3
 8004e20:	4682      	mov	sl, r0
 8004e22:	460c      	mov	r4, r1
 8004e24:	4691      	mov	r9, r2
 8004e26:	4698      	mov	r8, r3
 8004e28:	d835      	bhi.n	8004e96 <__ssputs_r+0x7e>
 8004e2a:	898a      	ldrh	r2, [r1, #12]
 8004e2c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e30:	d031      	beq.n	8004e96 <__ssputs_r+0x7e>
 8004e32:	6825      	ldr	r5, [r4, #0]
 8004e34:	6909      	ldr	r1, [r1, #16]
 8004e36:	1a6f      	subs	r7, r5, r1
 8004e38:	6965      	ldr	r5, [r4, #20]
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e40:	fb95 f5f3 	sdiv	r5, r5, r3
 8004e44:	f108 0301 	add.w	r3, r8, #1
 8004e48:	443b      	add	r3, r7
 8004e4a:	429d      	cmp	r5, r3
 8004e4c:	bf38      	it	cc
 8004e4e:	461d      	movcc	r5, r3
 8004e50:	0553      	lsls	r3, r2, #21
 8004e52:	d531      	bpl.n	8004eb8 <__ssputs_r+0xa0>
 8004e54:	4629      	mov	r1, r5
 8004e56:	f000 fb39 	bl	80054cc <_malloc_r>
 8004e5a:	4606      	mov	r6, r0
 8004e5c:	b950      	cbnz	r0, 8004e74 <__ssputs_r+0x5c>
 8004e5e:	230c      	movs	r3, #12
 8004e60:	f8ca 3000 	str.w	r3, [sl]
 8004e64:	89a3      	ldrh	r3, [r4, #12]
 8004e66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e6a:	81a3      	strh	r3, [r4, #12]
 8004e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e74:	463a      	mov	r2, r7
 8004e76:	6921      	ldr	r1, [r4, #16]
 8004e78:	f000 fab4 	bl	80053e4 <memcpy>
 8004e7c:	89a3      	ldrh	r3, [r4, #12]
 8004e7e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e86:	81a3      	strh	r3, [r4, #12]
 8004e88:	6126      	str	r6, [r4, #16]
 8004e8a:	6165      	str	r5, [r4, #20]
 8004e8c:	443e      	add	r6, r7
 8004e8e:	1bed      	subs	r5, r5, r7
 8004e90:	6026      	str	r6, [r4, #0]
 8004e92:	60a5      	str	r5, [r4, #8]
 8004e94:	4646      	mov	r6, r8
 8004e96:	4546      	cmp	r6, r8
 8004e98:	bf28      	it	cs
 8004e9a:	4646      	movcs	r6, r8
 8004e9c:	4632      	mov	r2, r6
 8004e9e:	4649      	mov	r1, r9
 8004ea0:	6820      	ldr	r0, [r4, #0]
 8004ea2:	f000 faaa 	bl	80053fa <memmove>
 8004ea6:	68a3      	ldr	r3, [r4, #8]
 8004ea8:	1b9b      	subs	r3, r3, r6
 8004eaa:	60a3      	str	r3, [r4, #8]
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	441e      	add	r6, r3
 8004eb0:	6026      	str	r6, [r4, #0]
 8004eb2:	2000      	movs	r0, #0
 8004eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eb8:	462a      	mov	r2, r5
 8004eba:	f000 fb65 	bl	8005588 <_realloc_r>
 8004ebe:	4606      	mov	r6, r0
 8004ec0:	2800      	cmp	r0, #0
 8004ec2:	d1e1      	bne.n	8004e88 <__ssputs_r+0x70>
 8004ec4:	6921      	ldr	r1, [r4, #16]
 8004ec6:	4650      	mov	r0, sl
 8004ec8:	f000 fab2 	bl	8005430 <_free_r>
 8004ecc:	e7c7      	b.n	8004e5e <__ssputs_r+0x46>
	...

08004ed0 <_svfiprintf_r>:
 8004ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ed4:	b09d      	sub	sp, #116	; 0x74
 8004ed6:	4680      	mov	r8, r0
 8004ed8:	9303      	str	r3, [sp, #12]
 8004eda:	898b      	ldrh	r3, [r1, #12]
 8004edc:	061c      	lsls	r4, r3, #24
 8004ede:	460d      	mov	r5, r1
 8004ee0:	4616      	mov	r6, r2
 8004ee2:	d50f      	bpl.n	8004f04 <_svfiprintf_r+0x34>
 8004ee4:	690b      	ldr	r3, [r1, #16]
 8004ee6:	b96b      	cbnz	r3, 8004f04 <_svfiprintf_r+0x34>
 8004ee8:	2140      	movs	r1, #64	; 0x40
 8004eea:	f000 faef 	bl	80054cc <_malloc_r>
 8004eee:	6028      	str	r0, [r5, #0]
 8004ef0:	6128      	str	r0, [r5, #16]
 8004ef2:	b928      	cbnz	r0, 8004f00 <_svfiprintf_r+0x30>
 8004ef4:	230c      	movs	r3, #12
 8004ef6:	f8c8 3000 	str.w	r3, [r8]
 8004efa:	f04f 30ff 	mov.w	r0, #4294967295
 8004efe:	e0c5      	b.n	800508c <_svfiprintf_r+0x1bc>
 8004f00:	2340      	movs	r3, #64	; 0x40
 8004f02:	616b      	str	r3, [r5, #20]
 8004f04:	2300      	movs	r3, #0
 8004f06:	9309      	str	r3, [sp, #36]	; 0x24
 8004f08:	2320      	movs	r3, #32
 8004f0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f0e:	2330      	movs	r3, #48	; 0x30
 8004f10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f14:	f04f 0b01 	mov.w	fp, #1
 8004f18:	4637      	mov	r7, r6
 8004f1a:	463c      	mov	r4, r7
 8004f1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d13c      	bne.n	8004f9e <_svfiprintf_r+0xce>
 8004f24:	ebb7 0a06 	subs.w	sl, r7, r6
 8004f28:	d00b      	beq.n	8004f42 <_svfiprintf_r+0x72>
 8004f2a:	4653      	mov	r3, sl
 8004f2c:	4632      	mov	r2, r6
 8004f2e:	4629      	mov	r1, r5
 8004f30:	4640      	mov	r0, r8
 8004f32:	f7ff ff71 	bl	8004e18 <__ssputs_r>
 8004f36:	3001      	adds	r0, #1
 8004f38:	f000 80a3 	beq.w	8005082 <_svfiprintf_r+0x1b2>
 8004f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f3e:	4453      	add	r3, sl
 8004f40:	9309      	str	r3, [sp, #36]	; 0x24
 8004f42:	783b      	ldrb	r3, [r7, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	f000 809c 	beq.w	8005082 <_svfiprintf_r+0x1b2>
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f50:	9304      	str	r3, [sp, #16]
 8004f52:	9307      	str	r3, [sp, #28]
 8004f54:	9205      	str	r2, [sp, #20]
 8004f56:	9306      	str	r3, [sp, #24]
 8004f58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f5c:	931a      	str	r3, [sp, #104]	; 0x68
 8004f5e:	2205      	movs	r2, #5
 8004f60:	7821      	ldrb	r1, [r4, #0]
 8004f62:	4850      	ldr	r0, [pc, #320]	; (80050a4 <_svfiprintf_r+0x1d4>)
 8004f64:	f7fb f93c 	bl	80001e0 <memchr>
 8004f68:	1c67      	adds	r7, r4, #1
 8004f6a:	9b04      	ldr	r3, [sp, #16]
 8004f6c:	b9d8      	cbnz	r0, 8004fa6 <_svfiprintf_r+0xd6>
 8004f6e:	06d9      	lsls	r1, r3, #27
 8004f70:	bf44      	itt	mi
 8004f72:	2220      	movmi	r2, #32
 8004f74:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f78:	071a      	lsls	r2, r3, #28
 8004f7a:	bf44      	itt	mi
 8004f7c:	222b      	movmi	r2, #43	; 0x2b
 8004f7e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f82:	7822      	ldrb	r2, [r4, #0]
 8004f84:	2a2a      	cmp	r2, #42	; 0x2a
 8004f86:	d016      	beq.n	8004fb6 <_svfiprintf_r+0xe6>
 8004f88:	9a07      	ldr	r2, [sp, #28]
 8004f8a:	2100      	movs	r1, #0
 8004f8c:	200a      	movs	r0, #10
 8004f8e:	4627      	mov	r7, r4
 8004f90:	3401      	adds	r4, #1
 8004f92:	783b      	ldrb	r3, [r7, #0]
 8004f94:	3b30      	subs	r3, #48	; 0x30
 8004f96:	2b09      	cmp	r3, #9
 8004f98:	d951      	bls.n	800503e <_svfiprintf_r+0x16e>
 8004f9a:	b1c9      	cbz	r1, 8004fd0 <_svfiprintf_r+0x100>
 8004f9c:	e011      	b.n	8004fc2 <_svfiprintf_r+0xf2>
 8004f9e:	2b25      	cmp	r3, #37	; 0x25
 8004fa0:	d0c0      	beq.n	8004f24 <_svfiprintf_r+0x54>
 8004fa2:	4627      	mov	r7, r4
 8004fa4:	e7b9      	b.n	8004f1a <_svfiprintf_r+0x4a>
 8004fa6:	4a3f      	ldr	r2, [pc, #252]	; (80050a4 <_svfiprintf_r+0x1d4>)
 8004fa8:	1a80      	subs	r0, r0, r2
 8004faa:	fa0b f000 	lsl.w	r0, fp, r0
 8004fae:	4318      	orrs	r0, r3
 8004fb0:	9004      	str	r0, [sp, #16]
 8004fb2:	463c      	mov	r4, r7
 8004fb4:	e7d3      	b.n	8004f5e <_svfiprintf_r+0x8e>
 8004fb6:	9a03      	ldr	r2, [sp, #12]
 8004fb8:	1d11      	adds	r1, r2, #4
 8004fba:	6812      	ldr	r2, [r2, #0]
 8004fbc:	9103      	str	r1, [sp, #12]
 8004fbe:	2a00      	cmp	r2, #0
 8004fc0:	db01      	blt.n	8004fc6 <_svfiprintf_r+0xf6>
 8004fc2:	9207      	str	r2, [sp, #28]
 8004fc4:	e004      	b.n	8004fd0 <_svfiprintf_r+0x100>
 8004fc6:	4252      	negs	r2, r2
 8004fc8:	f043 0302 	orr.w	r3, r3, #2
 8004fcc:	9207      	str	r2, [sp, #28]
 8004fce:	9304      	str	r3, [sp, #16]
 8004fd0:	783b      	ldrb	r3, [r7, #0]
 8004fd2:	2b2e      	cmp	r3, #46	; 0x2e
 8004fd4:	d10e      	bne.n	8004ff4 <_svfiprintf_r+0x124>
 8004fd6:	787b      	ldrb	r3, [r7, #1]
 8004fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8004fda:	f107 0101 	add.w	r1, r7, #1
 8004fde:	d132      	bne.n	8005046 <_svfiprintf_r+0x176>
 8004fe0:	9b03      	ldr	r3, [sp, #12]
 8004fe2:	1d1a      	adds	r2, r3, #4
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	9203      	str	r2, [sp, #12]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	bfb8      	it	lt
 8004fec:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ff0:	3702      	adds	r7, #2
 8004ff2:	9305      	str	r3, [sp, #20]
 8004ff4:	4c2c      	ldr	r4, [pc, #176]	; (80050a8 <_svfiprintf_r+0x1d8>)
 8004ff6:	7839      	ldrb	r1, [r7, #0]
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	f7fb f8f0 	bl	80001e0 <memchr>
 8005000:	b138      	cbz	r0, 8005012 <_svfiprintf_r+0x142>
 8005002:	2340      	movs	r3, #64	; 0x40
 8005004:	1b00      	subs	r0, r0, r4
 8005006:	fa03 f000 	lsl.w	r0, r3, r0
 800500a:	9b04      	ldr	r3, [sp, #16]
 800500c:	4303      	orrs	r3, r0
 800500e:	9304      	str	r3, [sp, #16]
 8005010:	3701      	adds	r7, #1
 8005012:	7839      	ldrb	r1, [r7, #0]
 8005014:	4825      	ldr	r0, [pc, #148]	; (80050ac <_svfiprintf_r+0x1dc>)
 8005016:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800501a:	2206      	movs	r2, #6
 800501c:	1c7e      	adds	r6, r7, #1
 800501e:	f7fb f8df 	bl	80001e0 <memchr>
 8005022:	2800      	cmp	r0, #0
 8005024:	d035      	beq.n	8005092 <_svfiprintf_r+0x1c2>
 8005026:	4b22      	ldr	r3, [pc, #136]	; (80050b0 <_svfiprintf_r+0x1e0>)
 8005028:	b9fb      	cbnz	r3, 800506a <_svfiprintf_r+0x19a>
 800502a:	9b03      	ldr	r3, [sp, #12]
 800502c:	3307      	adds	r3, #7
 800502e:	f023 0307 	bic.w	r3, r3, #7
 8005032:	3308      	adds	r3, #8
 8005034:	9303      	str	r3, [sp, #12]
 8005036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005038:	444b      	add	r3, r9
 800503a:	9309      	str	r3, [sp, #36]	; 0x24
 800503c:	e76c      	b.n	8004f18 <_svfiprintf_r+0x48>
 800503e:	fb00 3202 	mla	r2, r0, r2, r3
 8005042:	2101      	movs	r1, #1
 8005044:	e7a3      	b.n	8004f8e <_svfiprintf_r+0xbe>
 8005046:	2300      	movs	r3, #0
 8005048:	9305      	str	r3, [sp, #20]
 800504a:	4618      	mov	r0, r3
 800504c:	240a      	movs	r4, #10
 800504e:	460f      	mov	r7, r1
 8005050:	3101      	adds	r1, #1
 8005052:	783a      	ldrb	r2, [r7, #0]
 8005054:	3a30      	subs	r2, #48	; 0x30
 8005056:	2a09      	cmp	r2, #9
 8005058:	d903      	bls.n	8005062 <_svfiprintf_r+0x192>
 800505a:	2b00      	cmp	r3, #0
 800505c:	d0ca      	beq.n	8004ff4 <_svfiprintf_r+0x124>
 800505e:	9005      	str	r0, [sp, #20]
 8005060:	e7c8      	b.n	8004ff4 <_svfiprintf_r+0x124>
 8005062:	fb04 2000 	mla	r0, r4, r0, r2
 8005066:	2301      	movs	r3, #1
 8005068:	e7f1      	b.n	800504e <_svfiprintf_r+0x17e>
 800506a:	ab03      	add	r3, sp, #12
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	462a      	mov	r2, r5
 8005070:	4b10      	ldr	r3, [pc, #64]	; (80050b4 <_svfiprintf_r+0x1e4>)
 8005072:	a904      	add	r1, sp, #16
 8005074:	4640      	mov	r0, r8
 8005076:	f3af 8000 	nop.w
 800507a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800507e:	4681      	mov	r9, r0
 8005080:	d1d9      	bne.n	8005036 <_svfiprintf_r+0x166>
 8005082:	89ab      	ldrh	r3, [r5, #12]
 8005084:	065b      	lsls	r3, r3, #25
 8005086:	f53f af38 	bmi.w	8004efa <_svfiprintf_r+0x2a>
 800508a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800508c:	b01d      	add	sp, #116	; 0x74
 800508e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005092:	ab03      	add	r3, sp, #12
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	462a      	mov	r2, r5
 8005098:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <_svfiprintf_r+0x1e4>)
 800509a:	a904      	add	r1, sp, #16
 800509c:	4640      	mov	r0, r8
 800509e:	f000 f881 	bl	80051a4 <_printf_i>
 80050a2:	e7ea      	b.n	800507a <_svfiprintf_r+0x1aa>
 80050a4:	080057c5 	.word	0x080057c5
 80050a8:	080057cb 	.word	0x080057cb
 80050ac:	080057cf 	.word	0x080057cf
 80050b0:	00000000 	.word	0x00000000
 80050b4:	08004e19 	.word	0x08004e19

080050b8 <_printf_common>:
 80050b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050bc:	4691      	mov	r9, r2
 80050be:	461f      	mov	r7, r3
 80050c0:	688a      	ldr	r2, [r1, #8]
 80050c2:	690b      	ldr	r3, [r1, #16]
 80050c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050c8:	4293      	cmp	r3, r2
 80050ca:	bfb8      	it	lt
 80050cc:	4613      	movlt	r3, r2
 80050ce:	f8c9 3000 	str.w	r3, [r9]
 80050d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050d6:	4606      	mov	r6, r0
 80050d8:	460c      	mov	r4, r1
 80050da:	b112      	cbz	r2, 80050e2 <_printf_common+0x2a>
 80050dc:	3301      	adds	r3, #1
 80050de:	f8c9 3000 	str.w	r3, [r9]
 80050e2:	6823      	ldr	r3, [r4, #0]
 80050e4:	0699      	lsls	r1, r3, #26
 80050e6:	bf42      	ittt	mi
 80050e8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80050ec:	3302      	addmi	r3, #2
 80050ee:	f8c9 3000 	strmi.w	r3, [r9]
 80050f2:	6825      	ldr	r5, [r4, #0]
 80050f4:	f015 0506 	ands.w	r5, r5, #6
 80050f8:	d107      	bne.n	800510a <_printf_common+0x52>
 80050fa:	f104 0a19 	add.w	sl, r4, #25
 80050fe:	68e3      	ldr	r3, [r4, #12]
 8005100:	f8d9 2000 	ldr.w	r2, [r9]
 8005104:	1a9b      	subs	r3, r3, r2
 8005106:	429d      	cmp	r5, r3
 8005108:	db29      	blt.n	800515e <_printf_common+0xa6>
 800510a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800510e:	6822      	ldr	r2, [r4, #0]
 8005110:	3300      	adds	r3, #0
 8005112:	bf18      	it	ne
 8005114:	2301      	movne	r3, #1
 8005116:	0692      	lsls	r2, r2, #26
 8005118:	d42e      	bmi.n	8005178 <_printf_common+0xc0>
 800511a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800511e:	4639      	mov	r1, r7
 8005120:	4630      	mov	r0, r6
 8005122:	47c0      	blx	r8
 8005124:	3001      	adds	r0, #1
 8005126:	d021      	beq.n	800516c <_printf_common+0xb4>
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	68e5      	ldr	r5, [r4, #12]
 800512c:	f8d9 2000 	ldr.w	r2, [r9]
 8005130:	f003 0306 	and.w	r3, r3, #6
 8005134:	2b04      	cmp	r3, #4
 8005136:	bf08      	it	eq
 8005138:	1aad      	subeq	r5, r5, r2
 800513a:	68a3      	ldr	r3, [r4, #8]
 800513c:	6922      	ldr	r2, [r4, #16]
 800513e:	bf0c      	ite	eq
 8005140:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005144:	2500      	movne	r5, #0
 8005146:	4293      	cmp	r3, r2
 8005148:	bfc4      	itt	gt
 800514a:	1a9b      	subgt	r3, r3, r2
 800514c:	18ed      	addgt	r5, r5, r3
 800514e:	f04f 0900 	mov.w	r9, #0
 8005152:	341a      	adds	r4, #26
 8005154:	454d      	cmp	r5, r9
 8005156:	d11b      	bne.n	8005190 <_printf_common+0xd8>
 8005158:	2000      	movs	r0, #0
 800515a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800515e:	2301      	movs	r3, #1
 8005160:	4652      	mov	r2, sl
 8005162:	4639      	mov	r1, r7
 8005164:	4630      	mov	r0, r6
 8005166:	47c0      	blx	r8
 8005168:	3001      	adds	r0, #1
 800516a:	d103      	bne.n	8005174 <_printf_common+0xbc>
 800516c:	f04f 30ff 	mov.w	r0, #4294967295
 8005170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005174:	3501      	adds	r5, #1
 8005176:	e7c2      	b.n	80050fe <_printf_common+0x46>
 8005178:	18e1      	adds	r1, r4, r3
 800517a:	1c5a      	adds	r2, r3, #1
 800517c:	2030      	movs	r0, #48	; 0x30
 800517e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005182:	4422      	add	r2, r4
 8005184:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005188:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800518c:	3302      	adds	r3, #2
 800518e:	e7c4      	b.n	800511a <_printf_common+0x62>
 8005190:	2301      	movs	r3, #1
 8005192:	4622      	mov	r2, r4
 8005194:	4639      	mov	r1, r7
 8005196:	4630      	mov	r0, r6
 8005198:	47c0      	blx	r8
 800519a:	3001      	adds	r0, #1
 800519c:	d0e6      	beq.n	800516c <_printf_common+0xb4>
 800519e:	f109 0901 	add.w	r9, r9, #1
 80051a2:	e7d7      	b.n	8005154 <_printf_common+0x9c>

080051a4 <_printf_i>:
 80051a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80051a8:	4617      	mov	r7, r2
 80051aa:	7e0a      	ldrb	r2, [r1, #24]
 80051ac:	b085      	sub	sp, #20
 80051ae:	2a6e      	cmp	r2, #110	; 0x6e
 80051b0:	4698      	mov	r8, r3
 80051b2:	4606      	mov	r6, r0
 80051b4:	460c      	mov	r4, r1
 80051b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051b8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80051bc:	f000 80bc 	beq.w	8005338 <_printf_i+0x194>
 80051c0:	d81a      	bhi.n	80051f8 <_printf_i+0x54>
 80051c2:	2a63      	cmp	r2, #99	; 0x63
 80051c4:	d02e      	beq.n	8005224 <_printf_i+0x80>
 80051c6:	d80a      	bhi.n	80051de <_printf_i+0x3a>
 80051c8:	2a00      	cmp	r2, #0
 80051ca:	f000 80c8 	beq.w	800535e <_printf_i+0x1ba>
 80051ce:	2a58      	cmp	r2, #88	; 0x58
 80051d0:	f000 808a 	beq.w	80052e8 <_printf_i+0x144>
 80051d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051d8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80051dc:	e02a      	b.n	8005234 <_printf_i+0x90>
 80051de:	2a64      	cmp	r2, #100	; 0x64
 80051e0:	d001      	beq.n	80051e6 <_printf_i+0x42>
 80051e2:	2a69      	cmp	r2, #105	; 0x69
 80051e4:	d1f6      	bne.n	80051d4 <_printf_i+0x30>
 80051e6:	6821      	ldr	r1, [r4, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	f011 0f80 	tst.w	r1, #128	; 0x80
 80051ee:	d023      	beq.n	8005238 <_printf_i+0x94>
 80051f0:	1d11      	adds	r1, r2, #4
 80051f2:	6019      	str	r1, [r3, #0]
 80051f4:	6813      	ldr	r3, [r2, #0]
 80051f6:	e027      	b.n	8005248 <_printf_i+0xa4>
 80051f8:	2a73      	cmp	r2, #115	; 0x73
 80051fa:	f000 80b4 	beq.w	8005366 <_printf_i+0x1c2>
 80051fe:	d808      	bhi.n	8005212 <_printf_i+0x6e>
 8005200:	2a6f      	cmp	r2, #111	; 0x6f
 8005202:	d02a      	beq.n	800525a <_printf_i+0xb6>
 8005204:	2a70      	cmp	r2, #112	; 0x70
 8005206:	d1e5      	bne.n	80051d4 <_printf_i+0x30>
 8005208:	680a      	ldr	r2, [r1, #0]
 800520a:	f042 0220 	orr.w	r2, r2, #32
 800520e:	600a      	str	r2, [r1, #0]
 8005210:	e003      	b.n	800521a <_printf_i+0x76>
 8005212:	2a75      	cmp	r2, #117	; 0x75
 8005214:	d021      	beq.n	800525a <_printf_i+0xb6>
 8005216:	2a78      	cmp	r2, #120	; 0x78
 8005218:	d1dc      	bne.n	80051d4 <_printf_i+0x30>
 800521a:	2278      	movs	r2, #120	; 0x78
 800521c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005220:	496e      	ldr	r1, [pc, #440]	; (80053dc <_printf_i+0x238>)
 8005222:	e064      	b.n	80052ee <_printf_i+0x14a>
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800522a:	1d11      	adds	r1, r2, #4
 800522c:	6019      	str	r1, [r3, #0]
 800522e:	6813      	ldr	r3, [r2, #0]
 8005230:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005234:	2301      	movs	r3, #1
 8005236:	e0a3      	b.n	8005380 <_printf_i+0x1dc>
 8005238:	f011 0f40 	tst.w	r1, #64	; 0x40
 800523c:	f102 0104 	add.w	r1, r2, #4
 8005240:	6019      	str	r1, [r3, #0]
 8005242:	d0d7      	beq.n	80051f4 <_printf_i+0x50>
 8005244:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005248:	2b00      	cmp	r3, #0
 800524a:	da03      	bge.n	8005254 <_printf_i+0xb0>
 800524c:	222d      	movs	r2, #45	; 0x2d
 800524e:	425b      	negs	r3, r3
 8005250:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005254:	4962      	ldr	r1, [pc, #392]	; (80053e0 <_printf_i+0x23c>)
 8005256:	220a      	movs	r2, #10
 8005258:	e017      	b.n	800528a <_printf_i+0xe6>
 800525a:	6820      	ldr	r0, [r4, #0]
 800525c:	6819      	ldr	r1, [r3, #0]
 800525e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005262:	d003      	beq.n	800526c <_printf_i+0xc8>
 8005264:	1d08      	adds	r0, r1, #4
 8005266:	6018      	str	r0, [r3, #0]
 8005268:	680b      	ldr	r3, [r1, #0]
 800526a:	e006      	b.n	800527a <_printf_i+0xd6>
 800526c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005270:	f101 0004 	add.w	r0, r1, #4
 8005274:	6018      	str	r0, [r3, #0]
 8005276:	d0f7      	beq.n	8005268 <_printf_i+0xc4>
 8005278:	880b      	ldrh	r3, [r1, #0]
 800527a:	4959      	ldr	r1, [pc, #356]	; (80053e0 <_printf_i+0x23c>)
 800527c:	2a6f      	cmp	r2, #111	; 0x6f
 800527e:	bf14      	ite	ne
 8005280:	220a      	movne	r2, #10
 8005282:	2208      	moveq	r2, #8
 8005284:	2000      	movs	r0, #0
 8005286:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800528a:	6865      	ldr	r5, [r4, #4]
 800528c:	60a5      	str	r5, [r4, #8]
 800528e:	2d00      	cmp	r5, #0
 8005290:	f2c0 809c 	blt.w	80053cc <_printf_i+0x228>
 8005294:	6820      	ldr	r0, [r4, #0]
 8005296:	f020 0004 	bic.w	r0, r0, #4
 800529a:	6020      	str	r0, [r4, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d13f      	bne.n	8005320 <_printf_i+0x17c>
 80052a0:	2d00      	cmp	r5, #0
 80052a2:	f040 8095 	bne.w	80053d0 <_printf_i+0x22c>
 80052a6:	4675      	mov	r5, lr
 80052a8:	2a08      	cmp	r2, #8
 80052aa:	d10b      	bne.n	80052c4 <_printf_i+0x120>
 80052ac:	6823      	ldr	r3, [r4, #0]
 80052ae:	07da      	lsls	r2, r3, #31
 80052b0:	d508      	bpl.n	80052c4 <_printf_i+0x120>
 80052b2:	6923      	ldr	r3, [r4, #16]
 80052b4:	6862      	ldr	r2, [r4, #4]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	bfde      	ittt	le
 80052ba:	2330      	movle	r3, #48	; 0x30
 80052bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80052c4:	ebae 0305 	sub.w	r3, lr, r5
 80052c8:	6123      	str	r3, [r4, #16]
 80052ca:	f8cd 8000 	str.w	r8, [sp]
 80052ce:	463b      	mov	r3, r7
 80052d0:	aa03      	add	r2, sp, #12
 80052d2:	4621      	mov	r1, r4
 80052d4:	4630      	mov	r0, r6
 80052d6:	f7ff feef 	bl	80050b8 <_printf_common>
 80052da:	3001      	adds	r0, #1
 80052dc:	d155      	bne.n	800538a <_printf_i+0x1e6>
 80052de:	f04f 30ff 	mov.w	r0, #4294967295
 80052e2:	b005      	add	sp, #20
 80052e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052e8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80052ec:	493c      	ldr	r1, [pc, #240]	; (80053e0 <_printf_i+0x23c>)
 80052ee:	6822      	ldr	r2, [r4, #0]
 80052f0:	6818      	ldr	r0, [r3, #0]
 80052f2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80052f6:	f100 0504 	add.w	r5, r0, #4
 80052fa:	601d      	str	r5, [r3, #0]
 80052fc:	d001      	beq.n	8005302 <_printf_i+0x15e>
 80052fe:	6803      	ldr	r3, [r0, #0]
 8005300:	e002      	b.n	8005308 <_printf_i+0x164>
 8005302:	0655      	lsls	r5, r2, #25
 8005304:	d5fb      	bpl.n	80052fe <_printf_i+0x15a>
 8005306:	8803      	ldrh	r3, [r0, #0]
 8005308:	07d0      	lsls	r0, r2, #31
 800530a:	bf44      	itt	mi
 800530c:	f042 0220 	orrmi.w	r2, r2, #32
 8005310:	6022      	strmi	r2, [r4, #0]
 8005312:	b91b      	cbnz	r3, 800531c <_printf_i+0x178>
 8005314:	6822      	ldr	r2, [r4, #0]
 8005316:	f022 0220 	bic.w	r2, r2, #32
 800531a:	6022      	str	r2, [r4, #0]
 800531c:	2210      	movs	r2, #16
 800531e:	e7b1      	b.n	8005284 <_printf_i+0xe0>
 8005320:	4675      	mov	r5, lr
 8005322:	fbb3 f0f2 	udiv	r0, r3, r2
 8005326:	fb02 3310 	mls	r3, r2, r0, r3
 800532a:	5ccb      	ldrb	r3, [r1, r3]
 800532c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005330:	4603      	mov	r3, r0
 8005332:	2800      	cmp	r0, #0
 8005334:	d1f5      	bne.n	8005322 <_printf_i+0x17e>
 8005336:	e7b7      	b.n	80052a8 <_printf_i+0x104>
 8005338:	6808      	ldr	r0, [r1, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	6949      	ldr	r1, [r1, #20]
 800533e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005342:	d004      	beq.n	800534e <_printf_i+0x1aa>
 8005344:	1d10      	adds	r0, r2, #4
 8005346:	6018      	str	r0, [r3, #0]
 8005348:	6813      	ldr	r3, [r2, #0]
 800534a:	6019      	str	r1, [r3, #0]
 800534c:	e007      	b.n	800535e <_printf_i+0x1ba>
 800534e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005352:	f102 0004 	add.w	r0, r2, #4
 8005356:	6018      	str	r0, [r3, #0]
 8005358:	6813      	ldr	r3, [r2, #0]
 800535a:	d0f6      	beq.n	800534a <_printf_i+0x1a6>
 800535c:	8019      	strh	r1, [r3, #0]
 800535e:	2300      	movs	r3, #0
 8005360:	6123      	str	r3, [r4, #16]
 8005362:	4675      	mov	r5, lr
 8005364:	e7b1      	b.n	80052ca <_printf_i+0x126>
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	1d11      	adds	r1, r2, #4
 800536a:	6019      	str	r1, [r3, #0]
 800536c:	6815      	ldr	r5, [r2, #0]
 800536e:	6862      	ldr	r2, [r4, #4]
 8005370:	2100      	movs	r1, #0
 8005372:	4628      	mov	r0, r5
 8005374:	f7fa ff34 	bl	80001e0 <memchr>
 8005378:	b108      	cbz	r0, 800537e <_printf_i+0x1da>
 800537a:	1b40      	subs	r0, r0, r5
 800537c:	6060      	str	r0, [r4, #4]
 800537e:	6863      	ldr	r3, [r4, #4]
 8005380:	6123      	str	r3, [r4, #16]
 8005382:	2300      	movs	r3, #0
 8005384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005388:	e79f      	b.n	80052ca <_printf_i+0x126>
 800538a:	6923      	ldr	r3, [r4, #16]
 800538c:	462a      	mov	r2, r5
 800538e:	4639      	mov	r1, r7
 8005390:	4630      	mov	r0, r6
 8005392:	47c0      	blx	r8
 8005394:	3001      	adds	r0, #1
 8005396:	d0a2      	beq.n	80052de <_printf_i+0x13a>
 8005398:	6823      	ldr	r3, [r4, #0]
 800539a:	079b      	lsls	r3, r3, #30
 800539c:	d507      	bpl.n	80053ae <_printf_i+0x20a>
 800539e:	2500      	movs	r5, #0
 80053a0:	f104 0919 	add.w	r9, r4, #25
 80053a4:	68e3      	ldr	r3, [r4, #12]
 80053a6:	9a03      	ldr	r2, [sp, #12]
 80053a8:	1a9b      	subs	r3, r3, r2
 80053aa:	429d      	cmp	r5, r3
 80053ac:	db05      	blt.n	80053ba <_printf_i+0x216>
 80053ae:	68e0      	ldr	r0, [r4, #12]
 80053b0:	9b03      	ldr	r3, [sp, #12]
 80053b2:	4298      	cmp	r0, r3
 80053b4:	bfb8      	it	lt
 80053b6:	4618      	movlt	r0, r3
 80053b8:	e793      	b.n	80052e2 <_printf_i+0x13e>
 80053ba:	2301      	movs	r3, #1
 80053bc:	464a      	mov	r2, r9
 80053be:	4639      	mov	r1, r7
 80053c0:	4630      	mov	r0, r6
 80053c2:	47c0      	blx	r8
 80053c4:	3001      	adds	r0, #1
 80053c6:	d08a      	beq.n	80052de <_printf_i+0x13a>
 80053c8:	3501      	adds	r5, #1
 80053ca:	e7eb      	b.n	80053a4 <_printf_i+0x200>
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1a7      	bne.n	8005320 <_printf_i+0x17c>
 80053d0:	780b      	ldrb	r3, [r1, #0]
 80053d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053da:	e765      	b.n	80052a8 <_printf_i+0x104>
 80053dc:	080057e7 	.word	0x080057e7
 80053e0:	080057d6 	.word	0x080057d6

080053e4 <memcpy>:
 80053e4:	b510      	push	{r4, lr}
 80053e6:	1e43      	subs	r3, r0, #1
 80053e8:	440a      	add	r2, r1
 80053ea:	4291      	cmp	r1, r2
 80053ec:	d100      	bne.n	80053f0 <memcpy+0xc>
 80053ee:	bd10      	pop	{r4, pc}
 80053f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053f8:	e7f7      	b.n	80053ea <memcpy+0x6>

080053fa <memmove>:
 80053fa:	4288      	cmp	r0, r1
 80053fc:	b510      	push	{r4, lr}
 80053fe:	eb01 0302 	add.w	r3, r1, r2
 8005402:	d803      	bhi.n	800540c <memmove+0x12>
 8005404:	1e42      	subs	r2, r0, #1
 8005406:	4299      	cmp	r1, r3
 8005408:	d10c      	bne.n	8005424 <memmove+0x2a>
 800540a:	bd10      	pop	{r4, pc}
 800540c:	4298      	cmp	r0, r3
 800540e:	d2f9      	bcs.n	8005404 <memmove+0xa>
 8005410:	1881      	adds	r1, r0, r2
 8005412:	1ad2      	subs	r2, r2, r3
 8005414:	42d3      	cmn	r3, r2
 8005416:	d100      	bne.n	800541a <memmove+0x20>
 8005418:	bd10      	pop	{r4, pc}
 800541a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800541e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005422:	e7f7      	b.n	8005414 <memmove+0x1a>
 8005424:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005428:	f802 4f01 	strb.w	r4, [r2, #1]!
 800542c:	e7eb      	b.n	8005406 <memmove+0xc>
	...

08005430 <_free_r>:
 8005430:	b538      	push	{r3, r4, r5, lr}
 8005432:	4605      	mov	r5, r0
 8005434:	2900      	cmp	r1, #0
 8005436:	d045      	beq.n	80054c4 <_free_r+0x94>
 8005438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800543c:	1f0c      	subs	r4, r1, #4
 800543e:	2b00      	cmp	r3, #0
 8005440:	bfb8      	it	lt
 8005442:	18e4      	addlt	r4, r4, r3
 8005444:	f000 f8d6 	bl	80055f4 <__malloc_lock>
 8005448:	4a1f      	ldr	r2, [pc, #124]	; (80054c8 <_free_r+0x98>)
 800544a:	6813      	ldr	r3, [r2, #0]
 800544c:	4610      	mov	r0, r2
 800544e:	b933      	cbnz	r3, 800545e <_free_r+0x2e>
 8005450:	6063      	str	r3, [r4, #4]
 8005452:	6014      	str	r4, [r2, #0]
 8005454:	4628      	mov	r0, r5
 8005456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800545a:	f000 b8cc 	b.w	80055f6 <__malloc_unlock>
 800545e:	42a3      	cmp	r3, r4
 8005460:	d90c      	bls.n	800547c <_free_r+0x4c>
 8005462:	6821      	ldr	r1, [r4, #0]
 8005464:	1862      	adds	r2, r4, r1
 8005466:	4293      	cmp	r3, r2
 8005468:	bf04      	itt	eq
 800546a:	681a      	ldreq	r2, [r3, #0]
 800546c:	685b      	ldreq	r3, [r3, #4]
 800546e:	6063      	str	r3, [r4, #4]
 8005470:	bf04      	itt	eq
 8005472:	1852      	addeq	r2, r2, r1
 8005474:	6022      	streq	r2, [r4, #0]
 8005476:	6004      	str	r4, [r0, #0]
 8005478:	e7ec      	b.n	8005454 <_free_r+0x24>
 800547a:	4613      	mov	r3, r2
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	b10a      	cbz	r2, 8005484 <_free_r+0x54>
 8005480:	42a2      	cmp	r2, r4
 8005482:	d9fa      	bls.n	800547a <_free_r+0x4a>
 8005484:	6819      	ldr	r1, [r3, #0]
 8005486:	1858      	adds	r0, r3, r1
 8005488:	42a0      	cmp	r0, r4
 800548a:	d10b      	bne.n	80054a4 <_free_r+0x74>
 800548c:	6820      	ldr	r0, [r4, #0]
 800548e:	4401      	add	r1, r0
 8005490:	1858      	adds	r0, r3, r1
 8005492:	4282      	cmp	r2, r0
 8005494:	6019      	str	r1, [r3, #0]
 8005496:	d1dd      	bne.n	8005454 <_free_r+0x24>
 8005498:	6810      	ldr	r0, [r2, #0]
 800549a:	6852      	ldr	r2, [r2, #4]
 800549c:	605a      	str	r2, [r3, #4]
 800549e:	4401      	add	r1, r0
 80054a0:	6019      	str	r1, [r3, #0]
 80054a2:	e7d7      	b.n	8005454 <_free_r+0x24>
 80054a4:	d902      	bls.n	80054ac <_free_r+0x7c>
 80054a6:	230c      	movs	r3, #12
 80054a8:	602b      	str	r3, [r5, #0]
 80054aa:	e7d3      	b.n	8005454 <_free_r+0x24>
 80054ac:	6820      	ldr	r0, [r4, #0]
 80054ae:	1821      	adds	r1, r4, r0
 80054b0:	428a      	cmp	r2, r1
 80054b2:	bf04      	itt	eq
 80054b4:	6811      	ldreq	r1, [r2, #0]
 80054b6:	6852      	ldreq	r2, [r2, #4]
 80054b8:	6062      	str	r2, [r4, #4]
 80054ba:	bf04      	itt	eq
 80054bc:	1809      	addeq	r1, r1, r0
 80054be:	6021      	streq	r1, [r4, #0]
 80054c0:	605c      	str	r4, [r3, #4]
 80054c2:	e7c7      	b.n	8005454 <_free_r+0x24>
 80054c4:	bd38      	pop	{r3, r4, r5, pc}
 80054c6:	bf00      	nop
 80054c8:	20000100 	.word	0x20000100

080054cc <_malloc_r>:
 80054cc:	b570      	push	{r4, r5, r6, lr}
 80054ce:	1ccd      	adds	r5, r1, #3
 80054d0:	f025 0503 	bic.w	r5, r5, #3
 80054d4:	3508      	adds	r5, #8
 80054d6:	2d0c      	cmp	r5, #12
 80054d8:	bf38      	it	cc
 80054da:	250c      	movcc	r5, #12
 80054dc:	2d00      	cmp	r5, #0
 80054de:	4606      	mov	r6, r0
 80054e0:	db01      	blt.n	80054e6 <_malloc_r+0x1a>
 80054e2:	42a9      	cmp	r1, r5
 80054e4:	d903      	bls.n	80054ee <_malloc_r+0x22>
 80054e6:	230c      	movs	r3, #12
 80054e8:	6033      	str	r3, [r6, #0]
 80054ea:	2000      	movs	r0, #0
 80054ec:	bd70      	pop	{r4, r5, r6, pc}
 80054ee:	f000 f881 	bl	80055f4 <__malloc_lock>
 80054f2:	4a23      	ldr	r2, [pc, #140]	; (8005580 <_malloc_r+0xb4>)
 80054f4:	6814      	ldr	r4, [r2, #0]
 80054f6:	4621      	mov	r1, r4
 80054f8:	b991      	cbnz	r1, 8005520 <_malloc_r+0x54>
 80054fa:	4c22      	ldr	r4, [pc, #136]	; (8005584 <_malloc_r+0xb8>)
 80054fc:	6823      	ldr	r3, [r4, #0]
 80054fe:	b91b      	cbnz	r3, 8005508 <_malloc_r+0x3c>
 8005500:	4630      	mov	r0, r6
 8005502:	f000 f867 	bl	80055d4 <_sbrk_r>
 8005506:	6020      	str	r0, [r4, #0]
 8005508:	4629      	mov	r1, r5
 800550a:	4630      	mov	r0, r6
 800550c:	f000 f862 	bl	80055d4 <_sbrk_r>
 8005510:	1c43      	adds	r3, r0, #1
 8005512:	d126      	bne.n	8005562 <_malloc_r+0x96>
 8005514:	230c      	movs	r3, #12
 8005516:	6033      	str	r3, [r6, #0]
 8005518:	4630      	mov	r0, r6
 800551a:	f000 f86c 	bl	80055f6 <__malloc_unlock>
 800551e:	e7e4      	b.n	80054ea <_malloc_r+0x1e>
 8005520:	680b      	ldr	r3, [r1, #0]
 8005522:	1b5b      	subs	r3, r3, r5
 8005524:	d41a      	bmi.n	800555c <_malloc_r+0x90>
 8005526:	2b0b      	cmp	r3, #11
 8005528:	d90f      	bls.n	800554a <_malloc_r+0x7e>
 800552a:	600b      	str	r3, [r1, #0]
 800552c:	50cd      	str	r5, [r1, r3]
 800552e:	18cc      	adds	r4, r1, r3
 8005530:	4630      	mov	r0, r6
 8005532:	f000 f860 	bl	80055f6 <__malloc_unlock>
 8005536:	f104 000b 	add.w	r0, r4, #11
 800553a:	1d23      	adds	r3, r4, #4
 800553c:	f020 0007 	bic.w	r0, r0, #7
 8005540:	1ac3      	subs	r3, r0, r3
 8005542:	d01b      	beq.n	800557c <_malloc_r+0xb0>
 8005544:	425a      	negs	r2, r3
 8005546:	50e2      	str	r2, [r4, r3]
 8005548:	bd70      	pop	{r4, r5, r6, pc}
 800554a:	428c      	cmp	r4, r1
 800554c:	bf0d      	iteet	eq
 800554e:	6863      	ldreq	r3, [r4, #4]
 8005550:	684b      	ldrne	r3, [r1, #4]
 8005552:	6063      	strne	r3, [r4, #4]
 8005554:	6013      	streq	r3, [r2, #0]
 8005556:	bf18      	it	ne
 8005558:	460c      	movne	r4, r1
 800555a:	e7e9      	b.n	8005530 <_malloc_r+0x64>
 800555c:	460c      	mov	r4, r1
 800555e:	6849      	ldr	r1, [r1, #4]
 8005560:	e7ca      	b.n	80054f8 <_malloc_r+0x2c>
 8005562:	1cc4      	adds	r4, r0, #3
 8005564:	f024 0403 	bic.w	r4, r4, #3
 8005568:	42a0      	cmp	r0, r4
 800556a:	d005      	beq.n	8005578 <_malloc_r+0xac>
 800556c:	1a21      	subs	r1, r4, r0
 800556e:	4630      	mov	r0, r6
 8005570:	f000 f830 	bl	80055d4 <_sbrk_r>
 8005574:	3001      	adds	r0, #1
 8005576:	d0cd      	beq.n	8005514 <_malloc_r+0x48>
 8005578:	6025      	str	r5, [r4, #0]
 800557a:	e7d9      	b.n	8005530 <_malloc_r+0x64>
 800557c:	bd70      	pop	{r4, r5, r6, pc}
 800557e:	bf00      	nop
 8005580:	20000100 	.word	0x20000100
 8005584:	20000104 	.word	0x20000104

08005588 <_realloc_r>:
 8005588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558a:	4607      	mov	r7, r0
 800558c:	4614      	mov	r4, r2
 800558e:	460e      	mov	r6, r1
 8005590:	b921      	cbnz	r1, 800559c <_realloc_r+0x14>
 8005592:	4611      	mov	r1, r2
 8005594:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005598:	f7ff bf98 	b.w	80054cc <_malloc_r>
 800559c:	b922      	cbnz	r2, 80055a8 <_realloc_r+0x20>
 800559e:	f7ff ff47 	bl	8005430 <_free_r>
 80055a2:	4625      	mov	r5, r4
 80055a4:	4628      	mov	r0, r5
 80055a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055a8:	f000 f826 	bl	80055f8 <_malloc_usable_size_r>
 80055ac:	4284      	cmp	r4, r0
 80055ae:	d90f      	bls.n	80055d0 <_realloc_r+0x48>
 80055b0:	4621      	mov	r1, r4
 80055b2:	4638      	mov	r0, r7
 80055b4:	f7ff ff8a 	bl	80054cc <_malloc_r>
 80055b8:	4605      	mov	r5, r0
 80055ba:	2800      	cmp	r0, #0
 80055bc:	d0f2      	beq.n	80055a4 <_realloc_r+0x1c>
 80055be:	4631      	mov	r1, r6
 80055c0:	4622      	mov	r2, r4
 80055c2:	f7ff ff0f 	bl	80053e4 <memcpy>
 80055c6:	4631      	mov	r1, r6
 80055c8:	4638      	mov	r0, r7
 80055ca:	f7ff ff31 	bl	8005430 <_free_r>
 80055ce:	e7e9      	b.n	80055a4 <_realloc_r+0x1c>
 80055d0:	4635      	mov	r5, r6
 80055d2:	e7e7      	b.n	80055a4 <_realloc_r+0x1c>

080055d4 <_sbrk_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	4c06      	ldr	r4, [pc, #24]	; (80055f0 <_sbrk_r+0x1c>)
 80055d8:	2300      	movs	r3, #0
 80055da:	4605      	mov	r5, r0
 80055dc:	4608      	mov	r0, r1
 80055de:	6023      	str	r3, [r4, #0]
 80055e0:	f000 f814 	bl	800560c <_sbrk>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	d102      	bne.n	80055ee <_sbrk_r+0x1a>
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	b103      	cbz	r3, 80055ee <_sbrk_r+0x1a>
 80055ec:	602b      	str	r3, [r5, #0]
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	200002f4 	.word	0x200002f4

080055f4 <__malloc_lock>:
 80055f4:	4770      	bx	lr

080055f6 <__malloc_unlock>:
 80055f6:	4770      	bx	lr

080055f8 <_malloc_usable_size_r>:
 80055f8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80055fc:	2800      	cmp	r0, #0
 80055fe:	f1a0 0004 	sub.w	r0, r0, #4
 8005602:	bfbc      	itt	lt
 8005604:	580b      	ldrlt	r3, [r1, r0]
 8005606:	18c0      	addlt	r0, r0, r3
 8005608:	4770      	bx	lr
	...

0800560c <_sbrk>:
 800560c:	4b04      	ldr	r3, [pc, #16]	; (8005620 <_sbrk+0x14>)
 800560e:	6819      	ldr	r1, [r3, #0]
 8005610:	4602      	mov	r2, r0
 8005612:	b909      	cbnz	r1, 8005618 <_sbrk+0xc>
 8005614:	4903      	ldr	r1, [pc, #12]	; (8005624 <_sbrk+0x18>)
 8005616:	6019      	str	r1, [r3, #0]
 8005618:	6818      	ldr	r0, [r3, #0]
 800561a:	4402      	add	r2, r0
 800561c:	601a      	str	r2, [r3, #0]
 800561e:	4770      	bx	lr
 8005620:	20000108 	.word	0x20000108
 8005624:	200002f8 	.word	0x200002f8

08005628 <_init>:
 8005628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800562a:	bf00      	nop
 800562c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800562e:	bc08      	pop	{r3}
 8005630:	469e      	mov	lr, r3
 8005632:	4770      	bx	lr

08005634 <_fini>:
 8005634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005636:	bf00      	nop
 8005638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800563a:	bc08      	pop	{r3}
 800563c:	469e      	mov	lr, r3
 800563e:	4770      	bx	lr
