Analysis for QUEUE_SIZE = 31, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 15s -> 15s
Frequency: 100 MHz -> Implementation: 2m 52s -> 172s
Frequency: 100 MHz -> Power: 5.853 W
Frequency: 100 MHz -> CLB LUTs Used: 737
Frequency: 100 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 100 MHz -> CLB Registers Used: 490
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.240 ns
Frequency: 100 MHz -> Achieved Frequency: 362.319 MHz


Frequency: 150 MHz -> Synthesis: 10s -> 10s
Frequency: 150 MHz -> Implementation: 2m 23s -> 143s
Frequency: 150 MHz -> Power: 5.870 W
Frequency: 150 MHz -> CLB LUTs Used: 737
Frequency: 150 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 150 MHz -> CLB Registers Used: 490
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.983 ns
Frequency: 150 MHz -> Achieved Frequency: 372.625 MHz


Frequency: 200 MHz -> Synthesis: 11s -> 11s
Frequency: 200 MHz -> Implementation: 2m 24s -> 144s
Frequency: 200 MHz -> Power: 5.887 W
Frequency: 200 MHz -> CLB LUTs Used: 737
Frequency: 200 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 200 MHz -> CLB Registers Used: 490
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.563 ns
Frequency: 200 MHz -> Achieved Frequency: 410.341 MHz


Frequency: 250 MHz -> Synthesis: 12s -> 12s
Frequency: 250 MHz -> Implementation: 2m 23s -> 143s
Frequency: 250 MHz -> Power: 5.904 W
Frequency: 250 MHz -> CLB LUTs Used: 737
Frequency: 250 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 250 MHz -> CLB Registers Used: 490
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.669 ns
Frequency: 250 MHz -> Achieved Frequency: 429.000 MHz


Frequency: 300 MHz -> Synthesis: 12s -> 12s
Frequency: 300 MHz -> Implementation: 2m 25s -> 145s
Frequency: 300 MHz -> Power: 5.921 W
Frequency: 300 MHz -> CLB LUTs Used: 737
Frequency: 300 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 300 MHz -> CLB Registers Used: 490
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.154 ns
Frequency: 300 MHz -> Achieved Frequency: 458.856 MHz


Frequency: 350 MHz -> Synthesis: 12s -> 12s
Frequency: 350 MHz -> Implementation: 2m 25s -> 145s
Frequency: 350 MHz -> Power: 5.939 W
Frequency: 350 MHz -> CLB LUTs Used: 737
Frequency: 350 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 350 MHz -> CLB Registers Used: 490
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.627 ns
Frequency: 350 MHz -> Achieved Frequency: 448.402 MHz


Frequency: 400 MHz -> Synthesis: 12s -> 12s
Frequency: 400 MHz -> Implementation: 2m 25s -> 145s
Frequency: 400 MHz -> Power: 5.957 W
Frequency: 400 MHz -> CLB LUTs Used: 737
Frequency: 400 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 400 MHz -> CLB Registers Used: 490
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.509 ns
Frequency: 400 MHz -> Achieved Frequency: 502.260 MHz


Frequency: 450 MHz -> Synthesis: 11s -> 11s
Frequency: 450 MHz -> Implementation: 2m 31s -> 151s
Frequency: 450 MHz -> Power: 5.972 W
Frequency: 450 MHz -> CLB LUTs Used: 737
Frequency: 450 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 450 MHz -> CLB Registers Used: 490
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.376 ns
Frequency: 450 MHz -> Achieved Frequency: 541.647 MHz


Frequency: 500 MHz -> Synthesis: 12s -> 12s
Frequency: 500 MHz -> Implementation: 2m 28s -> 148s
Frequency: 500 MHz -> Power: 5.987 W
Frequency: 500 MHz -> CLB LUTs Used: 743
Frequency: 500 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 500 MHz -> CLB Registers Used: 490
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.343 ns
Frequency: 500 MHz -> Achieved Frequency: 603.500 MHz


Frequency: 550 MHz -> Synthesis: 12s -> 12s
Frequency: 550 MHz -> Implementation: 2m 37s -> 157s
Frequency: 550 MHz -> Power: 6.006 W
Frequency: 550 MHz -> CLB LUTs Used: 745
Frequency: 550 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 550 MHz -> CLB Registers Used: 490
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.181 ns
Frequency: 550 MHz -> Achieved Frequency: 610.806 MHz


Frequency: 600 MHz -> Synthesis: 11s -> 11s
Frequency: 600 MHz -> Implementation: 3m 45s -> 225s
Frequency: 600 MHz -> Power: 6.026 W
Frequency: 600 MHz -> CLB LUTs Used: 740
Frequency: 600 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 600 MHz -> CLB Registers Used: 490
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.047 ns
Frequency: 600 MHz -> Achieved Frequency: 583.544 MHz


Frequency: 650 MHz -> Synthesis: 12s -> 12s
Frequency: 650 MHz -> Implementation: 2m 44s -> 164s
Frequency: 650 MHz -> Power: 6.039 W
Frequency: 650 MHz -> CLB LUTs Used: 746
Frequency: 650 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 650 MHz -> CLB Registers Used: 490
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.097 ns
Frequency: 650 MHz -> Achieved Frequency: 693.740 MHz


Frequency: 700 MHz -> Synthesis: 12s -> 12s
Frequency: 700 MHz -> Implementation: 2m 59s -> 179s
Frequency: 700 MHz -> Power: 6.056 W
Frequency: 700 MHz -> CLB LUTs Used: 746
Frequency: 700 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 700 MHz -> CLB Registers Used: 490
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.023 ns
Frequency: 700 MHz -> Achieved Frequency: 711.454 MHz


Frequency: 750 MHz -> Synthesis: 12s -> 12s
Frequency: 750 MHz -> Implementation: 3m 55s -> 235s
Frequency: 750 MHz -> Power: 6.070 W
Frequency: 750 MHz -> CLB LUTs Used: 747
Frequency: 750 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 750 MHz -> CLB Registers Used: 490
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.046 ns
Frequency: 750 MHz -> Achieved Frequency: 724.988 MHz


Frequency: 800 MHz -> Synthesis: 13s -> 13s
Frequency: 800 MHz -> Implementation: 4m 2s -> 242s
Frequency: 800 MHz -> Power: 6.089 W
Frequency: 800 MHz -> CLB LUTs Used: 748
Frequency: 800 MHz -> CLB LUTs Util%: 0.02 %
Frequency: 800 MHz -> CLB Registers Used: 490
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.066 ns
Frequency: 800 MHz -> Achieved Frequency: 759.878 MHz


