{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'HDL_PATH' => 'C:/GIT/Chilipepper/Labs/Lab_4/sysgen',
    'Impl_file' => 'ISE Defaults',
    'Impl_file_sgadvanced' => '',
    'Synth_file' => 'XST Defaults',
    'Synth_file_sgadvanced' => '',
    'TEMP' => 'C:/Users/rcagley/AppData/Local/Temp',
    'TMP' => 'C:/Users/rcagley/AppData/Local/Temp',
    'Temp' => 'C:/Users/rcagley/AppData/Local/Temp',
    'Tmp' => 'C:/Users/rcagley/AppData/Local/Temp',
    'base_system_period_hardware' => 10,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'block_type' => 'sysgen',
    'block_version' => '',
    'ce_clr' => 0,
    'clkWrapper' => 'rx_cw',
    'clkWrapperFile' => 'rx_cw.vhd',
    'clock_domain' => 'default',
    'clock_loc' => '',
    'clock_wrapper' => 'Clock Enables',
    'clock_wrapper_sgadvanced' => '',
    'compilation' => 'Export as a pcore to EDK',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'Export as a pcore to EDK',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'Export as a pcore to EDK',
    'core_generation' => 1,
    'core_generation_sgadvanced' => '',
    'core_is_deployed' => 0,
    'coregen_core_generation_tmpdir' => 'C:/Users/rcagley/AppData/Local/Temp/sysgentmp-rcagley/cg_wk/c50853ab126d24e3b',
    'coregen_part_family' => 'zynq',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1,
    'dbl_ovrd_sgadvanced' => '',
    'dcm_info' => {},
    'dcm_input_clock_period' => 10,
    'deprecated_control' => 'off',
    'deprecated_control_sgadvanced' => '',
    'design' => 'rx',
    'designFile' => 'rx.vhd',
    'design_full_path' => 'C:\\GIT\\Chilipepper\\Labs\\Lab_4\\sysgen\\rx.slx',
    'device' => 'xc7z020-1clg484',
    'device_speed' => -1,
    'directory' => 'C:/GIT/Chilipepper/Labs/Lab_4/sysgen/netlist',
    'dsp_cache_root_path' => 'C:/Users/rcagley/AppData/Local/Temp/sysgentmp-rcagley',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => {
        'default_clock_driver_rx' => 1,
        'plb_clock_driver_rx' => 1,
        'rx_cw' => 1,
      },
    },
    'eval_field' => 0,
    'fileAttributes' => {
      'icon_1_06_a_a814991b9aa9824e.ngc' => { 'producer' => 'coregen', },
      'ila_1_05_a_e89dd420ec1efd2c.ngc' => { 'producer' => 'coregen', },
    },
    'files' => [
      'icon_1_06_a_a814991b9aa9824e.ngc',
      'ila_1_05_a_e89dd420ec1efd2c.ngc',
      'xlpersistentdff.ngc',
      'synopsis',
      'rx.vhd',
      'xlpersistentdff.ngc',
      'rx_cw.vhd',
    ],
    'force_scheduling' => 0,
    'fxdptinstalled' => 1,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 2078.00036621094,
    'generating_subsystem_handle' => 2078.00036621094,
    'generation_directory' => './netlist',
    'has_advanced_control' => 0,
    'hdlDir' => 'C:/Xilinx/14.4/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => 'C:/GIT/Chilipepper/Labs/Lab_4/sysgen',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'incr_netlist_sgadvanced' => '',
    'infoedit' => ' System Generator',
    'isdeployed' => 0,
    'ise_version' => '14.4i',
    'master_sysgen_token_handle' => 2079.00036621094,
    'matlab' => 'C:/Program Files/MATLAB/R2013a_prerelease',
    'matlab_fixedpoint' => 1,
    'mdlHandle' => 2078.00036621094,
    'mdlPath' => 'C:/GIT/Chilipepper/Labs/Lab_4/sysgen/rx.mdl',
    'modelDiagnostics' => [
      {
        'count' => 82,
        'isMask' => 0,
        'type' => 'rx Total blocks',
      },
      {
        'count' => 25,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 40,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 13,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx ChipScope Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx EDK Core Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx EDK Processor Block',
      },
      {
        'count' => 27,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 11,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
    ],
    'model_globals_initialized' => 1,
    'model_path' => 'C:/GIT/Chilipepper/Labs/Lab_4/sysgen/rx.mdl',
    'myxilinx' => 'C:/Xilinx/14.4/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => 10,
    'package' => 'clg484',
    'part' => 'xc7z020',
    'partFamily' => 'zynq',
    'port_data_types_enabled' => 0,
    'precompile_fcn' => 'xledkprecompile',
    'preserve_hierarchy' => 0,
    'proc_block_export_settings' => {
      'custom_bus_iface' => {
        'bus_iface' => [],
        'ports' => [],
      },
      'export_dir' => 'C:/GIT/Chilipepper/Labs/Lab_4/EDK',
      'is_development' => 1,
      'version' => 'v1_00_a',
    },
    'proc_block_info' => {
      'baseaddr' => '0x80000000',
      'bus_type' => 'AXI',
      'dual_clock' => 'on',
      'handle' => 2081.00036621094,
      'memmap_info' => {
        'ABus_len' => 32,
        'DBus_len' => 32,
        'addrPref' => 524288,
        'addrPref_len' => 20,
        'bankAddr_len' => 2,
        'baseaddr' => 2.147483648E9,
        'fromfifos' => [],
        'fromfifos_size' => 0,
        'fromregs' => [],
        'fromregs_size' => 0,
        'linearAddr_len' => 8,
        'min_size' => '0x1000',
        'readback_toregs_size' => 0,
        'reg_readback' => 0,
        'shmems' => [],
        'shmems_size' => 0,
        'tofifos' => [],
        'tofifos_size' => 0,
        'toregs' => [],
        'toregs_size' => 0,
        'totalAddr_len' => 12,
      },
      'mode' => 'EDK pcore generation',
      'reg_readback' => 'off',
      'ret_absolute_addr' => 0,
    },
    'proj_type' => 'Project Navigator',
    'proj_type_sgadvanced' => '',
    'report_true_rates' => 0,
    'run_coregen' => 'off',
    'run_coregen_sgadvanced' => '',
    'sample_time_colors_enabled' => 0,
    'sampletimecolors' => 0,
    'settings_fcn' => 'xledksettings',
    'sg_blockgui_xml' => '',
    'sg_icon_stat' => '50,50,-1,-1,token,white,0,07734,right,,[ ],[ ]',
    'sg_list_contents' => '',
    'sg_mask_display' => 'fprintf(\'\',\'COMMENT: begin icon graphics\');
patch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]);
patch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.155 36.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 36.655 26.155 ],[0.698039 0.0313725 0.219608 ]);
patch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.155 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.155 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);
fprintf(\'\',\'COMMENT: end icon graphics\');
fprintf(\'\',\'COMMENT: begin icon text\');
fprintf(\'\',\'COMMENT: end icon text\');',
    'sg_version' => '',
    'sggui_pos' => '-1,-1,-1,-1',
    'simulation_island_subsystem_handle' => 2078.00036621094,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -1,
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'synthesis_tool_sgadvanced' => '',
    'sysclk_period' => 10,
    'sysgen' => 'C:/Xilinx/14.4/ISE_DS/ISE/sysgen',
    'sysgenRoot' => 'C:/Xilinx/14.4/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'Impl_file' => 'ISE Defaults',
      'Impl_file_sgadvanced' => '',
      'Synth_file' => 'XST Defaults',
      'Synth_file_sgadvanced' => '',
      'base_system_period_hardware' => 10,
      'base_system_period_simulink' => 1,
      'block_icon_display' => 'Default',
      'block_type' => 'sysgen',
      'block_version' => '',
      'ce_clr' => 0,
      'clock_loc' => '',
      'clock_wrapper' => 'Clock Enables',
      'clock_wrapper_sgadvanced' => '',
      'compilation' => 'Export as a pcore to EDK',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'Export as a pcore to EDK',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1,
      'core_generation_sgadvanced' => '',
      'coregen_part_family' => 'zynq',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1,
      'dbl_ovrd_sgadvanced' => '',
      'dcm_input_clock_period' => 10,
      'deprecated_control' => 'off',
      'deprecated_control_sgadvanced' => '',
      'directory' => './netlist',
      'eval_field' => 0,
      'has_advanced_control' => 0,
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'incr_netlist_sgadvanced' => '',
      'infoedit' => ' System Generator',
      'master_sysgen_token_handle' => 2079.00036621094,
      'package' => 'clg484',
      'part' => 'xc7z020',
      'precompile_fcn' => 'xledkprecompile',
      'preserve_hierarchy' => 0,
      'proj_type' => 'Project Navigator',
      'proj_type_sgadvanced' => '',
      'run_coregen' => 'off',
      'run_coregen_sgadvanced' => '',
      'settings_fcn' => 'xledksettings',
      'sg_blockgui_xml' => '',
      'sg_icon_stat' => '50,50,-1,-1,token,white,0,07734,right,,[ ],[ ]',
      'sg_list_contents' => '',
      'sg_mask_display' => 'fprintf(\'\',\'COMMENT: begin icon graphics\');
patch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]);
patch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.155 36.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 36.655 26.155 ],[0.698039 0.0313725 0.219608 ]);
patch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.155 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.155 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);
fprintf(\'\',\'COMMENT: end icon graphics\');
fprintf(\'\',\'COMMENT: begin icon text\');
fprintf(\'\',\'COMMENT: end icon text\');',
      'sggui_pos' => '-1,-1,-1,-1',
      'simulation_island_subsystem_handle' => 2078.00036621094,
      'simulink_period' => 1,
      'speed' => -1,
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'synthesis_tool_sgadvanced' => '',
      'sysclk_period' => 10,
      'testbench' => 0,
      'testbench_sgadvanced' => '',
      'trim_vbits' => 1,
      'trim_vbits_sgadvanced' => '',
      'update_fcn' => 'xledkupdatefn',
      'version' => '9.2.01',
      'xilinx_device' => 'xc7z020-1clg484',
      'xilinxfamily' => 'zynq',
      'xledksettingsdata' => {
        'customBusInterfaceValue' => [],
        'export' => 1,
        'exportdir' => 'C:\\GIT\\Chilipepper\\Labs\\Lab_4\\EDK\\system.xmp',
        'exportdirpath' => 'C:\\GIT\\Chilipepper\\Labs\\Lab_4\\EDK',
        'hw_compatibility' => 'a',
        'hw_compatibility_slider' => 97,
        'isDevelopment' => 1,
        'maj_slider' => 1,
        'major' => 1,
        'minor' => 0,
        'minor_slider' => 0,
        'selectiontag' => 'export',
        'useCustomBusInterface' => 0,
      },
    },
    'sysgen_Root' => 'C:/Xilinx/14.4/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 10,
    'tempdir' => 'C:/Users/rcagley/AppData/Local/Temp',
    'testbench' => 0,
    'testbench_sgadvanced' => '',
    'tmpDir' => 'C:/GIT/Chilipepper/Labs/Lab_4/sysgen/netlist/sysgen',
    'trim_vbits' => 1,
    'trim_vbits_sgadvanced' => '',
    'update_fcn' => 'xledkupdatefn',
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'usertemp' => 'C:/Users/rcagley/AppData/Local/Temp/sysgentmp-rcagley',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '9.2.01',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '385.000000 ns',
    'xilinx' => 'C:/Xilinx/14.4/ISE_DS/ISE',
    'xilinx_device' => 'xc7z020-1clg484',
    'xilinx_family' => 'zynq',
    'xilinx_package' => 'clg484',
    'xilinx_part' => 'xc7z020',
    'xilinxdevice' => 'xc7z020-1clg484',
    'xilinxfamily' => 'zynq',
    'xilinxpart' => 'xc7z020',
    'xledksettingsdata' => {
      'customBusInterfaceValue' => [],
      'export' => 1,
      'exportdir' => 'C:\\GIT\\Chilipepper\\Labs\\Lab_4\\EDK\\system.xmp',
      'exportdirpath' => 'C:\\GIT\\Chilipepper\\Labs\\Lab_4\\EDK',
      'hw_compatibility' => 'a',
      'hw_compatibility_slider' => 97,
      'isDevelopment' => 1,
      'maj_slider' => 1,
      'major' => 1,
      'minor' => 0,
      'minor_slider' => 0,
      'selectiontag' => 'export',
      'useCustomBusInterface' => 0,
    },
  },
  'entityName' => '',
  'nets' => {
    '.axi_aresetn' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.clk' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.rx_i' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    '.rx_q' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    '.s_axi_araddr' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.s_axi_arburst' => {
      'hdlType' => 'std_logic_vector(1 downto 0)',
      'width' => 2,
    },
    '.s_axi_arcache' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.s_axi_arid' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.s_axi_arlen' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.s_axi_arlock' => {
      'hdlType' => 'std_logic_vector(1 downto 0)',
      'width' => 2,
    },
    '.s_axi_arprot' => {
      'hdlType' => 'std_logic_vector(2 downto 0)',
      'width' => 3,
    },
    '.s_axi_arsize' => {
      'hdlType' => 'std_logic_vector(2 downto 0)',
      'width' => 3,
    },
    '.s_axi_arvalid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.s_axi_awaddr' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.s_axi_awburst' => {
      'hdlType' => 'std_logic_vector(1 downto 0)',
      'width' => 2,
    },
    '.s_axi_awcache' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.s_axi_awid' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.s_axi_awlen' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.s_axi_awlock' => {
      'hdlType' => 'std_logic_vector(1 downto 0)',
      'width' => 2,
    },
    '.s_axi_awprot' => {
      'hdlType' => 'std_logic_vector(2 downto 0)',
      'width' => 3,
    },
    '.s_axi_awsize' => {
      'hdlType' => 'std_logic_vector(2 downto 0)',
      'width' => 3,
    },
    '.s_axi_awvalid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.s_axi_bready' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.s_axi_rready' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.s_axi_wdata' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.s_axi_wlast' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.s_axi_wstrb' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.s_axi_wvalid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.s_axi_arready' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.s_axi_awready' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.s_axi_bid' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.s_axi_bresp' => {
      'hdlType' => 'std_logic_vector(1 downto 0)',
      'width' => 2,
    },
    'sysgen_dut.s_axi_bvalid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.s_axi_rdata' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.s_axi_rid' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.s_axi_rlast' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.s_axi_rresp' => {
      'hdlType' => 'std_logic_vector(1 downto 0)',
      'width' => 2,
    },
    'sysgen_dut.s_axi_rvalid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.s_axi_wready' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
  },
  'subblocks' => {
    'axi_aresetn' => {
      'connections' => { 'axi_aresetn' => '.axi_aresetn', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'axi_aresetn',
        'ports' => {
          'axi_aresetn' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_axi_aresetn.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/AXI_ARESETN/AXI_ARESETN',
              'source_block' => 'rx/EDK Processor/AXI_ARESETN',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'axi_aresetn',
    },
    'rx_i' => {
      'connections' => { 'rx_i' => '.rx_i', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'rx_i',
        'ports' => {
          'rx_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_rx_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/rx_i/rx_i',
              'source_block' => 'rx/rx_i',
              'timingConstraint' => 'none',
              'type' => 'Fix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'rx_i',
    },
    'rx_q' => {
      'connections' => { 'rx_q' => '.rx_q', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'rx_q',
        'ports' => {
          'rx_q' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_rx_q.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/rx_q/rx_q',
              'source_block' => 'rx/rx_q',
              'timingConstraint' => 'none',
              'type' => 'Fix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'rx_q',
    },
    's_axi_araddr' => {
      'connections' => { 's_axi_araddr' => '.s_axi_araddr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_araddr',
        'ports' => {
          's_axi_araddr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_araddr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARADDR/S_AXI_ARADDR',
              'source_block' => 'rx/EDK Processor/S_AXI_ARADDR',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 's_axi_araddr',
    },
    's_axi_arburst' => {
      'connections' => { 's_axi_arburst' => '.s_axi_arburst', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arburst',
        'ports' => {
          's_axi_arburst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arburst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARBURST/S_AXI_ARBURST',
              'source_block' => 'rx/EDK Processor/S_AXI_ARBURST',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 's_axi_arburst',
    },
    's_axi_arcache' => {
      'connections' => { 's_axi_arcache' => '.s_axi_arcache', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arcache',
        'ports' => {
          's_axi_arcache' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arcache.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARCACHE/S_AXI_ARCACHE',
              'source_block' => 'rx/EDK Processor/S_AXI_ARCACHE',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 's_axi_arcache',
    },
    's_axi_arid' => {
      'connections' => { 's_axi_arid' => '.s_axi_arid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arid',
        'ports' => {
          's_axi_arid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARID/S_AXI_ARID',
              'source_block' => 'rx/EDK Processor/S_AXI_ARID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 's_axi_arid',
    },
    's_axi_arlen' => {
      'connections' => { 's_axi_arlen' => '.s_axi_arlen', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arlen',
        'ports' => {
          's_axi_arlen' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arlen.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARLEN/S_AXI_ARLEN',
              'source_block' => 'rx/EDK Processor/S_AXI_ARLEN',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 's_axi_arlen',
    },
    's_axi_arlock' => {
      'connections' => { 's_axi_arlock' => '.s_axi_arlock', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arlock',
        'ports' => {
          's_axi_arlock' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arlock.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARLOCK/S_AXI_ARLOCK',
              'source_block' => 'rx/EDK Processor/S_AXI_ARLOCK',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 's_axi_arlock',
    },
    's_axi_arprot' => {
      'connections' => { 's_axi_arprot' => '.s_axi_arprot', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arprot',
        'ports' => {
          's_axi_arprot' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arprot.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARPROT/S_AXI_ARPROT',
              'source_block' => 'rx/EDK Processor/S_AXI_ARPROT',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
        },
      },
      'entityName' => 's_axi_arprot',
    },
    's_axi_arready' => {
      'connections' => { 's_axi_arready' => 'sysgen_dut.s_axi_arready', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arready',
        'ports' => {
          's_axi_arready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARREADY/S_AXI_ARREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_ARREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_arready',
    },
    's_axi_arsize' => {
      'connections' => { 's_axi_arsize' => '.s_axi_arsize', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arsize',
        'ports' => {
          's_axi_arsize' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arsize.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARSIZE/S_AXI_ARSIZE',
              'source_block' => 'rx/EDK Processor/S_AXI_ARSIZE',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
        },
      },
      'entityName' => 's_axi_arsize',
    },
    's_axi_arvalid' => {
      'connections' => { 's_axi_arvalid' => '.s_axi_arvalid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_arvalid',
        'ports' => {
          's_axi_arvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARVALID/S_AXI_ARVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_ARVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_arvalid',
    },
    's_axi_awaddr' => {
      'connections' => { 's_axi_awaddr' => '.s_axi_awaddr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awaddr',
        'ports' => {
          's_axi_awaddr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awaddr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWADDR/S_AXI_AWADDR',
              'source_block' => 'rx/EDK Processor/S_AXI_AWADDR',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 's_axi_awaddr',
    },
    's_axi_awburst' => {
      'connections' => { 's_axi_awburst' => '.s_axi_awburst', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awburst',
        'ports' => {
          's_axi_awburst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awburst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWBURST/S_AXI_AWBURST',
              'source_block' => 'rx/EDK Processor/S_AXI_AWBURST',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 's_axi_awburst',
    },
    's_axi_awcache' => {
      'connections' => { 's_axi_awcache' => '.s_axi_awcache', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awcache',
        'ports' => {
          's_axi_awcache' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awcache.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWCACHE/S_AXI_AWCACHE',
              'source_block' => 'rx/EDK Processor/S_AXI_AWCACHE',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 's_axi_awcache',
    },
    's_axi_awid' => {
      'connections' => { 's_axi_awid' => '.s_axi_awid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awid',
        'ports' => {
          's_axi_awid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWID/S_AXI_AWID',
              'source_block' => 'rx/EDK Processor/S_AXI_AWID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 's_axi_awid',
    },
    's_axi_awlen' => {
      'connections' => { 's_axi_awlen' => '.s_axi_awlen', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awlen',
        'ports' => {
          's_axi_awlen' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awlen.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWLEN/S_AXI_AWLEN',
              'source_block' => 'rx/EDK Processor/S_AXI_AWLEN',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 's_axi_awlen',
    },
    's_axi_awlock' => {
      'connections' => { 's_axi_awlock' => '.s_axi_awlock', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awlock',
        'ports' => {
          's_axi_awlock' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awlock.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWLOCK/S_AXI_AWLOCK',
              'source_block' => 'rx/EDK Processor/S_AXI_AWLOCK',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 's_axi_awlock',
    },
    's_axi_awprot' => {
      'connections' => { 's_axi_awprot' => '.s_axi_awprot', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awprot',
        'ports' => {
          's_axi_awprot' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awprot.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWPROT/S_AXI_AWPROT',
              'source_block' => 'rx/EDK Processor/S_AXI_AWPROT',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
        },
      },
      'entityName' => 's_axi_awprot',
    },
    's_axi_awready' => {
      'connections' => { 's_axi_awready' => 'sysgen_dut.s_axi_awready', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awready',
        'ports' => {
          's_axi_awready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWREADY/S_AXI_AWREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_AWREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_awready',
    },
    's_axi_awsize' => {
      'connections' => { 's_axi_awsize' => '.s_axi_awsize', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awsize',
        'ports' => {
          's_axi_awsize' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awsize.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWSIZE/S_AXI_AWSIZE',
              'source_block' => 'rx/EDK Processor/S_AXI_AWSIZE',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
        },
      },
      'entityName' => 's_axi_awsize',
    },
    's_axi_awvalid' => {
      'connections' => { 's_axi_awvalid' => '.s_axi_awvalid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_awvalid',
        'ports' => {
          's_axi_awvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWVALID/S_AXI_AWVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_AWVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_awvalid',
    },
    's_axi_bid' => {
      'connections' => { 's_axi_bid' => 'sysgen_dut.s_axi_bid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_bid',
        'ports' => {
          's_axi_bid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BID/S_AXI_BID',
              'source_block' => 'rx/EDK Processor/S_AXI_BID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 's_axi_bid',
    },
    's_axi_bready' => {
      'connections' => { 's_axi_bready' => '.s_axi_bready', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_bready',
        'ports' => {
          's_axi_bready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BREADY/S_AXI_BREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_BREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_bready',
    },
    's_axi_bresp' => {
      'connections' => { 's_axi_bresp' => 'sysgen_dut.s_axi_bresp', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_bresp',
        'ports' => {
          's_axi_bresp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bresp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BRESP/S_AXI_BRESP',
              'source_block' => 'rx/EDK Processor/S_AXI_BRESP',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 's_axi_bresp',
    },
    's_axi_bvalid' => {
      'connections' => { 's_axi_bvalid' => 'sysgen_dut.s_axi_bvalid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_bvalid',
        'ports' => {
          's_axi_bvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BVALID/S_AXI_BVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_BVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_bvalid',
    },
    's_axi_rdata' => {
      'connections' => { 's_axi_rdata' => 'sysgen_dut.s_axi_rdata', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_rdata',
        'ports' => {
          's_axi_rdata' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rdata.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RDATA/S_AXI_RDATA',
              'source_block' => 'rx/EDK Processor/S_AXI_RDATA',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 's_axi_rdata',
    },
    's_axi_rid' => {
      'connections' => { 's_axi_rid' => 'sysgen_dut.s_axi_rid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_rid',
        'ports' => {
          's_axi_rid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RID/S_AXI_RID',
              'source_block' => 'rx/EDK Processor/S_AXI_RID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 's_axi_rid',
    },
    's_axi_rlast' => {
      'connections' => { 's_axi_rlast' => 'sysgen_dut.s_axi_rlast', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_rlast',
        'ports' => {
          's_axi_rlast' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rlast.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RLAST/S_AXI_RLAST',
              'source_block' => 'rx/EDK Processor/S_AXI_RLAST',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_rlast',
    },
    's_axi_rready' => {
      'connections' => { 's_axi_rready' => '.s_axi_rready', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_rready',
        'ports' => {
          's_axi_rready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RREADY/S_AXI_RREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_RREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_rready',
    },
    's_axi_rresp' => {
      'connections' => { 's_axi_rresp' => 'sysgen_dut.s_axi_rresp', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_rresp',
        'ports' => {
          's_axi_rresp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rresp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RRESP/S_AXI_RRESP',
              'source_block' => 'rx/EDK Processor/S_AXI_RRESP',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 's_axi_rresp',
    },
    's_axi_rvalid' => {
      'connections' => { 's_axi_rvalid' => 'sysgen_dut.s_axi_rvalid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_rvalid',
        'ports' => {
          's_axi_rvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RVALID/S_AXI_RVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_RVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_rvalid',
    },
    's_axi_wdata' => {
      'connections' => { 's_axi_wdata' => '.s_axi_wdata', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_wdata',
        'ports' => {
          's_axi_wdata' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wdata.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WDATA/S_AXI_WDATA',
              'source_block' => 'rx/EDK Processor/S_AXI_WDATA',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 's_axi_wdata',
    },
    's_axi_wlast' => {
      'connections' => { 's_axi_wlast' => '.s_axi_wlast', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_wlast',
        'ports' => {
          's_axi_wlast' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wlast.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WLAST/S_AXI_WLAST',
              'source_block' => 'rx/EDK Processor/S_AXI_WLAST',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_wlast',
    },
    's_axi_wready' => {
      'connections' => { 's_axi_wready' => 'sysgen_dut.s_axi_wready', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_wready',
        'ports' => {
          's_axi_wready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WREADY/S_AXI_WREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_WREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_wready',
    },
    's_axi_wstrb' => {
      'connections' => { 's_axi_wstrb' => '.s_axi_wstrb', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_wstrb',
        'ports' => {
          's_axi_wstrb' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wstrb.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WSTRB/S_AXI_WSTRB',
              'source_block' => 'rx/EDK Processor/S_AXI_WSTRB',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 's_axi_wstrb',
    },
    's_axi_wvalid' => {
      'connections' => { 's_axi_wvalid' => '.s_axi_wvalid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 's_axi_wvalid',
        'ports' => {
          's_axi_wvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WVALID/S_AXI_WVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_WVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 's_axi_wvalid',
    },
    'sysgen_dut' => {
      'connections' => {
        'axi_aresetn' => '.axi_aresetn',
        'clk' => '.clk',
        'rx_i' => '.rx_i',
        'rx_q' => '.rx_q',
        's_axi_araddr' => '.s_axi_araddr',
        's_axi_arburst' => '.s_axi_arburst',
        's_axi_arcache' => '.s_axi_arcache',
        's_axi_arid' => '.s_axi_arid',
        's_axi_arlen' => '.s_axi_arlen',
        's_axi_arlock' => '.s_axi_arlock',
        's_axi_arprot' => '.s_axi_arprot',
        's_axi_arready' => 'sysgen_dut.s_axi_arready',
        's_axi_arsize' => '.s_axi_arsize',
        's_axi_arvalid' => '.s_axi_arvalid',
        's_axi_awaddr' => '.s_axi_awaddr',
        's_axi_awburst' => '.s_axi_awburst',
        's_axi_awcache' => '.s_axi_awcache',
        's_axi_awid' => '.s_axi_awid',
        's_axi_awlen' => '.s_axi_awlen',
        's_axi_awlock' => '.s_axi_awlock',
        's_axi_awprot' => '.s_axi_awprot',
        's_axi_awready' => 'sysgen_dut.s_axi_awready',
        's_axi_awsize' => '.s_axi_awsize',
        's_axi_awvalid' => '.s_axi_awvalid',
        's_axi_bid' => 'sysgen_dut.s_axi_bid',
        's_axi_bready' => '.s_axi_bready',
        's_axi_bresp' => 'sysgen_dut.s_axi_bresp',
        's_axi_bvalid' => 'sysgen_dut.s_axi_bvalid',
        's_axi_rdata' => 'sysgen_dut.s_axi_rdata',
        's_axi_rid' => 'sysgen_dut.s_axi_rid',
        's_axi_rlast' => 'sysgen_dut.s_axi_rlast',
        's_axi_rready' => '.s_axi_rready',
        's_axi_rresp' => 'sysgen_dut.s_axi_rresp',
        's_axi_rvalid' => 'sysgen_dut.s_axi_rvalid',
        's_axi_wdata' => '.s_axi_wdata',
        's_axi_wlast' => '.s_axi_wlast',
        's_axi_wready' => 'sysgen_dut.s_axi_wready',
        's_axi_wstrb' => '.s_axi_wstrb',
        's_axi_wvalid' => '.s_axi_wvalid',
        'xps_clk' => '.clk',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlArchAttributes' => [],
          'hdlEntityAttributes' => [],
          'isClkWrapper' => 1,
        },
        'connections' => {
          'axi_aresetn' => 'axi_aresetn_net',
          'clk' => 'clkNet',
          'rx_i' => 'rx_i_net',
          'rx_q' => 'rx_q_net',
          's_axi_araddr' => 's_axi_araddr_net',
          's_axi_arburst' => 's_axi_arburst_net',
          's_axi_arcache' => 's_axi_arcache_net',
          's_axi_arid' => 's_axi_arid_net',
          's_axi_arlen' => 's_axi_arlen_net',
          's_axi_arlock' => 's_axi_arlock_net',
          's_axi_arprot' => 's_axi_arprot_net',
          's_axi_arready' => 's_axi_arready_net',
          's_axi_arsize' => 's_axi_arsize_net',
          's_axi_arvalid' => 's_axi_arvalid_net',
          's_axi_awaddr' => 's_axi_awaddr_net',
          's_axi_awburst' => 's_axi_awburst_net',
          's_axi_awcache' => 's_axi_awcache_net',
          's_axi_awid' => 's_axi_awid_net',
          's_axi_awlen' => 's_axi_awlen_net',
          's_axi_awlock' => 's_axi_awlock_net',
          's_axi_awprot' => 's_axi_awprot_net',
          's_axi_awready' => 's_axi_awready_net',
          's_axi_awsize' => 's_axi_awsize_net',
          's_axi_awvalid' => 's_axi_awvalid_net',
          's_axi_bid' => 's_axi_bid_net',
          's_axi_bready' => 's_axi_bready_net',
          's_axi_bresp' => 's_axi_bresp_net',
          's_axi_bvalid' => 's_axi_bvalid_net',
          's_axi_rdata' => 's_axi_rdata_net',
          's_axi_rid' => 's_axi_rid_net',
          's_axi_rlast' => 's_axi_rlast_net',
          's_axi_rready' => 's_axi_rready_net',
          's_axi_rresp' => 's_axi_rresp_net',
          's_axi_rvalid' => 's_axi_rvalid_net',
          's_axi_wdata' => 's_axi_wdata_net',
          's_axi_wlast' => 's_axi_wlast_net',
          's_axi_wready' => 's_axi_wready_net',
          's_axi_wstrb' => 's_axi_wstrb_net',
          's_axi_wvalid' => 's_axi_wvalid_net',
          'xps_clk' => 'clkNet_x0',
        },
        'entityName' => 'rx_cw',
        'nets' => {
          'axi_aresetn_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_1_sg_x0' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet_x0' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1_sg_x0' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'persistentdff_inst_q' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'syn_keep',
                  'boolean',
                  'true',
                ],
                [
                  'keep',
                  'boolean',
                  'true',
                ],
                [
                  'preserve_signal',
                  'boolean',
                  'true',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_ce_1_sg_x1' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_clk_1_sg_x1' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'rx_i_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'rx_q_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          's_axi_araddr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_arburst_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_arcache_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          's_axi_arid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_arlen_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_arlock_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_arprot_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_arready_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_arsize_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_arvalid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_awaddr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_awburst_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_awcache_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          's_axi_awid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_awlen_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_awlock_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_awprot_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_awready_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_awsize_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_awvalid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_bid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_bready_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_bresp_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_bvalid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_rdata_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_rid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_rlast_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_rready_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_rresp_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_rvalid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_wdata_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_wlast_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_wready_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_wstrb_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          's_axi_wvalid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
        'ports' => {
          'axi_aresetn' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_axi_aresetn.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/AXI_ARESETN/AXI_ARESETN',
              'source_block' => 'rx/EDK Processor/AXI_ARESETN',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'default',
              'group' => 0,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 0,
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'rx_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_rx_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/rx_i/rx_i',
              'source_block' => 'rx/rx_i',
              'timingConstraint' => 'none',
              'type' => 'Fix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'rx_q' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_rx_q.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/rx_q/rx_q',
              'source_block' => 'rx/rx_q',
              'timingConstraint' => 'none',
              'type' => 'Fix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          's_axi_araddr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_araddr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARADDR/S_AXI_ARADDR',
              'source_block' => 'rx/EDK Processor/S_AXI_ARADDR',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_arburst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arburst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARBURST/S_AXI_ARBURST',
              'source_block' => 'rx/EDK Processor/S_AXI_ARBURST',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_arcache' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arcache.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARCACHE/S_AXI_ARCACHE',
              'source_block' => 'rx/EDK Processor/S_AXI_ARCACHE',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          's_axi_arid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARID/S_AXI_ARID',
              'source_block' => 'rx/EDK Processor/S_AXI_ARID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_arlen' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arlen.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARLEN/S_AXI_ARLEN',
              'source_block' => 'rx/EDK Processor/S_AXI_ARLEN',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_arlock' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arlock.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARLOCK/S_AXI_ARLOCK',
              'source_block' => 'rx/EDK Processor/S_AXI_ARLOCK',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_arprot' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arprot.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARPROT/S_AXI_ARPROT',
              'source_block' => 'rx/EDK Processor/S_AXI_ARPROT',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_arready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARREADY/S_AXI_ARREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_ARREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_arsize' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arsize.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARSIZE/S_AXI_ARSIZE',
              'source_block' => 'rx/EDK Processor/S_AXI_ARSIZE',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_arvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_arvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_ARVALID/S_AXI_ARVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_ARVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_awaddr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awaddr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWADDR/S_AXI_AWADDR',
              'source_block' => 'rx/EDK Processor/S_AXI_AWADDR',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_awburst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awburst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWBURST/S_AXI_AWBURST',
              'source_block' => 'rx/EDK Processor/S_AXI_AWBURST',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_awcache' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awcache.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWCACHE/S_AXI_AWCACHE',
              'source_block' => 'rx/EDK Processor/S_AXI_AWCACHE',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          's_axi_awid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWID/S_AXI_AWID',
              'source_block' => 'rx/EDK Processor/S_AXI_AWID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_awlen' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awlen.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWLEN/S_AXI_AWLEN',
              'source_block' => 'rx/EDK Processor/S_AXI_AWLEN',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_awlock' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awlock.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWLOCK/S_AXI_AWLOCK',
              'source_block' => 'rx/EDK Processor/S_AXI_AWLOCK',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_awprot' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awprot.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWPROT/S_AXI_AWPROT',
              'source_block' => 'rx/EDK Processor/S_AXI_AWPROT',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_awready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWREADY/S_AXI_AWREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_AWREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_awsize' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awsize.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWSIZE/S_AXI_AWSIZE',
              'source_block' => 'rx/EDK Processor/S_AXI_AWSIZE',
              'timingConstraint' => 'none',
              'type' => 'UFix_3_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(2 downto 0)',
            'width' => 3,
          },
          's_axi_awvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_awvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_AWVALID/S_AXI_AWVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_AWVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_bid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BID/S_AXI_BID',
              'source_block' => 'rx/EDK Processor/S_AXI_BID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_bready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BREADY/S_AXI_BREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_BREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_bresp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bresp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BRESP/S_AXI_BRESP',
              'source_block' => 'rx/EDK Processor/S_AXI_BRESP',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_bvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_bvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_BVALID/S_AXI_BVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_BVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_rdata' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rdata.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RDATA/S_AXI_RDATA',
              'source_block' => 'rx/EDK Processor/S_AXI_RDATA',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_rid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RID/S_AXI_RID',
              'source_block' => 'rx/EDK Processor/S_AXI_RID',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          's_axi_rlast' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rlast.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RLAST/S_AXI_RLAST',
              'source_block' => 'rx/EDK Processor/S_AXI_RLAST',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_rready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RREADY/S_AXI_RREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_RREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_rresp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rresp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RRESP/S_AXI_RRESP',
              'source_block' => 'rx/EDK Processor/S_AXI_RRESP',
              'timingConstraint' => 'none',
              'type' => 'UFix_2_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
          's_axi_rvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_rvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_RVALID/S_AXI_RVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_RVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_wdata' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wdata.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WDATA/S_AXI_WDATA',
              'source_block' => 'rx/EDK Processor/S_AXI_WDATA',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          's_axi_wlast' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wlast.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WLAST/S_AXI_WLAST',
              'source_block' => 'rx/EDK Processor/S_AXI_WLAST',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_wready' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wready.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WREADY/S_AXI_WREADY',
              'source_block' => 'rx/EDK Processor/S_AXI_WREADY',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          's_axi_wstrb' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wstrb.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WSTRB/S_AXI_WSTRB',
              'source_block' => 'rx/EDK Processor/S_AXI_WSTRB',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          's_axi_wvalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'rx_edk_processor_s_axi_wvalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'rx/EDK Processor/S_AXI_WVALID/S_AXI_WVALID',
              'source_block' => 'rx/EDK Processor/S_AXI_WVALID',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'xps_ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'plb',
              'group' => 2,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'xps_clk' => {
            'attributes' => {
              'domain' => 'plb',
              'group' => 2,
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
        'subblocks' => {
          'default_clock_driver_rx_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x0',
              'clk_1' => 'clk_1_sg_x0',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'default',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [],
                'isClkDriver' => 1,
              },
              'entityName' => 'default_clock_driver_rx',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 0,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 0,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 0,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'default_clock_driver_rx',
          },
          'persistentdff_inst' => {
            'connections' => {
              'clk' => 'clkNet',
              'd' => 'persistentdff_inst_q',
              'q' => 'persistentdff_inst_q',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlCompAttributes' => [
                  [
                    'syn_black_box',
                    'boolean',
                    'true',
                  ],
                  [
                    'box_type',
                    'string',
                    '"black_box"',
                  ],
                ],
                'is_persistent_dff' => 1,
                'needsComponentDeclaration' => 1,
              },
              'entityName' => 'xlpersistentdff',
              'ports' => {
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'd' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'q' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlpersistentdff',
          },
          'plb_clock_driver_rx_x0' => {
            'connections' => {
              'plb_ce_1' => 'plb_ce_1_sg_x1',
              'plb_clk_1' => 'plb_clk_1_sg_x1',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet_x0',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'plb',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [],
                'isClkDriver' => 1,
              },
              'entityName' => 'plb_clock_driver_rx',
              'ports' => {
                'plb_ce_1' => {
                  'attributes' => {
                    'domain' => 'plb',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_clk_1' => {
                  'attributes' => {
                    'domain' => 'plb',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 2,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 2,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 2,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'plb_clock_driver_rx',
          },
          'rx_x0' => {
            'connections' => {
              'axi_aresetn' => 'axi_aresetn_net',
              'ce_1' => 'ce_1_sg_x0',
              'clk_1' => 'clk_1_sg_x0',
              'plb_ce_1' => 'plb_ce_1_sg_x1',
              'plb_clk_1' => 'plb_clk_1_sg_x1',
              'rx_i' => 'rx_i_net',
              'rx_q' => 'rx_q_net',
              's_axi_araddr' => 's_axi_araddr_net',
              's_axi_arburst' => 's_axi_arburst_net',
              's_axi_arcache' => 's_axi_arcache_net',
              's_axi_arid' => 's_axi_arid_net',
              's_axi_arlen' => 's_axi_arlen_net',
              's_axi_arlock' => 's_axi_arlock_net',
              's_axi_arprot' => 's_axi_arprot_net',
              's_axi_arready' => 's_axi_arready_net',
              's_axi_arsize' => 's_axi_arsize_net',
              's_axi_arvalid' => 's_axi_arvalid_net',
              's_axi_awaddr' => 's_axi_awaddr_net',
              's_axi_awburst' => 's_axi_awburst_net',
              's_axi_awcache' => 's_axi_awcache_net',
              's_axi_awid' => 's_axi_awid_net',
              's_axi_awlen' => 's_axi_awlen_net',
              's_axi_awlock' => 's_axi_awlock_net',
              's_axi_awprot' => 's_axi_awprot_net',
              's_axi_awready' => 's_axi_awready_net',
              's_axi_awsize' => 's_axi_awsize_net',
              's_axi_awvalid' => 's_axi_awvalid_net',
              's_axi_bid' => 's_axi_bid_net',
              's_axi_bready' => 's_axi_bready_net',
              's_axi_bresp' => 's_axi_bresp_net',
              's_axi_bvalid' => 's_axi_bvalid_net',
              's_axi_rdata' => 's_axi_rdata_net',
              's_axi_rid' => 's_axi_rid_net',
              's_axi_rlast' => 's_axi_rlast_net',
              's_axi_rready' => 's_axi_rready_net',
              's_axi_rresp' => 's_axi_rresp_net',
              's_axi_rvalid' => 's_axi_rvalid_net',
              's_axi_wdata' => 's_axi_wdata_net',
              's_axi_wlast' => 's_axi_wlast_net',
              's_axi_wready' => 's_axi_wready_net',
              's_axi_wstrb' => 's_axi_wstrb_net',
              's_axi_wvalid' => 's_axi_wvalid_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlKind' => 'vhdl',
                'isDesign' => 1,
                'simulinkName' => 'rx',
              },
              'entityName' => 'rx',
              'ports' => {
                'axi_aresetn' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_axi_aresetn.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'rx/AXI_ARESETN',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'rx_i' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_rx_i.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 25,
                    'simulinkName' => 'rx/rx_i',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_12_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(11 downto 0)',
                  'width' => 12,
                },
                'rx_q' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_rx_q.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 26,
                    'simulinkName' => 'rx/rx_q',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Fix_12_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(11 downto 0)',
                  'width' => 12,
                },
                's_axi_araddr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_araddr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'rx/S_AXI_ARADDR',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                's_axi_arburst' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arburst.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'rx/S_AXI_ARBURST',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_2_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(1 downto 0)',
                  'width' => 2,
                },
                's_axi_arcache' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arcache.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'rx/S_AXI_ARCACHE',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                's_axi_arid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'rx/S_AXI_ARID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                's_axi_arlen' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arlen.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'rx/S_AXI_ARLEN',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                's_axi_arlock' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arlock.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'rx/S_AXI_ARLOCK',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_2_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(1 downto 0)',
                  'width' => 2,
                },
                's_axi_arprot' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arprot.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'rx/S_AXI_ARPROT',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_3_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(2 downto 0)',
                  'width' => 3,
                },
                's_axi_arready' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arready.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'rx/S_AXI_ARREADY',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_arsize' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arsize.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'rx/S_AXI_ARSIZE',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_3_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(2 downto 0)',
                  'width' => 3,
                },
                's_axi_arvalid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_arvalid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'rx/S_AXI_ARVALID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_awaddr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awaddr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'rx/S_AXI_AWADDR',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                's_axi_awburst' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awburst.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'rx/S_AXI_AWBURST',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_2_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(1 downto 0)',
                  'width' => 2,
                },
                's_axi_awcache' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awcache.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'rx/S_AXI_AWCACHE',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                's_axi_awid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'rx/S_AXI_AWID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                's_axi_awlen' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awlen.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'rx/S_AXI_AWLEN',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                's_axi_awlock' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awlock.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'rx/S_AXI_AWLOCK',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_2_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(1 downto 0)',
                  'width' => 2,
                },
                's_axi_awprot' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awprot.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 16,
                    'simulinkName' => 'rx/S_AXI_AWPROT',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_3_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(2 downto 0)',
                  'width' => 3,
                },
                's_axi_awready' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awready.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'rx/S_AXI_AWREADY',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_awsize' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awsize.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 17,
                    'simulinkName' => 'rx/S_AXI_AWSIZE',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_3_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(2 downto 0)',
                  'width' => 3,
                },
                's_axi_awvalid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_awvalid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 18,
                    'simulinkName' => 'rx/S_AXI_AWVALID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_bid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_bid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'rx/S_AXI_BID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                's_axi_bready' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_bready.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 19,
                    'simulinkName' => 'rx/S_AXI_BREADY',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_bresp' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_bresp.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'rx/S_AXI_BRESP',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_2_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(1 downto 0)',
                  'width' => 2,
                },
                's_axi_bvalid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_bvalid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'rx/S_AXI_BVALID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_rdata' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_rdata.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'rx/S_AXI_RDATA',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                's_axi_rid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_rid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'rx/S_AXI_RID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                's_axi_rlast' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_rlast.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'rx/S_AXI_RLAST',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_rready' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_rready.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 20,
                    'simulinkName' => 'rx/S_AXI_RREADY',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_rresp' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_rresp.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'rx/S_AXI_RRESP',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_2_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(1 downto 0)',
                  'width' => 2,
                },
                's_axi_rvalid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_rvalid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'rx/S_AXI_RVALID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_wdata' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_wdata.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 21,
                    'simulinkName' => 'rx/S_AXI_WDATA',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                's_axi_wlast' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_wlast.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 22,
                    'simulinkName' => 'rx/S_AXI_WLAST',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_wready' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_wready.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'rx/S_AXI_WREADY',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                's_axi_wstrb' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_wstrb.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 23,
                    'simulinkName' => 'rx/S_AXI_WSTRB',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                's_axi_wvalid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'rx_edk_processor_s_axi_wvalid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 24,
                    'simulinkName' => 'rx/S_AXI_WVALID',
                    'source_block' => 'rx',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'rx',
          },
        },
      },
      'entityName' => 'rx_cw',
    },
    'sysgen_gw_clk' => {
      'connections' => { 'clk' => '.clk', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isClk' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sysgen_gw_clk',
        'ports' => {
          'clk' => {
            'attributes' => { 'isClk' => 1, },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sysgen_gw_clk',
    },
  },
}
