$date
  Mon Dec  8 15:44:10 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module add_shift_tb $end
$var reg 4 ! p_in_1[3:0] $end
$var reg 4 " p_in_2[3:0] $end
$var reg 8 # parallel_out[7:0] $end
$scope module uut $end
$var reg 4 $ p_in_1[3:0] $end
$var reg 4 % p_in_2[3:0] $end
$var reg 8 & parallel_out[7:0] $end
$comment aktuellerz is not handled $end
$comment naechsterz is not handled $end
$var reg 8 ' initial_pipo[7:0] $end
$var reg 8 ( initial_sipo[7:0] $end
$var reg 8 ) initial_siso[7:0] $end
$var reg 8 * wire_pipo_adder[7:0] $end
$var reg 8 + wire_adder_pipo[7:0] $end
$var reg 8 , wire_sipo_l_adder[7:0] $end
$var reg 1 - control_add $end
$var reg 1 . control_save $end
$var reg 1 / control_shift $end
$var reg 1 0 control_clear $end
$var reg 1 1 siso_r_in $end
$var reg 1 2 siso_r_out $end
$var reg 1 3 sipo_l_in $end
$var integer 32 4 counter $end
$var reg 1 5 clock $end
$scope module multiplikand_register $end
$var reg 8 6 initial_in[7:0] $end
$var reg 1 7 serial_in $end
$var reg 1 8 clock $end
$var reg 1 9 clear $end
$var reg 8 : parallel_out[7:0] $end
$var reg 8 ; s_out[7:0] $end
$upscope $end
$scope module multiplikator_register $end
$var reg 8 < initial_in[7:0] $end
$var reg 1 = serial_in $end
$var reg 1 > clock $end
$var reg 1 ? clear $end
$var reg 1 @ serial_out $end
$var reg 8 A s_out[7:0] $end
$upscope $end
$scope module produkt_register $end
$var reg 8 B initial_in[7:0] $end
$var reg 8 C parallel_in[7:0] $end
$var reg 1 D clock $end
$var reg 1 E clear $end
$var reg 8 F parallel_out[7:0] $end
$upscope $end
$scope module addierwerk $end
$var reg 8 G a[7:0] $end
$var reg 8 H b[7:0] $end
$var reg 1 I control $end
$var reg 8 J summe[7:0] $end
$var reg 8 K s_out[7:0] $end
$scope module ripple $end
$var reg 8 L a[7:0] $end
$var reg 8 M b[7:0] $end
$var reg 1 N cout $end
$var reg 8 O sum[7:0] $end
$var reg 1 P wire_1 $end
$var reg 1 Q wire_2 $end
$var reg 1 R wire_3 $end
$var reg 1 S wire_4 $end
$var reg 1 T wire_5 $end
$var reg 1 U wire_6 $end
$var reg 1 V wire_7 $end
$scope module add0 $end
$var reg 1 W a $end
$var reg 1 X b $end
$var reg 1 Y cin $end
$var reg 1 Z cout $end
$var reg 1 [ s $end
$var reg 1 \ wire_1 $end
$var reg 1 ] wire_2 $end
$var reg 1 ^ wire_3 $end
$scope module ha1 $end
$var reg 1 _ a $end
$var reg 1 ` b $end
$var reg 1 a o $end
$var reg 1 b c $end
$upscope $end
$scope module ha2 $end
$var reg 1 c a $end
$var reg 1 d b $end
$var reg 1 e o $end
$var reg 1 f c $end
$upscope $end
$upscope $end
$scope module add1 $end
$var reg 1 g a $end
$var reg 1 h b $end
$var reg 1 i cin $end
$var reg 1 j cout $end
$var reg 1 k s $end
$var reg 1 l wire_1 $end
$var reg 1 m wire_2 $end
$var reg 1 n wire_3 $end
$scope module ha1 $end
$var reg 1 o a $end
$var reg 1 p b $end
$var reg 1 q o $end
$var reg 1 r c $end
$upscope $end
$scope module ha2 $end
$var reg 1 s a $end
$var reg 1 t b $end
$var reg 1 u o $end
$var reg 1 v c $end
$upscope $end
$upscope $end
$scope module add2 $end
$var reg 1 w a $end
$var reg 1 x b $end
$var reg 1 y cin $end
$var reg 1 z cout $end
$var reg 1 { s $end
$var reg 1 | wire_1 $end
$var reg 1 } wire_2 $end
$var reg 1 !" wire_3 $end
$scope module ha1 $end
$var reg 1 "" a $end
$var reg 1 #" b $end
$var reg 1 $" o $end
$var reg 1 %" c $end
$upscope $end
$scope module ha2 $end
$var reg 1 &" a $end
$var reg 1 '" b $end
$var reg 1 (" o $end
$var reg 1 )" c $end
$upscope $end
$upscope $end
$scope module add3 $end
$var reg 1 *" a $end
$var reg 1 +" b $end
$var reg 1 ," cin $end
$var reg 1 -" cout $end
$var reg 1 ." s $end
$var reg 1 /" wire_1 $end
$var reg 1 0" wire_2 $end
$var reg 1 1" wire_3 $end
$scope module ha1 $end
$var reg 1 2" a $end
$var reg 1 3" b $end
$var reg 1 4" o $end
$var reg 1 5" c $end
$upscope $end
$scope module ha2 $end
$var reg 1 6" a $end
$var reg 1 7" b $end
$var reg 1 8" o $end
$var reg 1 9" c $end
$upscope $end
$upscope $end
$scope module add4 $end
$var reg 1 :" a $end
$var reg 1 ;" b $end
$var reg 1 <" cin $end
$var reg 1 =" cout $end
$var reg 1 >" s $end
$var reg 1 ?" wire_1 $end
$var reg 1 @" wire_2 $end
$var reg 1 A" wire_3 $end
$scope module ha1 $end
$var reg 1 B" a $end
$var reg 1 C" b $end
$var reg 1 D" o $end
$var reg 1 E" c $end
$upscope $end
$scope module ha2 $end
$var reg 1 F" a $end
$var reg 1 G" b $end
$var reg 1 H" o $end
$var reg 1 I" c $end
$upscope $end
$upscope $end
$scope module add5 $end
$var reg 1 J" a $end
$var reg 1 K" b $end
$var reg 1 L" cin $end
$var reg 1 M" cout $end
$var reg 1 N" s $end
$var reg 1 O" wire_1 $end
$var reg 1 P" wire_2 $end
$var reg 1 Q" wire_3 $end
$scope module ha1 $end
$var reg 1 R" a $end
$var reg 1 S" b $end
$var reg 1 T" o $end
$var reg 1 U" c $end
$upscope $end
$scope module ha2 $end
$var reg 1 V" a $end
$var reg 1 W" b $end
$var reg 1 X" o $end
$var reg 1 Y" c $end
$upscope $end
$upscope $end
$scope module add6 $end
$var reg 1 Z" a $end
$var reg 1 [" b $end
$var reg 1 \" cin $end
$var reg 1 ]" cout $end
$var reg 1 ^" s $end
$var reg 1 _" wire_1 $end
$var reg 1 `" wire_2 $end
$var reg 1 a" wire_3 $end
$scope module ha1 $end
$var reg 1 b" a $end
$var reg 1 c" b $end
$var reg 1 d" o $end
$var reg 1 e" c $end
$upscope $end
$scope module ha2 $end
$var reg 1 f" a $end
$var reg 1 g" b $end
$var reg 1 h" o $end
$var reg 1 i" c $end
$upscope $end
$upscope $end
$scope module add7 $end
$var reg 1 j" a $end
$var reg 1 k" b $end
$var reg 1 l" cin $end
$var reg 1 m" cout $end
$var reg 1 n" s $end
$var reg 1 o" wire_1 $end
$var reg 1 p" wire_2 $end
$var reg 1 q" wire_3 $end
$scope module ha1 $end
$var reg 1 r" a $end
$var reg 1 s" b $end
$var reg 1 t" o $end
$var reg 1 u" c $end
$upscope $end
$scope module ha2 $end
$var reg 1 v" a $end
$var reg 1 w" b $end
$var reg 1 x" o $end
$var reg 1 y" c $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1010 !
b1101 "
bUUUUUUUU #
b1010 $
b1101 %
bUUUUUUUU &
b00000000 '
b00001010 (
b00001101 )
bUUUUUUUU *
bUUUUUUUU +
bUUUUUUUU ,
0-
0.
0/
10
01
U2
03
b0 4
05
b00001010 6
07
08
19
bUUUUUUUU :
bUUUUUUUU ;
b00001101 <
0=
0>
1?
U@
bUUUUUUUU A
b00000000 B
bUUUUUUUU C
0D
1E
bUUUUUUUU F
bUUUUUUUU G
bUUUUUUUU H
0I
bUUUUUUUU J
bUUUUUUUU K
bUUUUUUUU L
bUUUUUUUU M
UN
bUUUUUUUU O
UP
UQ
UR
US
UT
UU
UV
UW
UX
0Y
UZ
U[
U\
U]
0^
U_
U`
Ua
Ub
Uc
0d
Ue
0f
Ug
Uh
Ui
Uj
Uk
Ul
Um
Un
Uo
Up
Uq
Ur
Us
Ut
Uu
Uv
Uw
Ux
Uy
Uz
U{
U|
U}
U!"
U""
U#"
U$"
U%"
U&"
U'"
U("
U)"
U*"
U+"
U,"
U-"
U."
U/"
U0"
U1"
U2"
U3"
U4"
U5"
U6"
U7"
U8"
U9"
U:"
U;"
U<"
U="
U>"
U?"
U@"
UA"
UB"
UC"
UD"
UE"
UF"
UG"
UH"
UI"
UJ"
UK"
UL"
UM"
UN"
UO"
UP"
UQ"
UR"
US"
UT"
UU"
UV"
UW"
UX"
UY"
UZ"
U["
U\"
U]"
U^"
U_"
U`"
Ua"
Ub"
Uc"
Ud"
Ue"
Uf"
Ug"
Uh"
Ui"
Uj"
Uk"
Ul"
Um"
Un"
Uo"
Up"
Uq"
Ur"
Us"
Ut"
Uu"
Uv"
Uw"
Ux"
Uy"
#200000000
b0111 "
b0111 %
b00000111 )
b00000111 <
#210000000
b1001 !
b1101 "
b1001 $
b1101 %
b00001001 (
b00001101 )
b00001001 6
b00001101 <
#220000000
b0111 "
b0111 %
b00000111 )
b00000111 <
#230000000
