INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/arbitrary_clock_divider.srcs/sources_1/new/ClockDividerHB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDividerHB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab2/arbitrary_clock_divider/TEST_clockDividerHB2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_clockDividerHB2
