#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 19 14:56:53 2019
# Process ID: 7400
# Current directory: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2340 C:\Users\julio\Desktop\Universidad\TeamELO212\SESION8\SESION8.xpr
# Log file: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/vivado.log
# Journal file: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ThePhonkey/Desktop/ELO212/SESION8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinxx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 631.457 ; gain = 74.434
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 681.969 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292708913A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.984 ; gain = 924.016
set_property PROGRAM.FILE {C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/impl_1/lab_8.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/impl_1/lab_8.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Aug 19 15:56:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/synth_1/runme.log
[Mon Aug 19 15:56:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Aug 19 15:59:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/synth_1/runme.log
[Mon Aug 19 15:59:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Aug 19 16:03:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/synth_1/runme.log
[Mon Aug 19 16:03:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.runs/impl_1/lab_8.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/julio/Downloads/lab_8.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292708913A
close [ open C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.srcs/sources_1/new/digito_in.sv w ]
add_files C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.srcs/sources_1/new/digito_in.sv
update_compile_order -fileset sources_1
close [ open C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.srcs/sources_1/new/FSM_principal.sv w ]
add_files C:/Users/julio/Desktop/Universidad/TeamELO212/SESION8/SESION8.srcs/sources_1/new/FSM_principal.sv
update_compile_order -fileset sources_1
