<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="simple_dip_switch::work"/><device die="IS4X4M1" family="ProASIC3" package="pq208"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><SmartGen version="8.0"/></workspace>