Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Apr 23 00:37:39 2025
| Host         : DESKTOP-L1Ul0lBY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file data_init_timing_summary_routed.rpt -pb data_init_timing_summary_routed.pb -rpx data_init_timing_summary_routed.rpx -warn_on_violation
| Design       : data_init
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1408)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3117)
5. checking no_input_delay (3)
6. checking no_output_delay (127)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1408)
---------------------------
 There are 1408 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3117)
---------------------------------------------------
 There are 3117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (127)
---------------------------------
 There are 127 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3244          inf        0.000                      0                 3244           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3244 Endpoints
Min Delay          3244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.588ns  (logic 1.712ns (13.601%)  route 10.876ns (86.399%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.786    12.588    uart_rx_inst_n_64
    SLICE_X163Y119       FDCE                                         r  r_dbus_addr_o_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.588ns  (logic 1.712ns (13.601%)  route 10.876ns (86.399%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.786    12.588    uart_rx_inst_n_64
    SLICE_X163Y119       FDCE                                         r  r_dbus_addr_o_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.579ns  (logic 1.712ns (13.610%)  route 10.867ns (86.390%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.777    12.579    uart_rx_inst_n_64
    SLICE_X163Y113       FDCE                                         r  r_dbus_addr_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.579ns  (logic 1.712ns (13.610%)  route 10.867ns (86.390%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.777    12.579    uart_rx_inst_n_64
    SLICE_X163Y113       FDCE                                         r  r_dbus_addr_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.579ns  (logic 1.712ns (13.610%)  route 10.867ns (86.390%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.777    12.579    uart_rx_inst_n_64
    SLICE_X163Y113       FDCE                                         r  r_dbus_addr_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.579ns  (logic 1.712ns (13.610%)  route 10.867ns (86.390%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.777    12.579    uart_rx_inst_n_64
    SLICE_X163Y113       FDCE                                         r  r_dbus_addr_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.477ns  (logic 1.712ns (13.721%)  route 10.765ns (86.279%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.675    12.477    uart_rx_inst_n_64
    SLICE_X163Y118       FDCE                                         r  r_dbus_addr_o_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.477ns  (logic 1.712ns (13.721%)  route 10.765ns (86.279%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.675    12.477    uart_rx_inst_n_64
    SLICE_X163Y118       FDCE                                         r  r_dbus_addr_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.471ns  (logic 1.712ns (13.728%)  route 10.759ns (86.272%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.669    12.471    uart_rx_inst_n_64
    SLICE_X163Y114       FDCE                                         r  r_dbus_addr_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crc_byte_index_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_dbus_addr_o_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.471ns  (logic 1.712ns (13.728%)  route 10.759ns (86.272%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDCE                         0.000     0.000 r  crc_byte_index_reg[7]/C
    SLICE_X6Y137         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  crc_byte_index_reg[7]/Q
                         net (fo=10, routed)          1.079     1.512    uart_rx_inst/c_state_reg[9]_i_8_0[7]
    SLICE_X6Y138         LUT3 (Prop_lut3_I0_O)        0.105     1.617 r  uart_rx_inst/c_state[9]_i_9/O
                         net (fo=1, routed)           0.000     1.617    uart_rx_inst/c_state[9]_i_9_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.933 r  uart_rx_inst/c_state_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart_rx_inst/c_state_reg[9]_i_8_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.033 r  uart_rx_inst/c_state_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.033    uart_rx_inst/c_state_reg[9]_i_4_n_0
    SLICE_X6Y140         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     2.224 r  uart_rx_inst/c_state_reg[9]_i_2/CO[2]
                         net (fo=5, routed)           1.007     3.231    uart_rx_inst/n_state20_in
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.252     3.483 r  uart_rx_inst/c_state[9]_i_1/O
                         net (fo=14, routed)          1.102     4.585    uart_rx_inst/crc_bit_index_reg[3][2]
    SLICE_X6Y143         LUT6 (Prop_lut6_I1_O)        0.105     4.690 f  uart_rx_inst/data[23]_i_7/O
                         net (fo=1, routed)           0.220     4.909    uart_rx_inst/data[23]_i_7_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.105     5.014 r  uart_rx_inst/data[23]_i_3/O
                         net (fo=4, routed)           0.683     5.697    uart_rx_inst/data[23]_i_3_n_0
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.105     5.802 r  uart_rx_inst/r_dbus_addr_o[31]_i_1/O
                         net (fo=62, routed)          6.669    12.471    uart_rx_inst_n_64
    SLICE_X163Y114       FDCE                                         r  r_dbus_addr_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_inst/rx_bits_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_inst/rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDCE                         0.000     0.000 r  uart_rx_inst/rx_bits_reg[6]/C
    SLICE_X0Y147         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_inst/rx_bits_reg[6]/Q
                         net (fo=1, routed)           0.101     0.242    uart_rx_inst/rx_bits[6]
    SLICE_X3Y146         FDCE                                         r  uart_rx_inst/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/rx_bits_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_inst/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.164ns (61.293%)  route 0.104ns (38.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE                         0.000     0.000 r  uart_rx_inst/rx_bits_reg[0]/C
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uart_rx_inst/rx_bits_reg[0]/Q
                         net (fo=1, routed)           0.104     0.268    uart_rx_inst/rx_bits[0]
    SLICE_X3Y146         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            number_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.924%)  route 0.145ns (53.076%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE                         0.000     0.000 r  uart_rx_inst/rx_data_reg[6]/C
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_rx_inst/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.145     0.273    rx_data[6]
    SLICE_X5Y145         FDCE                                         r  number_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            number_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.807%)  route 0.145ns (53.193%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE                         0.000     0.000 r  uart_rx_inst/rx_data_reg[7]/C
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_rx_inst/rx_data_reg[7]/Q
                         net (fo=10, routed)          0.145     0.273    rx_data[7]
    SLICE_X5Y145         FDCE                                         r  number_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_ibus_addr_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.113%)  route 0.095ns (33.887%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  addr_i_reg[2]/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_i_reg[2]/Q
                         net (fo=2, routed)           0.095     0.236    uart_rx_inst/addr_i_reg[0]
    SLICE_X1Y113         LUT2 (Prop_lut2_I0_O)        0.045     0.281 r  uart_rx_inst/r_ibus_addr_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.281    uart_rx_inst_n_248
    SLICE_X1Y113         FDCE                                         r  r_ibus_addr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.787%)  route 0.142ns (50.213%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE                         0.000     0.000 r  uart_rx_inst/rx_data_reg[0]/C
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_inst/rx_data_reg[0]/Q
                         net (fo=10, routed)          0.142     0.283    rx_data[0]
    SLICE_X4Y145         FDCE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/rx_bits_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_inst/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDCE                         0.000     0.000 r  uart_rx_inst/rx_bits_reg[2]/C
    SLICE_X3Y147         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_inst/rx_bits_reg[2]/Q
                         net (fo=1, routed)           0.143     0.284    uart_rx_inst/rx_bits[2]
    SLICE_X3Y146         FDCE                                         r  uart_rx_inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_i_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_ibus_addr_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.529%)  route 0.098ns (34.471%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE                         0.000     0.000 r  addr_i_reg[10]/C
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_i_reg[10]/Q
                         net (fo=2, routed)           0.098     0.239    uart_rx_inst/addr_i_reg[8]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  uart_rx_inst/r_ibus_addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000     0.284    uart_rx_inst_n_240
    SLICE_X1Y115         FDCE                                         r  r_ibus_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_i_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_ibus_addr_o_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.529%)  route 0.098ns (34.471%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  addr_i_reg[18]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_i_reg[18]/Q
                         net (fo=2, routed)           0.098     0.239    uart_rx_inst/addr_i_reg[16]
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  uart_rx_inst/r_ibus_addr_o[18]_i_1/O
                         net (fo=1, routed)           0.000     0.284    uart_rx_inst_n_232
    SLICE_X1Y117         FDCE                                         r  r_ibus_addr_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/rx_bits_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_rx_inst/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.057%)  route 0.146ns (50.943%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE                         0.000     0.000 r  uart_rx_inst/rx_bits_reg[1]/C
    SLICE_X1Y146         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_rx_inst/rx_bits_reg[1]/Q
                         net (fo=1, routed)           0.146     0.287    uart_rx_inst/rx_bits[1]
    SLICE_X3Y146         FDCE                                         r  uart_rx_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





