ARM GAS  /tmp/ccfh09MN.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SDMMC1_SD_Init:
  27              	.LFB340:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "string.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** #include "usb_host.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "stm32746g_discovery.h"
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** #include "stm32746g_discovery_sdram.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** #include "stm32746g_discovery_ts.h"
ARM GAS  /tmp/ccfh09MN.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** #include "stm32746g_discovery_lcd.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** #include "lvgl.h"
  36:Core/Src/main.c **** #include "ui.h"
  37:Core/Src/main.c **** #include "math.h"
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** #include <stdio.h>
  40:Core/Src/main.c **** /* USER CODE END Includes */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PTD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PD */
  49:Core/Src/main.c **** #define FRAME_HORZ 480
  50:Core/Src/main.c **** #define FRAME_VERT 272
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** #define POINT_COUNT 150.0f
  53:Core/Src/main.c **** #define AMPLITUDE   10
  54:Core/Src/main.c **** #define OFFSET      50
  55:Core/Src/main.c **** #define FREQ        5.0f     // Sinüs frekansı
  56:Core/Src/main.c **** #define GAP_EVERY   10       
  57:Core/Src/main.c **** /* USER CODE END PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  66:Core/Src/main.c **** #pragma location=0x2004c000
  67:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  68:Core/Src/main.c **** #pragma location=0x2004c0a0
  69:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** __attribute__((at(0x2004c000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  74:Core/Src/main.c **** __attribute__((at(0x2004c0a0))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  79:Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  80:Core/Src/main.c **** #endif
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** ADC_HandleTypeDef hadc3;
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** DCMI_HandleTypeDef hdcmi;
ARM GAS  /tmp/ccfh09MN.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** DMA2D_HandleTypeDef hdma2d;
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** ETH_HandleTypeDef heth;
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  95:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockA2;
 104:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockB2;
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** SD_HandleTypeDef hsd1;
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** SPDIFRX_HandleTypeDef hspdif;
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** TIM_HandleTypeDef htim1;
 113:Core/Src/main.c **** TIM_HandleTypeDef htim2;
 114:Core/Src/main.c **** TIM_HandleTypeDef htim3;
 115:Core/Src/main.c **** TIM_HandleTypeDef htim5;
 116:Core/Src/main.c **** TIM_HandleTypeDef htim8;
 117:Core/Src/main.c **** TIM_HandleTypeDef htim12;
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** UART_HandleTypeDef huart1;
 120:Core/Src/main.c **** UART_HandleTypeDef huart6;
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* USER CODE BEGIN PV */
 125:Core/Src/main.c **** LTDC_LayerCfgTypeDef pLayerCfg;
 126:Core/Src/main.c **** /* USER CODE END PV */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 129:Core/Src/main.c **** void SystemClock_Config(void);
 130:Core/Src/main.c **** void PeriphCommonClock_Config(void);
 131:Core/Src/main.c **** static void MX_GPIO_Init(void);
 132:Core/Src/main.c **** static void MX_ADC3_Init(void);
 133:Core/Src/main.c **** static void MX_CRC_Init(void);
 134:Core/Src/main.c **** static void MX_DCMI_Init(void);
 135:Core/Src/main.c **** static void MX_DMA2D_Init(void);
 136:Core/Src/main.c **** static void MX_ETH_Init(void);
 137:Core/Src/main.c **** static void MX_FMC_Init(void);
 138:Core/Src/main.c **** static void MX_I2C1_Init(void);
 139:Core/Src/main.c **** static void MX_I2C3_Init(void);
 140:Core/Src/main.c **** static void MX_LTDC_Init(void);
 141:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
 142:Core/Src/main.c **** static void MX_RTC_Init(void);
 143:Core/Src/main.c **** static void MX_SAI2_Init(void);
 144:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
 145:Core/Src/main.c **** static void MX_SPDIFRX_Init(void);
ARM GAS  /tmp/ccfh09MN.s 			page 4


 146:Core/Src/main.c **** static void MX_SPI2_Init(void);
 147:Core/Src/main.c **** static void MX_TIM1_Init(void);
 148:Core/Src/main.c **** static void MX_TIM2_Init(void);
 149:Core/Src/main.c **** static void MX_TIM3_Init(void);
 150:Core/Src/main.c **** static void MX_TIM5_Init(void);
 151:Core/Src/main.c **** static void MX_TIM8_Init(void);
 152:Core/Src/main.c **** static void MX_TIM12_Init(void);
 153:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 154:Core/Src/main.c **** static void MX_USART6_UART_Init(void);
 155:Core/Src/main.c **** void MX_USB_HOST_Process(void);
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 158:Core/Src/main.c **** #define RX_BUFFER_SIZE 64
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** char rxBuffer[RX_BUFFER_SIZE];
 161:Core/Src/main.c **** /* USER CODE END PFP */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 164:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 165:Core/Src/main.c **** void my_flush_cb(lv_display_t * display, const lv_area_t * area, uint8_t * px_map)
 166:Core/Src/main.c **** {
 167:Core/Src/main.c ****     
 168:Core/Src/main.c ****     uint32_t * buf32 = (uint32_t *)px_map;
 169:Core/Src/main.c ****     int32_t x, y;
 170:Core/Src/main.c ****     for(y = area->y1; y <= area->y2; y++) {
 171:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 172:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 173:Core/Src/main.c ****             buf32++;
 174:Core/Src/main.c ****             
 175:Core/Src/main.c ****             
 176:Core/Src/main.c ****         }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****     }
 179:Core/Src/main.c ****    
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****     lv_display_flush_ready(display);
 182:Core/Src/main.c ****     
 183:Core/Src/main.c **** }
 184:Core/Src/main.c **** lv_chart_series_t * series1;
 185:Core/Src/main.c **** lv_chart_series_t * series2;
 186:Core/Src/main.c **** lv_chart_series_t * series3;
 187:Core/Src/main.c **** lv_timer_t * timer;
 188:Core/Src/main.c **** int x = 0;
 189:Core/Src/main.c **** uint8_t buf[10];
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** float getFloatBetweenNewlines(void) {
 193:Core/Src/main.c ****   uint8_t ch;
 194:Core/Src/main.c ****   int index = 0;
 195:Core/Src/main.c ****   int started = 0;
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   while (1) {
 198:Core/Src/main.c ****       HAL_UART_Receive(&huart1, &ch, 1, HAL_MAX_DELAY);
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****       if (ch == '\n') {
 201:Core/Src/main.c ****           if (!started) {
 202:Core/Src/main.c ****               // İlk newline geldi, şimdi başla
ARM GAS  /tmp/ccfh09MN.s 			page 5


 203:Core/Src/main.c ****               started = 1;
 204:Core/Src/main.c ****               index = 0; // sıfırdan başla
 205:Core/Src/main.c ****               continue;
 206:Core/Src/main.c ****           } else {
 207:Core/Src/main.c ****               // İkinci newline geldi, bitti
 208:Core/Src/main.c ****               rxBuffer[index] = '\0';
 209:Core/Src/main.c ****               break;
 210:Core/Src/main.c ****           }
 211:Core/Src/main.c ****       }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****       if (started && index < RX_BUFFER_SIZE - 1) {
 214:Core/Src/main.c ****           rxBuffer[index++] = ch;
 215:Core/Src/main.c ****       }
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   // String'i float'a çevir
 219:Core/Src/main.c ****   return strtof(rxBuffer, NULL);
 220:Core/Src/main.c **** }
 221:Core/Src/main.c **** void timer_cb(lv_timer_t * timer)
 222:Core/Src/main.c **** {
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****     float rad = 2 * 3.14159265359 * FREQ * x / POINT_COUNT;
 226:Core/Src/main.c ****     /* float val = sinf(rad); */
 227:Core/Src/main.c ****     float val = getFloatBetweenNewlines();
 228:Core/Src/main.c ****     printf("%f", val);
 229:Core/Src/main.c ****     //printf("%.2f\r\n",val);
 230:Core/Src/main.c ****     int16_t y = (int16_t)(val * AMPLITUDE + OFFSET);
 231:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 232:Core/Src/main.c ****     lv_label_set_text(objects.label1, buf); 
 233:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y);  
 234:Core/Src/main.c ****     
 235:Core/Src/main.c ****     uint32_t p1 = lv_chart_get_point_count(objects.chart1);
 236:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 237:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****     rad = 2 * 3.14159265359 * (FREQ+5) * x / POINT_COUNT;
 240:Core/Src/main.c ****     //val = sinf(rad);
 241:Core/Src/main.c ****     
 242:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
 243:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 244:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 245:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart2, series2, y);  
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****     uint32_t p2 = lv_chart_get_point_count(objects.chart2);
 248:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 249:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****     rad = 2 * 3.14159265359 * (FREQ+10) * x / POINT_COUNT;
 252:Core/Src/main.c ****     //val = sinf(rad);
 253:Core/Src/main.c ****     y = (int16_t)(val * AMPLITUDE + OFFSET);
 254:Core/Src/main.c ****     sprintf(buf, "%d", y);
 255:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 256:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart3, series3, y);  
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****     uint32_t p3 = lv_chart_get_point_count(objects.chart3);
 259:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
ARM GAS  /tmp/ccfh09MN.s 			page 6


 260:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 261:Core/Src/main.c ****     
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****     a1[(s1 + 1) % p1] = LV_CHART_POINT_NONE;
 264:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 265:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****     a2[(s2 + 1) % p2] = LV_CHART_POINT_NONE;
 268:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 269:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****     a3[(s3 + 1) % p3] = LV_CHART_POINT_NONE;
 272:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 273:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****     x++;
 276:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 277:Core/Src/main.c ****       x = 0;
 278:Core/Src/main.c ****   }
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 281:Core/Src/main.c **** {
 282:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 283:Core/Src/main.c ****   return len;
 284:Core/Src/main.c **** }
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /* USER CODE END 0 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /**
 289:Core/Src/main.c ****   * @brief  The application entry point.
 290:Core/Src/main.c ****   * @retval int
 291:Core/Src/main.c ****   */
 292:Core/Src/main.c **** int main(void)
 293:Core/Src/main.c **** {
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE END 1 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 302:Core/Src/main.c ****   HAL_Init();
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE END Init */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* Configure the system clock */
 309:Core/Src/main.c ****   SystemClock_Config();
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* Configure the peripherals common clocks */
 312:Core/Src/main.c ****   PeriphCommonClock_Config();
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  /tmp/ccfh09MN.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* Initialize all configured peripherals */
 319:Core/Src/main.c ****   MX_GPIO_Init();
 320:Core/Src/main.c ****   MX_ADC3_Init();
 321:Core/Src/main.c ****   MX_CRC_Init();
 322:Core/Src/main.c ****   MX_DCMI_Init();
 323:Core/Src/main.c ****   MX_DMA2D_Init();
 324:Core/Src/main.c ****   MX_ETH_Init();
 325:Core/Src/main.c ****   MX_FMC_Init();
 326:Core/Src/main.c ****   MX_I2C1_Init();
 327:Core/Src/main.c ****   MX_I2C3_Init();
 328:Core/Src/main.c ****   MX_LTDC_Init();
 329:Core/Src/main.c ****   MX_QUADSPI_Init();
 330:Core/Src/main.c ****   MX_RTC_Init();
 331:Core/Src/main.c ****   MX_SAI2_Init();
 332:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 333:Core/Src/main.c ****   MX_SPDIFRX_Init();
 334:Core/Src/main.c ****   MX_SPI2_Init();
 335:Core/Src/main.c ****   MX_TIM1_Init();
 336:Core/Src/main.c ****   MX_TIM2_Init();
 337:Core/Src/main.c ****   MX_TIM3_Init();
 338:Core/Src/main.c ****   MX_TIM5_Init();
 339:Core/Src/main.c ****   MX_TIM8_Init();
 340:Core/Src/main.c ****   MX_TIM12_Init();
 341:Core/Src/main.c ****   MX_USART1_UART_Init();
 342:Core/Src/main.c ****   MX_USART6_UART_Init();
 343:Core/Src/main.c ****   MX_FATFS_Init();
 344:Core/Src/main.c ****   MX_USB_HOST_Init();
 345:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   uint16_t* baseAddr = (uint16_t*) (pLayerCfg.FBStartAdress);
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   if (pLayerCfg.PixelFormat != LTDC_PIXEL_FORMAT_RGB565) Error_Handler ();
 350:Core/Src/main.c ****   
 351:Core/Src/main.c ****   uint16_t xWidth = pLayerCfg.ImageWidth; //480.
 352:Core/Src/main.c ****   
 353:Core/Src/main.c ****   uint16_t yWidth = pLayerCfg.ImageHeight; //272.
 354:Core/Src/main.c ****   
 355:Core/Src/main.c ****   BSP_SDRAM_Init ();
 356:Core/Src/main.c ****   
 357:Core/Src/main.c ****   __HAL_RCC_CRC_CLK_ENABLE ();
 358:Core/Src/main.c ****   
 359:Core/Src/main.c ****   BSP_LCD_Init ();
 360:Core/Src/main.c ****   
 361:Core/Src/main.c ****   BSP_LCD_LayerDefaultInit (0, pLayerCfg.FBStartAdress);
 362:Core/Src/main.c ****   
 363:Core/Src/main.c ****   BSP_LCD_DisplayOn ();
 364:Core/Src/main.c ****   
 365:Core/Src/main.c ****   BSP_LCD_SelectLayer (0);
 366:Core/Src/main.c ****   
 367:Core/Src/main.c ****  /*  BSP_LCD_Clear (LCD_COLOR_BLUE);
 368:Core/Src/main.c ****   
 369:Core/Src/main.c ****   BSP_LCD_DisplayStringAt (20, 20, "Hello World", LEFT_MODE);
 370:Core/Src/main.c ****   BSP_LCD_DrawCircle(100,100,50);
 371:Core/Src/main.c ****   BSP_LCD_DrawPixel(120,120, 0xFF00FF00 ); */
 372:Core/Src/main.c ****   setvbuf(stdin, NULL, _IONBF, 0);  // stdin buffer'ını kapat
 373:Core/Src/main.c ****   lv_init();
ARM GAS  /tmp/ccfh09MN.s 			page 8


 374:Core/Src/main.c ****   lv_tick_set_cb(HAL_GetTick);
 375:Core/Src/main.c ****   
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   lv_display_t * display = lv_display_create(FRAME_HORZ, FRAME_VERT);
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   #define BYTES_PER_PIXEL (LV_COLOR_FORMAT_GET_SIZE(LV_COLOR_FORMAT_RGB565))
 382:Core/Src/main.c ****   uint8_t buf1[FRAME_HORZ * FRAME_VERT / 10 * BYTES_PER_PIXEL]; 
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   lv_display_set_buffers(display, buf1, NULL, sizeof(buf1), LV_DISPLAY_RENDER_MODE_PARTIAL);
 385:Core/Src/main.c ****   lv_display_set_flush_cb(display, my_flush_cb);
 386:Core/Src/main.c ****   ui_init();
 387:Core/Src/main.c ****   
 388:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart1, LV_CHART_UPDATE_MODE_CIRCULAR);
 389:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 390:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 391:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart2, LV_CHART_UPDATE_MODE_CIRCULAR);
 392:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart2, 0, 0, LV_PART_INDICATOR);;
 393:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 394:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart3, LV_CHART_UPDATE_MODE_CIRCULAR);
 395:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart3, 0, 0, LV_PART_INDICATOR);;
 396:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 397:Core/Src/main.c ****   //lv_chart_set_range(objects.chart1, LV_CHART_AXIS_PRIMARY_Y, 0, 120);
 398:Core/Src/main.c ****   series1 = lv_chart_add_series(objects.chart1, lv_palette_main(LV_PALETTE_RED), LV_CHART_AXIS_PRIM
 399:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 400:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 401:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 402:Core/Src/main.c **** 
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   timer = lv_timer_create(timer_cb, 50, NULL);
 405:Core/Src/main.c ****   
 406:Core/Src/main.c ****   if ( (xWidth < 1)
 407:Core/Src/main.c ****   
 408:Core/Src/main.c ****   || (yWidth < 1)) Error_Handler ();
 409:Core/Src/main.c ****   int sinCounter = 0;
 410:Core/Src/main.c ****   /* USER CODE END 2 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* Infinite loop */
 413:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 414:Core/Src/main.c ****   while (1)
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****     /* USER CODE END WHILE */
 417:Core/Src/main.c ****     uint32_t time_till_next = lv_timer_handler();
 418:Core/Src/main.c ****     if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 419:Core/Src/main.c ****     
 420:Core/Src/main.c ****     HAL_Delay(time_till_next);
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****     /* float rad = (2 * 3.14 * sinCounter) / 100;            // 0–2π arası
 423:Core/Src/main.c ****     float value = sinf(rad);                             // -1.0 ~ +1.0
 424:Core/Src/main.c ****     int16_t y = (int16_t)(value * 50 + 25); // 0 ~ 100 arası ölçekle
 425:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y); */
 426:Core/Src/main.c ****     
 427:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 428:Core/Src/main.c ****   }
 429:Core/Src/main.c ****   /* USER CODE END 3 */
 430:Core/Src/main.c **** }
ARM GAS  /tmp/ccfh09MN.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c **** /**
 433:Core/Src/main.c ****   * @brief System Clock Configuration
 434:Core/Src/main.c ****   * @retval None
 435:Core/Src/main.c ****   */
 436:Core/Src/main.c **** void SystemClock_Config(void)
 437:Core/Src/main.c **** {
 438:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 439:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /** Configure LSE Drive Capability
 442:Core/Src/main.c ****   */
 443:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 446:Core/Src/main.c ****   */
 447:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 448:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 451:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 452:Core/Src/main.c ****   */
 453:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 454:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 455:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 456:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 457:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 458:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 459:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 460:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 461:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 462:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 463:Core/Src/main.c ****   {
 464:Core/Src/main.c ****     Error_Handler();
 465:Core/Src/main.c ****   }
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /** Activate the Over-Drive mode
 468:Core/Src/main.c ****   */
 469:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 470:Core/Src/main.c ****   {
 471:Core/Src/main.c ****     Error_Handler();
 472:Core/Src/main.c ****   }
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 475:Core/Src/main.c ****   */
 476:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 477:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 478:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 479:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 480:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 481:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 484:Core/Src/main.c ****   {
 485:Core/Src/main.c ****     Error_Handler();
 486:Core/Src/main.c ****   }
 487:Core/Src/main.c **** }
ARM GAS  /tmp/ccfh09MN.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c **** /**
 490:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 491:Core/Src/main.c ****   * @retval None
 492:Core/Src/main.c ****   */
 493:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 494:Core/Src/main.c **** {
 495:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /** Initializes the peripherals clock
 498:Core/Src/main.c ****   */
 499:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 500:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 501:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 502:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 503:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 504:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 505:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 506:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 507:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 508:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 509:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 510:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 511:Core/Src/main.c ****   {
 512:Core/Src/main.c ****     Error_Handler();
 513:Core/Src/main.c ****   }
 514:Core/Src/main.c **** }
 515:Core/Src/main.c **** 
 516:Core/Src/main.c **** /**
 517:Core/Src/main.c ****   * @brief ADC3 Initialization Function
 518:Core/Src/main.c ****   * @param None
 519:Core/Src/main.c ****   * @retval None
 520:Core/Src/main.c ****   */
 521:Core/Src/main.c **** static void MX_ADC3_Init(void)
 522:Core/Src/main.c **** {
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 525:Core/Src/main.c **** 
 526:Core/Src/main.c ****   /* USER CODE END ADC3_Init 0 */
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 529:Core/Src/main.c **** 
 530:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /* USER CODE END ADC3_Init 1 */
 533:Core/Src/main.c **** 
 534:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 535:Core/Src/main.c ****   */
 536:Core/Src/main.c ****   hadc3.Instance = ADC3;
 537:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 538:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 539:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 540:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 541:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 542:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 543:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 544:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
ARM GAS  /tmp/ccfh09MN.s 			page 11


 545:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 546:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 547:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 548:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 549:Core/Src/main.c ****   {
 550:Core/Src/main.c ****     Error_Handler();
 551:Core/Src/main.c ****   }
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 554:Core/Src/main.c ****   */
 555:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 556:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 557:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 558:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 559:Core/Src/main.c ****   {
 560:Core/Src/main.c ****     Error_Handler();
 561:Core/Src/main.c ****   }
 562:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /* USER CODE END ADC3_Init 2 */
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** }
 567:Core/Src/main.c **** 
 568:Core/Src/main.c **** /**
 569:Core/Src/main.c ****   * @brief CRC Initialization Function
 570:Core/Src/main.c ****   * @param None
 571:Core/Src/main.c ****   * @retval None
 572:Core/Src/main.c ****   */
 573:Core/Src/main.c **** static void MX_CRC_Init(void)
 574:Core/Src/main.c **** {
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 581:Core/Src/main.c **** 
 582:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 583:Core/Src/main.c ****   hcrc.Instance = CRC;
 584:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 585:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 586:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 587:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 588:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 589:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 590:Core/Src/main.c ****   {
 591:Core/Src/main.c ****     Error_Handler();
 592:Core/Src/main.c ****   }
 593:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c **** }
 598:Core/Src/main.c **** 
 599:Core/Src/main.c **** /**
 600:Core/Src/main.c ****   * @brief DCMI Initialization Function
 601:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccfh09MN.s 			page 12


 602:Core/Src/main.c ****   * @retval None
 603:Core/Src/main.c ****   */
 604:Core/Src/main.c **** static void MX_DCMI_Init(void)
 605:Core/Src/main.c **** {
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 0 */
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****   /* USER CODE END DCMI_Init 0 */
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 1 */
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /* USER CODE END DCMI_Init 1 */
 614:Core/Src/main.c ****   hdcmi.Instance = DCMI;
 615:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 616:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 617:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 618:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 619:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 620:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 621:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 622:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 623:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 624:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 625:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 626:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 627:Core/Src/main.c ****   {
 628:Core/Src/main.c ****     Error_Handler();
 629:Core/Src/main.c ****   }
 630:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 2 */
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   /* USER CODE END DCMI_Init 2 */
 633:Core/Src/main.c **** 
 634:Core/Src/main.c **** }
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** /**
 637:Core/Src/main.c ****   * @brief DMA2D Initialization Function
 638:Core/Src/main.c ****   * @param None
 639:Core/Src/main.c ****   * @retval None
 640:Core/Src/main.c ****   */
 641:Core/Src/main.c **** static void MX_DMA2D_Init(void)
 642:Core/Src/main.c **** {
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 0 */
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 0 */
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 1 */
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 1 */
 651:Core/Src/main.c ****   hdma2d.Instance = DMA2D;
 652:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 653:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 654:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 655:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 656:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 657:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 658:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
ARM GAS  /tmp/ccfh09MN.s 			page 13


 659:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 660:Core/Src/main.c ****   {
 661:Core/Src/main.c ****     Error_Handler();
 662:Core/Src/main.c ****   }
 663:Core/Src/main.c ****   if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 664:Core/Src/main.c ****   {
 665:Core/Src/main.c ****     Error_Handler();
 666:Core/Src/main.c ****   }
 667:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 2 */
 668:Core/Src/main.c **** 
 669:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 2 */
 670:Core/Src/main.c **** 
 671:Core/Src/main.c **** }
 672:Core/Src/main.c **** 
 673:Core/Src/main.c **** /**
 674:Core/Src/main.c ****   * @brief ETH Initialization Function
 675:Core/Src/main.c ****   * @param None
 676:Core/Src/main.c ****   * @retval None
 677:Core/Src/main.c ****   */
 678:Core/Src/main.c **** static void MX_ETH_Init(void)
 679:Core/Src/main.c **** {
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 682:Core/Src/main.c **** 
 683:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****    static uint8_t MACAddr[6];
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 688:Core/Src/main.c **** 
 689:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 690:Core/Src/main.c ****   heth.Instance = ETH;
 691:Core/Src/main.c ****   MACAddr[0] = 0x00;
 692:Core/Src/main.c ****   MACAddr[1] = 0x80;
 693:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 694:Core/Src/main.c ****   MACAddr[3] = 0x00;
 695:Core/Src/main.c ****   MACAddr[4] = 0x00;
 696:Core/Src/main.c ****   MACAddr[5] = 0x00;
 697:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 698:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 699:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 700:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 701:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 702:Core/Src/main.c **** 
 703:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 704:Core/Src/main.c **** 
 705:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 706:Core/Src/main.c **** 
 707:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 708:Core/Src/main.c ****   {
 709:Core/Src/main.c ****     Error_Handler();
 710:Core/Src/main.c ****   }
 711:Core/Src/main.c **** 
 712:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 713:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 714:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 715:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
ARM GAS  /tmp/ccfh09MN.s 			page 14


 716:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c **** }
 721:Core/Src/main.c **** 
 722:Core/Src/main.c **** /**
 723:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 724:Core/Src/main.c ****   * @param None
 725:Core/Src/main.c ****   * @retval None
 726:Core/Src/main.c ****   */
 727:Core/Src/main.c **** static void MX_I2C1_Init(void)
 728:Core/Src/main.c **** {
 729:Core/Src/main.c **** 
 730:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 731:Core/Src/main.c **** 
 732:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 733:Core/Src/main.c **** 
 734:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 735:Core/Src/main.c **** 
 736:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 737:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 738:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 739:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 740:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 741:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 742:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 743:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 744:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 745:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 746:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 747:Core/Src/main.c ****   {
 748:Core/Src/main.c ****     Error_Handler();
 749:Core/Src/main.c ****   }
 750:Core/Src/main.c **** 
 751:Core/Src/main.c ****   /** Configure Analogue filter
 752:Core/Src/main.c ****   */
 753:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 754:Core/Src/main.c ****   {
 755:Core/Src/main.c ****     Error_Handler();
 756:Core/Src/main.c ****   }
 757:Core/Src/main.c **** 
 758:Core/Src/main.c ****   /** Configure Digital filter
 759:Core/Src/main.c ****   */
 760:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 761:Core/Src/main.c ****   {
 762:Core/Src/main.c ****     Error_Handler();
 763:Core/Src/main.c ****   }
 764:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 765:Core/Src/main.c **** 
 766:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 767:Core/Src/main.c **** 
 768:Core/Src/main.c **** }
 769:Core/Src/main.c **** 
 770:Core/Src/main.c **** /**
 771:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 772:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccfh09MN.s 			page 15


 773:Core/Src/main.c ****   * @retval None
 774:Core/Src/main.c ****   */
 775:Core/Src/main.c **** static void MX_I2C3_Init(void)
 776:Core/Src/main.c **** {
 777:Core/Src/main.c **** 
 778:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 779:Core/Src/main.c **** 
 780:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 783:Core/Src/main.c **** 
 784:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 785:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 786:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 787:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 788:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 789:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 790:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 791:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 792:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 793:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 794:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 795:Core/Src/main.c ****   {
 796:Core/Src/main.c ****     Error_Handler();
 797:Core/Src/main.c ****   }
 798:Core/Src/main.c **** 
 799:Core/Src/main.c ****   /** Configure Analogue filter
 800:Core/Src/main.c ****   */
 801:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 802:Core/Src/main.c ****   {
 803:Core/Src/main.c ****     Error_Handler();
 804:Core/Src/main.c ****   }
 805:Core/Src/main.c **** 
 806:Core/Src/main.c ****   /** Configure Digital filter
 807:Core/Src/main.c ****   */
 808:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 809:Core/Src/main.c ****   {
 810:Core/Src/main.c ****     Error_Handler();
 811:Core/Src/main.c ****   }
 812:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 813:Core/Src/main.c **** 
 814:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 815:Core/Src/main.c **** 
 816:Core/Src/main.c **** }
 817:Core/Src/main.c **** 
 818:Core/Src/main.c **** /**
 819:Core/Src/main.c ****   * @brief LTDC Initialization Function
 820:Core/Src/main.c ****   * @param None
 821:Core/Src/main.c ****   * @retval None
 822:Core/Src/main.c ****   */
 823:Core/Src/main.c **** static void MX_LTDC_Init(void)
 824:Core/Src/main.c **** {
 825:Core/Src/main.c **** 
 826:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 827:Core/Src/main.c **** 
 828:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 829:Core/Src/main.c **** 
ARM GAS  /tmp/ccfh09MN.s 			page 16


 830:Core/Src/main.c ****    
 831:Core/Src/main.c **** 
 832:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 833:Core/Src/main.c **** 
 834:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 835:Core/Src/main.c ****   hltdc.Instance = LTDC;
 836:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 837:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 838:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 839:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 840:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 841:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 842:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 843:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 844:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 845:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 846:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 847:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 848:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 849:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 850:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 851:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 852:Core/Src/main.c ****   {
 853:Core/Src/main.c ****     Error_Handler();
 854:Core/Src/main.c ****   }
 855:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 856:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 857:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 858:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 859:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 860:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 861:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 862:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 863:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 864:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 865:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 866:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 867:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 868:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 869:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 870:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 871:Core/Src/main.c ****   {
 872:Core/Src/main.c ****     Error_Handler();
 873:Core/Src/main.c ****   }
 874:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 875:Core/Src/main.c **** 
 876:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 877:Core/Src/main.c **** 
 878:Core/Src/main.c **** }
 879:Core/Src/main.c **** 
 880:Core/Src/main.c **** /**
 881:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 882:Core/Src/main.c ****   * @param None
 883:Core/Src/main.c ****   * @retval None
 884:Core/Src/main.c ****   */
 885:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 886:Core/Src/main.c **** {
ARM GAS  /tmp/ccfh09MN.s 			page 17


 887:Core/Src/main.c **** 
 888:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 889:Core/Src/main.c **** 
 890:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 891:Core/Src/main.c **** 
 892:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 893:Core/Src/main.c **** 
 894:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 895:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 896:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 897:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 898:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 899:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 900:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 901:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 902:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 903:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 904:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 905:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 906:Core/Src/main.c ****   {
 907:Core/Src/main.c ****     Error_Handler();
 908:Core/Src/main.c ****   }
 909:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 910:Core/Src/main.c **** 
 911:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 912:Core/Src/main.c **** 
 913:Core/Src/main.c **** }
 914:Core/Src/main.c **** 
 915:Core/Src/main.c **** /**
 916:Core/Src/main.c ****   * @brief RTC Initialization Function
 917:Core/Src/main.c ****   * @param None
 918:Core/Src/main.c ****   * @retval None
 919:Core/Src/main.c ****   */
 920:Core/Src/main.c **** static void MX_RTC_Init(void)
 921:Core/Src/main.c **** {
 922:Core/Src/main.c **** 
 923:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 924:Core/Src/main.c **** 
 925:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 926:Core/Src/main.c **** 
 927:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 928:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 929:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 930:Core/Src/main.c **** 
 931:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 932:Core/Src/main.c **** 
 933:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 934:Core/Src/main.c **** 
 935:Core/Src/main.c ****   /** Initialize RTC Only
 936:Core/Src/main.c ****   */
 937:Core/Src/main.c ****   hrtc.Instance = RTC;
 938:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 939:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 940:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 941:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 942:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 943:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
ARM GAS  /tmp/ccfh09MN.s 			page 18


 944:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 945:Core/Src/main.c ****   {
 946:Core/Src/main.c ****     Error_Handler();
 947:Core/Src/main.c ****   }
 948:Core/Src/main.c **** 
 949:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 950:Core/Src/main.c **** 
 951:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 952:Core/Src/main.c **** 
 953:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 954:Core/Src/main.c ****   */
 955:Core/Src/main.c ****   sTime.Hours = 0x0;
 956:Core/Src/main.c ****   sTime.Minutes = 0x0;
 957:Core/Src/main.c ****   sTime.Seconds = 0x0;
 958:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 959:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 960:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 961:Core/Src/main.c ****   {
 962:Core/Src/main.c ****     Error_Handler();
 963:Core/Src/main.c ****   }
 964:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 965:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 966:Core/Src/main.c ****   sDate.Date = 0x1;
 967:Core/Src/main.c ****   sDate.Year = 0x0;
 968:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 969:Core/Src/main.c ****   {
 970:Core/Src/main.c ****     Error_Handler();
 971:Core/Src/main.c ****   }
 972:Core/Src/main.c **** 
 973:Core/Src/main.c ****   /** Enable the Alarm A
 974:Core/Src/main.c ****   */
 975:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0x0;
 976:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 977:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 978:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 979:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 980:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 981:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 982:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 983:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 984:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 985:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 986:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 987:Core/Src/main.c ****   {
 988:Core/Src/main.c ****     Error_Handler();
 989:Core/Src/main.c ****   }
 990:Core/Src/main.c **** 
 991:Core/Src/main.c ****   /** Enable the Alarm B
 992:Core/Src/main.c ****   */
 993:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_B;
 994:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 995:Core/Src/main.c ****   {
 996:Core/Src/main.c ****     Error_Handler();
 997:Core/Src/main.c ****   }
 998:Core/Src/main.c **** 
 999:Core/Src/main.c ****   /** Enable the TimeStamp
1000:Core/Src/main.c ****   */
ARM GAS  /tmp/ccfh09MN.s 			page 19


1001:Core/Src/main.c ****   if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
1002:Core/Src/main.c ****   {
1003:Core/Src/main.c ****     Error_Handler();
1004:Core/Src/main.c ****   }
1005:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
1006:Core/Src/main.c **** 
1007:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
1008:Core/Src/main.c **** 
1009:Core/Src/main.c **** }
1010:Core/Src/main.c **** 
1011:Core/Src/main.c **** /**
1012:Core/Src/main.c ****   * @brief SAI2 Initialization Function
1013:Core/Src/main.c ****   * @param None
1014:Core/Src/main.c ****   * @retval None
1015:Core/Src/main.c ****   */
1016:Core/Src/main.c **** static void MX_SAI2_Init(void)
1017:Core/Src/main.c **** {
1018:Core/Src/main.c **** 
1019:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 0 */
1020:Core/Src/main.c **** 
1021:Core/Src/main.c ****   /* USER CODE END SAI2_Init 0 */
1022:Core/Src/main.c **** 
1023:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 1 */
1024:Core/Src/main.c **** 
1025:Core/Src/main.c ****   /* USER CODE END SAI2_Init 1 */
1026:Core/Src/main.c ****   hsai_BlockA2.Instance = SAI2_Block_A;
1027:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
1028:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
1029:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
1030:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
1031:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
1032:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
1033:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
1034:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
1035:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
1036:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
1037:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
1038:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
1039:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
1040:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
1041:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
1042:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
1043:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
1044:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
1045:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
1046:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
1047:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
1048:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
1049:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
1050:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
1051:Core/Src/main.c ****   {
1052:Core/Src/main.c ****     Error_Handler();
1053:Core/Src/main.c ****   }
1054:Core/Src/main.c ****   hsai_BlockB2.Instance = SAI2_Block_B;
1055:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
1056:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
1057:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
ARM GAS  /tmp/ccfh09MN.s 			page 20


1058:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
1059:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
1060:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
1061:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
1062:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
1063:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
1064:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
1065:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
1066:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
1067:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
1068:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
1069:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
1070:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
1071:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
1072:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
1073:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
1074:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
1075:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
1076:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
1077:Core/Src/main.c ****   {
1078:Core/Src/main.c ****     Error_Handler();
1079:Core/Src/main.c ****   }
1080:Core/Src/main.c ****   /* USER CODE BEGIN SAI2_Init 2 */
1081:Core/Src/main.c **** 
1082:Core/Src/main.c ****   /* USER CODE END SAI2_Init 2 */
1083:Core/Src/main.c **** 
1084:Core/Src/main.c **** }
1085:Core/Src/main.c **** 
1086:Core/Src/main.c **** /**
1087:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
1088:Core/Src/main.c ****   * @param None
1089:Core/Src/main.c ****   * @retval None
1090:Core/Src/main.c ****   */
1091:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
1092:Core/Src/main.c **** {
  28              		.loc 1 1092 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1093:Core/Src/main.c **** 
1094:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
1095:Core/Src/main.c **** 
1096:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
1097:Core/Src/main.c **** 
1098:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
1099:Core/Src/main.c **** 
1100:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
1101:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
  33              		.loc 1 1101 3 view .LVU1
  34              		.loc 1 1101 17 is_stmt 0 view .LVU2
  35 0000 064B     		ldr	r3, .L2
  36 0002 074A     		ldr	r2, .L2+4
  37 0004 1A60     		str	r2, [r3]
1102:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  38              		.loc 1 1102 3 is_stmt 1 view .LVU3
  39              		.loc 1 1102 23 is_stmt 0 view .LVU4
ARM GAS  /tmp/ccfh09MN.s 			page 21


  40 0006 0022     		movs	r2, #0
  41 0008 5A60     		str	r2, [r3, #4]
1103:Core/Src/main.c ****   hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 1103 3 is_stmt 1 view .LVU5
  43              		.loc 1 1103 25 is_stmt 0 view .LVU6
  44 000a 9A60     		str	r2, [r3, #8]
1104:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  45              		.loc 1 1104 3 is_stmt 1 view .LVU7
  46              		.loc 1 1104 28 is_stmt 0 view .LVU8
  47 000c DA60     		str	r2, [r3, #12]
1105:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
  48              		.loc 1 1105 3 is_stmt 1 view .LVU9
  49              		.loc 1 1105 21 is_stmt 0 view .LVU10
  50 000e 4FF40061 		mov	r1, #2048
  51 0012 1961     		str	r1, [r3, #16]
1106:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  52              		.loc 1 1106 3 is_stmt 1 view .LVU11
  53              		.loc 1 1106 33 is_stmt 0 view .LVU12
  54 0014 5A61     		str	r2, [r3, #20]
1107:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
  55              		.loc 1 1107 3 is_stmt 1 view .LVU13
  56              		.loc 1 1107 22 is_stmt 0 view .LVU14
  57 0016 9A61     		str	r2, [r3, #24]
1108:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
1109:Core/Src/main.c **** 
1110:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
1111:Core/Src/main.c **** 
1112:Core/Src/main.c **** }
  58              		.loc 1 1112 1 view .LVU15
  59 0018 7047     		bx	lr
  60              	.L3:
  61 001a 00BF     		.align	2
  62              	.L2:
  63 001c 00000000 		.word	hsd1
  64 0020 002C0140 		.word	1073818624
  65              		.cfi_endproc
  66              	.LFE340:
  68              		.section	.text.my_flush_cb,"ax",%progbits
  69              		.align	1
  70              		.global	my_flush_cb
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	my_flush_cb:
  76              	.LVL0:
  77              	.LFB322:
 166:Core/Src/main.c ****     
  78              		.loc 1 166 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
 166:Core/Src/main.c ****     
  82              		.loc 1 166 1 is_stmt 0 view .LVU17
  83 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  84              	.LCFI0:
  85              		.cfi_def_cfa_offset 24
  86              		.cfi_offset 4, -24
ARM GAS  /tmp/ccfh09MN.s 			page 22


  87              		.cfi_offset 5, -20
  88              		.cfi_offset 6, -16
  89              		.cfi_offset 7, -12
  90              		.cfi_offset 8, -8
  91              		.cfi_offset 14, -4
  92 0004 8046     		mov	r8, r0
  93 0006 0E46     		mov	r6, r1
  94 0008 1546     		mov	r5, r2
 168:Core/Src/main.c ****     int32_t x, y;
  95              		.loc 1 168 5 is_stmt 1 view .LVU18
  96              	.LVL1:
 169:Core/Src/main.c ****     for(y = area->y1; y <= area->y2; y++) {
  97              		.loc 1 169 5 view .LVU19
 170:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
  98              		.loc 1 170 5 view .LVU20
 170:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
  99              		.loc 1 170 11 is_stmt 0 view .LVU21
 100 000a 4F68     		ldr	r7, [r1, #4]
 101              	.LVL2:
 170:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 102              		.loc 1 170 5 view .LVU22
 103 000c 0AE0     		b	.L5
 104              	.LVL3:
 105              	.L7:
 172:Core/Src/main.c ****             buf32++;
 106              		.loc 1 172 11 is_stmt 1 view .LVU23
 107 000e 55F8042B 		ldr	r2, [r5], #4
 108              	.LVL4:
 172:Core/Src/main.c ****             buf32++;
 109              		.loc 1 172 11 is_stmt 0 view .LVU24
 110 0012 B9B2     		uxth	r1, r7
 111 0014 A0B2     		uxth	r0, r4
 112 0016 FFF7FEFF 		bl	BSP_LCD_DrawPixel
 113              	.LVL5:
 173:Core/Src/main.c ****             
 114              		.loc 1 173 13 is_stmt 1 view .LVU25
 171:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 115              		.loc 1 171 43 discriminator 3 view .LVU26
 116 001a 0134     		adds	r4, r4, #1
 117              	.LVL6:
 118              	.L6:
 171:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 119              		.loc 1 171 29 discriminator 1 view .LVU27
 171:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 120              		.loc 1 171 36 is_stmt 0 discriminator 1 view .LVU28
 121 001c B368     		ldr	r3, [r6, #8]
 171:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 122              		.loc 1 171 29 discriminator 1 view .LVU29
 123 001e A342     		cmp	r3, r4
 124 0020 F5DA     		bge	.L7
 170:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 125              		.loc 1 170 39 is_stmt 1 discriminator 2 view .LVU30
 126 0022 0137     		adds	r7, r7, #1
 127              	.LVL7:
 128              	.L5:
 170:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 129              		.loc 1 170 25 discriminator 1 view .LVU31
ARM GAS  /tmp/ccfh09MN.s 			page 23


 170:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 130              		.loc 1 170 32 is_stmt 0 discriminator 1 view .LVU32
 131 0024 F368     		ldr	r3, [r6, #12]
 170:Core/Src/main.c ****         for(x = area->x1; x <= area->x2; x++) {
 132              		.loc 1 170 25 discriminator 1 view .LVU33
 133 0026 BB42     		cmp	r3, r7
 134 0028 01DB     		blt	.L10
 171:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 135              		.loc 1 171 9 is_stmt 1 view .LVU34
 171:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 136              		.loc 1 171 15 is_stmt 0 view .LVU35
 137 002a 3468     		ldr	r4, [r6]
 138              	.LVL8:
 171:Core/Src/main.c ****           BSP_LCD_DrawPixel(x,y, *buf32);
 139              		.loc 1 171 9 view .LVU36
 140 002c F6E7     		b	.L6
 141              	.LVL9:
 142              	.L10:
 181:Core/Src/main.c ****     
 143              		.loc 1 181 5 is_stmt 1 view .LVU37
 144 002e 4046     		mov	r0, r8
 145 0030 FFF7FEFF 		bl	lv_display_flush_ready
 146              	.LVL10:
 183:Core/Src/main.c **** lv_chart_series_t * series1;
 147              		.loc 1 183 1 is_stmt 0 view .LVU38
 148 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 183:Core/Src/main.c **** lv_chart_series_t * series1;
 149              		.loc 1 183 1 view .LVU39
 150              		.cfi_endproc
 151              	.LFE322:
 153              		.section	.text.MX_GPIO_Init,"ax",%progbits
 154              		.align	1
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	MX_GPIO_Init:
 160              	.LFB352:
1113:Core/Src/main.c **** 
1114:Core/Src/main.c **** /**
1115:Core/Src/main.c ****   * @brief SPDIFRX Initialization Function
1116:Core/Src/main.c ****   * @param None
1117:Core/Src/main.c ****   * @retval None
1118:Core/Src/main.c ****   */
1119:Core/Src/main.c **** static void MX_SPDIFRX_Init(void)
1120:Core/Src/main.c **** {
1121:Core/Src/main.c **** 
1122:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 0 */
1123:Core/Src/main.c **** 
1124:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 0 */
1125:Core/Src/main.c **** 
1126:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 1 */
1127:Core/Src/main.c **** 
1128:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 1 */
1129:Core/Src/main.c ****   hspdif.Instance = SPDIFRX;
1130:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
1131:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
1132:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
ARM GAS  /tmp/ccfh09MN.s 			page 24


1133:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
1134:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
1135:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
1136:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
1137:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
1138:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
1139:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
1140:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
1141:Core/Src/main.c ****   {
1142:Core/Src/main.c ****     Error_Handler();
1143:Core/Src/main.c ****   }
1144:Core/Src/main.c ****   /* USER CODE BEGIN SPDIFRX_Init 2 */
1145:Core/Src/main.c **** 
1146:Core/Src/main.c ****   /* USER CODE END SPDIFRX_Init 2 */
1147:Core/Src/main.c **** 
1148:Core/Src/main.c **** }
1149:Core/Src/main.c **** 
1150:Core/Src/main.c **** /**
1151:Core/Src/main.c ****   * @brief SPI2 Initialization Function
1152:Core/Src/main.c ****   * @param None
1153:Core/Src/main.c ****   * @retval None
1154:Core/Src/main.c ****   */
1155:Core/Src/main.c **** static void MX_SPI2_Init(void)
1156:Core/Src/main.c **** {
1157:Core/Src/main.c **** 
1158:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
1159:Core/Src/main.c **** 
1160:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
1161:Core/Src/main.c **** 
1162:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
1163:Core/Src/main.c **** 
1164:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
1165:Core/Src/main.c ****   /* SPI2 parameter configuration*/
1166:Core/Src/main.c ****   hspi2.Instance = SPI2;
1167:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
1168:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
1169:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
1170:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
1171:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
1172:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
1173:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
1174:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
1175:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
1176:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
1177:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
1178:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
1179:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
1180:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
1181:Core/Src/main.c ****   {
1182:Core/Src/main.c ****     Error_Handler();
1183:Core/Src/main.c ****   }
1184:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
1185:Core/Src/main.c **** 
1186:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
1187:Core/Src/main.c **** 
1188:Core/Src/main.c **** }
1189:Core/Src/main.c **** 
ARM GAS  /tmp/ccfh09MN.s 			page 25


1190:Core/Src/main.c **** /**
1191:Core/Src/main.c ****   * @brief TIM1 Initialization Function
1192:Core/Src/main.c ****   * @param None
1193:Core/Src/main.c ****   * @retval None
1194:Core/Src/main.c ****   */
1195:Core/Src/main.c **** static void MX_TIM1_Init(void)
1196:Core/Src/main.c **** {
1197:Core/Src/main.c **** 
1198:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
1199:Core/Src/main.c **** 
1200:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
1201:Core/Src/main.c **** 
1202:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1203:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1204:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1205:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
1206:Core/Src/main.c **** 
1207:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
1208:Core/Src/main.c **** 
1209:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
1210:Core/Src/main.c ****   htim1.Instance = TIM1;
1211:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
1212:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
1213:Core/Src/main.c ****   htim1.Init.Period = 65535;
1214:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1215:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
1216:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1217:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
1218:Core/Src/main.c ****   {
1219:Core/Src/main.c ****     Error_Handler();
1220:Core/Src/main.c ****   }
1221:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1222:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
1223:Core/Src/main.c ****   {
1224:Core/Src/main.c ****     Error_Handler();
1225:Core/Src/main.c ****   }
1226:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
1227:Core/Src/main.c ****   {
1228:Core/Src/main.c ****     Error_Handler();
1229:Core/Src/main.c ****   }
1230:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1231:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
1232:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1233:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
1234:Core/Src/main.c ****   {
1235:Core/Src/main.c ****     Error_Handler();
1236:Core/Src/main.c ****   }
1237:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1238:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1239:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1240:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
1241:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1242:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
1243:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
1244:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1245:Core/Src/main.c ****   {
1246:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccfh09MN.s 			page 26


1247:Core/Src/main.c ****   }
1248:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
1249:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
1250:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
1251:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
1252:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
1253:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
1254:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
1255:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
1256:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
1257:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
1258:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
1259:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
1260:Core/Src/main.c ****   {
1261:Core/Src/main.c ****     Error_Handler();
1262:Core/Src/main.c ****   }
1263:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
1264:Core/Src/main.c **** 
1265:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
1266:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
1267:Core/Src/main.c **** 
1268:Core/Src/main.c **** }
1269:Core/Src/main.c **** 
1270:Core/Src/main.c **** /**
1271:Core/Src/main.c ****   * @brief TIM2 Initialization Function
1272:Core/Src/main.c ****   * @param None
1273:Core/Src/main.c ****   * @retval None
1274:Core/Src/main.c ****   */
1275:Core/Src/main.c **** static void MX_TIM2_Init(void)
1276:Core/Src/main.c **** {
1277:Core/Src/main.c **** 
1278:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
1279:Core/Src/main.c **** 
1280:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
1281:Core/Src/main.c **** 
1282:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1283:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1284:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1285:Core/Src/main.c **** 
1286:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
1287:Core/Src/main.c **** 
1288:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
1289:Core/Src/main.c ****   htim2.Instance = TIM2;
1290:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
1291:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
1292:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
1293:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1294:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1295:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
1296:Core/Src/main.c ****   {
1297:Core/Src/main.c ****     Error_Handler();
1298:Core/Src/main.c ****   }
1299:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1300:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
1301:Core/Src/main.c ****   {
1302:Core/Src/main.c ****     Error_Handler();
1303:Core/Src/main.c ****   }
ARM GAS  /tmp/ccfh09MN.s 			page 27


1304:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
1305:Core/Src/main.c ****   {
1306:Core/Src/main.c ****     Error_Handler();
1307:Core/Src/main.c ****   }
1308:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1309:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1310:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
1311:Core/Src/main.c ****   {
1312:Core/Src/main.c ****     Error_Handler();
1313:Core/Src/main.c ****   }
1314:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1315:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1316:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1317:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1318:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1319:Core/Src/main.c ****   {
1320:Core/Src/main.c ****     Error_Handler();
1321:Core/Src/main.c ****   }
1322:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
1323:Core/Src/main.c **** 
1324:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
1325:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
1326:Core/Src/main.c **** 
1327:Core/Src/main.c **** }
1328:Core/Src/main.c **** 
1329:Core/Src/main.c **** /**
1330:Core/Src/main.c ****   * @brief TIM3 Initialization Function
1331:Core/Src/main.c ****   * @param None
1332:Core/Src/main.c ****   * @retval None
1333:Core/Src/main.c ****   */
1334:Core/Src/main.c **** static void MX_TIM3_Init(void)
1335:Core/Src/main.c **** {
1336:Core/Src/main.c **** 
1337:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
1338:Core/Src/main.c **** 
1339:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
1340:Core/Src/main.c **** 
1341:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1342:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1343:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1344:Core/Src/main.c **** 
1345:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
1346:Core/Src/main.c **** 
1347:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
1348:Core/Src/main.c ****   htim3.Instance = TIM3;
1349:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
1350:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
1351:Core/Src/main.c ****   htim3.Init.Period = 65535;
1352:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1353:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1354:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
1355:Core/Src/main.c ****   {
1356:Core/Src/main.c ****     Error_Handler();
1357:Core/Src/main.c ****   }
1358:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1359:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
1360:Core/Src/main.c ****   {
ARM GAS  /tmp/ccfh09MN.s 			page 28


1361:Core/Src/main.c ****     Error_Handler();
1362:Core/Src/main.c ****   }
1363:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
1364:Core/Src/main.c ****   {
1365:Core/Src/main.c ****     Error_Handler();
1366:Core/Src/main.c ****   }
1367:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1368:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1369:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
1370:Core/Src/main.c ****   {
1371:Core/Src/main.c ****     Error_Handler();
1372:Core/Src/main.c ****   }
1373:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1374:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1375:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1376:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1377:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1378:Core/Src/main.c ****   {
1379:Core/Src/main.c ****     Error_Handler();
1380:Core/Src/main.c ****   }
1381:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
1382:Core/Src/main.c **** 
1383:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
1384:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
1385:Core/Src/main.c **** 
1386:Core/Src/main.c **** }
1387:Core/Src/main.c **** 
1388:Core/Src/main.c **** /**
1389:Core/Src/main.c ****   * @brief TIM5 Initialization Function
1390:Core/Src/main.c ****   * @param None
1391:Core/Src/main.c ****   * @retval None
1392:Core/Src/main.c ****   */
1393:Core/Src/main.c **** static void MX_TIM5_Init(void)
1394:Core/Src/main.c **** {
1395:Core/Src/main.c **** 
1396:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
1397:Core/Src/main.c **** 
1398:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
1399:Core/Src/main.c **** 
1400:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1401:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1402:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1403:Core/Src/main.c **** 
1404:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
1405:Core/Src/main.c **** 
1406:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
1407:Core/Src/main.c ****   htim5.Instance = TIM5;
1408:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
1409:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
1410:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
1411:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1412:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1413:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
1414:Core/Src/main.c ****   {
1415:Core/Src/main.c ****     Error_Handler();
1416:Core/Src/main.c ****   }
1417:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  /tmp/ccfh09MN.s 			page 29


1418:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
1419:Core/Src/main.c ****   {
1420:Core/Src/main.c ****     Error_Handler();
1421:Core/Src/main.c ****   }
1422:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
1423:Core/Src/main.c ****   {
1424:Core/Src/main.c ****     Error_Handler();
1425:Core/Src/main.c ****   }
1426:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1427:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1428:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
1429:Core/Src/main.c ****   {
1430:Core/Src/main.c ****     Error_Handler();
1431:Core/Src/main.c ****   }
1432:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1433:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1434:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1435:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1436:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
1437:Core/Src/main.c ****   {
1438:Core/Src/main.c ****     Error_Handler();
1439:Core/Src/main.c ****   }
1440:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
1441:Core/Src/main.c **** 
1442:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
1443:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
1444:Core/Src/main.c **** 
1445:Core/Src/main.c **** }
1446:Core/Src/main.c **** 
1447:Core/Src/main.c **** /**
1448:Core/Src/main.c ****   * @brief TIM8 Initialization Function
1449:Core/Src/main.c ****   * @param None
1450:Core/Src/main.c ****   * @retval None
1451:Core/Src/main.c ****   */
1452:Core/Src/main.c **** static void MX_TIM8_Init(void)
1453:Core/Src/main.c **** {
1454:Core/Src/main.c **** 
1455:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
1456:Core/Src/main.c **** 
1457:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
1458:Core/Src/main.c **** 
1459:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
1460:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
1461:Core/Src/main.c **** 
1462:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
1463:Core/Src/main.c **** 
1464:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
1465:Core/Src/main.c ****   htim8.Instance = TIM8;
1466:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
1467:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
1468:Core/Src/main.c ****   htim8.Init.Period = 65535;
1469:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1470:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
1471:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1472:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
1473:Core/Src/main.c ****   {
1474:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccfh09MN.s 			page 30


1475:Core/Src/main.c ****   }
1476:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
1477:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
1478:Core/Src/main.c ****   {
1479:Core/Src/main.c ****     Error_Handler();
1480:Core/Src/main.c ****   }
1481:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1482:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
1483:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1484:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
1485:Core/Src/main.c ****   {
1486:Core/Src/main.c ****     Error_Handler();
1487:Core/Src/main.c ****   }
1488:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
1489:Core/Src/main.c **** 
1490:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
1491:Core/Src/main.c **** 
1492:Core/Src/main.c **** }
1493:Core/Src/main.c **** 
1494:Core/Src/main.c **** /**
1495:Core/Src/main.c ****   * @brief TIM12 Initialization Function
1496:Core/Src/main.c ****   * @param None
1497:Core/Src/main.c ****   * @retval None
1498:Core/Src/main.c ****   */
1499:Core/Src/main.c **** static void MX_TIM12_Init(void)
1500:Core/Src/main.c **** {
1501:Core/Src/main.c **** 
1502:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 0 */
1503:Core/Src/main.c **** 
1504:Core/Src/main.c ****   /* USER CODE END TIM12_Init 0 */
1505:Core/Src/main.c **** 
1506:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
1507:Core/Src/main.c **** 
1508:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 1 */
1509:Core/Src/main.c **** 
1510:Core/Src/main.c ****   /* USER CODE END TIM12_Init 1 */
1511:Core/Src/main.c ****   htim12.Instance = TIM12;
1512:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
1513:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
1514:Core/Src/main.c ****   htim12.Init.Period = 65535;
1515:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
1516:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
1517:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
1518:Core/Src/main.c ****   {
1519:Core/Src/main.c ****     Error_Handler();
1520:Core/Src/main.c ****   }
1521:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1522:Core/Src/main.c ****   sConfigOC.Pulse = 0;
1523:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1524:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1525:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1526:Core/Src/main.c ****   {
1527:Core/Src/main.c ****     Error_Handler();
1528:Core/Src/main.c ****   }
1529:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 2 */
1530:Core/Src/main.c **** 
1531:Core/Src/main.c ****   /* USER CODE END TIM12_Init 2 */
ARM GAS  /tmp/ccfh09MN.s 			page 31


1532:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim12);
1533:Core/Src/main.c **** 
1534:Core/Src/main.c **** }
1535:Core/Src/main.c **** 
1536:Core/Src/main.c **** /**
1537:Core/Src/main.c ****   * @brief USART1 Initialization Function
1538:Core/Src/main.c ****   * @param None
1539:Core/Src/main.c ****   * @retval None
1540:Core/Src/main.c ****   */
1541:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
1542:Core/Src/main.c **** {
1543:Core/Src/main.c **** 
1544:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
1545:Core/Src/main.c **** 
1546:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
1547:Core/Src/main.c **** 
1548:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
1549:Core/Src/main.c **** 
1550:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
1551:Core/Src/main.c ****   huart1.Instance = USART1;
1552:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
1553:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
1554:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
1555:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
1556:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
1557:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1558:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
1559:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1560:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1561:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
1562:Core/Src/main.c ****   {
1563:Core/Src/main.c ****     Error_Handler();
1564:Core/Src/main.c ****   }
1565:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
1566:Core/Src/main.c **** 
1567:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
1568:Core/Src/main.c **** 
1569:Core/Src/main.c **** }
1570:Core/Src/main.c **** 
1571:Core/Src/main.c **** /**
1572:Core/Src/main.c ****   * @brief USART6 Initialization Function
1573:Core/Src/main.c ****   * @param None
1574:Core/Src/main.c ****   * @retval None
1575:Core/Src/main.c ****   */
1576:Core/Src/main.c **** static void MX_USART6_UART_Init(void)
1577:Core/Src/main.c **** {
1578:Core/Src/main.c **** 
1579:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 0 */
1580:Core/Src/main.c **** 
1581:Core/Src/main.c ****   /* USER CODE END USART6_Init 0 */
1582:Core/Src/main.c **** 
1583:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 1 */
1584:Core/Src/main.c **** 
1585:Core/Src/main.c ****   /* USER CODE END USART6_Init 1 */
1586:Core/Src/main.c ****   huart6.Instance = USART6;
1587:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
1588:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  /tmp/ccfh09MN.s 			page 32


1589:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
1590:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
1591:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
1592:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1593:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
1594:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1595:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1596:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
1597:Core/Src/main.c ****   {
1598:Core/Src/main.c ****     Error_Handler();
1599:Core/Src/main.c ****   }
1600:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 2 */
1601:Core/Src/main.c **** 
1602:Core/Src/main.c ****   /* USER CODE END USART6_Init 2 */
1603:Core/Src/main.c **** 
1604:Core/Src/main.c **** }
1605:Core/Src/main.c **** 
1606:Core/Src/main.c **** /* FMC initialization function */
1607:Core/Src/main.c **** static void MX_FMC_Init(void)
1608:Core/Src/main.c **** {
1609:Core/Src/main.c **** 
1610:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
1611:Core/Src/main.c **** 
1612:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
1613:Core/Src/main.c **** 
1614:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
1615:Core/Src/main.c **** 
1616:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
1617:Core/Src/main.c **** 
1618:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
1619:Core/Src/main.c **** 
1620:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
1621:Core/Src/main.c ****   */
1622:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
1623:Core/Src/main.c ****   /* hsdram1.Init */
1624:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
1625:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
1626:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
1627:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
1628:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
1629:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
1630:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
1631:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
1632:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
1633:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
1634:Core/Src/main.c ****   /* SdramTiming */
1635:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
1636:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
1637:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
1638:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
1639:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
1640:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
1641:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
1642:Core/Src/main.c **** 
1643:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
1644:Core/Src/main.c ****   {
1645:Core/Src/main.c ****     Error_Handler( );
ARM GAS  /tmp/ccfh09MN.s 			page 33


1646:Core/Src/main.c ****   }
1647:Core/Src/main.c **** 
1648:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
1649:Core/Src/main.c **** 
1650:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
1651:Core/Src/main.c **** }
1652:Core/Src/main.c **** 
1653:Core/Src/main.c **** /**
1654:Core/Src/main.c ****   * @brief GPIO Initialization Function
1655:Core/Src/main.c ****   * @param None
1656:Core/Src/main.c ****   * @retval None
1657:Core/Src/main.c ****   */
1658:Core/Src/main.c **** static void MX_GPIO_Init(void)
1659:Core/Src/main.c **** {
 161              		.loc 1 1659 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 64
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 166              	.LCFI1:
 167              		.cfi_def_cfa_offset 36
 168              		.cfi_offset 4, -36
 169              		.cfi_offset 5, -32
 170              		.cfi_offset 6, -28
 171              		.cfi_offset 7, -24
 172              		.cfi_offset 8, -20
 173              		.cfi_offset 9, -16
 174              		.cfi_offset 10, -12
 175              		.cfi_offset 11, -8
 176              		.cfi_offset 14, -4
 177 0004 91B0     		sub	sp, sp, #68
 178              	.LCFI2:
 179              		.cfi_def_cfa_offset 104
1660:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 180              		.loc 1 1660 3 view .LVU41
 181              		.loc 1 1660 20 is_stmt 0 view .LVU42
 182 0006 0BAD     		add	r5, sp, #44
 183 0008 0024     		movs	r4, #0
 184 000a 0B94     		str	r4, [sp, #44]
 185 000c 6C60     		str	r4, [r5, #4]
 186 000e AC60     		str	r4, [r5, #8]
 187 0010 EC60     		str	r4, [r5, #12]
 188 0012 2C61     		str	r4, [r5, #16]
1661:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
1662:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
1663:Core/Src/main.c **** 
1664:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
1665:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 189              		.loc 1 1665 3 is_stmt 1 view .LVU43
 190              	.LBB4:
 191              		.loc 1 1665 3 view .LVU44
 192              		.loc 1 1665 3 view .LVU45
 193 0014 9D4B     		ldr	r3, .L13
 194 0016 1A6B     		ldr	r2, [r3, #48]
 195 0018 42F01002 		orr	r2, r2, #16
 196 001c 1A63     		str	r2, [r3, #48]
 197              		.loc 1 1665 3 view .LVU46
ARM GAS  /tmp/ccfh09MN.s 			page 34


 198 001e 1A6B     		ldr	r2, [r3, #48]
 199 0020 02F01002 		and	r2, r2, #16
 200 0024 0092     		str	r2, [sp]
 201              		.loc 1 1665 3 view .LVU47
 202 0026 009A     		ldr	r2, [sp]
 203              	.LBE4:
 204              		.loc 1 1665 3 view .LVU48
1666:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 205              		.loc 1 1666 3 view .LVU49
 206              	.LBB5:
 207              		.loc 1 1666 3 view .LVU50
 208              		.loc 1 1666 3 view .LVU51
 209 0028 1A6B     		ldr	r2, [r3, #48]
 210 002a 42F04002 		orr	r2, r2, #64
 211 002e 1A63     		str	r2, [r3, #48]
 212              		.loc 1 1666 3 view .LVU52
 213 0030 1A6B     		ldr	r2, [r3, #48]
 214 0032 02F04002 		and	r2, r2, #64
 215 0036 0192     		str	r2, [sp, #4]
 216              		.loc 1 1666 3 view .LVU53
 217 0038 019A     		ldr	r2, [sp, #4]
 218              	.LBE5:
 219              		.loc 1 1666 3 view .LVU54
1667:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 220              		.loc 1 1667 3 view .LVU55
 221              	.LBB6:
 222              		.loc 1 1667 3 view .LVU56
 223              		.loc 1 1667 3 view .LVU57
 224 003a 1A6B     		ldr	r2, [r3, #48]
 225 003c 42F00202 		orr	r2, r2, #2
 226 0040 1A63     		str	r2, [r3, #48]
 227              		.loc 1 1667 3 view .LVU58
 228 0042 1A6B     		ldr	r2, [r3, #48]
 229 0044 02F00202 		and	r2, r2, #2
 230 0048 0292     		str	r2, [sp, #8]
 231              		.loc 1 1667 3 view .LVU59
 232 004a 029A     		ldr	r2, [sp, #8]
 233              	.LBE6:
 234              		.loc 1 1667 3 view .LVU60
1668:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 235              		.loc 1 1668 3 view .LVU61
 236              	.LBB7:
 237              		.loc 1 1668 3 view .LVU62
 238              		.loc 1 1668 3 view .LVU63
 239 004c 1A6B     		ldr	r2, [r3, #48]
 240 004e 42F00802 		orr	r2, r2, #8
 241 0052 1A63     		str	r2, [r3, #48]
 242              		.loc 1 1668 3 view .LVU64
 243 0054 1A6B     		ldr	r2, [r3, #48]
 244 0056 02F00802 		and	r2, r2, #8
 245 005a 0392     		str	r2, [sp, #12]
 246              		.loc 1 1668 3 view .LVU65
 247 005c 039A     		ldr	r2, [sp, #12]
 248              	.LBE7:
 249              		.loc 1 1668 3 view .LVU66
1669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 250              		.loc 1 1669 3 view .LVU67
ARM GAS  /tmp/ccfh09MN.s 			page 35


 251              	.LBB8:
 252              		.loc 1 1669 3 view .LVU68
 253              		.loc 1 1669 3 view .LVU69
 254 005e 1A6B     		ldr	r2, [r3, #48]
 255 0060 42F00402 		orr	r2, r2, #4
 256 0064 1A63     		str	r2, [r3, #48]
 257              		.loc 1 1669 3 view .LVU70
 258 0066 1A6B     		ldr	r2, [r3, #48]
 259 0068 02F00402 		and	r2, r2, #4
 260 006c 0492     		str	r2, [sp, #16]
 261              		.loc 1 1669 3 view .LVU71
 262 006e 049A     		ldr	r2, [sp, #16]
 263              	.LBE8:
 264              		.loc 1 1669 3 view .LVU72
1670:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 265              		.loc 1 1670 3 view .LVU73
 266              	.LBB9:
 267              		.loc 1 1670 3 view .LVU74
 268              		.loc 1 1670 3 view .LVU75
 269 0070 1A6B     		ldr	r2, [r3, #48]
 270 0072 42F00102 		orr	r2, r2, #1
 271 0076 1A63     		str	r2, [r3, #48]
 272              		.loc 1 1670 3 view .LVU76
 273 0078 1A6B     		ldr	r2, [r3, #48]
 274 007a 02F00102 		and	r2, r2, #1
 275 007e 0592     		str	r2, [sp, #20]
 276              		.loc 1 1670 3 view .LVU77
 277 0080 059A     		ldr	r2, [sp, #20]
 278              	.LBE9:
 279              		.loc 1 1670 3 view .LVU78
1671:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 280              		.loc 1 1671 3 view .LVU79
 281              	.LBB10:
 282              		.loc 1 1671 3 view .LVU80
 283              		.loc 1 1671 3 view .LVU81
 284 0082 1A6B     		ldr	r2, [r3, #48]
 285 0084 42F40072 		orr	r2, r2, #512
 286 0088 1A63     		str	r2, [r3, #48]
 287              		.loc 1 1671 3 view .LVU82
 288 008a 1A6B     		ldr	r2, [r3, #48]
 289 008c 02F40072 		and	r2, r2, #512
 290 0090 0692     		str	r2, [sp, #24]
 291              		.loc 1 1671 3 view .LVU83
 292 0092 069A     		ldr	r2, [sp, #24]
 293              	.LBE10:
 294              		.loc 1 1671 3 view .LVU84
1672:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 295              		.loc 1 1672 3 view .LVU85
 296              	.LBB11:
 297              		.loc 1 1672 3 view .LVU86
 298              		.loc 1 1672 3 view .LVU87
 299 0094 1A6B     		ldr	r2, [r3, #48]
 300 0096 42F48072 		orr	r2, r2, #256
 301 009a 1A63     		str	r2, [r3, #48]
 302              		.loc 1 1672 3 view .LVU88
 303 009c 1A6B     		ldr	r2, [r3, #48]
 304 009e 02F48072 		and	r2, r2, #256
ARM GAS  /tmp/ccfh09MN.s 			page 36


 305 00a2 0792     		str	r2, [sp, #28]
 306              		.loc 1 1672 3 view .LVU89
 307 00a4 079A     		ldr	r2, [sp, #28]
 308              	.LBE11:
 309              		.loc 1 1672 3 view .LVU90
1673:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 310              		.loc 1 1673 3 view .LVU91
 311              	.LBB12:
 312              		.loc 1 1673 3 view .LVU92
 313              		.loc 1 1673 3 view .LVU93
 314 00a6 1A6B     		ldr	r2, [r3, #48]
 315 00a8 42F48062 		orr	r2, r2, #1024
 316 00ac 1A63     		str	r2, [r3, #48]
 317              		.loc 1 1673 3 view .LVU94
 318 00ae 1A6B     		ldr	r2, [r3, #48]
 319 00b0 02F48062 		and	r2, r2, #1024
 320 00b4 0892     		str	r2, [sp, #32]
 321              		.loc 1 1673 3 view .LVU95
 322 00b6 089A     		ldr	r2, [sp, #32]
 323              	.LBE12:
 324              		.loc 1 1673 3 view .LVU96
1674:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 325              		.loc 1 1674 3 view .LVU97
 326              	.LBB13:
 327              		.loc 1 1674 3 view .LVU98
 328              		.loc 1 1674 3 view .LVU99
 329 00b8 1A6B     		ldr	r2, [r3, #48]
 330 00ba 42F02002 		orr	r2, r2, #32
 331 00be 1A63     		str	r2, [r3, #48]
 332              		.loc 1 1674 3 view .LVU100
 333 00c0 1A6B     		ldr	r2, [r3, #48]
 334 00c2 02F02002 		and	r2, r2, #32
 335 00c6 0992     		str	r2, [sp, #36]
 336              		.loc 1 1674 3 view .LVU101
 337 00c8 099A     		ldr	r2, [sp, #36]
 338              	.LBE13:
 339              		.loc 1 1674 3 view .LVU102
1675:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 340              		.loc 1 1675 3 view .LVU103
 341              	.LBB14:
 342              		.loc 1 1675 3 view .LVU104
 343              		.loc 1 1675 3 view .LVU105
 344 00ca 1A6B     		ldr	r2, [r3, #48]
 345 00cc 42F08002 		orr	r2, r2, #128
 346 00d0 1A63     		str	r2, [r3, #48]
 347              		.loc 1 1675 3 view .LVU106
 348 00d2 1B6B     		ldr	r3, [r3, #48]
 349 00d4 03F08003 		and	r3, r3, #128
 350 00d8 0A93     		str	r3, [sp, #40]
 351              		.loc 1 1675 3 view .LVU107
 352 00da 0A9B     		ldr	r3, [sp, #40]
 353              	.LBE14:
 354              		.loc 1 1675 3 view .LVU108
1676:Core/Src/main.c **** 
1677:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1678:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 355              		.loc 1 1678 3 view .LVU109
ARM GAS  /tmp/ccfh09MN.s 			page 37


 356 00dc DFF8D491 		ldr	r9, .L13+40
 357 00e0 0122     		movs	r2, #1
 358 00e2 2021     		movs	r1, #32
 359 00e4 4846     		mov	r0, r9
 360 00e6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 361              	.LVL11:
1679:Core/Src/main.c **** 
1680:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1681:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 362              		.loc 1 1681 3 view .LVU110
 363 00ea 2246     		mov	r2, r4
 364 00ec 0C21     		movs	r1, #12
 365 00ee 6848     		ldr	r0, .L13+4
 366 00f0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 367              	.LVL12:
1682:Core/Src/main.c **** 
1683:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1684:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 368              		.loc 1 1684 3 view .LVU111
 369 00f4 0122     		movs	r2, #1
 370 00f6 0821     		movs	r1, #8
 371 00f8 6648     		ldr	r0, .L13+8
 372 00fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 373              	.LVL13:
1685:Core/Src/main.c **** 
1686:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1687:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 374              		.loc 1 1687 3 view .LVU112
 375 00fe 0122     		movs	r2, #1
 376 0100 4FF48051 		mov	r1, #4096
 377 0104 6248     		ldr	r0, .L13+4
 378 0106 FFF7FEFF 		bl	HAL_GPIO_WritePin
 379              	.LVL14:
1688:Core/Src/main.c **** 
1689:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1690:Core/Src/main.c ****   HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 380              		.loc 1 1690 3 view .LVU113
 381 010a 2246     		mov	r2, r4
 382 010c 4FF40051 		mov	r1, #8192
 383 0110 6148     		ldr	r0, .L13+12
 384 0112 FFF7FEFF 		bl	HAL_GPIO_WritePin
 385              	.LVL15:
1691:Core/Src/main.c **** 
1692:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1693:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 386              		.loc 1 1693 3 view .LVU114
 387 0116 2246     		mov	r2, r4
 388 0118 C821     		movs	r1, #200
 389 011a 6048     		ldr	r0, .L13+16
 390 011c FFF7FEFF 		bl	HAL_GPIO_WritePin
 391              	.LVL16:
1694:Core/Src/main.c **** 
1695:Core/Src/main.c ****   /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
1696:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 392              		.loc 1 1696 3 view .LVU115
 393              		.loc 1 1696 23 is_stmt 0 view .LVU116
 394 0120 4FF0080B 		mov	fp, #8
ARM GAS  /tmp/ccfh09MN.s 			page 38


 395 0124 CDF82CB0 		str	fp, [sp, #44]
1697:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 396              		.loc 1 1697 3 is_stmt 1 view .LVU117
 397              		.loc 1 1697 24 is_stmt 0 view .LVU118
 398 0128 0C94     		str	r4, [sp, #48]
1698:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 399              		.loc 1 1698 3 is_stmt 1 view .LVU119
 400              		.loc 1 1698 24 is_stmt 0 view .LVU120
 401 012a 0D94     		str	r4, [sp, #52]
1699:Core/Src/main.c ****   HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 402              		.loc 1 1699 3 is_stmt 1 view .LVU121
 403 012c 2946     		mov	r1, r5
 404 012e 5C48     		ldr	r0, .L13+20
 405 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 406              	.LVL17:
1700:Core/Src/main.c **** 
1701:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
1702:Core/Src/main.c ****                            ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
1703:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 407              		.loc 1 1703 3 view .LVU122
 408              		.loc 1 1703 23 is_stmt 0 view .LVU123
 409 0134 43F62343 		movw	r3, #15395
 410 0138 0B93     		str	r3, [sp, #44]
1704:Core/Src/main.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
1705:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 411              		.loc 1 1705 3 is_stmt 1 view .LVU124
 412              		.loc 1 1705 24 is_stmt 0 view .LVU125
 413 013a 4FF00208 		mov	r8, #2
 414 013e CDF83080 		str	r8, [sp, #48]
1706:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 415              		.loc 1 1706 3 is_stmt 1 view .LVU126
 416              		.loc 1 1706 24 is_stmt 0 view .LVU127
 417 0142 0D94     		str	r4, [sp, #52]
1707:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 418              		.loc 1 1707 3 is_stmt 1 view .LVU128
 419              		.loc 1 1707 25 is_stmt 0 view .LVU129
 420 0144 4FF0030A 		mov	r10, #3
 421 0148 CDF838A0 		str	r10, [sp, #56]
1708:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 422              		.loc 1 1708 3 is_stmt 1 view .LVU130
 423              		.loc 1 1708 29 is_stmt 0 view .LVU131
 424 014c 0A27     		movs	r7, #10
 425 014e 0F97     		str	r7, [sp, #60]
1709:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 426              		.loc 1 1709 3 is_stmt 1 view .LVU132
 427 0150 2946     		mov	r1, r5
 428 0152 5448     		ldr	r0, .L13+24
 429 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 430              	.LVL18:
1710:Core/Src/main.c **** 
1711:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
1712:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 431              		.loc 1 1712 3 view .LVU133
 432              		.loc 1 1712 23 is_stmt 0 view .LVU134
 433 0158 4FF48053 		mov	r3, #4096
 434 015c 0B93     		str	r3, [sp, #44]
1713:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  /tmp/ccfh09MN.s 			page 39


 435              		.loc 1 1713 3 is_stmt 1 view .LVU135
 436              		.loc 1 1713 24 is_stmt 0 view .LVU136
 437 015e 0C94     		str	r4, [sp, #48]
1714:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 438              		.loc 1 1714 3 is_stmt 1 view .LVU137
 439              		.loc 1 1714 24 is_stmt 0 view .LVU138
 440 0160 0D94     		str	r4, [sp, #52]
1715:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 441              		.loc 1 1715 3 is_stmt 1 view .LVU139
 442 0162 2946     		mov	r1, r5
 443 0164 5048     		ldr	r0, .L13+28
 444 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL19:
1716:Core/Src/main.c **** 
1717:Core/Src/main.c ****   /*Configure GPIO pin : Audio_INT_Pin */
1718:Core/Src/main.c ****   GPIO_InitStruct.Pin = Audio_INT_Pin;
 446              		.loc 1 1718 3 view .LVU140
 447              		.loc 1 1718 23 is_stmt 0 view .LVU141
 448 016a 4023     		movs	r3, #64
 449 016c 0B93     		str	r3, [sp, #44]
1719:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 450              		.loc 1 1719 3 is_stmt 1 view .LVU142
 451              		.loc 1 1719 24 is_stmt 0 view .LVU143
 452 016e 4FF49013 		mov	r3, #1179648
 453 0172 0C93     		str	r3, [sp, #48]
1720:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 454              		.loc 1 1720 3 is_stmt 1 view .LVU144
 455              		.loc 1 1720 24 is_stmt 0 view .LVU145
 456 0174 0D94     		str	r4, [sp, #52]
1721:Core/Src/main.c ****   HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 457              		.loc 1 1721 3 is_stmt 1 view .LVU146
 458 0176 2946     		mov	r1, r5
 459 0178 4846     		mov	r0, r9
 460 017a FFF7FEFF 		bl	HAL_GPIO_Init
 461              	.LVL20:
1722:Core/Src/main.c **** 
1723:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
1724:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 462              		.loc 1 1724 3 view .LVU147
 463              		.loc 1 1724 23 is_stmt 0 view .LVU148
 464 017e 2023     		movs	r3, #32
 465 0180 0B93     		str	r3, [sp, #44]
1725:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 466              		.loc 1 1725 3 is_stmt 1 view .LVU149
 467              		.loc 1 1725 24 is_stmt 0 view .LVU150
 468 0182 0126     		movs	r6, #1
 469 0184 0C96     		str	r6, [sp, #48]
1726:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 470              		.loc 1 1726 3 is_stmt 1 view .LVU151
 471              		.loc 1 1726 24 is_stmt 0 view .LVU152
 472 0186 0D94     		str	r4, [sp, #52]
1727:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 473              		.loc 1 1727 3 is_stmt 1 view .LVU153
 474              		.loc 1 1727 25 is_stmt 0 view .LVU154
 475 0188 0E94     		str	r4, [sp, #56]
1728:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 476              		.loc 1 1728 3 is_stmt 1 view .LVU155
ARM GAS  /tmp/ccfh09MN.s 			page 40


 477 018a 2946     		mov	r1, r5
 478 018c 4846     		mov	r0, r9
 479 018e FFF7FEFF 		bl	HAL_GPIO_Init
 480              	.LVL21:
1729:Core/Src/main.c **** 
1730:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
1731:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 481              		.loc 1 1731 3 view .LVU156
 482              		.loc 1 1731 23 is_stmt 0 view .LVU157
 483 0192 41F20C03 		movw	r3, #4108
 484 0196 0B93     		str	r3, [sp, #44]
1732:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 485              		.loc 1 1732 3 is_stmt 1 view .LVU158
 486              		.loc 1 1732 24 is_stmt 0 view .LVU159
 487 0198 0C96     		str	r6, [sp, #48]
1733:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 488              		.loc 1 1733 3 is_stmt 1 view .LVU160
 489              		.loc 1 1733 24 is_stmt 0 view .LVU161
 490 019a 0D94     		str	r4, [sp, #52]
1734:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491              		.loc 1 1734 3 is_stmt 1 view .LVU162
 492              		.loc 1 1734 25 is_stmt 0 view .LVU163
 493 019c 0E94     		str	r4, [sp, #56]
1735:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 494              		.loc 1 1735 3 is_stmt 1 view .LVU164
 495 019e 2946     		mov	r1, r5
 496 01a0 3B48     		ldr	r0, .L13+4
 497 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 498              	.LVL22:
1736:Core/Src/main.c **** 
1737:Core/Src/main.c ****   /*Configure GPIO pin : uSD_Detect_Pin */
1738:Core/Src/main.c ****   GPIO_InitStruct.Pin = uSD_Detect_Pin;
 499              		.loc 1 1738 3 view .LVU165
 500              		.loc 1 1738 23 is_stmt 0 view .LVU166
 501 01a6 4FF40053 		mov	r3, #8192
 502 01aa 0B93     		str	r3, [sp, #44]
1739:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 503              		.loc 1 1739 3 is_stmt 1 view .LVU167
 504              		.loc 1 1739 24 is_stmt 0 view .LVU168
 505 01ac 0C94     		str	r4, [sp, #48]
1740:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 506              		.loc 1 1740 3 is_stmt 1 view .LVU169
 507              		.loc 1 1740 24 is_stmt 0 view .LVU170
 508 01ae 0D94     		str	r4, [sp, #52]
1741:Core/Src/main.c ****   HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 509              		.loc 1 1741 3 is_stmt 1 view .LVU171
 510 01b0 2946     		mov	r1, r5
 511 01b2 3E48     		ldr	r0, .L13+32
 512 01b4 FFF7FEFF 		bl	HAL_GPIO_Init
 513              	.LVL23:
1742:Core/Src/main.c **** 
1743:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BL_CTRL_Pin */
1744:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 514              		.loc 1 1744 3 view .LVU172
 515              		.loc 1 1744 23 is_stmt 0 view .LVU173
 516 01b8 CDF82CB0 		str	fp, [sp, #44]
1745:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/ccfh09MN.s 			page 41


 517              		.loc 1 1745 3 is_stmt 1 view .LVU174
 518              		.loc 1 1745 24 is_stmt 0 view .LVU175
 519 01bc 0C96     		str	r6, [sp, #48]
1746:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 520              		.loc 1 1746 3 is_stmt 1 view .LVU176
 521              		.loc 1 1746 24 is_stmt 0 view .LVU177
 522 01be 0D94     		str	r4, [sp, #52]
1747:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 523              		.loc 1 1747 3 is_stmt 1 view .LVU178
 524              		.loc 1 1747 25 is_stmt 0 view .LVU179
 525 01c0 0E94     		str	r4, [sp, #56]
1748:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 526              		.loc 1 1748 3 is_stmt 1 view .LVU180
 527 01c2 2946     		mov	r1, r5
 528 01c4 3348     		ldr	r0, .L13+8
 529 01c6 FFF7FEFF 		bl	HAL_GPIO_Init
 530              	.LVL24:
1749:Core/Src/main.c **** 
1750:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
1751:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 531              		.loc 1 1751 3 view .LVU181
 532              		.loc 1 1751 23 is_stmt 0 view .LVU182
 533 01ca 4FF0100B 		mov	fp, #16
 534 01ce CDF82CB0 		str	fp, [sp, #44]
1752:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 535              		.loc 1 1752 3 is_stmt 1 view .LVU183
 536              		.loc 1 1752 24 is_stmt 0 view .LVU184
 537 01d2 0C94     		str	r4, [sp, #48]
1753:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 538              		.loc 1 1753 3 is_stmt 1 view .LVU185
 539              		.loc 1 1753 24 is_stmt 0 view .LVU186
 540 01d4 0D94     		str	r4, [sp, #52]
1754:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 541              		.loc 1 1754 3 is_stmt 1 view .LVU187
 542 01d6 2946     		mov	r1, r5
 543 01d8 4846     		mov	r0, r9
 544 01da FFF7FEFF 		bl	HAL_GPIO_Init
 545              	.LVL25:
1755:Core/Src/main.c **** 
1756:Core/Src/main.c ****   /*Configure GPIO pins : TP3_Pin NC2_Pin */
1757:Core/Src/main.c ****   GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 546              		.loc 1 1757 3 view .LVU188
 547              		.loc 1 1757 23 is_stmt 0 view .LVU189
 548 01de 48F20403 		movw	r3, #32772
 549 01e2 0B93     		str	r3, [sp, #44]
1758:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 550              		.loc 1 1758 3 is_stmt 1 view .LVU190
 551              		.loc 1 1758 24 is_stmt 0 view .LVU191
 552 01e4 0C94     		str	r4, [sp, #48]
1759:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 553              		.loc 1 1759 3 is_stmt 1 view .LVU192
 554              		.loc 1 1759 24 is_stmt 0 view .LVU193
 555 01e6 0D94     		str	r4, [sp, #52]
1760:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 556              		.loc 1 1760 3 is_stmt 1 view .LVU194
 557 01e8 2946     		mov	r1, r5
 558 01ea 2B48     		ldr	r0, .L13+12
ARM GAS  /tmp/ccfh09MN.s 			page 42


 559 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 560              	.LVL26:
1761:Core/Src/main.c **** 
1762:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_PWR_EN_Pin */
1763:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 561              		.loc 1 1763 3 view .LVU195
 562              		.loc 1 1763 23 is_stmt 0 view .LVU196
 563 01f0 4FF40053 		mov	r3, #8192
 564 01f4 0B93     		str	r3, [sp, #44]
1764:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 565              		.loc 1 1764 3 is_stmt 1 view .LVU197
 566              		.loc 1 1764 24 is_stmt 0 view .LVU198
 567 01f6 0C96     		str	r6, [sp, #48]
1765:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 1765 3 is_stmt 1 view .LVU199
 569              		.loc 1 1765 24 is_stmt 0 view .LVU200
 570 01f8 0D94     		str	r4, [sp, #52]
1766:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 571              		.loc 1 1766 3 is_stmt 1 view .LVU201
 572              		.loc 1 1766 25 is_stmt 0 view .LVU202
 573 01fa 0E94     		str	r4, [sp, #56]
1767:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 574              		.loc 1 1767 3 is_stmt 1 view .LVU203
 575 01fc 2946     		mov	r1, r5
 576 01fe 2648     		ldr	r0, .L13+12
 577 0200 FFF7FEFF 		bl	HAL_GPIO_Init
 578              	.LVL27:
1768:Core/Src/main.c **** 
1769:Core/Src/main.c ****   /*Configure GPIO pin : LCD_INT_Pin */
1770:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_INT_Pin;
 579              		.loc 1 1770 3 view .LVU204
 580              		.loc 1 1770 23 is_stmt 0 view .LVU205
 581 0204 4FF40053 		mov	r3, #8192
 582 0208 0B93     		str	r3, [sp, #44]
1771:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 583              		.loc 1 1771 3 is_stmt 1 view .LVU206
 584              		.loc 1 1771 24 is_stmt 0 view .LVU207
 585 020a 4FF49013 		mov	r3, #1179648
 586 020e 0C93     		str	r3, [sp, #48]
1772:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 587              		.loc 1 1772 3 is_stmt 1 view .LVU208
 588              		.loc 1 1772 24 is_stmt 0 view .LVU209
 589 0210 0D94     		str	r4, [sp, #52]
1773:Core/Src/main.c ****   HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 590              		.loc 1 1773 3 is_stmt 1 view .LVU210
 591 0212 2946     		mov	r1, r5
 592 0214 1E48     		ldr	r0, .L13+4
 593 0216 FFF7FEFF 		bl	HAL_GPIO_Init
 594              	.LVL28:
1774:Core/Src/main.c **** 
1775:Core/Src/main.c ****   /*Configure GPIO pin : ULPI_NXT_Pin */
1776:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 595              		.loc 1 1776 3 view .LVU211
 596              		.loc 1 1776 23 is_stmt 0 view .LVU212
 597 021a CDF82CB0 		str	fp, [sp, #44]
1777:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 598              		.loc 1 1777 3 is_stmt 1 view .LVU213
ARM GAS  /tmp/ccfh09MN.s 			page 43


 599              		.loc 1 1777 24 is_stmt 0 view .LVU214
 600 021e CDF83080 		str	r8, [sp, #48]
1778:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 601              		.loc 1 1778 3 is_stmt 1 view .LVU215
 602              		.loc 1 1778 24 is_stmt 0 view .LVU216
 603 0222 0D94     		str	r4, [sp, #52]
1779:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 604              		.loc 1 1779 3 is_stmt 1 view .LVU217
 605              		.loc 1 1779 25 is_stmt 0 view .LVU218
 606 0224 CDF838A0 		str	r10, [sp, #56]
1780:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 607              		.loc 1 1780 3 is_stmt 1 view .LVU219
 608              		.loc 1 1780 29 is_stmt 0 view .LVU220
 609 0228 0F97     		str	r7, [sp, #60]
1781:Core/Src/main.c ****   HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 610              		.loc 1 1781 3 is_stmt 1 view .LVU221
 611 022a 2946     		mov	r1, r5
 612 022c 1A48     		ldr	r0, .L13+12
 613 022e FFF7FEFF 		bl	HAL_GPIO_Init
 614              	.LVL29:
1782:Core/Src/main.c **** 
1783:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
1784:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 615              		.loc 1 1784 3 view .LVU222
 616              		.loc 1 1784 23 is_stmt 0 view .LVU223
 617 0232 C823     		movs	r3, #200
 618 0234 0B93     		str	r3, [sp, #44]
1785:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 619              		.loc 1 1785 3 is_stmt 1 view .LVU224
 620              		.loc 1 1785 24 is_stmt 0 view .LVU225
 621 0236 0C96     		str	r6, [sp, #48]
1786:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 622              		.loc 1 1786 3 is_stmt 1 view .LVU226
 623              		.loc 1 1786 24 is_stmt 0 view .LVU227
 624 0238 0D94     		str	r4, [sp, #52]
1787:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 625              		.loc 1 1787 3 is_stmt 1 view .LVU228
 626              		.loc 1 1787 25 is_stmt 0 view .LVU229
 627 023a 0E94     		str	r4, [sp, #56]
1788:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 628              		.loc 1 1788 3 is_stmt 1 view .LVU230
 629 023c 2946     		mov	r1, r5
 630 023e 1748     		ldr	r0, .L13+16
 631 0240 FFF7FEFF 		bl	HAL_GPIO_Init
 632              	.LVL30:
1789:Core/Src/main.c **** 
1790:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
1791:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 633              		.loc 1 1791 3 view .LVU231
 634              		.loc 1 1791 23 is_stmt 0 view .LVU232
 635 0244 0523     		movs	r3, #5
 636 0246 0B93     		str	r3, [sp, #44]
1792:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 637              		.loc 1 1792 3 is_stmt 1 view .LVU233
 638              		.loc 1 1792 24 is_stmt 0 view .LVU234
 639 0248 CDF83080 		str	r8, [sp, #48]
1793:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccfh09MN.s 			page 44


 640              		.loc 1 1793 3 is_stmt 1 view .LVU235
 641              		.loc 1 1793 24 is_stmt 0 view .LVU236
 642 024c 0D94     		str	r4, [sp, #52]
1794:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 643              		.loc 1 1794 3 is_stmt 1 view .LVU237
 644              		.loc 1 1794 25 is_stmt 0 view .LVU238
 645 024e CDF838A0 		str	r10, [sp, #56]
1795:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 646              		.loc 1 1795 3 is_stmt 1 view .LVU239
 647              		.loc 1 1795 29 is_stmt 0 view .LVU240
 648 0252 0F97     		str	r7, [sp, #60]
1796:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 649              		.loc 1 1796 3 is_stmt 1 view .LVU241
 650 0254 2946     		mov	r1, r5
 651 0256 1548     		ldr	r0, .L13+32
 652 0258 FFF7FEFF 		bl	HAL_GPIO_Init
 653              	.LVL31:
1797:Core/Src/main.c **** 
1798:Core/Src/main.c ****   /*Configure GPIO pin : RMII_RXER_Pin */
1799:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_RXER_Pin;
 654              		.loc 1 1799 3 view .LVU242
 655              		.loc 1 1799 23 is_stmt 0 view .LVU243
 656 025c 0423     		movs	r3, #4
 657 025e 0B93     		str	r3, [sp, #44]
1800:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 658              		.loc 1 1800 3 is_stmt 1 view .LVU244
 659              		.loc 1 1800 24 is_stmt 0 view .LVU245
 660 0260 0C94     		str	r4, [sp, #48]
1801:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 661              		.loc 1 1801 3 is_stmt 1 view .LVU246
 662              		.loc 1 1801 24 is_stmt 0 view .LVU247
 663 0262 0D94     		str	r4, [sp, #52]
1802:Core/Src/main.c ****   HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 664              		.loc 1 1802 3 is_stmt 1 view .LVU248
 665 0264 2946     		mov	r1, r5
 666 0266 0D48     		ldr	r0, .L13+16
 667 0268 FFF7FEFF 		bl	HAL_GPIO_Init
 668              	.LVL32:
1803:Core/Src/main.c **** 
1804:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
1805:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 669              		.loc 1 1805 3 view .LVU249
 670              		.loc 1 1805 23 is_stmt 0 view .LVU250
 671 026c 2823     		movs	r3, #40
 672 026e 0B93     		str	r3, [sp, #44]
1806:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 673              		.loc 1 1806 3 is_stmt 1 view .LVU251
 674              		.loc 1 1806 24 is_stmt 0 view .LVU252
 675 0270 CDF83080 		str	r8, [sp, #48]
1807:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 676              		.loc 1 1807 3 is_stmt 1 view .LVU253
 677              		.loc 1 1807 24 is_stmt 0 view .LVU254
 678 0274 0D94     		str	r4, [sp, #52]
1808:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 679              		.loc 1 1808 3 is_stmt 1 view .LVU255
 680              		.loc 1 1808 25 is_stmt 0 view .LVU256
 681 0276 CDF838A0 		str	r10, [sp, #56]
ARM GAS  /tmp/ccfh09MN.s 			page 45


1809:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 682              		.loc 1 1809 3 is_stmt 1 view .LVU257
 683              		.loc 1 1809 29 is_stmt 0 view .LVU258
 684 027a 0F97     		str	r7, [sp, #60]
1810:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 685              		.loc 1 1810 3 is_stmt 1 view .LVU259
 686 027c 2946     		mov	r1, r5
 687 027e 0C48     		ldr	r0, .L13+36
 688 0280 FFF7FEFF 		bl	HAL_GPIO_Init
 689              	.LVL33:
1811:Core/Src/main.c **** 
1812:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
1813:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
1814:Core/Src/main.c **** }
 690              		.loc 1 1814 1 is_stmt 0 view .LVU260
 691 0284 11B0     		add	sp, sp, #68
 692              	.LCFI3:
 693              		.cfi_def_cfa_offset 36
 694              		@ sp needed
 695 0286 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 696              	.L14:
 697 028a 00BF     		.align	2
 698              	.L13:
 699 028c 00380240 		.word	1073887232
 700 0290 00200240 		.word	1073881088
 701 0294 00280240 		.word	1073883136
 702 0298 001C0240 		.word	1073880064
 703 029c 00180240 		.word	1073879040
 704 02a0 00100240 		.word	1073876992
 705 02a4 00040240 		.word	1073873920
 706 02a8 00240240 		.word	1073882112
 707 02ac 00080240 		.word	1073874944
 708 02b0 00000240 		.word	1073872896
 709 02b4 000C0240 		.word	1073875968
 710              		.cfi_endproc
 711              	.LFE352:
 713              		.section	.text.lv_obj_set_style_size,"ax",%progbits
 714              		.align	1
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	lv_obj_set_style_size:
 720              	.LVL34:
 721              	.LFB304:
 722              		.file 2 "Drivers/lvgl/src/core/lv_obj_style.h"
   1:Drivers/lvgl/src/core/lv_obj_style.h **** /**
   2:Drivers/lvgl/src/core/lv_obj_style.h ****  * @file lv_obj_style.h
   3:Drivers/lvgl/src/core/lv_obj_style.h ****  *
   4:Drivers/lvgl/src/core/lv_obj_style.h ****  */
   5:Drivers/lvgl/src/core/lv_obj_style.h **** 
   6:Drivers/lvgl/src/core/lv_obj_style.h **** #ifndef LV_OBJ_STYLE_H
   7:Drivers/lvgl/src/core/lv_obj_style.h **** #define LV_OBJ_STYLE_H
   8:Drivers/lvgl/src/core/lv_obj_style.h **** 
   9:Drivers/lvgl/src/core/lv_obj_style.h **** #ifdef __cplusplus
  10:Drivers/lvgl/src/core/lv_obj_style.h **** extern "C" {
  11:Drivers/lvgl/src/core/lv_obj_style.h **** #endif
  12:Drivers/lvgl/src/core/lv_obj_style.h **** 
ARM GAS  /tmp/ccfh09MN.s 			page 46


  13:Drivers/lvgl/src/core/lv_obj_style.h **** /*********************
  14:Drivers/lvgl/src/core/lv_obj_style.h ****  *      INCLUDES
  15:Drivers/lvgl/src/core/lv_obj_style.h ****  *********************/
  16:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_bidi.h"
  17:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_style.h"
  18:Drivers/lvgl/src/core/lv_obj_style.h **** #include "../misc/lv_types.h"
  19:Drivers/lvgl/src/core/lv_obj_style.h **** 
  20:Drivers/lvgl/src/core/lv_obj_style.h **** /*********************
  21:Drivers/lvgl/src/core/lv_obj_style.h ****  *      DEFINES
  22:Drivers/lvgl/src/core/lv_obj_style.h ****  *********************/
  23:Drivers/lvgl/src/core/lv_obj_style.h **** 
  24:Drivers/lvgl/src/core/lv_obj_style.h **** /**********************
  25:Drivers/lvgl/src/core/lv_obj_style.h ****  *      TYPEDEFS
  26:Drivers/lvgl/src/core/lv_obj_style.h ****  **********************/
  27:Drivers/lvgl/src/core/lv_obj_style.h **** 
  28:Drivers/lvgl/src/core/lv_obj_style.h **** typedef enum {
  29:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_SAME,           /**< The style properties in the 2 states are identical */
  30:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_REDRAW,    /**< The differences can be shown with a simple redraw */
  31:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_DRAW_PAD,  /**< The differences can be shown with a simple redraw */
  32:Drivers/lvgl/src/core/lv_obj_style.h ****     LV_STYLE_STATE_CMP_DIFF_LAYOUT,    /**< The differences can be shown with a simple redraw */
  33:Drivers/lvgl/src/core/lv_obj_style.h **** } lv_style_state_cmp_t;
  34:Drivers/lvgl/src/core/lv_obj_style.h **** 
  35:Drivers/lvgl/src/core/lv_obj_style.h **** typedef uint32_t lv_style_selector_t;
  36:Drivers/lvgl/src/core/lv_obj_style.h **** 
  37:Drivers/lvgl/src/core/lv_obj_style.h **** /**********************
  38:Drivers/lvgl/src/core/lv_obj_style.h ****  * GLOBAL PROTOTYPES
  39:Drivers/lvgl/src/core/lv_obj_style.h ****  **********************/
  40:Drivers/lvgl/src/core/lv_obj_style.h **** 
  41:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  42:Drivers/lvgl/src/core/lv_obj_style.h ****  * Add a style to an object.
  43:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  44:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style to add
  45:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state to which the style should be added
  46:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  47:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  48:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  49:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_add_style(btn, &style_btn, 0); //Default button style
  50:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  51:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_add_style(btn, &btn_red, LV_STATE_PRESSED); //Overwrite only some colors to red when pres
  52:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  53:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  54:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_add_style(lv_obj_t * obj, const lv_style_t * style, lv_style_selector_t selector);
  55:Drivers/lvgl/src/core/lv_obj_style.h **** 
  56:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  57:Drivers/lvgl/src/core/lv_obj_style.h ****  * Replaces a style of an object, preserving the order of the style stack (local styles and transit
  58:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj           pointer to an object
  59:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param old_style     pointer to a style to replace.
  60:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param new_style     pointer to a style to replace the old style with.
  61:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector      OR-ed values of states and a part to replace only styles with matching sele
  62:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  63:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  64:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  65:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_replace_style(obj, &yellow_style, &blue_style, LV_PART_ANY | LV_STATE_ANY); //Replace a s
  66:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  67:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_replace_style(obj, &yellow_style, &blue_style, LV_PART_MAIN | LV_STATE_PRESSED); //Replac
  68:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  69:Drivers/lvgl/src/core/lv_obj_style.h ****  */
ARM GAS  /tmp/ccfh09MN.s 			page 47


  70:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_replace_style(lv_obj_t * obj, const lv_style_t * old_style, const lv_style_t * new_styl
  71:Drivers/lvgl/src/core/lv_obj_style.h ****                           lv_style_selector_t selector);
  72:Drivers/lvgl/src/core/lv_obj_style.h **** 
  73:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  74:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove a style from an object.
  75:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  76:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style to remove. Can be NULL to check only the selector
  77:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed values of states and a part to remove only styles with matching selectors
  78:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  79:Drivers/lvgl/src/core/lv_obj_style.h ****  * Examples:
  80:Drivers/lvgl/src/core/lv_obj_style.h ****  * @code
  81:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, &style, LV_PART_ANY | LV_STATE_ANY); //Remove a specific style
  82:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  83:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, NULL, LV_PART_MAIN | LV_STATE_ANY); //Remove all styles from the main p
  84:Drivers/lvgl/src/core/lv_obj_style.h ****  *
  85:Drivers/lvgl/src/core/lv_obj_style.h ****  * lv_obj_remove_style(obj, NULL, LV_PART_ANY | LV_STATE_ANY); //Remove all styles
  86:Drivers/lvgl/src/core/lv_obj_style.h ****  * @endcode
  87:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  88:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_remove_style(lv_obj_t * obj, const lv_style_t * style, lv_style_selector_t selector);
  89:Drivers/lvgl/src/core/lv_obj_style.h **** 
  90:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  91:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove all styles from an object
  92:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
  93:Drivers/lvgl/src/core/lv_obj_style.h ****  */
  94:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_remove_style_all(lv_obj_t * obj);
  95:Drivers/lvgl/src/core/lv_obj_style.h **** 
  96:Drivers/lvgl/src/core/lv_obj_style.h **** /**
  97:Drivers/lvgl/src/core/lv_obj_style.h ****  * Notify all object if a style is modified
  98:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param style     pointer to a style. Only the objects with this style will be notified
  99:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  (NULL to notify all objects)
 100:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 101:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_report_style_change(lv_style_t * style);
 102:Drivers/lvgl/src/core/lv_obj_style.h **** 
 103:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 104:Drivers/lvgl/src/core/lv_obj_style.h ****  * Notify an object and its children about its style is modified.
 105:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 106:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param part      the part whose style was changed. E.g. `LV_PART_ANY`, `LV_PART_MAIN`
 107:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      `LV_STYLE_PROP_ANY` or an `LV_STYLE_...` property.
 108:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  It is used to optimize what needs to be refreshed.
 109:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  `LV_STYLE_PROP_INV` to perform only a style cache update
 110:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 111:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_refresh_style(lv_obj_t * obj, lv_part_t part, lv_style_prop_t prop);
 112:Drivers/lvgl/src/core/lv_obj_style.h **** 
 113:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 114:Drivers/lvgl/src/core/lv_obj_style.h ****  * Enable or disable automatic style refreshing when a new style is added/removed to/from an object
 115:Drivers/lvgl/src/core/lv_obj_style.h ****  * or any other style change happens.
 116:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param en        true: enable refreshing; false: disable refreshing
 117:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 118:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_enable_style_refresh(bool en);
 119:Drivers/lvgl/src/core/lv_obj_style.h **** 
 120:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 121:Drivers/lvgl/src/core/lv_obj_style.h ****  * Get the value of a style property. The current state of the object will be considered.
 122:Drivers/lvgl/src/core/lv_obj_style.h ****  * Inherited properties will be inherited.
 123:Drivers/lvgl/src/core/lv_obj_style.h ****  * If a property is not set a default value will be returned.
 124:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 125:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param part      a part from which the property should be get
 126:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property to get
ARM GAS  /tmp/ccfh09MN.s 			page 48


 127:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return          the value of the property.
 128:Drivers/lvgl/src/core/lv_obj_style.h ****  *                  Should be read from the correct field of the `lv_style_value_t` according to th
 129:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 130:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_value_t lv_obj_get_style_prop(const lv_obj_t * obj, lv_part_t part, lv_style_prop_t prop);
 131:Drivers/lvgl/src/core/lv_obj_style.h **** 
 132:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 133:Drivers/lvgl/src/core/lv_obj_style.h ****  * Check if an object has a specified style property for a given style selector.
 134:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 135:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  the style selector to be checked, defining the scope of the style to be examine
 136:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property to be checked.
 137:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return          true if the object has the specified selector and property, false otherwise.
 138:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 139:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_has_style_prop(const lv_obj_t * obj, lv_style_selector_t selector, lv_style_prop_t prop
 140:Drivers/lvgl/src/core/lv_obj_style.h **** 
 141:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 142:Drivers/lvgl/src/core/lv_obj_style.h ****  * Set local style property on an object's part and state.
 143:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 144:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      the property
 145:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param value     value of the property. The correct element should be set according to the type 
 146:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state for which the style should be set
 147:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 148:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_set_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_value_t value,
 149:Drivers/lvgl/src/core/lv_obj_style.h ****                                  lv_style_selector_t selector);
 150:Drivers/lvgl/src/core/lv_obj_style.h **** 
 151:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_res_t lv_obj_get_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_value_t *
 152:Drivers/lvgl/src/core/lv_obj_style.h ****                                            lv_style_selector_t selector);
 153:Drivers/lvgl/src/core/lv_obj_style.h **** 
 154:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 155:Drivers/lvgl/src/core/lv_obj_style.h ****  * Remove a local style property from a part of an object with a given state.
 156:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       pointer to an object
 157:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param prop      a style property to remove.
 158:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param selector  OR-ed value of parts and state for which the style should be removed
 159:Drivers/lvgl/src/core/lv_obj_style.h ****  * @return true     the property was found and removed; false: the property was not found
 160:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 161:Drivers/lvgl/src/core/lv_obj_style.h **** bool lv_obj_remove_local_style_prop(lv_obj_t * obj, lv_style_prop_t prop, lv_style_selector_t selec
 162:Drivers/lvgl/src/core/lv_obj_style.h **** 
 163:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 164:Drivers/lvgl/src/core/lv_obj_style.h ****  * Used internally for color filtering
 165:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 166:Drivers/lvgl/src/core/lv_obj_style.h **** lv_style_value_t lv_obj_style_apply_color_filter(const lv_obj_t * obj, lv_part_t part, lv_style_val
 167:Drivers/lvgl/src/core/lv_obj_style.h **** 
 168:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 169:Drivers/lvgl/src/core/lv_obj_style.h ****  * Fade in an an object and all its children.
 170:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       the object to fade in
 171:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param time      time of fade
 172:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param delay     delay to start the animation
 173:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 174:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_fade_in(lv_obj_t * obj, uint32_t time, uint32_t delay);
 175:Drivers/lvgl/src/core/lv_obj_style.h **** 
 176:Drivers/lvgl/src/core/lv_obj_style.h **** /**
 177:Drivers/lvgl/src/core/lv_obj_style.h ****  * Fade out an an object and all its children.
 178:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param obj       the object to fade out
 179:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param time      time of fade
 180:Drivers/lvgl/src/core/lv_obj_style.h ****  * @param delay     delay to start the animation
 181:Drivers/lvgl/src/core/lv_obj_style.h ****  */
 182:Drivers/lvgl/src/core/lv_obj_style.h **** void lv_obj_fade_out(lv_obj_t * obj, uint32_t time, uint32_t delay);
 183:Drivers/lvgl/src/core/lv_obj_style.h **** 
ARM GAS  /tmp/ccfh09MN.s 			page 49


 184:Drivers/lvgl/src/core/lv_obj_style.h **** static inline lv_state_t lv_obj_style_get_selector_state(lv_style_selector_t selector)
 185:Drivers/lvgl/src/core/lv_obj_style.h **** {
 186:Drivers/lvgl/src/core/lv_obj_style.h ****     return selector & 0xFFFF;
 187:Drivers/lvgl/src/core/lv_obj_style.h **** }
 188:Drivers/lvgl/src/core/lv_obj_style.h **** 
 189:Drivers/lvgl/src/core/lv_obj_style.h **** static inline lv_part_t lv_obj_style_get_selector_part(lv_style_selector_t selector)
 190:Drivers/lvgl/src/core/lv_obj_style.h **** {
 191:Drivers/lvgl/src/core/lv_obj_style.h ****     return selector & 0xFF0000;
 192:Drivers/lvgl/src/core/lv_obj_style.h **** }
 193:Drivers/lvgl/src/core/lv_obj_style.h **** 
 194:Drivers/lvgl/src/core/lv_obj_style.h **** #include "lv_obj_style_gen.h"
 195:Drivers/lvgl/src/core/lv_obj_style.h **** 
 196:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_all(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 197:Drivers/lvgl/src/core/lv_obj_style.h **** {
 198:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_left(obj, value, selector);
 199:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_right(obj, value, selector);
 200:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_top(obj, value, selector);
 201:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_bottom(obj, value, selector);
 202:Drivers/lvgl/src/core/lv_obj_style.h **** }
 203:Drivers/lvgl/src/core/lv_obj_style.h **** 
 204:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_hor(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 205:Drivers/lvgl/src/core/lv_obj_style.h **** {
 206:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_left(obj, value, selector);
 207:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_right(obj, value, selector);
 208:Drivers/lvgl/src/core/lv_obj_style.h **** }
 209:Drivers/lvgl/src/core/lv_obj_style.h **** 
 210:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_ver(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 211:Drivers/lvgl/src/core/lv_obj_style.h **** {
 212:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_top(obj, value, selector);
 213:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_bottom(obj, value, selector);
 214:Drivers/lvgl/src/core/lv_obj_style.h **** }
 215:Drivers/lvgl/src/core/lv_obj_style.h **** 
 216:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_all(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 217:Drivers/lvgl/src/core/lv_obj_style.h **** {
 218:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_left(obj, value, selector);
 219:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_right(obj, value, selector);
 220:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_top(obj, value, selector);
 221:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_bottom(obj, value, selector);
 222:Drivers/lvgl/src/core/lv_obj_style.h **** }
 223:Drivers/lvgl/src/core/lv_obj_style.h **** 
 224:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_hor(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 225:Drivers/lvgl/src/core/lv_obj_style.h **** {
 226:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_left(obj, value, selector);
 227:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_right(obj, value, selector);
 228:Drivers/lvgl/src/core/lv_obj_style.h **** }
 229:Drivers/lvgl/src/core/lv_obj_style.h **** 
 230:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_margin_ver(lv_obj_t * obj, int32_t value, lv_style_selector_t s
 231:Drivers/lvgl/src/core/lv_obj_style.h **** {
 232:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_top(obj, value, selector);
 233:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_margin_bottom(obj, value, selector);
 234:Drivers/lvgl/src/core/lv_obj_style.h **** }
 235:Drivers/lvgl/src/core/lv_obj_style.h **** 
 236:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_pad_gap(lv_obj_t * obj, int32_t value, lv_style_selector_t sele
 237:Drivers/lvgl/src/core/lv_obj_style.h **** {
 238:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_row(obj, value, selector);
 239:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_pad_column(obj, value, selector);
 240:Drivers/lvgl/src/core/lv_obj_style.h **** }
ARM GAS  /tmp/ccfh09MN.s 			page 50


 241:Drivers/lvgl/src/core/lv_obj_style.h **** 
 242:Drivers/lvgl/src/core/lv_obj_style.h **** static inline void lv_obj_set_style_size(lv_obj_t * obj, int32_t width, int32_t height,
 243:Drivers/lvgl/src/core/lv_obj_style.h ****                                          lv_style_selector_t selector)
 244:Drivers/lvgl/src/core/lv_obj_style.h **** {
 723              		.loc 2 244 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		.loc 2 244 1 is_stmt 0 view .LVU262
 728 0000 70B5     		push	{r4, r5, r6, lr}
 729              	.LCFI4:
 730              		.cfi_def_cfa_offset 16
 731              		.cfi_offset 4, -16
 732              		.cfi_offset 5, -12
 733              		.cfi_offset 6, -8
 734              		.cfi_offset 14, -4
 735 0002 0546     		mov	r5, r0
 736 0004 1646     		mov	r6, r2
 737 0006 1C46     		mov	r4, r3
 245:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_width(obj, width, selector);
 738              		.loc 2 245 5 is_stmt 1 view .LVU263
 739 0008 1A46     		mov	r2, r3
 740              	.LVL35:
 741              		.loc 2 245 5 is_stmt 0 view .LVU264
 742 000a FFF7FEFF 		bl	lv_obj_set_style_width
 743              	.LVL36:
 246:Drivers/lvgl/src/core/lv_obj_style.h ****     lv_obj_set_style_height(obj, height, selector);
 744              		.loc 2 246 5 is_stmt 1 view .LVU265
 745 000e 2246     		mov	r2, r4
 746 0010 3146     		mov	r1, r6
 747 0012 2846     		mov	r0, r5
 748 0014 FFF7FEFF 		bl	lv_obj_set_style_height
 749              	.LVL37:
 247:Drivers/lvgl/src/core/lv_obj_style.h **** }
 750              		.loc 2 247 1 is_stmt 0 view .LVU266
 751 0018 70BD     		pop	{r4, r5, r6, pc}
 752              		.loc 2 247 1 view .LVU267
 753              		.cfi_endproc
 754              	.LFE304:
 756              		.section	.text.getFloatBetweenNewlines,"ax",%progbits
 757              		.align	1
 758              		.global	getFloatBetweenNewlines
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 763              	getFloatBetweenNewlines:
 764              	.LFB323:
 192:Core/Src/main.c ****   uint8_t ch;
 765              		.loc 1 192 37 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 8
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769 0000 30B5     		push	{r4, r5, lr}
 770              	.LCFI5:
 771              		.cfi_def_cfa_offset 12
 772              		.cfi_offset 4, -12
 773              		.cfi_offset 5, -8
ARM GAS  /tmp/ccfh09MN.s 			page 51


 774              		.cfi_offset 14, -4
 775 0002 83B0     		sub	sp, sp, #12
 776              	.LCFI6:
 777              		.cfi_def_cfa_offset 24
 193:Core/Src/main.c ****   int index = 0;
 778              		.loc 1 193 3 view .LVU269
 194:Core/Src/main.c ****   int started = 0;
 779              		.loc 1 194 3 view .LVU270
 780              	.LVL38:
 195:Core/Src/main.c **** 
 781              		.loc 1 195 3 view .LVU271
 195:Core/Src/main.c **** 
 782              		.loc 1 195 7 is_stmt 0 view .LVU272
 783 0004 0025     		movs	r5, #0
 194:Core/Src/main.c ****   int started = 0;
 784              		.loc 1 194 7 view .LVU273
 785 0006 2C46     		mov	r4, r5
 786              	.LVL39:
 787              	.L18:
 197:Core/Src/main.c ****       HAL_UART_Receive(&huart1, &ch, 1, HAL_MAX_DELAY);
 788              		.loc 1 197 3 is_stmt 1 view .LVU274
 198:Core/Src/main.c **** 
 789              		.loc 1 198 7 view .LVU275
 790 0008 4FF0FF33 		mov	r3, #-1
 791 000c 0122     		movs	r2, #1
 792 000e 0DF10701 		add	r1, sp, #7
 793 0012 0F48     		ldr	r0, .L26
 794 0014 FFF7FEFF 		bl	HAL_UART_Receive
 795              	.LVL40:
 200:Core/Src/main.c ****           if (!started) {
 796              		.loc 1 200 7 view .LVU276
 200:Core/Src/main.c ****           if (!started) {
 797              		.loc 1 200 14 is_stmt 0 view .LVU277
 798 0018 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 200:Core/Src/main.c ****           if (!started) {
 799              		.loc 1 200 10 view .LVU278
 800 001c 0A2B     		cmp	r3, #10
 801 001e 0DD0     		beq	.L25
 213:Core/Src/main.c ****           rxBuffer[index++] = ch;
 802              		.loc 1 213 7 is_stmt 1 view .LVU279
 213:Core/Src/main.c ****           rxBuffer[index++] = ch;
 803              		.loc 1 213 19 is_stmt 0 view .LVU280
 804 0020 3E2C     		cmp	r4, #62
 805 0022 CCBF     		ite	gt
 806 0024 0022     		movgt	r2, #0
 807 0026 05F00102 		andle	r2, r5, #1
 213:Core/Src/main.c ****           rxBuffer[index++] = ch;
 808              		.loc 1 213 10 view .LVU281
 809 002a 002A     		cmp	r2, #0
 810 002c ECD0     		beq	.L18
 214:Core/Src/main.c ****       }
 811              		.loc 1 214 11 is_stmt 1 view .LVU282
 812              	.LVL41:
 214:Core/Src/main.c ****       }
 813              		.loc 1 214 29 is_stmt 0 view .LVU283
 814 002e 094A     		ldr	r2, .L26+4
 815 0030 1355     		strb	r3, [r2, r4]
ARM GAS  /tmp/ccfh09MN.s 			page 52


 214:Core/Src/main.c ****       }
 816              		.loc 1 214 25 view .LVU284
 817 0032 0134     		adds	r4, r4, #1
 818              	.LVL42:
 214:Core/Src/main.c ****       }
 819              		.loc 1 214 25 view .LVU285
 820 0034 E8E7     		b	.L18
 821              	.L21:
 204:Core/Src/main.c ****               continue;
 822              		.loc 1 204 21 view .LVU286
 823 0036 2C46     		mov	r4, r5
 824              	.LVL43:
 203:Core/Src/main.c ****               index = 0; // sıfırdan başla
 825              		.loc 1 203 23 view .LVU287
 826 0038 0125     		movs	r5, #1
 827              	.LVL44:
 203:Core/Src/main.c ****               index = 0; // sıfırdan başla
 828              		.loc 1 203 23 view .LVU288
 829 003a E5E7     		b	.L18
 830              	.LVL45:
 831              	.L25:
 201:Core/Src/main.c ****               // İlk newline geldi, şimdi başla
 832              		.loc 1 201 11 is_stmt 1 view .LVU289
 201:Core/Src/main.c ****               // İlk newline geldi, şimdi başla
 833              		.loc 1 201 14 is_stmt 0 view .LVU290
 834 003c 002D     		cmp	r5, #0
 835 003e FAD0     		beq	.L21
 208:Core/Src/main.c ****               break;
 836              		.loc 1 208 15 is_stmt 1 view .LVU291
 208:Core/Src/main.c ****               break;
 837              		.loc 1 208 31 is_stmt 0 view .LVU292
 838 0040 0448     		ldr	r0, .L26+4
 839 0042 0021     		movs	r1, #0
 840 0044 0155     		strb	r1, [r0, r4]
 209:Core/Src/main.c ****           }
 841              		.loc 1 209 15 is_stmt 1 view .LVU293
 219:Core/Src/main.c **** }
 842              		.loc 1 219 3 view .LVU294
 219:Core/Src/main.c **** }
 843              		.loc 1 219 10 is_stmt 0 view .LVU295
 844 0046 FFF7FEFF 		bl	strtof
 845              	.LVL46:
 220:Core/Src/main.c **** void timer_cb(lv_timer_t * timer)
 846              		.loc 1 220 1 view .LVU296
 847 004a 03B0     		add	sp, sp, #12
 848              	.LCFI7:
 849              		.cfi_def_cfa_offset 12
 850              		@ sp needed
 851 004c 30BD     		pop	{r4, r5, pc}
 852              	.LVL47:
 853              	.L27:
 220:Core/Src/main.c **** void timer_cb(lv_timer_t * timer)
 854              		.loc 1 220 1 view .LVU297
 855 004e 00BF     		.align	2
 856              	.L26:
 857 0050 00000000 		.word	huart1
 858 0054 00000000 		.word	rxBuffer
ARM GAS  /tmp/ccfh09MN.s 			page 53


 859              		.cfi_endproc
 860              	.LFE323:
 862              		.section	.rodata.timer_cb.str1.4,"aMS",%progbits,1
 863              		.align	2
 864              	.LC0:
 865 0000 256600   		.ascii	"%f\000"
 866 0003 00       		.align	2
 867              	.LC1:
 868 0004 256400   		.ascii	"%d\000"
 869              		.section	.text.timer_cb,"ax",%progbits
 870              		.align	1
 871              		.global	timer_cb
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 876              	timer_cb:
 877              	.LVL48:
 878              	.LFB324:
 222:Core/Src/main.c **** 
 879              		.loc 1 222 1 is_stmt 1 view -0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 8
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 222:Core/Src/main.c **** 
 883              		.loc 1 222 1 is_stmt 0 view .LVU299
 884 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 885              	.LCFI8:
 886              		.cfi_def_cfa_offset 36
 887              		.cfi_offset 4, -36
 888              		.cfi_offset 5, -32
 889              		.cfi_offset 6, -28
 890              		.cfi_offset 7, -24
 891              		.cfi_offset 8, -20
 892              		.cfi_offset 9, -16
 893              		.cfi_offset 10, -12
 894              		.cfi_offset 11, -8
 895              		.cfi_offset 14, -4
 896 0004 2DED028B 		vpush.64	{d8}
 897              	.LCFI9:
 898              		.cfi_def_cfa_offset 44
 899              		.cfi_offset 80, -44
 900              		.cfi_offset 81, -40
 901 0008 83B0     		sub	sp, sp, #12
 902              	.LCFI10:
 903              		.cfi_def_cfa_offset 56
 225:Core/Src/main.c ****     /* float val = sinf(rad); */
 904              		.loc 1 225 5 is_stmt 1 view .LVU300
 905              	.LVL49:
 227:Core/Src/main.c ****     printf("%f", val);
 906              		.loc 1 227 5 view .LVU301
 227:Core/Src/main.c ****     printf("%f", val);
 907              		.loc 1 227 17 is_stmt 0 view .LVU302
 908 000a FFF7FEFF 		bl	getFloatBetweenNewlines
 909              	.LVL50:
 227:Core/Src/main.c ****     printf("%f", val);
 910              		.loc 1 227 17 view .LVU303
 911 000e B0EE408A 		vmov.f32	s16, s0
ARM GAS  /tmp/ccfh09MN.s 			page 54


 912              	.LVL51:
 228:Core/Src/main.c ****     //printf("%.2f\r\n",val);
 913              		.loc 1 228 5 is_stmt 1 view .LVU304
 914 0012 10EE100A 		vmov	r0, s0
 915 0016 FFF7FEFF 		bl	__aeabi_f2d
 916              	.LVL52:
 228:Core/Src/main.c ****     //printf("%.2f\r\n",val);
 917              		.loc 1 228 5 is_stmt 0 view .LVU305
 918 001a 0246     		mov	r2, r0
 919 001c 0B46     		mov	r3, r1
 920 001e 5D48     		ldr	r0, .L33
 921 0020 FFF7FEFF 		bl	printf
 922              	.LVL53:
 230:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 923              		.loc 1 230 5 is_stmt 1 view .LVU306
 230:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 924              		.loc 1 230 31 is_stmt 0 view .LVU307
 925 0024 F2EE047A 		vmov.f32	s15, #1.0e+1
 926 0028 28EE278A 		vmul.f32	s16, s16, s15
 927              	.LVL54:
 230:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 928              		.loc 1 230 43 view .LVU308
 929 002c DFED5A7A 		vldr.32	s15, .L33+4
 930 0030 38EE278A 		vadd.f32	s16, s16, s15
 230:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 931              		.loc 1 230 13 view .LVU309
 932 0034 BDEEC88A 		vcvt.s32.f32	s16, s16
 933 0038 18EE103A 		vmov	r3, s16	@ int
 934 003c 1CB2     		sxth	r4, r3
 935              	.LVL55:
 231:Core/Src/main.c ****     lv_label_set_text(objects.label1, buf); 
 936              		.loc 1 231 5 is_stmt 1 view .LVU310
 937 003e DFF86CA1 		ldr	r10, .L33+24
 938 0042 DFF86C91 		ldr	r9, .L33+28
 939 0046 2246     		mov	r2, r4
 940 0048 5146     		mov	r1, r10
 941 004a 4846     		mov	r0, r9
 942 004c FFF7FEFF 		bl	sprintf
 943              	.LVL56:
 232:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart1, series1, y);  
 944              		.loc 1 232 5 view .LVU311
 945 0050 524D     		ldr	r5, .L33+8
 946 0052 4946     		mov	r1, r9
 947 0054 2869     		ldr	r0, [r5, #16]
 948 0056 FFF7FEFF 		bl	lv_label_set_text
 949              	.LVL57:
 233:Core/Src/main.c ****     
 950              		.loc 1 233 5 view .LVU312
 951 005a 514F     		ldr	r7, .L33+12
 952 005c 2246     		mov	r2, r4
 953 005e 3968     		ldr	r1, [r7]
 954 0060 6868     		ldr	r0, [r5, #4]
 955 0062 FFF7FEFF 		bl	lv_chart_set_next_value
 956              	.LVL58:
 235:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
 957              		.loc 1 235 5 view .LVU313
 235:Core/Src/main.c ****     uint32_t s1 = lv_chart_get_x_start_point(objects.chart1, series1);
ARM GAS  /tmp/ccfh09MN.s 			page 55


 958              		.loc 1 235 19 is_stmt 0 view .LVU314
 959 0066 6868     		ldr	r0, [r5, #4]
 960 0068 FFF7FEFF 		bl	lv_chart_get_point_count
 961              	.LVL59:
 962 006c 8046     		mov	r8, r0
 963              	.LVL60:
 236:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 964              		.loc 1 236 5 is_stmt 1 view .LVU315
 236:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 965              		.loc 1 236 19 is_stmt 0 view .LVU316
 966 006e 3968     		ldr	r1, [r7]
 967 0070 6868     		ldr	r0, [r5, #4]
 968              	.LVL61:
 236:Core/Src/main.c ****     int32_t * a1 = lv_chart_get_series_y_array(objects.chart1, series1);
 969              		.loc 1 236 19 view .LVU317
 970 0072 FFF7FEFF 		bl	lv_chart_get_x_start_point
 971              	.LVL62:
 972 0076 0646     		mov	r6, r0
 973              	.LVL63:
 237:Core/Src/main.c **** 
 974              		.loc 1 237 5 is_stmt 1 view .LVU318
 237:Core/Src/main.c **** 
 975              		.loc 1 237 20 is_stmt 0 view .LVU319
 976 0078 3968     		ldr	r1, [r7]
 977 007a 6868     		ldr	r0, [r5, #4]
 978              	.LVL64:
 237:Core/Src/main.c **** 
 979              		.loc 1 237 20 view .LVU320
 980 007c FFF7FEFF 		bl	lv_chart_get_series_y_array
 981              	.LVL65:
 982 0080 0090     		str	r0, [sp]
 983              	.LVL66:
 239:Core/Src/main.c ****     //val = sinf(rad);
 984              		.loc 1 239 5 is_stmt 1 view .LVU321
 242:Core/Src/main.c ****     sprintf(buf, "%d", y);  
 985              		.loc 1 242 5 view .LVU322
 243:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 986              		.loc 1 243 5 view .LVU323
 987 0082 2246     		mov	r2, r4
 988 0084 5146     		mov	r1, r10
 989 0086 4846     		mov	r0, r9
 990              	.LVL67:
 243:Core/Src/main.c ****     lv_label_set_text(objects.label2, buf); 
 991              		.loc 1 243 5 is_stmt 0 view .LVU324
 992 0088 FFF7FEFF 		bl	sprintf
 993              	.LVL68:
 244:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart2, series2, y);  
 994              		.loc 1 244 5 is_stmt 1 view .LVU325
 995 008c 4946     		mov	r1, r9
 996 008e 6869     		ldr	r0, [r5, #20]
 997 0090 FFF7FEFF 		bl	lv_label_set_text
 998              	.LVL69:
 245:Core/Src/main.c **** 
 999              		.loc 1 245 5 view .LVU326
 1000 0094 DFF81CB1 		ldr	fp, .L33+32
 1001 0098 2246     		mov	r2, r4
 1002 009a DBF80010 		ldr	r1, [fp]
ARM GAS  /tmp/ccfh09MN.s 			page 56


 1003 009e A868     		ldr	r0, [r5, #8]
 1004 00a0 FFF7FEFF 		bl	lv_chart_set_next_value
 1005              	.LVL70:
 247:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 1006              		.loc 1 247 5 view .LVU327
 247:Core/Src/main.c ****     uint32_t s2 = lv_chart_get_x_start_point(objects.chart2, series2);
 1007              		.loc 1 247 19 is_stmt 0 view .LVU328
 1008 00a4 A868     		ldr	r0, [r5, #8]
 1009 00a6 FFF7FEFF 		bl	lv_chart_get_point_count
 1010              	.LVL71:
 1011 00aa 0746     		mov	r7, r0
 1012              	.LVL72:
 248:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 1013              		.loc 1 248 5 is_stmt 1 view .LVU329
 248:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 1014              		.loc 1 248 19 is_stmt 0 view .LVU330
 1015 00ac DBF80010 		ldr	r1, [fp]
 1016 00b0 A868     		ldr	r0, [r5, #8]
 1017              	.LVL73:
 248:Core/Src/main.c ****     int32_t * a2 = lv_chart_get_series_y_array(objects.chart2, series2);
 1018              		.loc 1 248 19 view .LVU331
 1019 00b2 FFF7FEFF 		bl	lv_chart_get_x_start_point
 1020              	.LVL74:
 1021 00b6 0190     		str	r0, [sp, #4]
 1022              	.LVL75:
 249:Core/Src/main.c **** 
 1023              		.loc 1 249 5 is_stmt 1 view .LVU332
 249:Core/Src/main.c **** 
 1024              		.loc 1 249 20 is_stmt 0 view .LVU333
 1025 00b8 DBF80010 		ldr	r1, [fp]
 1026 00bc A868     		ldr	r0, [r5, #8]
 1027              	.LVL76:
 249:Core/Src/main.c **** 
 1028              		.loc 1 249 20 view .LVU334
 1029 00be FFF7FEFF 		bl	lv_chart_get_series_y_array
 1030              	.LVL77:
 1031 00c2 8346     		mov	fp, r0
 1032              	.LVL78:
 251:Core/Src/main.c ****     //val = sinf(rad);
 1033              		.loc 1 251 5 is_stmt 1 view .LVU335
 253:Core/Src/main.c ****     sprintf(buf, "%d", y);
 1034              		.loc 1 253 5 view .LVU336
 254:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 1035              		.loc 1 254 5 view .LVU337
 1036 00c4 2246     		mov	r2, r4
 1037 00c6 5146     		mov	r1, r10
 1038 00c8 4846     		mov	r0, r9
 1039              	.LVL79:
 254:Core/Src/main.c ****     lv_label_set_text(objects.label3, buf); 
 1040              		.loc 1 254 5 is_stmt 0 view .LVU338
 1041 00ca FFF7FEFF 		bl	sprintf
 1042              	.LVL80:
 255:Core/Src/main.c ****     lv_chart_set_next_value(objects.chart3, series3, y);  
 1043              		.loc 1 255 5 is_stmt 1 view .LVU339
 1044 00ce 4946     		mov	r1, r9
 1045 00d0 A869     		ldr	r0, [r5, #24]
 1046 00d2 FFF7FEFF 		bl	lv_label_set_text
ARM GAS  /tmp/ccfh09MN.s 			page 57


 1047              	.LVL81:
 256:Core/Src/main.c **** 
 1048              		.loc 1 256 5 view .LVU340
 1049 00d6 DFF8E090 		ldr	r9, .L33+36
 1050 00da 2246     		mov	r2, r4
 1051 00dc D9F80010 		ldr	r1, [r9]
 1052 00e0 E868     		ldr	r0, [r5, #12]
 1053 00e2 FFF7FEFF 		bl	lv_chart_set_next_value
 1054              	.LVL82:
 258:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
 1055              		.loc 1 258 5 view .LVU341
 258:Core/Src/main.c ****     uint32_t s3 = lv_chart_get_x_start_point(objects.chart3, series3);
 1056              		.loc 1 258 19 is_stmt 0 view .LVU342
 1057 00e6 E868     		ldr	r0, [r5, #12]
 1058 00e8 FFF7FEFF 		bl	lv_chart_get_point_count
 1059              	.LVL83:
 1060 00ec 0446     		mov	r4, r0
 1061              	.LVL84:
 259:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 1062              		.loc 1 259 5 is_stmt 1 view .LVU343
 259:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 1063              		.loc 1 259 19 is_stmt 0 view .LVU344
 1064 00ee D9F80010 		ldr	r1, [r9]
 1065 00f2 E868     		ldr	r0, [r5, #12]
 1066              	.LVL85:
 259:Core/Src/main.c ****     int32_t * a3 = lv_chart_get_series_y_array(objects.chart3, series3);
 1067              		.loc 1 259 19 view .LVU345
 1068 00f4 FFF7FEFF 		bl	lv_chart_get_x_start_point
 1069              	.LVL86:
 1070 00f8 8246     		mov	r10, r0
 1071              	.LVL87:
 260:Core/Src/main.c ****     
 1072              		.loc 1 260 5 is_stmt 1 view .LVU346
 260:Core/Src/main.c ****     
 1073              		.loc 1 260 20 is_stmt 0 view .LVU347
 1074 00fa D9F80010 		ldr	r1, [r9]
 1075 00fe E868     		ldr	r0, [r5, #12]
 1076              	.LVL88:
 260:Core/Src/main.c ****     
 1077              		.loc 1 260 20 view .LVU348
 1078 0100 FFF7FEFF 		bl	lv_chart_get_series_y_array
 1079              	.LVL89:
 263:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 1080              		.loc 1 263 5 is_stmt 1 view .LVU349
 263:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 1081              		.loc 1 263 12 is_stmt 0 view .LVU350
 1082 0104 731C     		adds	r3, r6, #1
 263:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 1083              		.loc 1 263 17 view .LVU351
 1084 0106 B3FBF8F2 		udiv	r2, r3, r8
 1085 010a 08FB1233 		mls	r3, r8, r2, r3
 263:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 1086              		.loc 1 263 23 view .LVU352
 1087 010e 6FF00042 		mvn	r2, #-2147483648
 1088 0112 0099     		ldr	r1, [sp]
 1089 0114 41F82320 		str	r2, [r1, r3, lsl #2]
 264:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
ARM GAS  /tmp/ccfh09MN.s 			page 58


 1090              		.loc 1 264 5 is_stmt 1 view .LVU353
 264:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 1091              		.loc 1 264 12 is_stmt 0 view .LVU354
 1092 0118 0236     		adds	r6, r6, #2
 1093              	.LVL90:
 264:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 1094              		.loc 1 264 17 view .LVU355
 1095 011a B6FBF8F3 		udiv	r3, r6, r8
 1096 011e 08FB1366 		mls	r6, r8, r3, r6
 1097              	.LVL91:
 264:Core/Src/main.c ****     a1[(s1 + 2) % p1] = LV_CHART_POINT_NONE;
 1098              		.loc 1 264 23 view .LVU356
 1099 0122 41F82620 		str	r2, [r1, r6, lsl #2]
 265:Core/Src/main.c **** 
 1100              		.loc 1 265 5 is_stmt 1 view .LVU357
 267:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1101              		.loc 1 267 5 view .LVU358
 267:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1102              		.loc 1 267 12 is_stmt 0 view .LVU359
 1103 0126 019D     		ldr	r5, [sp, #4]
 1104 0128 6B1C     		adds	r3, r5, #1
 267:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1105              		.loc 1 267 17 view .LVU360
 1106 012a B3FBF7F1 		udiv	r1, r3, r7
 1107 012e 07FB1133 		mls	r3, r7, r1, r3
 267:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1108              		.loc 1 267 23 view .LVU361
 1109 0132 4BF82320 		str	r2, [fp, r3, lsl #2]
 268:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1110              		.loc 1 268 5 is_stmt 1 view .LVU362
 268:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1111              		.loc 1 268 12 is_stmt 0 view .LVU363
 1112 0136 AB1C     		adds	r3, r5, #2
 268:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1113              		.loc 1 268 17 view .LVU364
 1114 0138 B3FBF7F1 		udiv	r1, r3, r7
 1115 013c 07FB1133 		mls	r3, r7, r1, r3
 268:Core/Src/main.c ****     a2[(s2 + 2) % p2] = LV_CHART_POINT_NONE;
 1116              		.loc 1 268 23 view .LVU365
 1117 0140 4BF82320 		str	r2, [fp, r3, lsl #2]
 269:Core/Src/main.c **** 
 1118              		.loc 1 269 5 is_stmt 1 view .LVU366
 271:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 1119              		.loc 1 271 5 view .LVU367
 271:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 1120              		.loc 1 271 12 is_stmt 0 view .LVU368
 1121 0144 0AF10103 		add	r3, r10, #1
 271:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 1122              		.loc 1 271 17 view .LVU369
 1123 0148 B3FBF4F1 		udiv	r1, r3, r4
 1124 014c 04FB1133 		mls	r3, r4, r1, r3
 271:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 1125              		.loc 1 271 23 view .LVU370
 1126 0150 40F82320 		str	r2, [r0, r3, lsl #2]
 272:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 1127              		.loc 1 272 5 is_stmt 1 view .LVU371
 272:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
ARM GAS  /tmp/ccfh09MN.s 			page 59


 1128              		.loc 1 272 12 is_stmt 0 view .LVU372
 1129 0154 0AF1020A 		add	r10, r10, #2
 1130              	.LVL92:
 272:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 1131              		.loc 1 272 17 view .LVU373
 1132 0158 BAFBF4F3 		udiv	r3, r10, r4
 1133 015c 04FB13AA 		mls	r10, r4, r3, r10
 1134              	.LVL93:
 272:Core/Src/main.c ****     a3[(s3 + 2) % p3] = LV_CHART_POINT_NONE;
 1135              		.loc 1 272 23 view .LVU374
 1136 0160 40F82A20 		str	r2, [r0, r10, lsl #2]
 273:Core/Src/main.c **** 
 1137              		.loc 1 273 5 is_stmt 1 view .LVU375
 275:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 1138              		.loc 1 275 5 view .LVU376
 275:Core/Src/main.c ****     if (x >= POINT_COUNT) { // Döngüyü tamamladığınızda x'i sıfırlayın
 1139              		.loc 1 275 6 is_stmt 0 view .LVU377
 1140 0164 0F4A     		ldr	r2, .L33+16
 1141 0166 1368     		ldr	r3, [r2]
 1142 0168 0133     		adds	r3, r3, #1
 1143 016a 1360     		str	r3, [r2]
 276:Core/Src/main.c ****       x = 0;
 1144              		.loc 1 276 5 is_stmt 1 view .LVU378
 276:Core/Src/main.c ****       x = 0;
 1145              		.loc 1 276 11 is_stmt 0 view .LVU379
 1146 016c 07EE903A 		vmov	s15, r3	@ int
 1147 0170 F8EEE77A 		vcvt.f32.s32	s15, s15
 276:Core/Src/main.c ****       x = 0;
 1148              		.loc 1 276 8 view .LVU380
 1149 0174 9FED0C7A 		vldr.32	s14, .L33+20
 1150 0178 F4EEC77A 		vcmpe.f32	s15, s14
 1151 017c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1152 0180 02DB     		blt	.L28
 277:Core/Src/main.c ****   }
 1153              		.loc 1 277 7 is_stmt 1 view .LVU381
 277:Core/Src/main.c ****   }
 1154              		.loc 1 277 9 is_stmt 0 view .LVU382
 1155 0182 1346     		mov	r3, r2
 1156 0184 0022     		movs	r2, #0
 1157 0186 1A60     		str	r2, [r3]
 1158              	.L28:
 279:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 1159              		.loc 1 279 1 view .LVU383
 1160 0188 03B0     		add	sp, sp, #12
 1161              	.LCFI11:
 1162              		.cfi_def_cfa_offset 44
 1163              	.LVL94:
 279:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 1164              		.loc 1 279 1 view .LVU384
 1165              		@ sp needed
 1166 018a BDEC028B 		vldm	sp!, {d8}
 1167              	.LCFI12:
 1168              		.cfi_restore 80
 1169              		.cfi_restore 81
 1170              		.cfi_def_cfa_offset 36
 1171              	.LVL95:
 279:Core/Src/main.c **** int _write(int file, char *ptr, int len)
ARM GAS  /tmp/ccfh09MN.s 			page 60


 1172              		.loc 1 279 1 view .LVU385
 1173 018e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1174              	.LVL96:
 1175              	.L34:
 279:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 1176              		.loc 1 279 1 view .LVU386
 1177 0192 00BF     		.align	2
 1178              	.L33:
 1179 0194 00000000 		.word	.LC0
 1180 0198 00004842 		.word	1112014848
 1181 019c 00000000 		.word	objects
 1182 01a0 00000000 		.word	series1
 1183 01a4 00000000 		.word	x
 1184 01a8 00001643 		.word	1125515264
 1185 01ac 04000000 		.word	.LC1
 1186 01b0 00000000 		.word	buf
 1187 01b4 00000000 		.word	series2
 1188 01b8 00000000 		.word	series3
 1189              		.cfi_endproc
 1190              	.LFE324:
 1192              		.section	.text._write,"ax",%progbits
 1193              		.align	1
 1194              		.global	_write
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	_write:
 1200              	.LVL97:
 1201              	.LFB325:
 281:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 1202              		.loc 1 281 1 is_stmt 1 view -0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 281:Core/Src/main.c ****   HAL_UART_Transmit(&huart1,ptr,len,HAL_MAX_DELAY);
 1206              		.loc 1 281 1 is_stmt 0 view .LVU388
 1207 0000 10B5     		push	{r4, lr}
 1208              	.LCFI13:
 1209              		.cfi_def_cfa_offset 8
 1210              		.cfi_offset 4, -8
 1211              		.cfi_offset 14, -4
 1212 0002 1446     		mov	r4, r2
 282:Core/Src/main.c ****   return len;
 1213              		.loc 1 282 3 is_stmt 1 view .LVU389
 1214 0004 4FF0FF33 		mov	r3, #-1
 1215 0008 92B2     		uxth	r2, r2
 1216              	.LVL98:
 282:Core/Src/main.c ****   return len;
 1217              		.loc 1 282 3 is_stmt 0 view .LVU390
 1218 000a 0248     		ldr	r0, .L37
 1219              	.LVL99:
 282:Core/Src/main.c ****   return len;
 1220              		.loc 1 282 3 view .LVU391
 1221 000c FFF7FEFF 		bl	HAL_UART_Transmit
 1222              	.LVL100:
 283:Core/Src/main.c **** }
 1223              		.loc 1 283 3 is_stmt 1 view .LVU392
ARM GAS  /tmp/ccfh09MN.s 			page 61


 284:Core/Src/main.c **** 
 1224              		.loc 1 284 1 is_stmt 0 view .LVU393
 1225 0010 2046     		mov	r0, r4
 1226 0012 10BD     		pop	{r4, pc}
 1227              	.LVL101:
 1228              	.L38:
 284:Core/Src/main.c **** 
 1229              		.loc 1 284 1 view .LVU394
 1230              		.align	2
 1231              	.L37:
 1232 0014 00000000 		.word	huart1
 1233              		.cfi_endproc
 1234              	.LFE325:
 1236              		.section	.text.Error_Handler,"ax",%progbits
 1237              		.align	1
 1238              		.global	Error_Handler
 1239              		.syntax unified
 1240              		.thumb
 1241              		.thumb_func
 1243              	Error_Handler:
 1244              	.LFB353:
1815:Core/Src/main.c **** 
1816:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1817:Core/Src/main.c **** 
1818:Core/Src/main.c **** /* USER CODE END 4 */
1819:Core/Src/main.c **** 
1820:Core/Src/main.c **** /**
1821:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1822:Core/Src/main.c ****   * @retval None
1823:Core/Src/main.c ****   */
1824:Core/Src/main.c **** void Error_Handler(void)
1825:Core/Src/main.c **** {
 1245              		.loc 1 1825 1 is_stmt 1 view -0
 1246              		.cfi_startproc
 1247              		@ Volatile: function does not return.
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250              		@ link register save eliminated.
1826:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1827:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1828:Core/Src/main.c ****   __disable_irq();
 1251              		.loc 1 1828 3 view .LVU396
 1252              	.LBB15:
 1253              	.LBI15:
 1254              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /tmp/ccfh09MN.s 			page 62


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccfh09MN.s 			page 63


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /tmp/ccfh09MN.s 			page 64


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1255              		.loc 3 140 27 view .LVU397
 1256              	.LBB16:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1257              		.loc 3 142 3 view .LVU398
 1258              		.syntax unified
 1259              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1260 0000 72B6     		cpsid i
 1261              	@ 0 "" 2
 1262              		.thumb
 1263              		.syntax unified
 1264              	.L40:
 1265              	.LBE16:
 1266              	.LBE15:
1829:Core/Src/main.c ****   while (1)
 1267              		.loc 1 1829 3 view .LVU399
1830:Core/Src/main.c ****   {
1831:Core/Src/main.c ****   }
 1268              		.loc 1 1831 3 view .LVU400
1829:Core/Src/main.c ****   while (1)
 1269              		.loc 1 1829 9 view .LVU401
 1270 0002 FEE7     		b	.L40
 1271              		.cfi_endproc
 1272              	.LFE353:
 1274              		.section	.text.MX_ADC3_Init,"ax",%progbits
 1275              		.align	1
 1276              		.syntax unified
 1277              		.thumb
 1278              		.thumb_func
 1280              	MX_ADC3_Init:
 1281              	.LFB329:
 522:Core/Src/main.c **** 
 1282              		.loc 1 522 1 view -0
 1283              		.cfi_startproc
 1284              		@ args = 0, pretend = 0, frame = 16
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 1286 0000 00B5     		push	{lr}
 1287              	.LCFI14:
 1288              		.cfi_def_cfa_offset 4
 1289              		.cfi_offset 14, -4
 1290 0002 85B0     		sub	sp, sp, #20
 1291              	.LCFI15:
 1292              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccfh09MN.s 			page 65


 528:Core/Src/main.c **** 
 1293              		.loc 1 528 3 view .LVU403
 528:Core/Src/main.c **** 
 1294              		.loc 1 528 26 is_stmt 0 view .LVU404
 1295 0004 0023     		movs	r3, #0
 1296 0006 0093     		str	r3, [sp]
 1297 0008 0193     		str	r3, [sp, #4]
 1298 000a 0293     		str	r3, [sp, #8]
 1299 000c 0393     		str	r3, [sp, #12]
 536:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1300              		.loc 1 536 3 is_stmt 1 view .LVU405
 536:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1301              		.loc 1 536 18 is_stmt 0 view .LVU406
 1302 000e 1448     		ldr	r0, .L47
 1303 0010 144A     		ldr	r2, .L47+4
 1304 0012 0260     		str	r2, [r0]
 537:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1305              		.loc 1 537 3 is_stmt 1 view .LVU407
 537:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1306              		.loc 1 537 29 is_stmt 0 view .LVU408
 1307 0014 4FF48032 		mov	r2, #65536
 1308 0018 4260     		str	r2, [r0, #4]
 538:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1309              		.loc 1 538 3 is_stmt 1 view .LVU409
 538:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1310              		.loc 1 538 25 is_stmt 0 view .LVU410
 1311 001a 8360     		str	r3, [r0, #8]
 539:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1312              		.loc 1 539 3 is_stmt 1 view .LVU411
 539:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1313              		.loc 1 539 27 is_stmt 0 view .LVU412
 1314 001c 0361     		str	r3, [r0, #16]
 540:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1315              		.loc 1 540 3 is_stmt 1 view .LVU413
 540:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1316              		.loc 1 540 33 is_stmt 0 view .LVU414
 1317 001e 8361     		str	r3, [r0, #24]
 541:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1318              		.loc 1 541 3 is_stmt 1 view .LVU415
 541:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1319              		.loc 1 541 36 is_stmt 0 view .LVU416
 1320 0020 80F82030 		strb	r3, [r0, #32]
 542:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1321              		.loc 1 542 3 is_stmt 1 view .LVU417
 542:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1322              		.loc 1 542 35 is_stmt 0 view .LVU418
 1323 0024 C362     		str	r3, [r0, #44]
 543:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1324              		.loc 1 543 3 is_stmt 1 view .LVU419
 543:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1325              		.loc 1 543 31 is_stmt 0 view .LVU420
 1326 0026 104A     		ldr	r2, .L47+8
 1327 0028 8262     		str	r2, [r0, #40]
 544:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1328              		.loc 1 544 3 is_stmt 1 view .LVU421
 544:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1329              		.loc 1 544 24 is_stmt 0 view .LVU422
ARM GAS  /tmp/ccfh09MN.s 			page 66


 1330 002a C360     		str	r3, [r0, #12]
 545:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1331              		.loc 1 545 3 is_stmt 1 view .LVU423
 545:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1332              		.loc 1 545 30 is_stmt 0 view .LVU424
 1333 002c 0122     		movs	r2, #1
 1334 002e C261     		str	r2, [r0, #28]
 546:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1335              		.loc 1 546 3 is_stmt 1 view .LVU425
 546:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1336              		.loc 1 546 36 is_stmt 0 view .LVU426
 1337 0030 80F83030 		strb	r3, [r0, #48]
 547:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1338              		.loc 1 547 3 is_stmt 1 view .LVU427
 547:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1339              		.loc 1 547 27 is_stmt 0 view .LVU428
 1340 0034 4261     		str	r2, [r0, #20]
 548:Core/Src/main.c ****   {
 1341              		.loc 1 548 3 is_stmt 1 view .LVU429
 548:Core/Src/main.c ****   {
 1342              		.loc 1 548 7 is_stmt 0 view .LVU430
 1343 0036 FFF7FEFF 		bl	HAL_ADC_Init
 1344              	.LVL102:
 548:Core/Src/main.c ****   {
 1345              		.loc 1 548 6 discriminator 1 view .LVU431
 1346 003a 68B9     		cbnz	r0, .L45
 555:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1347              		.loc 1 555 3 is_stmt 1 view .LVU432
 555:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1348              		.loc 1 555 19 is_stmt 0 view .LVU433
 1349 003c 0423     		movs	r3, #4
 1350 003e 0093     		str	r3, [sp]
 556:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1351              		.loc 1 556 3 is_stmt 1 view .LVU434
 556:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1352              		.loc 1 556 16 is_stmt 0 view .LVU435
 1353 0040 0123     		movs	r3, #1
 1354 0042 0193     		str	r3, [sp, #4]
 557:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1355              		.loc 1 557 3 is_stmt 1 view .LVU436
 557:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1356              		.loc 1 557 24 is_stmt 0 view .LVU437
 1357 0044 0023     		movs	r3, #0
 1358 0046 0293     		str	r3, [sp, #8]
 558:Core/Src/main.c ****   {
 1359              		.loc 1 558 3 is_stmt 1 view .LVU438
 558:Core/Src/main.c ****   {
 1360              		.loc 1 558 7 is_stmt 0 view .LVU439
 1361 0048 6946     		mov	r1, sp
 1362 004a 0548     		ldr	r0, .L47
 1363 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1364              	.LVL103:
 558:Core/Src/main.c ****   {
 1365              		.loc 1 558 6 discriminator 1 view .LVU440
 1366 0050 20B9     		cbnz	r0, .L46
 566:Core/Src/main.c **** 
 1367              		.loc 1 566 1 view .LVU441
ARM GAS  /tmp/ccfh09MN.s 			page 67


 1368 0052 05B0     		add	sp, sp, #20
 1369              	.LCFI16:
 1370              		.cfi_remember_state
 1371              		.cfi_def_cfa_offset 4
 1372              		@ sp needed
 1373 0054 5DF804FB 		ldr	pc, [sp], #4
 1374              	.L45:
 1375              	.LCFI17:
 1376              		.cfi_restore_state
 550:Core/Src/main.c ****   }
 1377              		.loc 1 550 5 is_stmt 1 view .LVU442
 1378 0058 FFF7FEFF 		bl	Error_Handler
 1379              	.LVL104:
 1380              	.L46:
 560:Core/Src/main.c ****   }
 1381              		.loc 1 560 5 view .LVU443
 1382 005c FFF7FEFF 		bl	Error_Handler
 1383              	.LVL105:
 1384              	.L48:
 1385              		.align	2
 1386              	.L47:
 1387 0060 00000000 		.word	hadc3
 1388 0064 00220140 		.word	1073816064
 1389 0068 0100000F 		.word	251658241
 1390              		.cfi_endproc
 1391              	.LFE329:
 1393              		.section	.text.MX_CRC_Init,"ax",%progbits
 1394              		.align	1
 1395              		.syntax unified
 1396              		.thumb
 1397              		.thumb_func
 1399              	MX_CRC_Init:
 1400              	.LFB330:
 574:Core/Src/main.c **** 
 1401              		.loc 1 574 1 view -0
 1402              		.cfi_startproc
 1403              		@ args = 0, pretend = 0, frame = 0
 1404              		@ frame_needed = 0, uses_anonymous_args = 0
 1405 0000 08B5     		push	{r3, lr}
 1406              	.LCFI18:
 1407              		.cfi_def_cfa_offset 8
 1408              		.cfi_offset 3, -8
 1409              		.cfi_offset 14, -4
 583:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1410              		.loc 1 583 3 view .LVU445
 583:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1411              		.loc 1 583 17 is_stmt 0 view .LVU446
 1412 0002 0848     		ldr	r0, .L53
 1413 0004 084B     		ldr	r3, .L53+4
 1414 0006 0360     		str	r3, [r0]
 584:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1415              		.loc 1 584 3 is_stmt 1 view .LVU447
 584:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1416              		.loc 1 584 34 is_stmt 0 view .LVU448
 1417 0008 0023     		movs	r3, #0
 1418 000a 0371     		strb	r3, [r0, #4]
 585:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
ARM GAS  /tmp/ccfh09MN.s 			page 68


 1419              		.loc 1 585 3 is_stmt 1 view .LVU449
 585:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1420              		.loc 1 585 33 is_stmt 0 view .LVU450
 1421 000c 4371     		strb	r3, [r0, #5]
 586:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1422              		.loc 1 586 3 is_stmt 1 view .LVU451
 586:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1423              		.loc 1 586 36 is_stmt 0 view .LVU452
 1424 000e 4361     		str	r3, [r0, #20]
 587:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1425              		.loc 1 587 3 is_stmt 1 view .LVU453
 587:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1426              		.loc 1 587 37 is_stmt 0 view .LVU454
 1427 0010 8361     		str	r3, [r0, #24]
 588:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1428              		.loc 1 588 3 is_stmt 1 view .LVU455
 588:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1429              		.loc 1 588 24 is_stmt 0 view .LVU456
 1430 0012 0123     		movs	r3, #1
 1431 0014 0362     		str	r3, [r0, #32]
 589:Core/Src/main.c ****   {
 1432              		.loc 1 589 3 is_stmt 1 view .LVU457
 589:Core/Src/main.c ****   {
 1433              		.loc 1 589 7 is_stmt 0 view .LVU458
 1434 0016 FFF7FEFF 		bl	HAL_CRC_Init
 1435              	.LVL106:
 589:Core/Src/main.c ****   {
 1436              		.loc 1 589 6 discriminator 1 view .LVU459
 1437 001a 00B9     		cbnz	r0, .L52
 597:Core/Src/main.c **** 
 1438              		.loc 1 597 1 view .LVU460
 1439 001c 08BD     		pop	{r3, pc}
 1440              	.L52:
 591:Core/Src/main.c ****   }
 1441              		.loc 1 591 5 is_stmt 1 view .LVU461
 1442 001e FFF7FEFF 		bl	Error_Handler
 1443              	.LVL107:
 1444              	.L54:
 1445 0022 00BF     		.align	2
 1446              	.L53:
 1447 0024 00000000 		.word	hcrc
 1448 0028 00300240 		.word	1073885184
 1449              		.cfi_endproc
 1450              	.LFE330:
 1452              		.section	.text.MX_DCMI_Init,"ax",%progbits
 1453              		.align	1
 1454              		.syntax unified
 1455              		.thumb
 1456              		.thumb_func
 1458              	MX_DCMI_Init:
 1459              	.LFB331:
 605:Core/Src/main.c **** 
 1460              		.loc 1 605 1 view -0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 0, uses_anonymous_args = 0
 1464 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccfh09MN.s 			page 69


 1465              	.LCFI19:
 1466              		.cfi_def_cfa_offset 8
 1467              		.cfi_offset 3, -8
 1468              		.cfi_offset 14, -4
 614:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1469              		.loc 1 614 3 view .LVU463
 614:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1470              		.loc 1 614 18 is_stmt 0 view .LVU464
 1471 0002 0A48     		ldr	r0, .L59
 1472 0004 0A4B     		ldr	r3, .L59+4
 1473 0006 0360     		str	r3, [r0]
 615:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 1474              		.loc 1 615 3 is_stmt 1 view .LVU465
 615:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 1475              		.loc 1 615 26 is_stmt 0 view .LVU466
 1476 0008 0023     		movs	r3, #0
 1477 000a 4360     		str	r3, [r0, #4]
 616:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 1478              		.loc 1 616 3 is_stmt 1 view .LVU467
 616:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 1479              		.loc 1 616 26 is_stmt 0 view .LVU468
 1480 000c 8360     		str	r3, [r0, #8]
 617:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1481              		.loc 1 617 3 is_stmt 1 view .LVU469
 617:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1482              		.loc 1 617 25 is_stmt 0 view .LVU470
 1483 000e C360     		str	r3, [r0, #12]
 618:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1484              		.loc 1 618 3 is_stmt 1 view .LVU471
 618:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1485              		.loc 1 618 25 is_stmt 0 view .LVU472
 1486 0010 0361     		str	r3, [r0, #16]
 619:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1487              		.loc 1 619 3 is_stmt 1 view .LVU473
 619:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1488              		.loc 1 619 26 is_stmt 0 view .LVU474
 1489 0012 4361     		str	r3, [r0, #20]
 620:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1490              		.loc 1 620 3 is_stmt 1 view .LVU475
 620:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1491              		.loc 1 620 31 is_stmt 0 view .LVU476
 1492 0014 8361     		str	r3, [r0, #24]
 621:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 1493              		.loc 1 621 3 is_stmt 1 view .LVU477
 621:Core/Src/main.c ****   hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 1494              		.loc 1 621 23 is_stmt 0 view .LVU478
 1495 0016 0362     		str	r3, [r0, #32]
 622:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 1496              		.loc 1 622 3 is_stmt 1 view .LVU479
 622:Core/Src/main.c ****   hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 1497              		.loc 1 622 29 is_stmt 0 view .LVU480
 1498 0018 4362     		str	r3, [r0, #36]
 623:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 1499              		.loc 1 623 3 is_stmt 1 view .LVU481
 623:Core/Src/main.c ****   hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 1500              		.loc 1 623 30 is_stmt 0 view .LVU482
 1501 001a 8362     		str	r3, [r0, #40]
ARM GAS  /tmp/ccfh09MN.s 			page 70


 624:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 1502              		.loc 1 624 3 is_stmt 1 view .LVU483
 624:Core/Src/main.c ****   hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 1503              		.loc 1 624 29 is_stmt 0 view .LVU484
 1504 001c C362     		str	r3, [r0, #44]
 625:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1505              		.loc 1 625 3 is_stmt 1 view .LVU485
 625:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1506              		.loc 1 625 30 is_stmt 0 view .LVU486
 1507 001e 0363     		str	r3, [r0, #48]
 626:Core/Src/main.c ****   {
 1508              		.loc 1 626 3 is_stmt 1 view .LVU487
 626:Core/Src/main.c ****   {
 1509              		.loc 1 626 7 is_stmt 0 view .LVU488
 1510 0020 FFF7FEFF 		bl	HAL_DCMI_Init
 1511              	.LVL108:
 626:Core/Src/main.c ****   {
 1512              		.loc 1 626 6 discriminator 1 view .LVU489
 1513 0024 00B9     		cbnz	r0, .L58
 634:Core/Src/main.c **** 
 1514              		.loc 1 634 1 view .LVU490
 1515 0026 08BD     		pop	{r3, pc}
 1516              	.L58:
 628:Core/Src/main.c ****   }
 1517              		.loc 1 628 5 is_stmt 1 view .LVU491
 1518 0028 FFF7FEFF 		bl	Error_Handler
 1519              	.LVL109:
 1520              	.L60:
 1521              		.align	2
 1522              	.L59:
 1523 002c 00000000 		.word	hdcmi
 1524 0030 00000550 		.word	1342504960
 1525              		.cfi_endproc
 1526              	.LFE331:
 1528              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 1529              		.align	1
 1530              		.syntax unified
 1531              		.thumb
 1532              		.thumb_func
 1534              	MX_DMA2D_Init:
 1535              	.LFB332:
 642:Core/Src/main.c **** 
 1536              		.loc 1 642 1 view -0
 1537              		.cfi_startproc
 1538              		@ args = 0, pretend = 0, frame = 0
 1539              		@ frame_needed = 0, uses_anonymous_args = 0
 1540 0000 08B5     		push	{r3, lr}
 1541              	.LCFI20:
 1542              		.cfi_def_cfa_offset 8
 1543              		.cfi_offset 3, -8
 1544              		.cfi_offset 14, -4
 651:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1545              		.loc 1 651 3 view .LVU493
 651:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1546              		.loc 1 651 19 is_stmt 0 view .LVU494
 1547 0002 0C48     		ldr	r0, .L67
 1548 0004 0C4B     		ldr	r3, .L67+4
ARM GAS  /tmp/ccfh09MN.s 			page 71


 1549 0006 0360     		str	r3, [r0]
 652:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1550              		.loc 1 652 3 is_stmt 1 view .LVU495
 652:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1551              		.loc 1 652 20 is_stmt 0 view .LVU496
 1552 0008 0023     		movs	r3, #0
 1553 000a 4360     		str	r3, [r0, #4]
 653:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1554              		.loc 1 653 3 is_stmt 1 view .LVU497
 653:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1555              		.loc 1 653 25 is_stmt 0 view .LVU498
 1556 000c 8360     		str	r3, [r0, #8]
 654:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1557              		.loc 1 654 3 is_stmt 1 view .LVU499
 654:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1558              		.loc 1 654 28 is_stmt 0 view .LVU500
 1559 000e C360     		str	r3, [r0, #12]
 655:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1560              		.loc 1 655 3 is_stmt 1 view .LVU501
 655:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1561              		.loc 1 655 34 is_stmt 0 view .LVU502
 1562 0010 8362     		str	r3, [r0, #40]
 656:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1563              		.loc 1 656 3 is_stmt 1 view .LVU503
 656:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1564              		.loc 1 656 37 is_stmt 0 view .LVU504
 1565 0012 C362     		str	r3, [r0, #44]
 657:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1566              		.loc 1 657 3 is_stmt 1 view .LVU505
 657:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1567              		.loc 1 657 32 is_stmt 0 view .LVU506
 1568 0014 0363     		str	r3, [r0, #48]
 658:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1569              		.loc 1 658 3 is_stmt 1 view .LVU507
 658:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1570              		.loc 1 658 33 is_stmt 0 view .LVU508
 1571 0016 4363     		str	r3, [r0, #52]
 659:Core/Src/main.c ****   {
 1572              		.loc 1 659 3 is_stmt 1 view .LVU509
 659:Core/Src/main.c ****   {
 1573              		.loc 1 659 7 is_stmt 0 view .LVU510
 1574 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 1575              	.LVL110:
 659:Core/Src/main.c ****   {
 1576              		.loc 1 659 6 discriminator 1 view .LVU511
 1577 001c 28B9     		cbnz	r0, .L65
 663:Core/Src/main.c ****   {
 1578              		.loc 1 663 3 is_stmt 1 view .LVU512
 663:Core/Src/main.c ****   {
 1579              		.loc 1 663 7 is_stmt 0 view .LVU513
 1580 001e 0121     		movs	r1, #1
 1581 0020 0448     		ldr	r0, .L67
 1582 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 1583              	.LVL111:
 663:Core/Src/main.c ****   {
 1584              		.loc 1 663 6 discriminator 1 view .LVU514
 1585 0026 10B9     		cbnz	r0, .L66
ARM GAS  /tmp/ccfh09MN.s 			page 72


 671:Core/Src/main.c **** 
 1586              		.loc 1 671 1 view .LVU515
 1587 0028 08BD     		pop	{r3, pc}
 1588              	.L65:
 661:Core/Src/main.c ****   }
 1589              		.loc 1 661 5 is_stmt 1 view .LVU516
 1590 002a FFF7FEFF 		bl	Error_Handler
 1591              	.LVL112:
 1592              	.L66:
 665:Core/Src/main.c ****   }
 1593              		.loc 1 665 5 view .LVU517
 1594 002e FFF7FEFF 		bl	Error_Handler
 1595              	.LVL113:
 1596              	.L68:
 1597 0032 00BF     		.align	2
 1598              	.L67:
 1599 0034 00000000 		.word	hdma2d
 1600 0038 00B00240 		.word	1073917952
 1601              		.cfi_endproc
 1602              	.LFE332:
 1604              		.section	.text.MX_ETH_Init,"ax",%progbits
 1605              		.align	1
 1606              		.syntax unified
 1607              		.thumb
 1608              		.thumb_func
 1610              	MX_ETH_Init:
 1611              	.LFB333:
 679:Core/Src/main.c **** 
 1612              		.loc 1 679 1 view -0
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 0
 1615              		@ frame_needed = 0, uses_anonymous_args = 0
 1616 0000 10B5     		push	{r4, lr}
 1617              	.LCFI21:
 1618              		.cfi_def_cfa_offset 8
 1619              		.cfi_offset 4, -8
 1620              		.cfi_offset 14, -4
 685:Core/Src/main.c **** 
 1621              		.loc 1 685 4 view .LVU519
 690:Core/Src/main.c ****   MACAddr[0] = 0x00;
 1622              		.loc 1 690 3 view .LVU520
 690:Core/Src/main.c ****   MACAddr[0] = 0x00;
 1623              		.loc 1 690 17 is_stmt 0 view .LVU521
 1624 0002 1448     		ldr	r0, .L73
 1625 0004 144B     		ldr	r3, .L73+4
 1626 0006 0360     		str	r3, [r0]
 691:Core/Src/main.c ****   MACAddr[1] = 0x80;
 1627              		.loc 1 691 3 is_stmt 1 view .LVU522
 691:Core/Src/main.c ****   MACAddr[1] = 0x80;
 1628              		.loc 1 691 14 is_stmt 0 view .LVU523
 1629 0008 144B     		ldr	r3, .L73+8
 1630 000a 0022     		movs	r2, #0
 1631 000c 1A70     		strb	r2, [r3]
 692:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 1632              		.loc 1 692 3 is_stmt 1 view .LVU524
 692:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 1633              		.loc 1 692 14 is_stmt 0 view .LVU525
ARM GAS  /tmp/ccfh09MN.s 			page 73


 1634 000e 8021     		movs	r1, #128
 1635 0010 5970     		strb	r1, [r3, #1]
 693:Core/Src/main.c ****   MACAddr[3] = 0x00;
 1636              		.loc 1 693 3 is_stmt 1 view .LVU526
 693:Core/Src/main.c ****   MACAddr[3] = 0x00;
 1637              		.loc 1 693 14 is_stmt 0 view .LVU527
 1638 0012 E121     		movs	r1, #225
 1639 0014 9970     		strb	r1, [r3, #2]
 694:Core/Src/main.c ****   MACAddr[4] = 0x00;
 1640              		.loc 1 694 3 is_stmt 1 view .LVU528
 694:Core/Src/main.c ****   MACAddr[4] = 0x00;
 1641              		.loc 1 694 14 is_stmt 0 view .LVU529
 1642 0016 DA70     		strb	r2, [r3, #3]
 695:Core/Src/main.c ****   MACAddr[5] = 0x00;
 1643              		.loc 1 695 3 is_stmt 1 view .LVU530
 695:Core/Src/main.c ****   MACAddr[5] = 0x00;
 1644              		.loc 1 695 14 is_stmt 0 view .LVU531
 1645 0018 1A71     		strb	r2, [r3, #4]
 696:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 1646              		.loc 1 696 3 is_stmt 1 view .LVU532
 696:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 1647              		.loc 1 696 14 is_stmt 0 view .LVU533
 1648 001a 5A71     		strb	r2, [r3, #5]
 697:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 1649              		.loc 1 697 3 is_stmt 1 view .LVU534
 697:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 1650              		.loc 1 697 21 is_stmt 0 view .LVU535
 1651 001c 4360     		str	r3, [r0, #4]
 698:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 1652              		.loc 1 698 3 is_stmt 1 view .LVU536
 698:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 1653              		.loc 1 698 28 is_stmt 0 view .LVU537
 1654 001e 4FF40003 		mov	r3, #8388608
 1655 0022 8360     		str	r3, [r0, #8]
 699:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 1656              		.loc 1 699 3 is_stmt 1 view .LVU538
 699:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 1657              		.loc 1 699 20 is_stmt 0 view .LVU539
 1658 0024 0E4B     		ldr	r3, .L73+12
 1659 0026 C360     		str	r3, [r0, #12]
 700:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 1660              		.loc 1 700 3 is_stmt 1 view .LVU540
 700:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 1661              		.loc 1 700 20 is_stmt 0 view .LVU541
 1662 0028 0E4B     		ldr	r3, .L73+16
 1663 002a 0361     		str	r3, [r0, #16]
 701:Core/Src/main.c **** 
 1664              		.loc 1 701 3 is_stmt 1 view .LVU542
 701:Core/Src/main.c **** 
 1665              		.loc 1 701 23 is_stmt 0 view .LVU543
 1666 002c 40F2F453 		movw	r3, #1524
 1667 0030 4361     		str	r3, [r0, #20]
 707:Core/Src/main.c ****   {
 1668              		.loc 1 707 3 is_stmt 1 view .LVU544
 707:Core/Src/main.c ****   {
 1669              		.loc 1 707 7 is_stmt 0 view .LVU545
 1670 0032 FFF7FEFF 		bl	HAL_ETH_Init
ARM GAS  /tmp/ccfh09MN.s 			page 74


 1671              	.LVL114:
 707:Core/Src/main.c ****   {
 1672              		.loc 1 707 6 discriminator 1 view .LVU546
 1673 0036 58B9     		cbnz	r0, .L72
 712:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 1674              		.loc 1 712 3 is_stmt 1 view .LVU547
 1675 0038 0B4C     		ldr	r4, .L73+20
 1676 003a 3822     		movs	r2, #56
 1677 003c 0021     		movs	r1, #0
 1678 003e 2046     		mov	r0, r4
 1679 0040 FFF7FEFF 		bl	memset
 1680              	.LVL115:
 713:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 1681              		.loc 1 713 3 view .LVU548
 713:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 1682              		.loc 1 713 23 is_stmt 0 view .LVU549
 1683 0044 2123     		movs	r3, #33
 1684 0046 2360     		str	r3, [r4]
 714:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 1685              		.loc 1 714 3 is_stmt 1 view .LVU550
 714:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 1686              		.loc 1 714 25 is_stmt 0 view .LVU551
 1687 0048 4FF44003 		mov	r3, #12582912
 1688 004c 6361     		str	r3, [r4, #20]
 715:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 1689              		.loc 1 715 3 is_stmt 1 view .LVU552
 720:Core/Src/main.c **** 
 1690              		.loc 1 720 1 is_stmt 0 view .LVU553
 1691 004e 10BD     		pop	{r4, pc}
 1692              	.L72:
 709:Core/Src/main.c ****   }
 1693              		.loc 1 709 5 is_stmt 1 view .LVU554
 1694 0050 FFF7FEFF 		bl	Error_Handler
 1695              	.LVL116:
 1696              	.L74:
 1697              		.align	2
 1698              	.L73:
 1699 0054 00000000 		.word	heth
 1700 0058 00800240 		.word	1073905664
 1701 005c 00000000 		.word	MACAddr.0
 1702 0060 00000000 		.word	DMATxDscrTab
 1703 0064 00000000 		.word	DMARxDscrTab
 1704 0068 00000000 		.word	TxConfig
 1705              		.cfi_endproc
 1706              	.LFE333:
 1708              		.section	.text.MX_FMC_Init,"ax",%progbits
 1709              		.align	1
 1710              		.syntax unified
 1711              		.thumb
 1712              		.thumb_func
 1714              	MX_FMC_Init:
 1715              	.LFB351:
1608:Core/Src/main.c **** 
 1716              		.loc 1 1608 1 view -0
 1717              		.cfi_startproc
 1718              		@ args = 0, pretend = 0, frame = 32
 1719              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccfh09MN.s 			page 75


 1720 0000 10B5     		push	{r4, lr}
 1721              	.LCFI22:
 1722              		.cfi_def_cfa_offset 8
 1723              		.cfi_offset 4, -8
 1724              		.cfi_offset 14, -4
 1725 0002 88B0     		sub	sp, sp, #32
 1726              	.LCFI23:
 1727              		.cfi_def_cfa_offset 40
1614:Core/Src/main.c **** 
 1728              		.loc 1 1614 3 view .LVU556
1614:Core/Src/main.c **** 
 1729              		.loc 1 1614 27 is_stmt 0 view .LVU557
 1730 0004 01A9     		add	r1, sp, #4
 1731 0006 0023     		movs	r3, #0
 1732 0008 0193     		str	r3, [sp, #4]
 1733 000a 4B60     		str	r3, [r1, #4]
 1734 000c 8B60     		str	r3, [r1, #8]
 1735 000e CB60     		str	r3, [r1, #12]
 1736 0010 0B61     		str	r3, [r1, #16]
 1737 0012 4B61     		str	r3, [r1, #20]
 1738 0014 8B61     		str	r3, [r1, #24]
1622:Core/Src/main.c ****   /* hsdram1.Init */
 1739              		.loc 1 1622 3 is_stmt 1 view .LVU558
1622:Core/Src/main.c ****   /* hsdram1.Init */
 1740              		.loc 1 1622 20 is_stmt 0 view .LVU559
 1741 0016 1348     		ldr	r0, .L79
 1742 0018 134A     		ldr	r2, .L79+4
 1743 001a 0260     		str	r2, [r0]
1624:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1744              		.loc 1 1624 3 is_stmt 1 view .LVU560
1624:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1745              		.loc 1 1624 23 is_stmt 0 view .LVU561
 1746 001c 4360     		str	r3, [r0, #4]
1625:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1747              		.loc 1 1625 3 is_stmt 1 view .LVU562
1625:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1748              		.loc 1 1625 33 is_stmt 0 view .LVU563
 1749 001e 8360     		str	r3, [r0, #8]
1626:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1750              		.loc 1 1626 3 is_stmt 1 view .LVU564
1626:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1751              		.loc 1 1626 30 is_stmt 0 view .LVU565
 1752 0020 0424     		movs	r4, #4
 1753 0022 C460     		str	r4, [r0, #12]
1627:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1754              		.loc 1 1627 3 is_stmt 1 view .LVU566
1627:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1755              		.loc 1 1627 32 is_stmt 0 view .LVU567
 1756 0024 1022     		movs	r2, #16
 1757 0026 0261     		str	r2, [r0, #16]
1628:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1758              		.loc 1 1628 3 is_stmt 1 view .LVU568
1628:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1759              		.loc 1 1628 35 is_stmt 0 view .LVU569
 1760 0028 4022     		movs	r2, #64
 1761 002a 4261     		str	r2, [r0, #20]
1629:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
ARM GAS  /tmp/ccfh09MN.s 			page 76


 1762              		.loc 1 1629 3 is_stmt 1 view .LVU570
1629:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1763              		.loc 1 1629 27 is_stmt 0 view .LVU571
 1764 002c 4FF4C072 		mov	r2, #384
 1765 0030 8261     		str	r2, [r0, #24]
1630:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1766              		.loc 1 1630 3 is_stmt 1 view .LVU572
1630:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1767              		.loc 1 1630 32 is_stmt 0 view .LVU573
 1768 0032 C361     		str	r3, [r0, #28]
1631:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1769              		.loc 1 1631 3 is_stmt 1 view .LVU574
1631:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1770              		.loc 1 1631 30 is_stmt 0 view .LVU575
 1771 0034 4FF40062 		mov	r2, #2048
 1772 0038 0262     		str	r2, [r0, #32]
1632:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1773              		.loc 1 1632 3 is_stmt 1 view .LVU576
1632:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1774              		.loc 1 1632 26 is_stmt 0 view .LVU577
 1775 003a 4FF48052 		mov	r2, #4096
 1776 003e 4262     		str	r2, [r0, #36]
1633:Core/Src/main.c ****   /* SdramTiming */
 1777              		.loc 1 1633 3 is_stmt 1 view .LVU578
1633:Core/Src/main.c ****   /* SdramTiming */
 1778              		.loc 1 1633 30 is_stmt 0 view .LVU579
 1779 0040 8362     		str	r3, [r0, #40]
1635:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1780              		.loc 1 1635 3 is_stmt 1 view .LVU580
1635:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1781              		.loc 1 1635 33 is_stmt 0 view .LVU581
 1782 0042 0223     		movs	r3, #2
 1783 0044 0193     		str	r3, [sp, #4]
1636:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1784              		.loc 1 1636 3 is_stmt 1 view .LVU582
1636:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1785              		.loc 1 1636 36 is_stmt 0 view .LVU583
 1786 0046 0722     		movs	r2, #7
 1787 0048 0292     		str	r2, [sp, #8]
1637:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1788              		.loc 1 1637 3 is_stmt 1 view .LVU584
1637:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1789              		.loc 1 1637 31 is_stmt 0 view .LVU585
 1790 004a 0394     		str	r4, [sp, #12]
1638:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1791              		.loc 1 1638 3 is_stmt 1 view .LVU586
1638:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1792              		.loc 1 1638 29 is_stmt 0 view .LVU587
 1793 004c 0492     		str	r2, [sp, #16]
1639:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1794              		.loc 1 1639 3 is_stmt 1 view .LVU588
1639:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1795              		.loc 1 1639 33 is_stmt 0 view .LVU589
 1796 004e 0322     		movs	r2, #3
 1797 0050 0592     		str	r2, [sp, #20]
1640:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1798              		.loc 1 1640 3 is_stmt 1 view .LVU590
ARM GAS  /tmp/ccfh09MN.s 			page 77


1640:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1799              		.loc 1 1640 23 is_stmt 0 view .LVU591
 1800 0052 0693     		str	r3, [sp, #24]
1641:Core/Src/main.c **** 
 1801              		.loc 1 1641 3 is_stmt 1 view .LVU592
1641:Core/Src/main.c **** 
 1802              		.loc 1 1641 24 is_stmt 0 view .LVU593
 1803 0054 0793     		str	r3, [sp, #28]
1643:Core/Src/main.c ****   {
 1804              		.loc 1 1643 3 is_stmt 1 view .LVU594
1643:Core/Src/main.c ****   {
 1805              		.loc 1 1643 7 is_stmt 0 view .LVU595
 1806 0056 FFF7FEFF 		bl	HAL_SDRAM_Init
 1807              	.LVL117:
1643:Core/Src/main.c ****   {
 1808              		.loc 1 1643 6 discriminator 1 view .LVU596
 1809 005a 08B9     		cbnz	r0, .L78
1651:Core/Src/main.c **** 
 1810              		.loc 1 1651 1 view .LVU597
 1811 005c 08B0     		add	sp, sp, #32
 1812              	.LCFI24:
 1813              		.cfi_remember_state
 1814              		.cfi_def_cfa_offset 8
 1815              		@ sp needed
 1816 005e 10BD     		pop	{r4, pc}
 1817              	.L78:
 1818              	.LCFI25:
 1819              		.cfi_restore_state
1645:Core/Src/main.c ****   }
 1820              		.loc 1 1645 5 is_stmt 1 view .LVU598
 1821 0060 FFF7FEFF 		bl	Error_Handler
 1822              	.LVL118:
 1823              	.L80:
 1824              		.align	2
 1825              	.L79:
 1826 0064 00000000 		.word	hsdram1
 1827 0068 400100A0 		.word	-1610612416
 1828              		.cfi_endproc
 1829              	.LFE351:
 1831              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1832              		.align	1
 1833              		.syntax unified
 1834              		.thumb
 1835              		.thumb_func
 1837              	MX_I2C1_Init:
 1838              	.LFB334:
 728:Core/Src/main.c **** 
 1839              		.loc 1 728 1 view -0
 1840              		.cfi_startproc
 1841              		@ args = 0, pretend = 0, frame = 0
 1842              		@ frame_needed = 0, uses_anonymous_args = 0
 1843 0000 08B5     		push	{r3, lr}
 1844              	.LCFI26:
 1845              		.cfi_def_cfa_offset 8
 1846              		.cfi_offset 3, -8
 1847              		.cfi_offset 14, -4
 737:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
ARM GAS  /tmp/ccfh09MN.s 			page 78


 1848              		.loc 1 737 3 view .LVU600
 737:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00C0EAFF;
 1849              		.loc 1 737 18 is_stmt 0 view .LVU601
 1850 0002 1148     		ldr	r0, .L89
 1851 0004 114B     		ldr	r3, .L89+4
 1852 0006 0360     		str	r3, [r0]
 738:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1853              		.loc 1 738 3 is_stmt 1 view .LVU602
 738:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1854              		.loc 1 738 21 is_stmt 0 view .LVU603
 1855 0008 114B     		ldr	r3, .L89+8
 1856 000a 4360     		str	r3, [r0, #4]
 739:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1857              		.loc 1 739 3 is_stmt 1 view .LVU604
 739:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1858              		.loc 1 739 26 is_stmt 0 view .LVU605
 1859 000c 0023     		movs	r3, #0
 1860 000e 8360     		str	r3, [r0, #8]
 740:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1861              		.loc 1 740 3 is_stmt 1 view .LVU606
 740:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1862              		.loc 1 740 29 is_stmt 0 view .LVU607
 1863 0010 0122     		movs	r2, #1
 1864 0012 C260     		str	r2, [r0, #12]
 741:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1865              		.loc 1 741 3 is_stmt 1 view .LVU608
 741:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1866              		.loc 1 741 30 is_stmt 0 view .LVU609
 1867 0014 0361     		str	r3, [r0, #16]
 742:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1868              		.loc 1 742 3 is_stmt 1 view .LVU610
 742:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1869              		.loc 1 742 26 is_stmt 0 view .LVU611
 1870 0016 4361     		str	r3, [r0, #20]
 743:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1871              		.loc 1 743 3 is_stmt 1 view .LVU612
 743:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1872              		.loc 1 743 31 is_stmt 0 view .LVU613
 1873 0018 8361     		str	r3, [r0, #24]
 744:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1874              		.loc 1 744 3 is_stmt 1 view .LVU614
 744:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1875              		.loc 1 744 30 is_stmt 0 view .LVU615
 1876 001a C361     		str	r3, [r0, #28]
 745:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1877              		.loc 1 745 3 is_stmt 1 view .LVU616
 745:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1878              		.loc 1 745 28 is_stmt 0 view .LVU617
 1879 001c 0362     		str	r3, [r0, #32]
 746:Core/Src/main.c ****   {
 1880              		.loc 1 746 3 is_stmt 1 view .LVU618
 746:Core/Src/main.c ****   {
 1881              		.loc 1 746 7 is_stmt 0 view .LVU619
 1882 001e FFF7FEFF 		bl	HAL_I2C_Init
 1883              	.LVL119:
 746:Core/Src/main.c ****   {
 1884              		.loc 1 746 6 discriminator 1 view .LVU620
ARM GAS  /tmp/ccfh09MN.s 			page 79


 1885 0022 50B9     		cbnz	r0, .L86
 753:Core/Src/main.c ****   {
 1886              		.loc 1 753 3 is_stmt 1 view .LVU621
 753:Core/Src/main.c ****   {
 1887              		.loc 1 753 7 is_stmt 0 view .LVU622
 1888 0024 0021     		movs	r1, #0
 1889 0026 0848     		ldr	r0, .L89
 1890 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1891              	.LVL120:
 753:Core/Src/main.c ****   {
 1892              		.loc 1 753 6 discriminator 1 view .LVU623
 1893 002c 38B9     		cbnz	r0, .L87
 760:Core/Src/main.c ****   {
 1894              		.loc 1 760 3 is_stmt 1 view .LVU624
 760:Core/Src/main.c ****   {
 1895              		.loc 1 760 7 is_stmt 0 view .LVU625
 1896 002e 0021     		movs	r1, #0
 1897 0030 0548     		ldr	r0, .L89
 1898 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1899              	.LVL121:
 760:Core/Src/main.c ****   {
 1900              		.loc 1 760 6 discriminator 1 view .LVU626
 1901 0036 20B9     		cbnz	r0, .L88
 768:Core/Src/main.c **** 
 1902              		.loc 1 768 1 view .LVU627
 1903 0038 08BD     		pop	{r3, pc}
 1904              	.L86:
 748:Core/Src/main.c ****   }
 1905              		.loc 1 748 5 is_stmt 1 view .LVU628
 1906 003a FFF7FEFF 		bl	Error_Handler
 1907              	.LVL122:
 1908              	.L87:
 755:Core/Src/main.c ****   }
 1909              		.loc 1 755 5 view .LVU629
 1910 003e FFF7FEFF 		bl	Error_Handler
 1911              	.LVL123:
 1912              	.L88:
 762:Core/Src/main.c ****   }
 1913              		.loc 1 762 5 view .LVU630
 1914 0042 FFF7FEFF 		bl	Error_Handler
 1915              	.LVL124:
 1916              	.L90:
 1917 0046 00BF     		.align	2
 1918              	.L89:
 1919 0048 00000000 		.word	hi2c1
 1920 004c 00540040 		.word	1073763328
 1921 0050 FFEAC000 		.word	12643071
 1922              		.cfi_endproc
 1923              	.LFE334:
 1925              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1926              		.align	1
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	MX_I2C3_Init:
 1932              	.LFB335:
 776:Core/Src/main.c **** 
ARM GAS  /tmp/ccfh09MN.s 			page 80


 1933              		.loc 1 776 1 view -0
 1934              		.cfi_startproc
 1935              		@ args = 0, pretend = 0, frame = 0
 1936              		@ frame_needed = 0, uses_anonymous_args = 0
 1937 0000 08B5     		push	{r3, lr}
 1938              	.LCFI27:
 1939              		.cfi_def_cfa_offset 8
 1940              		.cfi_offset 3, -8
 1941              		.cfi_offset 14, -4
 785:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1942              		.loc 1 785 3 view .LVU632
 785:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1943              		.loc 1 785 18 is_stmt 0 view .LVU633
 1944 0002 1148     		ldr	r0, .L99
 1945 0004 114B     		ldr	r3, .L99+4
 1946 0006 0360     		str	r3, [r0]
 786:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1947              		.loc 1 786 3 is_stmt 1 view .LVU634
 786:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1948              		.loc 1 786 21 is_stmt 0 view .LVU635
 1949 0008 114B     		ldr	r3, .L99+8
 1950 000a 4360     		str	r3, [r0, #4]
 787:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1951              		.loc 1 787 3 is_stmt 1 view .LVU636
 787:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1952              		.loc 1 787 26 is_stmt 0 view .LVU637
 1953 000c 0023     		movs	r3, #0
 1954 000e 8360     		str	r3, [r0, #8]
 788:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1955              		.loc 1 788 3 is_stmt 1 view .LVU638
 788:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1956              		.loc 1 788 29 is_stmt 0 view .LVU639
 1957 0010 0122     		movs	r2, #1
 1958 0012 C260     		str	r2, [r0, #12]
 789:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1959              		.loc 1 789 3 is_stmt 1 view .LVU640
 789:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1960              		.loc 1 789 30 is_stmt 0 view .LVU641
 1961 0014 0361     		str	r3, [r0, #16]
 790:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1962              		.loc 1 790 3 is_stmt 1 view .LVU642
 790:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1963              		.loc 1 790 26 is_stmt 0 view .LVU643
 1964 0016 4361     		str	r3, [r0, #20]
 791:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1965              		.loc 1 791 3 is_stmt 1 view .LVU644
 791:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1966              		.loc 1 791 31 is_stmt 0 view .LVU645
 1967 0018 8361     		str	r3, [r0, #24]
 792:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1968              		.loc 1 792 3 is_stmt 1 view .LVU646
 792:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1969              		.loc 1 792 30 is_stmt 0 view .LVU647
 1970 001a C361     		str	r3, [r0, #28]
 793:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1971              		.loc 1 793 3 is_stmt 1 view .LVU648
 793:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
ARM GAS  /tmp/ccfh09MN.s 			page 81


 1972              		.loc 1 793 28 is_stmt 0 view .LVU649
 1973 001c 0362     		str	r3, [r0, #32]
 794:Core/Src/main.c ****   {
 1974              		.loc 1 794 3 is_stmt 1 view .LVU650
 794:Core/Src/main.c ****   {
 1975              		.loc 1 794 7 is_stmt 0 view .LVU651
 1976 001e FFF7FEFF 		bl	HAL_I2C_Init
 1977              	.LVL125:
 794:Core/Src/main.c ****   {
 1978              		.loc 1 794 6 discriminator 1 view .LVU652
 1979 0022 50B9     		cbnz	r0, .L96
 801:Core/Src/main.c ****   {
 1980              		.loc 1 801 3 is_stmt 1 view .LVU653
 801:Core/Src/main.c ****   {
 1981              		.loc 1 801 7 is_stmt 0 view .LVU654
 1982 0024 0021     		movs	r1, #0
 1983 0026 0848     		ldr	r0, .L99
 1984 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1985              	.LVL126:
 801:Core/Src/main.c ****   {
 1986              		.loc 1 801 6 discriminator 1 view .LVU655
 1987 002c 38B9     		cbnz	r0, .L97
 808:Core/Src/main.c ****   {
 1988              		.loc 1 808 3 is_stmt 1 view .LVU656
 808:Core/Src/main.c ****   {
 1989              		.loc 1 808 7 is_stmt 0 view .LVU657
 1990 002e 0021     		movs	r1, #0
 1991 0030 0548     		ldr	r0, .L99
 1992 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1993              	.LVL127:
 808:Core/Src/main.c ****   {
 1994              		.loc 1 808 6 discriminator 1 view .LVU658
 1995 0036 20B9     		cbnz	r0, .L98
 816:Core/Src/main.c **** 
 1996              		.loc 1 816 1 view .LVU659
 1997 0038 08BD     		pop	{r3, pc}
 1998              	.L96:
 796:Core/Src/main.c ****   }
 1999              		.loc 1 796 5 is_stmt 1 view .LVU660
 2000 003a FFF7FEFF 		bl	Error_Handler
 2001              	.LVL128:
 2002              	.L97:
 803:Core/Src/main.c ****   }
 2003              		.loc 1 803 5 view .LVU661
 2004 003e FFF7FEFF 		bl	Error_Handler
 2005              	.LVL129:
 2006              	.L98:
 810:Core/Src/main.c ****   }
 2007              		.loc 1 810 5 view .LVU662
 2008 0042 FFF7FEFF 		bl	Error_Handler
 2009              	.LVL130:
 2010              	.L100:
 2011 0046 00BF     		.align	2
 2012              	.L99:
 2013 0048 00000000 		.word	hi2c3
 2014 004c 005C0040 		.word	1073765376
 2015 0050 FFEAC000 		.word	12643071
ARM GAS  /tmp/ccfh09MN.s 			page 82


 2016              		.cfi_endproc
 2017              	.LFE335:
 2019              		.section	.text.MX_LTDC_Init,"ax",%progbits
 2020              		.align	1
 2021              		.syntax unified
 2022              		.thumb
 2023              		.thumb_func
 2025              	MX_LTDC_Init:
 2026              	.LFB336:
 824:Core/Src/main.c **** 
 2027              		.loc 1 824 1 view -0
 2028              		.cfi_startproc
 2029              		@ args = 0, pretend = 0, frame = 0
 2030              		@ frame_needed = 0, uses_anonymous_args = 0
 2031 0000 10B5     		push	{r4, lr}
 2032              	.LCFI28:
 2033              		.cfi_def_cfa_offset 8
 2034              		.cfi_offset 4, -8
 2035              		.cfi_offset 14, -4
 835:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2036              		.loc 1 835 3 view .LVU664
 835:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2037              		.loc 1 835 18 is_stmt 0 view .LVU665
 2038 0002 2648     		ldr	r0, .L107
 2039 0004 264B     		ldr	r3, .L107+4
 2040 0006 0360     		str	r3, [r0]
 836:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2041              		.loc 1 836 3 is_stmt 1 view .LVU666
 836:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2042              		.loc 1 836 25 is_stmt 0 view .LVU667
 2043 0008 0023     		movs	r3, #0
 2044 000a 4360     		str	r3, [r0, #4]
 837:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2045              		.loc 1 837 3 is_stmt 1 view .LVU668
 837:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2046              		.loc 1 837 25 is_stmt 0 view .LVU669
 2047 000c 8360     		str	r3, [r0, #8]
 838:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2048              		.loc 1 838 3 is_stmt 1 view .LVU670
 838:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2049              		.loc 1 838 25 is_stmt 0 view .LVU671
 2050 000e C360     		str	r3, [r0, #12]
 839:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2051              		.loc 1 839 3 is_stmt 1 view .LVU672
 839:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2052              		.loc 1 839 25 is_stmt 0 view .LVU673
 2053 0010 0361     		str	r3, [r0, #16]
 840:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2054              		.loc 1 840 3 is_stmt 1 view .LVU674
 840:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2055              		.loc 1 840 29 is_stmt 0 view .LVU675
 2056 0012 2822     		movs	r2, #40
 2057 0014 4261     		str	r2, [r0, #20]
 841:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2058              		.loc 1 841 3 is_stmt 1 view .LVU676
 841:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2059              		.loc 1 841 27 is_stmt 0 view .LVU677
ARM GAS  /tmp/ccfh09MN.s 			page 83


 2060 0016 0922     		movs	r2, #9
 2061 0018 8261     		str	r2, [r0, #24]
 842:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 2062              		.loc 1 842 3 is_stmt 1 view .LVU678
 842:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 2063              		.loc 1 842 29 is_stmt 0 view .LVU679
 2064 001a 3522     		movs	r2, #53
 2065 001c C261     		str	r2, [r0, #28]
 843:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2066              		.loc 1 843 3 is_stmt 1 view .LVU680
 843:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2067              		.loc 1 843 29 is_stmt 0 view .LVU681
 2068 001e 0B22     		movs	r2, #11
 2069 0020 0262     		str	r2, [r0, #32]
 844:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2070              		.loc 1 844 3 is_stmt 1 view .LVU682
 844:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2071              		.loc 1 844 33 is_stmt 0 view .LVU683
 2072 0022 40F21522 		movw	r2, #533
 2073 0026 4262     		str	r2, [r0, #36]
 845:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2074              		.loc 1 845 3 is_stmt 1 view .LVU684
 845:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2075              		.loc 1 845 33 is_stmt 0 view .LVU685
 2076 0028 40F21B12 		movw	r2, #283
 2077 002c 8262     		str	r2, [r0, #40]
 846:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2078              		.loc 1 846 3 is_stmt 1 view .LVU686
 846:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2079              		.loc 1 846 25 is_stmt 0 view .LVU687
 2080 002e 40F23522 		movw	r2, #565
 2081 0032 C262     		str	r2, [r0, #44]
 847:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2082              		.loc 1 847 3 is_stmt 1 view .LVU688
 847:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2083              		.loc 1 847 25 is_stmt 0 view .LVU689
 2084 0034 40F21D12 		movw	r2, #285
 2085 0038 0263     		str	r2, [r0, #48]
 848:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 2086              		.loc 1 848 3 is_stmt 1 view .LVU690
 848:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 2087              		.loc 1 848 29 is_stmt 0 view .LVU691
 2088 003a 80F83430 		strb	r3, [r0, #52]
 849:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2089              		.loc 1 849 3 is_stmt 1 view .LVU692
 849:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2090              		.loc 1 849 30 is_stmt 0 view .LVU693
 2091 003e 80F83530 		strb	r3, [r0, #53]
 850:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 2092              		.loc 1 850 3 is_stmt 1 view .LVU694
 850:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 2093              		.loc 1 850 28 is_stmt 0 view .LVU695
 2094 0042 80F83630 		strb	r3, [r0, #54]
 851:Core/Src/main.c ****   {
 2095              		.loc 1 851 3 is_stmt 1 view .LVU696
 851:Core/Src/main.c ****   {
 2096              		.loc 1 851 7 is_stmt 0 view .LVU697
ARM GAS  /tmp/ccfh09MN.s 			page 84


 2097 0046 FFF7FEFF 		bl	HAL_LTDC_Init
 2098              	.LVL131:
 851:Core/Src/main.c ****   {
 2099              		.loc 1 851 6 discriminator 1 view .LVU698
 2100 004a 18BB     		cbnz	r0, .L105
 855:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2101              		.loc 1 855 3 is_stmt 1 view .LVU699
 855:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2102              		.loc 1 855 22 is_stmt 0 view .LVU700
 2103 004c 1549     		ldr	r1, .L107+8
 2104 004e 0022     		movs	r2, #0
 2105 0050 0A60     		str	r2, [r1]
 856:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2106              		.loc 1 856 3 is_stmt 1 view .LVU701
 856:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2107              		.loc 1 856 22 is_stmt 0 view .LVU702
 2108 0052 4FF4F070 		mov	r0, #480
 2109 0056 4860     		str	r0, [r1, #4]
 857:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2110              		.loc 1 857 3 is_stmt 1 view .LVU703
 857:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2111              		.loc 1 857 22 is_stmt 0 view .LVU704
 2112 0058 8A60     		str	r2, [r1, #8]
 858:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2113              		.loc 1 858 3 is_stmt 1 view .LVU705
 858:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2114              		.loc 1 858 22 is_stmt 0 view .LVU706
 2115 005a 4FF48873 		mov	r3, #272
 2116 005e CB60     		str	r3, [r1, #12]
 859:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2117              		.loc 1 859 3 is_stmt 1 view .LVU707
 859:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2118              		.loc 1 859 25 is_stmt 0 view .LVU708
 2119 0060 0224     		movs	r4, #2
 2120 0062 0C61     		str	r4, [r1, #16]
 860:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2121              		.loc 1 860 3 is_stmt 1 view .LVU709
 860:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2122              		.loc 1 860 19 is_stmt 0 view .LVU710
 2123 0064 FF24     		movs	r4, #255
 2124 0066 4C61     		str	r4, [r1, #20]
 861:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2125              		.loc 1 861 3 is_stmt 1 view .LVU711
 861:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2126              		.loc 1 861 20 is_stmt 0 view .LVU712
 2127 0068 8A61     		str	r2, [r1, #24]
 862:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2128              		.loc 1 862 3 is_stmt 1 view .LVU713
 862:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2129              		.loc 1 862 29 is_stmt 0 view .LVU714
 2130 006a 4FF4C064 		mov	r4, #1536
 2131 006e CC61     		str	r4, [r1, #28]
 863:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2132              		.loc 1 863 3 is_stmt 1 view .LVU715
 863:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2133              		.loc 1 863 29 is_stmt 0 view .LVU716
 2134 0070 0724     		movs	r4, #7
ARM GAS  /tmp/ccfh09MN.s 			page 85


 2135 0072 0C62     		str	r4, [r1, #32]
 864:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2136              		.loc 1 864 3 is_stmt 1 view .LVU717
 864:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2137              		.loc 1 864 27 is_stmt 0 view .LVU718
 2138 0074 4FF04044 		mov	r4, #-1073741824
 2139 0078 4C62     		str	r4, [r1, #36]
 865:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2140              		.loc 1 865 3 is_stmt 1 view .LVU719
 865:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2141              		.loc 1 865 24 is_stmt 0 view .LVU720
 2142 007a 8862     		str	r0, [r1, #40]
 866:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2143              		.loc 1 866 3 is_stmt 1 view .LVU721
 866:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2144              		.loc 1 866 25 is_stmt 0 view .LVU722
 2145 007c CB62     		str	r3, [r1, #44]
 867:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2146              		.loc 1 867 3 is_stmt 1 view .LVU723
 867:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2147              		.loc 1 867 28 is_stmt 0 view .LVU724
 2148 007e 81F83020 		strb	r2, [r1, #48]
 868:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2149              		.loc 1 868 3 is_stmt 1 view .LVU725
 868:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2150              		.loc 1 868 29 is_stmt 0 view .LVU726
 2151 0082 81F83120 		strb	r2, [r1, #49]
 869:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2152              		.loc 1 869 3 is_stmt 1 view .LVU727
 869:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2153              		.loc 1 869 27 is_stmt 0 view .LVU728
 2154 0086 81F83220 		strb	r2, [r1, #50]
 870:Core/Src/main.c ****   {
 2155              		.loc 1 870 3 is_stmt 1 view .LVU729
 870:Core/Src/main.c ****   {
 2156              		.loc 1 870 7 is_stmt 0 view .LVU730
 2157 008a 0448     		ldr	r0, .L107
 2158 008c FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 2159              	.LVL132:
 870:Core/Src/main.c ****   {
 2160              		.loc 1 870 6 discriminator 1 view .LVU731
 2161 0090 10B9     		cbnz	r0, .L106
 878:Core/Src/main.c **** 
 2162              		.loc 1 878 1 view .LVU732
 2163 0092 10BD     		pop	{r4, pc}
 2164              	.L105:
 853:Core/Src/main.c ****   }
 2165              		.loc 1 853 5 is_stmt 1 view .LVU733
 2166 0094 FFF7FEFF 		bl	Error_Handler
 2167              	.LVL133:
 2168              	.L106:
 872:Core/Src/main.c ****   }
 2169              		.loc 1 872 5 view .LVU734
 2170 0098 FFF7FEFF 		bl	Error_Handler
 2171              	.LVL134:
 2172              	.L108:
 2173              		.align	2
ARM GAS  /tmp/ccfh09MN.s 			page 86


 2174              	.L107:
 2175 009c 00000000 		.word	hltdc
 2176 00a0 00680140 		.word	1073833984
 2177 00a4 00000000 		.word	pLayerCfg
 2178              		.cfi_endproc
 2179              	.LFE336:
 2181              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 2182              		.align	1
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2187              	MX_QUADSPI_Init:
 2188              	.LFB337:
 886:Core/Src/main.c **** 
 2189              		.loc 1 886 1 view -0
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 0
 2192              		@ frame_needed = 0, uses_anonymous_args = 0
 2193 0000 08B5     		push	{r3, lr}
 2194              	.LCFI29:
 2195              		.cfi_def_cfa_offset 8
 2196              		.cfi_offset 3, -8
 2197              		.cfi_offset 14, -4
 896:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2198              		.loc 1 896 3 view .LVU736
 896:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2199              		.loc 1 896 18 is_stmt 0 view .LVU737
 2200 0002 0C48     		ldr	r0, .L113
 2201 0004 0C4B     		ldr	r3, .L113+4
 2202 0006 0360     		str	r3, [r0]
 897:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2203              		.loc 1 897 3 is_stmt 1 view .LVU738
 897:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2204              		.loc 1 897 29 is_stmt 0 view .LVU739
 2205 0008 0123     		movs	r3, #1
 2206 000a 4360     		str	r3, [r0, #4]
 898:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 2207              		.loc 1 898 3 is_stmt 1 view .LVU740
 898:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 2208              		.loc 1 898 28 is_stmt 0 view .LVU741
 2209 000c 0423     		movs	r3, #4
 2210 000e 8360     		str	r3, [r0, #8]
 899:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2211              		.loc 1 899 3 is_stmt 1 view .LVU742
 899:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2212              		.loc 1 899 29 is_stmt 0 view .LVU743
 2213 0010 1023     		movs	r3, #16
 2214 0012 C360     		str	r3, [r0, #12]
 900:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 2215              		.loc 1 900 3 is_stmt 1 view .LVU744
 900:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 2216              		.loc 1 900 24 is_stmt 0 view .LVU745
 2217 0014 1823     		movs	r3, #24
 2218 0016 0361     		str	r3, [r0, #16]
 901:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 2219              		.loc 1 901 3 is_stmt 1 view .LVU746
 901:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
ARM GAS  /tmp/ccfh09MN.s 			page 87


 2220              		.loc 1 901 33 is_stmt 0 view .LVU747
 2221 0018 4FF4A063 		mov	r3, #1280
 2222 001c 4361     		str	r3, [r0, #20]
 902:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2223              		.loc 1 902 3 is_stmt 1 view .LVU748
 902:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2224              		.loc 1 902 24 is_stmt 0 view .LVU749
 2225 001e 0023     		movs	r3, #0
 2226 0020 8361     		str	r3, [r0, #24]
 903:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2227              		.loc 1 903 3 is_stmt 1 view .LVU750
 903:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2228              		.loc 1 903 22 is_stmt 0 view .LVU751
 2229 0022 C361     		str	r3, [r0, #28]
 904:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2230              		.loc 1 904 3 is_stmt 1 view .LVU752
 904:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2231              		.loc 1 904 24 is_stmt 0 view .LVU753
 2232 0024 0362     		str	r3, [r0, #32]
 905:Core/Src/main.c ****   {
 2233              		.loc 1 905 3 is_stmt 1 view .LVU754
 905:Core/Src/main.c ****   {
 2234              		.loc 1 905 7 is_stmt 0 view .LVU755
 2235 0026 FFF7FEFF 		bl	HAL_QSPI_Init
 2236              	.LVL135:
 905:Core/Src/main.c ****   {
 2237              		.loc 1 905 6 discriminator 1 view .LVU756
 2238 002a 00B9     		cbnz	r0, .L112
 913:Core/Src/main.c **** 
 2239              		.loc 1 913 1 view .LVU757
 2240 002c 08BD     		pop	{r3, pc}
 2241              	.L112:
 907:Core/Src/main.c ****   }
 2242              		.loc 1 907 5 is_stmt 1 view .LVU758
 2243 002e FFF7FEFF 		bl	Error_Handler
 2244              	.LVL136:
 2245              	.L114:
 2246 0032 00BF     		.align	2
 2247              	.L113:
 2248 0034 00000000 		.word	hqspi
 2249 0038 001000A0 		.word	-1610608640
 2250              		.cfi_endproc
 2251              	.LFE337:
 2253              		.section	.text.MX_RTC_Init,"ax",%progbits
 2254              		.align	1
 2255              		.syntax unified
 2256              		.thumb
 2257              		.thumb_func
 2259              	MX_RTC_Init:
 2260              	.LFB338:
 921:Core/Src/main.c **** 
 2261              		.loc 1 921 1 view -0
 2262              		.cfi_startproc
 2263              		@ args = 0, pretend = 0, frame = 64
 2264              		@ frame_needed = 0, uses_anonymous_args = 0
 2265 0000 10B5     		push	{r4, lr}
 2266              	.LCFI30:
ARM GAS  /tmp/ccfh09MN.s 			page 88


 2267              		.cfi_def_cfa_offset 8
 2268              		.cfi_offset 4, -8
 2269              		.cfi_offset 14, -4
 2270 0002 90B0     		sub	sp, sp, #64
 2271              	.LCFI31:
 2272              		.cfi_def_cfa_offset 72
 927:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2273              		.loc 1 927 3 view .LVU760
 927:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2274              		.loc 1 927 19 is_stmt 0 view .LVU761
 2275 0004 0024     		movs	r4, #0
 2276 0006 0B94     		str	r4, [sp, #44]
 2277 0008 0C94     		str	r4, [sp, #48]
 2278 000a 0D94     		str	r4, [sp, #52]
 2279 000c 0E94     		str	r4, [sp, #56]
 2280 000e 0F94     		str	r4, [sp, #60]
 928:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2281              		.loc 1 928 3 is_stmt 1 view .LVU762
 928:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2282              		.loc 1 928 19 is_stmt 0 view .LVU763
 2283 0010 0A94     		str	r4, [sp, #40]
 929:Core/Src/main.c **** 
 2284              		.loc 1 929 3 is_stmt 1 view .LVU764
 929:Core/Src/main.c **** 
 2285              		.loc 1 929 20 is_stmt 0 view .LVU765
 2286 0012 2822     		movs	r2, #40
 2287 0014 2146     		mov	r1, r4
 2288 0016 6846     		mov	r0, sp
 2289 0018 FFF7FEFF 		bl	memset
 2290              	.LVL137:
 937:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2291              		.loc 1 937 3 is_stmt 1 view .LVU766
 937:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2292              		.loc 1 937 17 is_stmt 0 view .LVU767
 2293 001c 3148     		ldr	r0, .L129
 2294 001e 324B     		ldr	r3, .L129+4
 2295 0020 0360     		str	r3, [r0]
 938:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2296              		.loc 1 938 3 is_stmt 1 view .LVU768
 938:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2297              		.loc 1 938 24 is_stmt 0 view .LVU769
 2298 0022 4460     		str	r4, [r0, #4]
 939:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2299              		.loc 1 939 3 is_stmt 1 view .LVU770
 939:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2300              		.loc 1 939 26 is_stmt 0 view .LVU771
 2301 0024 7F23     		movs	r3, #127
 2302 0026 8360     		str	r3, [r0, #8]
 940:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2303              		.loc 1 940 3 is_stmt 1 view .LVU772
 940:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2304              		.loc 1 940 25 is_stmt 0 view .LVU773
 2305 0028 FF23     		movs	r3, #255
 2306 002a C360     		str	r3, [r0, #12]
 941:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2307              		.loc 1 941 3 is_stmt 1 view .LVU774
 941:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
ARM GAS  /tmp/ccfh09MN.s 			page 89


 2308              		.loc 1 941 20 is_stmt 0 view .LVU775
 2309 002c 0461     		str	r4, [r0, #16]
 942:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2310              		.loc 1 942 3 is_stmt 1 view .LVU776
 942:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2311              		.loc 1 942 28 is_stmt 0 view .LVU777
 2312 002e 4461     		str	r4, [r0, #20]
 943:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2313              		.loc 1 943 3 is_stmt 1 view .LVU778
 943:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2314              		.loc 1 943 24 is_stmt 0 view .LVU779
 2315 0030 8461     		str	r4, [r0, #24]
 944:Core/Src/main.c ****   {
 2316              		.loc 1 944 3 is_stmt 1 view .LVU780
 944:Core/Src/main.c ****   {
 2317              		.loc 1 944 7 is_stmt 0 view .LVU781
 2318 0032 FFF7FEFF 		bl	HAL_RTC_Init
 2319              	.LVL138:
 944:Core/Src/main.c ****   {
 2320              		.loc 1 944 6 discriminator 1 view .LVU782
 2321 0036 0028     		cmp	r0, #0
 2322 0038 47D1     		bne	.L123
 955:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2323              		.loc 1 955 3 is_stmt 1 view .LVU783
 955:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2324              		.loc 1 955 15 is_stmt 0 view .LVU784
 2325 003a 0023     		movs	r3, #0
 2326 003c 8DF82C30 		strb	r3, [sp, #44]
 956:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2327              		.loc 1 956 3 is_stmt 1 view .LVU785
 956:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2328              		.loc 1 956 17 is_stmt 0 view .LVU786
 2329 0040 8DF82D30 		strb	r3, [sp, #45]
 957:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2330              		.loc 1 957 3 is_stmt 1 view .LVU787
 957:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2331              		.loc 1 957 17 is_stmt 0 view .LVU788
 2332 0044 8DF82E30 		strb	r3, [sp, #46]
 958:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2333              		.loc 1 958 3 is_stmt 1 view .LVU789
 958:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2334              		.loc 1 958 24 is_stmt 0 view .LVU790
 2335 0048 0E93     		str	r3, [sp, #56]
 959:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2336              		.loc 1 959 3 is_stmt 1 view .LVU791
 959:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2337              		.loc 1 959 24 is_stmt 0 view .LVU792
 2338 004a 0F93     		str	r3, [sp, #60]
 960:Core/Src/main.c ****   {
 2339              		.loc 1 960 3 is_stmt 1 view .LVU793
 960:Core/Src/main.c ****   {
 2340              		.loc 1 960 7 is_stmt 0 view .LVU794
 2341 004c 0122     		movs	r2, #1
 2342 004e 0BA9     		add	r1, sp, #44
 2343 0050 2448     		ldr	r0, .L129
 2344 0052 FFF7FEFF 		bl	HAL_RTC_SetTime
 2345              	.LVL139:
ARM GAS  /tmp/ccfh09MN.s 			page 90


 960:Core/Src/main.c ****   {
 2346              		.loc 1 960 6 discriminator 1 view .LVU795
 2347 0056 0028     		cmp	r0, #0
 2348 0058 39D1     		bne	.L124
 964:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2349              		.loc 1 964 3 is_stmt 1 view .LVU796
 964:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2350              		.loc 1 964 17 is_stmt 0 view .LVU797
 2351 005a 0122     		movs	r2, #1
 2352 005c 8DF82820 		strb	r2, [sp, #40]
 965:Core/Src/main.c ****   sDate.Date = 0x1;
 2353              		.loc 1 965 3 is_stmt 1 view .LVU798
 965:Core/Src/main.c ****   sDate.Date = 0x1;
 2354              		.loc 1 965 15 is_stmt 0 view .LVU799
 2355 0060 8DF82920 		strb	r2, [sp, #41]
 966:Core/Src/main.c ****   sDate.Year = 0x0;
 2356              		.loc 1 966 3 is_stmt 1 view .LVU800
 966:Core/Src/main.c ****   sDate.Year = 0x0;
 2357              		.loc 1 966 14 is_stmt 0 view .LVU801
 2358 0064 8DF82A20 		strb	r2, [sp, #42]
 967:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2359              		.loc 1 967 3 is_stmt 1 view .LVU802
 967:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2360              		.loc 1 967 14 is_stmt 0 view .LVU803
 2361 0068 0023     		movs	r3, #0
 2362 006a 8DF82B30 		strb	r3, [sp, #43]
 968:Core/Src/main.c ****   {
 2363              		.loc 1 968 3 is_stmt 1 view .LVU804
 968:Core/Src/main.c ****   {
 2364              		.loc 1 968 7 is_stmt 0 view .LVU805
 2365 006e 0AA9     		add	r1, sp, #40
 2366 0070 1C48     		ldr	r0, .L129
 2367 0072 FFF7FEFF 		bl	HAL_RTC_SetDate
 2368              	.LVL140:
 968:Core/Src/main.c ****   {
 2369              		.loc 1 968 6 discriminator 1 view .LVU806
 2370 0076 60BB     		cbnz	r0, .L125
 975:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2371              		.loc 1 975 3 is_stmt 1 view .LVU807
 975:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2372              		.loc 1 975 26 is_stmt 0 view .LVU808
 2373 0078 0023     		movs	r3, #0
 2374 007a 8DF80030 		strb	r3, [sp]
 976:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2375              		.loc 1 976 3 is_stmt 1 view .LVU809
 976:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2376              		.loc 1 976 28 is_stmt 0 view .LVU810
 2377 007e 8DF80130 		strb	r3, [sp, #1]
 977:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 2378              		.loc 1 977 3 is_stmt 1 view .LVU811
 977:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 2379              		.loc 1 977 28 is_stmt 0 view .LVU812
 2380 0082 8DF80230 		strb	r3, [sp, #2]
 978:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2381              		.loc 1 978 3 is_stmt 1 view .LVU813
 978:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2382              		.loc 1 978 31 is_stmt 0 view .LVU814
ARM GAS  /tmp/ccfh09MN.s 			page 91


 2383 0086 0193     		str	r3, [sp, #4]
 979:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2384              		.loc 1 979 3 is_stmt 1 view .LVU815
 979:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2385              		.loc 1 979 35 is_stmt 0 view .LVU816
 2386 0088 0393     		str	r3, [sp, #12]
 980:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2387              		.loc 1 980 3 is_stmt 1 view .LVU817
 980:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2388              		.loc 1 980 35 is_stmt 0 view .LVU818
 2389 008a 0493     		str	r3, [sp, #16]
 981:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2390              		.loc 1 981 3 is_stmt 1 view .LVU819
 981:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2391              		.loc 1 981 20 is_stmt 0 view .LVU820
 2392 008c 0593     		str	r3, [sp, #20]
 982:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2393              		.loc 1 982 3 is_stmt 1 view .LVU821
 982:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2394              		.loc 1 982 29 is_stmt 0 view .LVU822
 2395 008e 0693     		str	r3, [sp, #24]
 983:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2396              		.loc 1 983 3 is_stmt 1 view .LVU823
 983:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2397              		.loc 1 983 30 is_stmt 0 view .LVU824
 2398 0090 0793     		str	r3, [sp, #28]
 984:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2399              		.loc 1 984 3 is_stmt 1 view .LVU825
 984:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2400              		.loc 1 984 27 is_stmt 0 view .LVU826
 2401 0092 0122     		movs	r2, #1
 2402 0094 8DF82020 		strb	r2, [sp, #32]
 985:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2403              		.loc 1 985 3 is_stmt 1 view .LVU827
 985:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2404              		.loc 1 985 16 is_stmt 0 view .LVU828
 2405 0098 4FF48073 		mov	r3, #256
 2406 009c 0993     		str	r3, [sp, #36]
 986:Core/Src/main.c ****   {
 2407              		.loc 1 986 3 is_stmt 1 view .LVU829
 986:Core/Src/main.c ****   {
 2408              		.loc 1 986 7 is_stmt 0 view .LVU830
 2409 009e 6946     		mov	r1, sp
 2410 00a0 1048     		ldr	r0, .L129
 2411 00a2 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2412              	.LVL141:
 986:Core/Src/main.c ****   {
 2413              		.loc 1 986 6 discriminator 1 view .LVU831
 2414 00a6 B0B9     		cbnz	r0, .L126
 993:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2415              		.loc 1 993 3 is_stmt 1 view .LVU832
 993:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2416              		.loc 1 993 16 is_stmt 0 view .LVU833
 2417 00a8 4FF40073 		mov	r3, #512
 2418 00ac 0993     		str	r3, [sp, #36]
 994:Core/Src/main.c ****   {
 2419              		.loc 1 994 3 is_stmt 1 view .LVU834
ARM GAS  /tmp/ccfh09MN.s 			page 92


 994:Core/Src/main.c ****   {
 2420              		.loc 1 994 7 is_stmt 0 view .LVU835
 2421 00ae 0122     		movs	r2, #1
 2422 00b0 6946     		mov	r1, sp
 2423 00b2 0C48     		ldr	r0, .L129
 2424 00b4 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2425              	.LVL142:
 994:Core/Src/main.c ****   {
 2426              		.loc 1 994 6 discriminator 1 view .LVU836
 2427 00b8 78B9     		cbnz	r0, .L127
1001:Core/Src/main.c ****   {
 2428              		.loc 1 1001 3 is_stmt 1 view .LVU837
1001:Core/Src/main.c ****   {
 2429              		.loc 1 1001 7 is_stmt 0 view .LVU838
 2430 00ba 0222     		movs	r2, #2
 2431 00bc 0021     		movs	r1, #0
 2432 00be 0948     		ldr	r0, .L129
 2433 00c0 FFF7FEFF 		bl	HAL_RTCEx_SetTimeStamp
 2434              	.LVL143:
1001:Core/Src/main.c ****   {
 2435              		.loc 1 1001 6 discriminator 1 view .LVU839
 2436 00c4 58B9     		cbnz	r0, .L128
1009:Core/Src/main.c **** 
 2437              		.loc 1 1009 1 view .LVU840
 2438 00c6 10B0     		add	sp, sp, #64
 2439              	.LCFI32:
 2440              		.cfi_remember_state
 2441              		.cfi_def_cfa_offset 8
 2442              		@ sp needed
 2443 00c8 10BD     		pop	{r4, pc}
 2444              	.L123:
 2445              	.LCFI33:
 2446              		.cfi_restore_state
 946:Core/Src/main.c ****   }
 2447              		.loc 1 946 5 is_stmt 1 view .LVU841
 2448 00ca FFF7FEFF 		bl	Error_Handler
 2449              	.LVL144:
 2450              	.L124:
 962:Core/Src/main.c ****   }
 2451              		.loc 1 962 5 view .LVU842
 2452 00ce FFF7FEFF 		bl	Error_Handler
 2453              	.LVL145:
 2454              	.L125:
 970:Core/Src/main.c ****   }
 2455              		.loc 1 970 5 view .LVU843
 2456 00d2 FFF7FEFF 		bl	Error_Handler
 2457              	.LVL146:
 2458              	.L126:
 988:Core/Src/main.c ****   }
 2459              		.loc 1 988 5 view .LVU844
 2460 00d6 FFF7FEFF 		bl	Error_Handler
 2461              	.LVL147:
 2462              	.L127:
 996:Core/Src/main.c ****   }
 2463              		.loc 1 996 5 view .LVU845
 2464 00da FFF7FEFF 		bl	Error_Handler
 2465              	.LVL148:
ARM GAS  /tmp/ccfh09MN.s 			page 93


 2466              	.L128:
1003:Core/Src/main.c ****   }
 2467              		.loc 1 1003 5 view .LVU846
 2468 00de FFF7FEFF 		bl	Error_Handler
 2469              	.LVL149:
 2470              	.L130:
 2471 00e2 00BF     		.align	2
 2472              	.L129:
 2473 00e4 00000000 		.word	hrtc
 2474 00e8 00280040 		.word	1073752064
 2475              		.cfi_endproc
 2476              	.LFE338:
 2478              		.section	.text.MX_SAI2_Init,"ax",%progbits
 2479              		.align	1
 2480              		.syntax unified
 2481              		.thumb
 2482              		.thumb_func
 2484              	MX_SAI2_Init:
 2485              	.LFB339:
1017:Core/Src/main.c **** 
 2486              		.loc 1 1017 1 view -0
 2487              		.cfi_startproc
 2488              		@ args = 0, pretend = 0, frame = 0
 2489              		@ frame_needed = 0, uses_anonymous_args = 0
 2490 0000 08B5     		push	{r3, lr}
 2491              	.LCFI34:
 2492              		.cfi_def_cfa_offset 8
 2493              		.cfi_offset 3, -8
 2494              		.cfi_offset 14, -4
1026:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 2495              		.loc 1 1026 3 view .LVU848
1026:Core/Src/main.c ****   hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 2496              		.loc 1 1026 25 is_stmt 0 view .LVU849
 2497 0002 2348     		ldr	r0, .L137
 2498 0004 234B     		ldr	r3, .L137+4
 2499 0006 0360     		str	r3, [r0]
1027:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 2500              		.loc 1 1027 3 is_stmt 1 view .LVU850
1027:Core/Src/main.c ****   hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 2501              		.loc 1 1027 30 is_stmt 0 view .LVU851
 2502 0008 0023     		movs	r3, #0
 2503 000a 0363     		str	r3, [r0, #48]
1028:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 2504              		.loc 1 1028 3 is_stmt 1 view .LVU852
1028:Core/Src/main.c ****   hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 2505              		.loc 1 1028 31 is_stmt 0 view .LVU853
 2506 000c 4360     		str	r3, [r0, #4]
1029:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2507              		.loc 1 1029 3 is_stmt 1 view .LVU854
1029:Core/Src/main.c ****   hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2508              		.loc 1 1029 30 is_stmt 0 view .LVU855
 2509 000e 4022     		movs	r2, #64
 2510 0010 4263     		str	r2, [r0, #52]
1030:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2511              		.loc 1 1030 3 is_stmt 1 view .LVU856
1030:Core/Src/main.c ****   hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2512              		.loc 1 1030 30 is_stmt 0 view .LVU857
ARM GAS  /tmp/ccfh09MN.s 			page 94


 2513 0012 8363     		str	r3, [r0, #56]
1031:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 2514              		.loc 1 1031 3 is_stmt 1 view .LVU858
1031:Core/Src/main.c ****   hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 2515              		.loc 1 1031 35 is_stmt 0 view .LVU859
 2516 0014 C363     		str	r3, [r0, #60]
1032:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2517              		.loc 1 1032 3 is_stmt 1 view .LVU860
1032:Core/Src/main.c ****   hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2518              		.loc 1 1032 29 is_stmt 0 view .LVU861
 2519 0016 8360     		str	r3, [r0, #8]
1033:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 2520              		.loc 1 1033 3 is_stmt 1 view .LVU862
1033:Core/Src/main.c ****   hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 2521              		.loc 1 1033 33 is_stmt 0 view .LVU863
 2522 0018 0361     		str	r3, [r0, #16]
1034:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2523              		.loc 1 1034 3 is_stmt 1 view .LVU864
1034:Core/Src/main.c ****   hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2524              		.loc 1 1034 31 is_stmt 0 view .LVU865
 2525 001a 4361     		str	r3, [r0, #20]
1035:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 2526              		.loc 1 1035 3 is_stmt 1 view .LVU866
1035:Core/Src/main.c ****   hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 2527              		.loc 1 1035 35 is_stmt 0 view .LVU867
 2528 001c 8361     		str	r3, [r0, #24]
1036:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2529              		.loc 1 1036 3 is_stmt 1 view .LVU868
1036:Core/Src/main.c ****   hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2530              		.loc 1 1036 36 is_stmt 0 view .LVU869
 2531 001e 1E4A     		ldr	r2, .L137+8
 2532 0020 C261     		str	r2, [r0, #28]
1037:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 2533              		.loc 1 1037 3 is_stmt 1 view .LVU870
1037:Core/Src/main.c ****   hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 2534              		.loc 1 1037 32 is_stmt 0 view .LVU871
 2535 0022 C360     		str	r3, [r0, #12]
1038:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 2536              		.loc 1 1038 3 is_stmt 1 view .LVU872
1038:Core/Src/main.c ****   hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 2537              		.loc 1 1038 36 is_stmt 0 view .LVU873
 2538 0024 4362     		str	r3, [r0, #36]
1039:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2539              		.loc 1 1039 3 is_stmt 1 view .LVU874
1039:Core/Src/main.c ****   hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2540              		.loc 1 1039 36 is_stmt 0 view .LVU875
 2541 0026 8362     		str	r3, [r0, #40]
1040:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
 2542              		.loc 1 1040 3 is_stmt 1 view .LVU876
1040:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FrameLength = 8;
 2543              		.loc 1 1040 30 is_stmt 0 view .LVU877
 2544 0028 C362     		str	r3, [r0, #44]
1041:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 2545              		.loc 1 1041 3 is_stmt 1 view .LVU878
1041:Core/Src/main.c ****   hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 2546              		.loc 1 1041 38 is_stmt 0 view .LVU879
 2547 002a 0822     		movs	r2, #8
ARM GAS  /tmp/ccfh09MN.s 			page 95


 2548 002c 0264     		str	r2, [r0, #64]
1042:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2549              		.loc 1 1042 3 is_stmt 1 view .LVU880
1042:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2550              		.loc 1 1042 44 is_stmt 0 view .LVU881
 2551 002e 0122     		movs	r2, #1
 2552 0030 4264     		str	r2, [r0, #68]
1043:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2553              		.loc 1 1043 3 is_stmt 1 view .LVU882
1043:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2554              		.loc 1 1043 39 is_stmt 0 view .LVU883
 2555 0032 8364     		str	r3, [r0, #72]
1044:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2556              		.loc 1 1044 3 is_stmt 1 view .LVU884
1044:Core/Src/main.c ****   hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2557              		.loc 1 1044 37 is_stmt 0 view .LVU885
 2558 0034 C364     		str	r3, [r0, #76]
1045:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 2559              		.loc 1 1045 3 is_stmt 1 view .LVU886
1045:Core/Src/main.c ****   hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 2560              		.loc 1 1045 35 is_stmt 0 view .LVU887
 2561 0036 0365     		str	r3, [r0, #80]
1046:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2562              		.loc 1 1046 3 is_stmt 1 view .LVU888
1046:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2563              		.loc 1 1046 40 is_stmt 0 view .LVU889
 2564 0038 4365     		str	r3, [r0, #84]
1047:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
 2565              		.loc 1 1047 3 is_stmt 1 view .LVU890
1047:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotNumber = 1;
 2566              		.loc 1 1047 34 is_stmt 0 view .LVU891
 2567 003a 8365     		str	r3, [r0, #88]
1048:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 2568              		.loc 1 1048 3 is_stmt 1 view .LVU892
1048:Core/Src/main.c ****   hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 2569              		.loc 1 1048 36 is_stmt 0 view .LVU893
 2570 003c C265     		str	r2, [r0, #92]
1049:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 2571              		.loc 1 1049 3 is_stmt 1 view .LVU894
1049:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 2572              		.loc 1 1049 36 is_stmt 0 view .LVU895
 2573 003e 0366     		str	r3, [r0, #96]
1050:Core/Src/main.c ****   {
 2574              		.loc 1 1050 3 is_stmt 1 view .LVU896
1050:Core/Src/main.c ****   {
 2575              		.loc 1 1050 7 is_stmt 0 view .LVU897
 2576 0040 FFF7FEFF 		bl	HAL_SAI_Init
 2577              	.LVL150:
1050:Core/Src/main.c ****   {
 2578              		.loc 1 1050 6 discriminator 1 view .LVU898
 2579 0044 00BB     		cbnz	r0, .L135
1054:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 2580              		.loc 1 1054 3 is_stmt 1 view .LVU899
1054:Core/Src/main.c ****   hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 2581              		.loc 1 1054 25 is_stmt 0 view .LVU900
 2582 0046 1548     		ldr	r0, .L137+12
 2583 0048 154B     		ldr	r3, .L137+16
ARM GAS  /tmp/ccfh09MN.s 			page 96


 2584 004a 0360     		str	r3, [r0]
1055:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 2585              		.loc 1 1055 3 is_stmt 1 view .LVU901
1055:Core/Src/main.c ****   hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 2586              		.loc 1 1055 30 is_stmt 0 view .LVU902
 2587 004c 0023     		movs	r3, #0
 2588 004e 0363     		str	r3, [r0, #48]
1056:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 2589              		.loc 1 1056 3 is_stmt 1 view .LVU903
1056:Core/Src/main.c ****   hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 2590              		.loc 1 1056 31 is_stmt 0 view .LVU904
 2591 0050 0322     		movs	r2, #3
 2592 0052 4260     		str	r2, [r0, #4]
1057:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2593              		.loc 1 1057 3 is_stmt 1 view .LVU905
1057:Core/Src/main.c ****   hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 2594              		.loc 1 1057 30 is_stmt 0 view .LVU906
 2595 0054 4022     		movs	r2, #64
 2596 0056 4263     		str	r2, [r0, #52]
1058:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2597              		.loc 1 1058 3 is_stmt 1 view .LVU907
1058:Core/Src/main.c ****   hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 2598              		.loc 1 1058 30 is_stmt 0 view .LVU908
 2599 0058 8363     		str	r3, [r0, #56]
1059:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 2600              		.loc 1 1059 3 is_stmt 1 view .LVU909
1059:Core/Src/main.c ****   hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 2601              		.loc 1 1059 35 is_stmt 0 view .LVU910
 2602 005a C363     		str	r3, [r0, #60]
1060:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2603              		.loc 1 1060 3 is_stmt 1 view .LVU911
1060:Core/Src/main.c ****   hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 2604              		.loc 1 1060 29 is_stmt 0 view .LVU912
 2605 005c 0122     		movs	r2, #1
 2606 005e 8260     		str	r2, [r0, #8]
1061:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2607              		.loc 1 1061 3 is_stmt 1 view .LVU913
1061:Core/Src/main.c ****   hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 2608              		.loc 1 1061 33 is_stmt 0 view .LVU914
 2609 0060 0361     		str	r3, [r0, #16]
1062:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2610              		.loc 1 1062 3 is_stmt 1 view .LVU915
1062:Core/Src/main.c ****   hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 2611              		.loc 1 1062 35 is_stmt 0 view .LVU916
 2612 0062 8361     		str	r3, [r0, #24]
1063:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 2613              		.loc 1 1063 3 is_stmt 1 view .LVU917
1063:Core/Src/main.c ****   hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 2614              		.loc 1 1063 32 is_stmt 0 view .LVU918
 2615 0064 C360     		str	r3, [r0, #12]
1064:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 2616              		.loc 1 1064 3 is_stmt 1 view .LVU919
1064:Core/Src/main.c ****   hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 2617              		.loc 1 1064 36 is_stmt 0 view .LVU920
 2618 0066 4362     		str	r3, [r0, #36]
1065:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2619              		.loc 1 1065 3 is_stmt 1 view .LVU921
ARM GAS  /tmp/ccfh09MN.s 			page 97


1065:Core/Src/main.c ****   hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 2620              		.loc 1 1065 36 is_stmt 0 view .LVU922
 2621 0068 8362     		str	r3, [r0, #40]
1066:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
 2622              		.loc 1 1066 3 is_stmt 1 view .LVU923
1066:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FrameLength = 8;
 2623              		.loc 1 1066 30 is_stmt 0 view .LVU924
 2624 006a C362     		str	r3, [r0, #44]
1067:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 2625              		.loc 1 1067 3 is_stmt 1 view .LVU925
1067:Core/Src/main.c ****   hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 2626              		.loc 1 1067 38 is_stmt 0 view .LVU926
 2627 006c 0821     		movs	r1, #8
 2628 006e 0164     		str	r1, [r0, #64]
1068:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2629              		.loc 1 1068 3 is_stmt 1 view .LVU927
1068:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 2630              		.loc 1 1068 44 is_stmt 0 view .LVU928
 2631 0070 4264     		str	r2, [r0, #68]
1069:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2632              		.loc 1 1069 3 is_stmt 1 view .LVU929
1069:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 2633              		.loc 1 1069 39 is_stmt 0 view .LVU930
 2634 0072 8364     		str	r3, [r0, #72]
1070:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2635              		.loc 1 1070 3 is_stmt 1 view .LVU931
1070:Core/Src/main.c ****   hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 2636              		.loc 1 1070 37 is_stmt 0 view .LVU932
 2637 0074 C364     		str	r3, [r0, #76]
1071:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 2638              		.loc 1 1071 3 is_stmt 1 view .LVU933
1071:Core/Src/main.c ****   hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 2639              		.loc 1 1071 35 is_stmt 0 view .LVU934
 2640 0076 0365     		str	r3, [r0, #80]
1072:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2641              		.loc 1 1072 3 is_stmt 1 view .LVU935
1072:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 2642              		.loc 1 1072 40 is_stmt 0 view .LVU936
 2643 0078 4365     		str	r3, [r0, #84]
1073:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
 2644              		.loc 1 1073 3 is_stmt 1 view .LVU937
1073:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotNumber = 1;
 2645              		.loc 1 1073 34 is_stmt 0 view .LVU938
 2646 007a 8365     		str	r3, [r0, #88]
1074:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 2647              		.loc 1 1074 3 is_stmt 1 view .LVU939
1074:Core/Src/main.c ****   hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 2648              		.loc 1 1074 36 is_stmt 0 view .LVU940
 2649 007c C265     		str	r2, [r0, #92]
1075:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 2650              		.loc 1 1075 3 is_stmt 1 view .LVU941
1075:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 2651              		.loc 1 1075 36 is_stmt 0 view .LVU942
 2652 007e 0366     		str	r3, [r0, #96]
1076:Core/Src/main.c ****   {
 2653              		.loc 1 1076 3 is_stmt 1 view .LVU943
1076:Core/Src/main.c ****   {
ARM GAS  /tmp/ccfh09MN.s 			page 98


 2654              		.loc 1 1076 7 is_stmt 0 view .LVU944
 2655 0080 FFF7FEFF 		bl	HAL_SAI_Init
 2656              	.LVL151:
1076:Core/Src/main.c ****   {
 2657              		.loc 1 1076 6 discriminator 1 view .LVU945
 2658 0084 10B9     		cbnz	r0, .L136
1084:Core/Src/main.c **** 
 2659              		.loc 1 1084 1 view .LVU946
 2660 0086 08BD     		pop	{r3, pc}
 2661              	.L135:
1052:Core/Src/main.c ****   }
 2662              		.loc 1 1052 5 is_stmt 1 view .LVU947
 2663 0088 FFF7FEFF 		bl	Error_Handler
 2664              	.LVL152:
 2665              	.L136:
1078:Core/Src/main.c ****   }
 2666              		.loc 1 1078 5 view .LVU948
 2667 008c FFF7FEFF 		bl	Error_Handler
 2668              	.LVL153:
 2669              	.L138:
 2670              		.align	2
 2671              	.L137:
 2672 0090 00000000 		.word	hsai_BlockA2
 2673 0094 045C0140 		.word	1073830916
 2674 0098 00EE0200 		.word	192000
 2675 009c 00000000 		.word	hsai_BlockB2
 2676 00a0 245C0140 		.word	1073830948
 2677              		.cfi_endproc
 2678              	.LFE339:
 2680              		.section	.text.MX_SPDIFRX_Init,"ax",%progbits
 2681              		.align	1
 2682              		.syntax unified
 2683              		.thumb
 2684              		.thumb_func
 2686              	MX_SPDIFRX_Init:
 2687              	.LFB341:
1120:Core/Src/main.c **** 
 2688              		.loc 1 1120 1 view -0
 2689              		.cfi_startproc
 2690              		@ args = 0, pretend = 0, frame = 0
 2691              		@ frame_needed = 0, uses_anonymous_args = 0
 2692 0000 08B5     		push	{r3, lr}
 2693              	.LCFI35:
 2694              		.cfi_def_cfa_offset 8
 2695              		.cfi_offset 3, -8
 2696              		.cfi_offset 14, -4
1129:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 2697              		.loc 1 1129 3 view .LVU950
1129:Core/Src/main.c ****   hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 2698              		.loc 1 1129 19 is_stmt 0 view .LVU951
 2699 0002 0A48     		ldr	r0, .L143
 2700 0004 4FF04023 		mov	r3, #1073758208
 2701 0008 0360     		str	r3, [r0]
1130:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 2702              		.loc 1 1130 3 is_stmt 1 view .LVU952
1130:Core/Src/main.c ****   hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 2703              		.loc 1 1130 30 is_stmt 0 view .LVU953
ARM GAS  /tmp/ccfh09MN.s 			page 99


 2704 000a 0023     		movs	r3, #0
 2705 000c 4360     		str	r3, [r0, #4]
1131:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 2706              		.loc 1 1131 3 is_stmt 1 view .LVU954
1131:Core/Src/main.c ****   hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 2707              		.loc 1 1131 23 is_stmt 0 view .LVU955
 2708 000e 8360     		str	r3, [r0, #8]
1132:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 2709              		.loc 1 1132 3 is_stmt 1 view .LVU956
1132:Core/Src/main.c ****   hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 2710              		.loc 1 1132 31 is_stmt 0 view .LVU957
 2711 0010 C360     		str	r3, [r0, #12]
1133:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 2712              		.loc 1 1133 3 is_stmt 1 view .LVU958
1133:Core/Src/main.c ****   hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 2713              		.loc 1 1133 32 is_stmt 0 view .LVU959
 2714 0012 0361     		str	r3, [r0, #16]
1134:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 2715              		.loc 1 1134 3 is_stmt 1 view .LVU960
1134:Core/Src/main.c ****   hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 2716              		.loc 1 1134 26 is_stmt 0 view .LVU961
 2717 0014 4361     		str	r3, [r0, #20]
1135:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 2718              		.loc 1 1135 3 is_stmt 1 view .LVU962
1135:Core/Src/main.c ****   hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 2719              		.loc 1 1135 26 is_stmt 0 view .LVU963
 2720 0016 8361     		str	r3, [r0, #24]
1136:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 2721              		.loc 1 1136 3 is_stmt 1 view .LVU964
1136:Core/Src/main.c ****   hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 2722              		.loc 1 1136 32 is_stmt 0 view .LVU965
 2723 0018 C361     		str	r3, [r0, #28]
1137:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 2724              		.loc 1 1137 3 is_stmt 1 view .LVU966
1137:Core/Src/main.c ****   hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 2725              		.loc 1 1137 33 is_stmt 0 view .LVU967
 2726 001a 0362     		str	r3, [r0, #32]
1138:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 2727              		.loc 1 1138 3 is_stmt 1 view .LVU968
1138:Core/Src/main.c ****   hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 2728              		.loc 1 1138 31 is_stmt 0 view .LVU969
 2729 001c 4362     		str	r3, [r0, #36]
1139:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 2730              		.loc 1 1139 3 is_stmt 1 view .LVU970
1139:Core/Src/main.c ****   if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 2731              		.loc 1 1139 31 is_stmt 0 view .LVU971
 2732 001e 8362     		str	r3, [r0, #40]
1140:Core/Src/main.c ****   {
 2733              		.loc 1 1140 3 is_stmt 1 view .LVU972
1140:Core/Src/main.c ****   {
 2734              		.loc 1 1140 7 is_stmt 0 view .LVU973
 2735 0020 FFF7FEFF 		bl	HAL_SPDIFRX_Init
 2736              	.LVL154:
1140:Core/Src/main.c ****   {
 2737              		.loc 1 1140 6 discriminator 1 view .LVU974
 2738 0024 00B9     		cbnz	r0, .L142
1148:Core/Src/main.c **** 
ARM GAS  /tmp/ccfh09MN.s 			page 100


 2739              		.loc 1 1148 1 view .LVU975
 2740 0026 08BD     		pop	{r3, pc}
 2741              	.L142:
1142:Core/Src/main.c ****   }
 2742              		.loc 1 1142 5 is_stmt 1 view .LVU976
 2743 0028 FFF7FEFF 		bl	Error_Handler
 2744              	.LVL155:
 2745              	.L144:
 2746              		.align	2
 2747              	.L143:
 2748 002c 00000000 		.word	hspdif
 2749              		.cfi_endproc
 2750              	.LFE341:
 2752              		.section	.text.MX_SPI2_Init,"ax",%progbits
 2753              		.align	1
 2754              		.syntax unified
 2755              		.thumb
 2756              		.thumb_func
 2758              	MX_SPI2_Init:
 2759              	.LFB342:
1156:Core/Src/main.c **** 
 2760              		.loc 1 1156 1 view -0
 2761              		.cfi_startproc
 2762              		@ args = 0, pretend = 0, frame = 0
 2763              		@ frame_needed = 0, uses_anonymous_args = 0
 2764 0000 08B5     		push	{r3, lr}
 2765              	.LCFI36:
 2766              		.cfi_def_cfa_offset 8
 2767              		.cfi_offset 3, -8
 2768              		.cfi_offset 14, -4
1166:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2769              		.loc 1 1166 3 view .LVU978
1166:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2770              		.loc 1 1166 18 is_stmt 0 view .LVU979
 2771 0002 0F48     		ldr	r0, .L149
 2772 0004 0F4B     		ldr	r3, .L149+4
 2773 0006 0360     		str	r3, [r0]
1167:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2774              		.loc 1 1167 3 is_stmt 1 view .LVU980
1167:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 2775              		.loc 1 1167 19 is_stmt 0 view .LVU981
 2776 0008 4FF48273 		mov	r3, #260
 2777 000c 4360     		str	r3, [r0, #4]
1168:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 2778              		.loc 1 1168 3 is_stmt 1 view .LVU982
1168:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 2779              		.loc 1 1168 24 is_stmt 0 view .LVU983
 2780 000e 0023     		movs	r3, #0
 2781 0010 8360     		str	r3, [r0, #8]
1169:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2782              		.loc 1 1169 3 is_stmt 1 view .LVU984
1169:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 2783              		.loc 1 1169 23 is_stmt 0 view .LVU985
 2784 0012 4FF44072 		mov	r2, #768
 2785 0016 C260     		str	r2, [r0, #12]
1170:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2786              		.loc 1 1170 3 is_stmt 1 view .LVU986
ARM GAS  /tmp/ccfh09MN.s 			page 101


1170:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2787              		.loc 1 1170 26 is_stmt 0 view .LVU987
 2788 0018 0361     		str	r3, [r0, #16]
1171:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2789              		.loc 1 1171 3 is_stmt 1 view .LVU988
1171:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2790              		.loc 1 1171 23 is_stmt 0 view .LVU989
 2791 001a 4361     		str	r3, [r0, #20]
1172:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2792              		.loc 1 1172 3 is_stmt 1 view .LVU990
1172:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2793              		.loc 1 1172 18 is_stmt 0 view .LVU991
 2794 001c 4FF40072 		mov	r2, #512
 2795 0020 8261     		str	r2, [r0, #24]
1173:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2796              		.loc 1 1173 3 is_stmt 1 view .LVU992
1173:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2797              		.loc 1 1173 32 is_stmt 0 view .LVU993
 2798 0022 C361     		str	r3, [r0, #28]
1174:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2799              		.loc 1 1174 3 is_stmt 1 view .LVU994
1174:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2800              		.loc 1 1174 23 is_stmt 0 view .LVU995
 2801 0024 0362     		str	r3, [r0, #32]
1175:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2802              		.loc 1 1175 3 is_stmt 1 view .LVU996
1175:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2803              		.loc 1 1175 21 is_stmt 0 view .LVU997
 2804 0026 4362     		str	r3, [r0, #36]
1176:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2805              		.loc 1 1176 3 is_stmt 1 view .LVU998
1176:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2806              		.loc 1 1176 29 is_stmt 0 view .LVU999
 2807 0028 8362     		str	r3, [r0, #40]
1177:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2808              		.loc 1 1177 3 is_stmt 1 view .LVU1000
1177:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2809              		.loc 1 1177 28 is_stmt 0 view .LVU1001
 2810 002a 0722     		movs	r2, #7
 2811 002c C262     		str	r2, [r0, #44]
1178:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2812              		.loc 1 1178 3 is_stmt 1 view .LVU1002
1178:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2813              		.loc 1 1178 24 is_stmt 0 view .LVU1003
 2814 002e 0363     		str	r3, [r0, #48]
1179:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2815              		.loc 1 1179 3 is_stmt 1 view .LVU1004
1179:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2816              		.loc 1 1179 23 is_stmt 0 view .LVU1005
 2817 0030 0823     		movs	r3, #8
 2818 0032 4363     		str	r3, [r0, #52]
1180:Core/Src/main.c ****   {
 2819              		.loc 1 1180 3 is_stmt 1 view .LVU1006
1180:Core/Src/main.c ****   {
 2820              		.loc 1 1180 7 is_stmt 0 view .LVU1007
 2821 0034 FFF7FEFF 		bl	HAL_SPI_Init
 2822              	.LVL156:
ARM GAS  /tmp/ccfh09MN.s 			page 102


1180:Core/Src/main.c ****   {
 2823              		.loc 1 1180 6 discriminator 1 view .LVU1008
 2824 0038 00B9     		cbnz	r0, .L148
1188:Core/Src/main.c **** 
 2825              		.loc 1 1188 1 view .LVU1009
 2826 003a 08BD     		pop	{r3, pc}
 2827              	.L148:
1182:Core/Src/main.c ****   }
 2828              		.loc 1 1182 5 is_stmt 1 view .LVU1010
 2829 003c FFF7FEFF 		bl	Error_Handler
 2830              	.LVL157:
 2831              	.L150:
 2832              		.align	2
 2833              	.L149:
 2834 0040 00000000 		.word	hspi2
 2835 0044 00380040 		.word	1073756160
 2836              		.cfi_endproc
 2837              	.LFE342:
 2839              		.section	.text.MX_TIM1_Init,"ax",%progbits
 2840              		.align	1
 2841              		.syntax unified
 2842              		.thumb
 2843              		.thumb_func
 2845              	MX_TIM1_Init:
 2846              	.LFB343:
1196:Core/Src/main.c **** 
 2847              		.loc 1 1196 1 view -0
 2848              		.cfi_startproc
 2849              		@ args = 0, pretend = 0, frame = 104
 2850              		@ frame_needed = 0, uses_anonymous_args = 0
 2851 0000 10B5     		push	{r4, lr}
 2852              	.LCFI37:
 2853              		.cfi_def_cfa_offset 8
 2854              		.cfi_offset 4, -8
 2855              		.cfi_offset 14, -4
 2856 0002 9AB0     		sub	sp, sp, #104
 2857              	.LCFI38:
 2858              		.cfi_def_cfa_offset 112
1202:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2859              		.loc 1 1202 3 view .LVU1012
1202:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2860              		.loc 1 1202 26 is_stmt 0 view .LVU1013
 2861 0004 0024     		movs	r4, #0
 2862 0006 1694     		str	r4, [sp, #88]
 2863 0008 1794     		str	r4, [sp, #92]
 2864 000a 1894     		str	r4, [sp, #96]
 2865 000c 1994     		str	r4, [sp, #100]
1203:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2866              		.loc 1 1203 3 is_stmt 1 view .LVU1014
1203:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2867              		.loc 1 1203 27 is_stmt 0 view .LVU1015
 2868 000e 1394     		str	r4, [sp, #76]
 2869 0010 1494     		str	r4, [sp, #80]
 2870 0012 1594     		str	r4, [sp, #84]
1204:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2871              		.loc 1 1204 3 is_stmt 1 view .LVU1016
1204:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
ARM GAS  /tmp/ccfh09MN.s 			page 103


 2872              		.loc 1 1204 22 is_stmt 0 view .LVU1017
 2873 0014 0C94     		str	r4, [sp, #48]
 2874 0016 0D94     		str	r4, [sp, #52]
 2875 0018 0E94     		str	r4, [sp, #56]
 2876 001a 0F94     		str	r4, [sp, #60]
 2877 001c 1094     		str	r4, [sp, #64]
 2878 001e 1194     		str	r4, [sp, #68]
 2879 0020 1294     		str	r4, [sp, #72]
1205:Core/Src/main.c **** 
 2880              		.loc 1 1205 3 is_stmt 1 view .LVU1018
1205:Core/Src/main.c **** 
 2881              		.loc 1 1205 34 is_stmt 0 view .LVU1019
 2882 0022 2C22     		movs	r2, #44
 2883 0024 2146     		mov	r1, r4
 2884 0026 01A8     		add	r0, sp, #4
 2885 0028 FFF7FEFF 		bl	memset
 2886              	.LVL158:
1210:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2887              		.loc 1 1210 3 is_stmt 1 view .LVU1020
1210:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2888              		.loc 1 1210 18 is_stmt 0 view .LVU1021
 2889 002c 2D48     		ldr	r0, .L165
 2890 002e 2E4B     		ldr	r3, .L165+4
 2891 0030 0360     		str	r3, [r0]
1211:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2892              		.loc 1 1211 3 is_stmt 1 view .LVU1022
1211:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2893              		.loc 1 1211 24 is_stmt 0 view .LVU1023
 2894 0032 4460     		str	r4, [r0, #4]
1212:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2895              		.loc 1 1212 3 is_stmt 1 view .LVU1024
1212:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2896              		.loc 1 1212 26 is_stmt 0 view .LVU1025
 2897 0034 8460     		str	r4, [r0, #8]
1213:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2898              		.loc 1 1213 3 is_stmt 1 view .LVU1026
1213:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2899              		.loc 1 1213 21 is_stmt 0 view .LVU1027
 2900 0036 4FF6FF73 		movw	r3, #65535
 2901 003a C360     		str	r3, [r0, #12]
1214:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2902              		.loc 1 1214 3 is_stmt 1 view .LVU1028
1214:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2903              		.loc 1 1214 28 is_stmt 0 view .LVU1029
 2904 003c 0461     		str	r4, [r0, #16]
1215:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2905              		.loc 1 1215 3 is_stmt 1 view .LVU1030
1215:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2906              		.loc 1 1215 32 is_stmt 0 view .LVU1031
 2907 003e 4461     		str	r4, [r0, #20]
1216:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2908              		.loc 1 1216 3 is_stmt 1 view .LVU1032
1216:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2909              		.loc 1 1216 32 is_stmt 0 view .LVU1033
 2910 0040 8461     		str	r4, [r0, #24]
1217:Core/Src/main.c ****   {
 2911              		.loc 1 1217 3 is_stmt 1 view .LVU1034
ARM GAS  /tmp/ccfh09MN.s 			page 104


1217:Core/Src/main.c ****   {
 2912              		.loc 1 1217 7 is_stmt 0 view .LVU1035
 2913 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2914              	.LVL159:
1217:Core/Src/main.c ****   {
 2915              		.loc 1 1217 6 discriminator 1 view .LVU1036
 2916 0046 0028     		cmp	r0, #0
 2917 0048 3FD1     		bne	.L159
1221:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2918              		.loc 1 1221 3 is_stmt 1 view .LVU1037
1221:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2919              		.loc 1 1221 34 is_stmt 0 view .LVU1038
 2920 004a 4FF48053 		mov	r3, #4096
 2921 004e 1693     		str	r3, [sp, #88]
1222:Core/Src/main.c ****   {
 2922              		.loc 1 1222 3 is_stmt 1 view .LVU1039
1222:Core/Src/main.c ****   {
 2923              		.loc 1 1222 7 is_stmt 0 view .LVU1040
 2924 0050 16A9     		add	r1, sp, #88
 2925 0052 2448     		ldr	r0, .L165
 2926 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2927              	.LVL160:
1222:Core/Src/main.c ****   {
 2928              		.loc 1 1222 6 discriminator 1 view .LVU1041
 2929 0058 0028     		cmp	r0, #0
 2930 005a 38D1     		bne	.L160
1226:Core/Src/main.c ****   {
 2931              		.loc 1 1226 3 is_stmt 1 view .LVU1042
1226:Core/Src/main.c ****   {
 2932              		.loc 1 1226 7 is_stmt 0 view .LVU1043
 2933 005c 2148     		ldr	r0, .L165
 2934 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2935              	.LVL161:
1226:Core/Src/main.c ****   {
 2936              		.loc 1 1226 6 discriminator 1 view .LVU1044
 2937 0062 0028     		cmp	r0, #0
 2938 0064 35D1     		bne	.L161
1230:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2939              		.loc 1 1230 3 is_stmt 1 view .LVU1045
1230:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2940              		.loc 1 1230 37 is_stmt 0 view .LVU1046
 2941 0066 0023     		movs	r3, #0
 2942 0068 1393     		str	r3, [sp, #76]
1231:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2943              		.loc 1 1231 3 is_stmt 1 view .LVU1047
1231:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2944              		.loc 1 1231 38 is_stmt 0 view .LVU1048
 2945 006a 1493     		str	r3, [sp, #80]
1232:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2946              		.loc 1 1232 3 is_stmt 1 view .LVU1049
1232:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2947              		.loc 1 1232 33 is_stmt 0 view .LVU1050
 2948 006c 1593     		str	r3, [sp, #84]
1233:Core/Src/main.c ****   {
 2949              		.loc 1 1233 3 is_stmt 1 view .LVU1051
1233:Core/Src/main.c ****   {
 2950              		.loc 1 1233 7 is_stmt 0 view .LVU1052
ARM GAS  /tmp/ccfh09MN.s 			page 105


 2951 006e 13A9     		add	r1, sp, #76
 2952 0070 1C48     		ldr	r0, .L165
 2953 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2954              	.LVL162:
1233:Core/Src/main.c ****   {
 2955              		.loc 1 1233 6 discriminator 1 view .LVU1053
 2956 0076 0028     		cmp	r0, #0
 2957 0078 2DD1     		bne	.L162
1237:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2958              		.loc 1 1237 3 is_stmt 1 view .LVU1054
1237:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2959              		.loc 1 1237 20 is_stmt 0 view .LVU1055
 2960 007a 6023     		movs	r3, #96
 2961 007c 0C93     		str	r3, [sp, #48]
1238:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2962              		.loc 1 1238 3 is_stmt 1 view .LVU1056
1238:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2963              		.loc 1 1238 19 is_stmt 0 view .LVU1057
 2964 007e 0022     		movs	r2, #0
 2965 0080 0D92     		str	r2, [sp, #52]
1239:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2966              		.loc 1 1239 3 is_stmt 1 view .LVU1058
1239:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2967              		.loc 1 1239 24 is_stmt 0 view .LVU1059
 2968 0082 0E92     		str	r2, [sp, #56]
1240:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2969              		.loc 1 1240 3 is_stmt 1 view .LVU1060
1240:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2970              		.loc 1 1240 25 is_stmt 0 view .LVU1061
 2971 0084 0F92     		str	r2, [sp, #60]
1241:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2972              		.loc 1 1241 3 is_stmt 1 view .LVU1062
1241:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2973              		.loc 1 1241 24 is_stmt 0 view .LVU1063
 2974 0086 1092     		str	r2, [sp, #64]
1242:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2975              		.loc 1 1242 3 is_stmt 1 view .LVU1064
1242:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2976              		.loc 1 1242 25 is_stmt 0 view .LVU1065
 2977 0088 1192     		str	r2, [sp, #68]
1243:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2978              		.loc 1 1243 3 is_stmt 1 view .LVU1066
1243:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2979              		.loc 1 1243 26 is_stmt 0 view .LVU1067
 2980 008a 1292     		str	r2, [sp, #72]
1244:Core/Src/main.c ****   {
 2981              		.loc 1 1244 3 is_stmt 1 view .LVU1068
1244:Core/Src/main.c ****   {
 2982              		.loc 1 1244 7 is_stmt 0 view .LVU1069
 2983 008c 0CA9     		add	r1, sp, #48
 2984 008e 1548     		ldr	r0, .L165
 2985 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2986              	.LVL163:
1244:Core/Src/main.c ****   {
 2987              		.loc 1 1244 6 discriminator 1 view .LVU1070
 2988 0094 08BB     		cbnz	r0, .L163
1248:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
ARM GAS  /tmp/ccfh09MN.s 			page 106


 2989              		.loc 1 1248 3 is_stmt 1 view .LVU1071
1248:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2990              		.loc 1 1248 40 is_stmt 0 view .LVU1072
 2991 0096 0023     		movs	r3, #0
 2992 0098 0193     		str	r3, [sp, #4]
1249:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2993              		.loc 1 1249 3 is_stmt 1 view .LVU1073
1249:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2994              		.loc 1 1249 41 is_stmt 0 view .LVU1074
 2995 009a 0293     		str	r3, [sp, #8]
1250:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2996              		.loc 1 1250 3 is_stmt 1 view .LVU1075
1250:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2997              		.loc 1 1250 34 is_stmt 0 view .LVU1076
 2998 009c 0393     		str	r3, [sp, #12]
1251:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2999              		.loc 1 1251 3 is_stmt 1 view .LVU1077
1251:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 3000              		.loc 1 1251 33 is_stmt 0 view .LVU1078
 3001 009e 0493     		str	r3, [sp, #16]
1252:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 3002              		.loc 1 1252 3 is_stmt 1 view .LVU1079
1252:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 3003              		.loc 1 1252 35 is_stmt 0 view .LVU1080
 3004 00a0 0593     		str	r3, [sp, #20]
1253:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 3005              		.loc 1 1253 3 is_stmt 1 view .LVU1081
1253:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 3006              		.loc 1 1253 38 is_stmt 0 view .LVU1082
 3007 00a2 4FF40052 		mov	r2, #8192
 3008 00a6 0692     		str	r2, [sp, #24]
1254:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 3009              		.loc 1 1254 3 is_stmt 1 view .LVU1083
1254:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 3010              		.loc 1 1254 36 is_stmt 0 view .LVU1084
 3011 00a8 0793     		str	r3, [sp, #28]
1255:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 3012              		.loc 1 1255 3 is_stmt 1 view .LVU1085
1255:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 3013              		.loc 1 1255 36 is_stmt 0 view .LVU1086
 3014 00aa 0893     		str	r3, [sp, #32]
1256:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 3015              		.loc 1 1256 3 is_stmt 1 view .LVU1087
1256:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 3016              		.loc 1 1256 39 is_stmt 0 view .LVU1088
 3017 00ac 4FF00072 		mov	r2, #33554432
 3018 00b0 0992     		str	r2, [sp, #36]
1257:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 3019              		.loc 1 1257 3 is_stmt 1 view .LVU1089
1257:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 3020              		.loc 1 1257 37 is_stmt 0 view .LVU1090
 3021 00b2 0A93     		str	r3, [sp, #40]
1258:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 3022              		.loc 1 1258 3 is_stmt 1 view .LVU1091
1258:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 3023              		.loc 1 1258 40 is_stmt 0 view .LVU1092
 3024 00b4 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/ccfh09MN.s 			page 107


1259:Core/Src/main.c ****   {
 3025              		.loc 1 1259 3 is_stmt 1 view .LVU1093
1259:Core/Src/main.c ****   {
 3026              		.loc 1 1259 7 is_stmt 0 view .LVU1094
 3027 00b6 01A9     		add	r1, sp, #4
 3028 00b8 0A48     		ldr	r0, .L165
 3029 00ba FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 3030              	.LVL164:
1259:Core/Src/main.c ****   {
 3031              		.loc 1 1259 6 discriminator 1 view .LVU1095
 3032 00be 70B9     		cbnz	r0, .L164
1266:Core/Src/main.c **** 
 3033              		.loc 1 1266 3 is_stmt 1 view .LVU1096
 3034 00c0 0848     		ldr	r0, .L165
 3035 00c2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3036              	.LVL165:
1268:Core/Src/main.c **** 
 3037              		.loc 1 1268 1 is_stmt 0 view .LVU1097
 3038 00c6 1AB0     		add	sp, sp, #104
 3039              	.LCFI39:
 3040              		.cfi_remember_state
 3041              		.cfi_def_cfa_offset 8
 3042              		@ sp needed
 3043 00c8 10BD     		pop	{r4, pc}
 3044              	.L159:
 3045              	.LCFI40:
 3046              		.cfi_restore_state
1219:Core/Src/main.c ****   }
 3047              		.loc 1 1219 5 is_stmt 1 view .LVU1098
 3048 00ca FFF7FEFF 		bl	Error_Handler
 3049              	.LVL166:
 3050              	.L160:
1224:Core/Src/main.c ****   }
 3051              		.loc 1 1224 5 view .LVU1099
 3052 00ce FFF7FEFF 		bl	Error_Handler
 3053              	.LVL167:
 3054              	.L161:
1228:Core/Src/main.c ****   }
 3055              		.loc 1 1228 5 view .LVU1100
 3056 00d2 FFF7FEFF 		bl	Error_Handler
 3057              	.LVL168:
 3058              	.L162:
1235:Core/Src/main.c ****   }
 3059              		.loc 1 1235 5 view .LVU1101
 3060 00d6 FFF7FEFF 		bl	Error_Handler
 3061              	.LVL169:
 3062              	.L163:
1246:Core/Src/main.c ****   }
 3063              		.loc 1 1246 5 view .LVU1102
 3064 00da FFF7FEFF 		bl	Error_Handler
 3065              	.LVL170:
 3066              	.L164:
1261:Core/Src/main.c ****   }
 3067              		.loc 1 1261 5 view .LVU1103
 3068 00de FFF7FEFF 		bl	Error_Handler
 3069              	.LVL171:
 3070              	.L166:
ARM GAS  /tmp/ccfh09MN.s 			page 108


 3071 00e2 00BF     		.align	2
 3072              	.L165:
 3073 00e4 00000000 		.word	htim1
 3074 00e8 00000140 		.word	1073807360
 3075              		.cfi_endproc
 3076              	.LFE343:
 3078              		.section	.text.MX_TIM2_Init,"ax",%progbits
 3079              		.align	1
 3080              		.syntax unified
 3081              		.thumb
 3082              		.thumb_func
 3084              	MX_TIM2_Init:
 3085              	.LFB344:
1276:Core/Src/main.c **** 
 3086              		.loc 1 1276 1 view -0
 3087              		.cfi_startproc
 3088              		@ args = 0, pretend = 0, frame = 56
 3089              		@ frame_needed = 0, uses_anonymous_args = 0
 3090 0000 00B5     		push	{lr}
 3091              	.LCFI41:
 3092              		.cfi_def_cfa_offset 4
 3093              		.cfi_offset 14, -4
 3094 0002 8FB0     		sub	sp, sp, #60
 3095              	.LCFI42:
 3096              		.cfi_def_cfa_offset 64
1282:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3097              		.loc 1 1282 3 view .LVU1105
1282:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3098              		.loc 1 1282 26 is_stmt 0 view .LVU1106
 3099 0004 0023     		movs	r3, #0
 3100 0006 0A93     		str	r3, [sp, #40]
 3101 0008 0B93     		str	r3, [sp, #44]
 3102 000a 0C93     		str	r3, [sp, #48]
 3103 000c 0D93     		str	r3, [sp, #52]
1283:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3104              		.loc 1 1283 3 is_stmt 1 view .LVU1107
1283:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3105              		.loc 1 1283 27 is_stmt 0 view .LVU1108
 3106 000e 0793     		str	r3, [sp, #28]
 3107 0010 0893     		str	r3, [sp, #32]
 3108 0012 0993     		str	r3, [sp, #36]
1284:Core/Src/main.c **** 
 3109              		.loc 1 1284 3 is_stmt 1 view .LVU1109
1284:Core/Src/main.c **** 
 3110              		.loc 1 1284 22 is_stmt 0 view .LVU1110
 3111 0014 0093     		str	r3, [sp]
 3112 0016 0193     		str	r3, [sp, #4]
 3113 0018 0293     		str	r3, [sp, #8]
 3114 001a 0393     		str	r3, [sp, #12]
 3115 001c 0493     		str	r3, [sp, #16]
 3116 001e 0593     		str	r3, [sp, #20]
 3117 0020 0693     		str	r3, [sp, #24]
1289:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 3118              		.loc 1 1289 3 is_stmt 1 view .LVU1111
1289:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 3119              		.loc 1 1289 18 is_stmt 0 view .LVU1112
 3120 0022 1E48     		ldr	r0, .L179
ARM GAS  /tmp/ccfh09MN.s 			page 109


 3121 0024 4FF08042 		mov	r2, #1073741824
 3122 0028 0260     		str	r2, [r0]
1290:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 3123              		.loc 1 1290 3 is_stmt 1 view .LVU1113
1290:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 3124              		.loc 1 1290 24 is_stmt 0 view .LVU1114
 3125 002a 4360     		str	r3, [r0, #4]
1291:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 3126              		.loc 1 1291 3 is_stmt 1 view .LVU1115
1291:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 3127              		.loc 1 1291 26 is_stmt 0 view .LVU1116
 3128 002c 8360     		str	r3, [r0, #8]
1292:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3129              		.loc 1 1292 3 is_stmt 1 view .LVU1117
1292:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3130              		.loc 1 1292 21 is_stmt 0 view .LVU1118
 3131 002e 4FF0FF32 		mov	r2, #-1
 3132 0032 C260     		str	r2, [r0, #12]
1293:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3133              		.loc 1 1293 3 is_stmt 1 view .LVU1119
1293:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3134              		.loc 1 1293 28 is_stmt 0 view .LVU1120
 3135 0034 0361     		str	r3, [r0, #16]
1294:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 3136              		.loc 1 1294 3 is_stmt 1 view .LVU1121
1294:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 3137              		.loc 1 1294 32 is_stmt 0 view .LVU1122
 3138 0036 8361     		str	r3, [r0, #24]
1295:Core/Src/main.c ****   {
 3139              		.loc 1 1295 3 is_stmt 1 view .LVU1123
1295:Core/Src/main.c ****   {
 3140              		.loc 1 1295 7 is_stmt 0 view .LVU1124
 3141 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3142              	.LVL172:
1295:Core/Src/main.c ****   {
 3143              		.loc 1 1295 6 discriminator 1 view .LVU1125
 3144 003c 20BB     		cbnz	r0, .L174
1299:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 3145              		.loc 1 1299 3 is_stmt 1 view .LVU1126
1299:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 3146              		.loc 1 1299 34 is_stmt 0 view .LVU1127
 3147 003e 4FF48053 		mov	r3, #4096
 3148 0042 0A93     		str	r3, [sp, #40]
1300:Core/Src/main.c ****   {
 3149              		.loc 1 1300 3 is_stmt 1 view .LVU1128
1300:Core/Src/main.c ****   {
 3150              		.loc 1 1300 7 is_stmt 0 view .LVU1129
 3151 0044 0AA9     		add	r1, sp, #40
 3152 0046 1548     		ldr	r0, .L179
 3153 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3154              	.LVL173:
1300:Core/Src/main.c ****   {
 3155              		.loc 1 1300 6 discriminator 1 view .LVU1130
 3156 004c F0B9     		cbnz	r0, .L175
1304:Core/Src/main.c ****   {
 3157              		.loc 1 1304 3 is_stmt 1 view .LVU1131
1304:Core/Src/main.c ****   {
ARM GAS  /tmp/ccfh09MN.s 			page 110


 3158              		.loc 1 1304 7 is_stmt 0 view .LVU1132
 3159 004e 1348     		ldr	r0, .L179
 3160 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3161              	.LVL174:
1304:Core/Src/main.c ****   {
 3162              		.loc 1 1304 6 discriminator 1 view .LVU1133
 3163 0054 E0B9     		cbnz	r0, .L176
1308:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3164              		.loc 1 1308 3 is_stmt 1 view .LVU1134
1308:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3165              		.loc 1 1308 37 is_stmt 0 view .LVU1135
 3166 0056 0023     		movs	r3, #0
 3167 0058 0793     		str	r3, [sp, #28]
1309:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 3168              		.loc 1 1309 3 is_stmt 1 view .LVU1136
1309:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 3169              		.loc 1 1309 33 is_stmt 0 view .LVU1137
 3170 005a 0993     		str	r3, [sp, #36]
1310:Core/Src/main.c ****   {
 3171              		.loc 1 1310 3 is_stmt 1 view .LVU1138
1310:Core/Src/main.c ****   {
 3172              		.loc 1 1310 7 is_stmt 0 view .LVU1139
 3173 005c 07A9     		add	r1, sp, #28
 3174 005e 0F48     		ldr	r0, .L179
 3175 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3176              	.LVL175:
1310:Core/Src/main.c ****   {
 3177              		.loc 1 1310 6 discriminator 1 view .LVU1140
 3178 0064 B0B9     		cbnz	r0, .L177
1314:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3179              		.loc 1 1314 3 is_stmt 1 view .LVU1141
1314:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3180              		.loc 1 1314 20 is_stmt 0 view .LVU1142
 3181 0066 6023     		movs	r3, #96
 3182 0068 0093     		str	r3, [sp]
1315:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3183              		.loc 1 1315 3 is_stmt 1 view .LVU1143
1315:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3184              		.loc 1 1315 19 is_stmt 0 view .LVU1144
 3185 006a 0022     		movs	r2, #0
 3186 006c 0192     		str	r2, [sp, #4]
1316:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3187              		.loc 1 1316 3 is_stmt 1 view .LVU1145
1316:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3188              		.loc 1 1316 24 is_stmt 0 view .LVU1146
 3189 006e 0292     		str	r2, [sp, #8]
1317:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3190              		.loc 1 1317 3 is_stmt 1 view .LVU1147
1317:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3191              		.loc 1 1317 24 is_stmt 0 view .LVU1148
 3192 0070 0492     		str	r2, [sp, #16]
1318:Core/Src/main.c ****   {
 3193              		.loc 1 1318 3 is_stmt 1 view .LVU1149
1318:Core/Src/main.c ****   {
 3194              		.loc 1 1318 7 is_stmt 0 view .LVU1150
 3195 0072 6946     		mov	r1, sp
 3196 0074 0948     		ldr	r0, .L179
ARM GAS  /tmp/ccfh09MN.s 			page 111


 3197 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3198              	.LVL176:
1318:Core/Src/main.c ****   {
 3199              		.loc 1 1318 6 discriminator 1 view .LVU1151
 3200 007a 68B9     		cbnz	r0, .L178
1325:Core/Src/main.c **** 
 3201              		.loc 1 1325 3 is_stmt 1 view .LVU1152
 3202 007c 0748     		ldr	r0, .L179
 3203 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3204              	.LVL177:
1327:Core/Src/main.c **** 
 3205              		.loc 1 1327 1 is_stmt 0 view .LVU1153
 3206 0082 0FB0     		add	sp, sp, #60
 3207              	.LCFI43:
 3208              		.cfi_remember_state
 3209              		.cfi_def_cfa_offset 4
 3210              		@ sp needed
 3211 0084 5DF804FB 		ldr	pc, [sp], #4
 3212              	.L174:
 3213              	.LCFI44:
 3214              		.cfi_restore_state
1297:Core/Src/main.c ****   }
 3215              		.loc 1 1297 5 is_stmt 1 view .LVU1154
 3216 0088 FFF7FEFF 		bl	Error_Handler
 3217              	.LVL178:
 3218              	.L175:
1302:Core/Src/main.c ****   }
 3219              		.loc 1 1302 5 view .LVU1155
 3220 008c FFF7FEFF 		bl	Error_Handler
 3221              	.LVL179:
 3222              	.L176:
1306:Core/Src/main.c ****   }
 3223              		.loc 1 1306 5 view .LVU1156
 3224 0090 FFF7FEFF 		bl	Error_Handler
 3225              	.LVL180:
 3226              	.L177:
1312:Core/Src/main.c ****   }
 3227              		.loc 1 1312 5 view .LVU1157
 3228 0094 FFF7FEFF 		bl	Error_Handler
 3229              	.LVL181:
 3230              	.L178:
1320:Core/Src/main.c ****   }
 3231              		.loc 1 1320 5 view .LVU1158
 3232 0098 FFF7FEFF 		bl	Error_Handler
 3233              	.LVL182:
 3234              	.L180:
 3235              		.align	2
 3236              	.L179:
 3237 009c 00000000 		.word	htim2
 3238              		.cfi_endproc
 3239              	.LFE344:
 3241              		.section	.text.MX_TIM3_Init,"ax",%progbits
 3242              		.align	1
 3243              		.syntax unified
 3244              		.thumb
 3245              		.thumb_func
 3247              	MX_TIM3_Init:
ARM GAS  /tmp/ccfh09MN.s 			page 112


 3248              	.LFB345:
1335:Core/Src/main.c **** 
 3249              		.loc 1 1335 1 view -0
 3250              		.cfi_startproc
 3251              		@ args = 0, pretend = 0, frame = 56
 3252              		@ frame_needed = 0, uses_anonymous_args = 0
 3253 0000 00B5     		push	{lr}
 3254              	.LCFI45:
 3255              		.cfi_def_cfa_offset 4
 3256              		.cfi_offset 14, -4
 3257 0002 8FB0     		sub	sp, sp, #60
 3258              	.LCFI46:
 3259              		.cfi_def_cfa_offset 64
1341:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3260              		.loc 1 1341 3 view .LVU1160
1341:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3261              		.loc 1 1341 26 is_stmt 0 view .LVU1161
 3262 0004 0023     		movs	r3, #0
 3263 0006 0A93     		str	r3, [sp, #40]
 3264 0008 0B93     		str	r3, [sp, #44]
 3265 000a 0C93     		str	r3, [sp, #48]
 3266 000c 0D93     		str	r3, [sp, #52]
1342:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3267              		.loc 1 1342 3 is_stmt 1 view .LVU1162
1342:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3268              		.loc 1 1342 27 is_stmt 0 view .LVU1163
 3269 000e 0793     		str	r3, [sp, #28]
 3270 0010 0893     		str	r3, [sp, #32]
 3271 0012 0993     		str	r3, [sp, #36]
1343:Core/Src/main.c **** 
 3272              		.loc 1 1343 3 is_stmt 1 view .LVU1164
1343:Core/Src/main.c **** 
 3273              		.loc 1 1343 22 is_stmt 0 view .LVU1165
 3274 0014 0093     		str	r3, [sp]
 3275 0016 0193     		str	r3, [sp, #4]
 3276 0018 0293     		str	r3, [sp, #8]
 3277 001a 0393     		str	r3, [sp, #12]
 3278 001c 0493     		str	r3, [sp, #16]
 3279 001e 0593     		str	r3, [sp, #20]
 3280 0020 0693     		str	r3, [sp, #24]
1348:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 3281              		.loc 1 1348 3 is_stmt 1 view .LVU1166
1348:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 3282              		.loc 1 1348 18 is_stmt 0 view .LVU1167
 3283 0022 1E48     		ldr	r0, .L193
 3284 0024 1E4A     		ldr	r2, .L193+4
 3285 0026 0260     		str	r2, [r0]
1349:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3286              		.loc 1 1349 3 is_stmt 1 view .LVU1168
1349:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3287              		.loc 1 1349 24 is_stmt 0 view .LVU1169
 3288 0028 4360     		str	r3, [r0, #4]
1350:Core/Src/main.c ****   htim3.Init.Period = 65535;
 3289              		.loc 1 1350 3 is_stmt 1 view .LVU1170
1350:Core/Src/main.c ****   htim3.Init.Period = 65535;
 3290              		.loc 1 1350 26 is_stmt 0 view .LVU1171
 3291 002a 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccfh09MN.s 			page 113


1351:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3292              		.loc 1 1351 3 is_stmt 1 view .LVU1172
1351:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3293              		.loc 1 1351 21 is_stmt 0 view .LVU1173
 3294 002c 4FF6FF72 		movw	r2, #65535
 3295 0030 C260     		str	r2, [r0, #12]
1352:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3296              		.loc 1 1352 3 is_stmt 1 view .LVU1174
1352:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3297              		.loc 1 1352 28 is_stmt 0 view .LVU1175
 3298 0032 0361     		str	r3, [r0, #16]
1353:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3299              		.loc 1 1353 3 is_stmt 1 view .LVU1176
1353:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3300              		.loc 1 1353 32 is_stmt 0 view .LVU1177
 3301 0034 8361     		str	r3, [r0, #24]
1354:Core/Src/main.c ****   {
 3302              		.loc 1 1354 3 is_stmt 1 view .LVU1178
1354:Core/Src/main.c ****   {
 3303              		.loc 1 1354 7 is_stmt 0 view .LVU1179
 3304 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3305              	.LVL183:
1354:Core/Src/main.c ****   {
 3306              		.loc 1 1354 6 discriminator 1 view .LVU1180
 3307 003a 20BB     		cbnz	r0, .L188
1358:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3308              		.loc 1 1358 3 is_stmt 1 view .LVU1181
1358:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3309              		.loc 1 1358 34 is_stmt 0 view .LVU1182
 3310 003c 4FF48053 		mov	r3, #4096
 3311 0040 0A93     		str	r3, [sp, #40]
1359:Core/Src/main.c ****   {
 3312              		.loc 1 1359 3 is_stmt 1 view .LVU1183
1359:Core/Src/main.c ****   {
 3313              		.loc 1 1359 7 is_stmt 0 view .LVU1184
 3314 0042 0AA9     		add	r1, sp, #40
 3315 0044 1548     		ldr	r0, .L193
 3316 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3317              	.LVL184:
1359:Core/Src/main.c ****   {
 3318              		.loc 1 1359 6 discriminator 1 view .LVU1185
 3319 004a F0B9     		cbnz	r0, .L189
1363:Core/Src/main.c ****   {
 3320              		.loc 1 1363 3 is_stmt 1 view .LVU1186
1363:Core/Src/main.c ****   {
 3321              		.loc 1 1363 7 is_stmt 0 view .LVU1187
 3322 004c 1348     		ldr	r0, .L193
 3323 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3324              	.LVL185:
1363:Core/Src/main.c ****   {
 3325              		.loc 1 1363 6 discriminator 1 view .LVU1188
 3326 0052 E0B9     		cbnz	r0, .L190
1367:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3327              		.loc 1 1367 3 is_stmt 1 view .LVU1189
1367:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3328              		.loc 1 1367 37 is_stmt 0 view .LVU1190
 3329 0054 0023     		movs	r3, #0
ARM GAS  /tmp/ccfh09MN.s 			page 114


 3330 0056 0793     		str	r3, [sp, #28]
1368:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3331              		.loc 1 1368 3 is_stmt 1 view .LVU1191
1368:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3332              		.loc 1 1368 33 is_stmt 0 view .LVU1192
 3333 0058 0993     		str	r3, [sp, #36]
1369:Core/Src/main.c ****   {
 3334              		.loc 1 1369 3 is_stmt 1 view .LVU1193
1369:Core/Src/main.c ****   {
 3335              		.loc 1 1369 7 is_stmt 0 view .LVU1194
 3336 005a 07A9     		add	r1, sp, #28
 3337 005c 0F48     		ldr	r0, .L193
 3338 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3339              	.LVL186:
1369:Core/Src/main.c ****   {
 3340              		.loc 1 1369 6 discriminator 1 view .LVU1195
 3341 0062 B0B9     		cbnz	r0, .L191
1373:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3342              		.loc 1 1373 3 is_stmt 1 view .LVU1196
1373:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3343              		.loc 1 1373 20 is_stmt 0 view .LVU1197
 3344 0064 6023     		movs	r3, #96
 3345 0066 0093     		str	r3, [sp]
1374:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3346              		.loc 1 1374 3 is_stmt 1 view .LVU1198
1374:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3347              		.loc 1 1374 19 is_stmt 0 view .LVU1199
 3348 0068 0022     		movs	r2, #0
 3349 006a 0192     		str	r2, [sp, #4]
1375:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3350              		.loc 1 1375 3 is_stmt 1 view .LVU1200
1375:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3351              		.loc 1 1375 24 is_stmt 0 view .LVU1201
 3352 006c 0292     		str	r2, [sp, #8]
1376:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3353              		.loc 1 1376 3 is_stmt 1 view .LVU1202
1376:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3354              		.loc 1 1376 24 is_stmt 0 view .LVU1203
 3355 006e 0492     		str	r2, [sp, #16]
1377:Core/Src/main.c ****   {
 3356              		.loc 1 1377 3 is_stmt 1 view .LVU1204
1377:Core/Src/main.c ****   {
 3357              		.loc 1 1377 7 is_stmt 0 view .LVU1205
 3358 0070 6946     		mov	r1, sp
 3359 0072 0A48     		ldr	r0, .L193
 3360 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3361              	.LVL187:
1377:Core/Src/main.c ****   {
 3362              		.loc 1 1377 6 discriminator 1 view .LVU1206
 3363 0078 68B9     		cbnz	r0, .L192
1384:Core/Src/main.c **** 
 3364              		.loc 1 1384 3 is_stmt 1 view .LVU1207
 3365 007a 0848     		ldr	r0, .L193
 3366 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3367              	.LVL188:
1386:Core/Src/main.c **** 
 3368              		.loc 1 1386 1 is_stmt 0 view .LVU1208
ARM GAS  /tmp/ccfh09MN.s 			page 115


 3369 0080 0FB0     		add	sp, sp, #60
 3370              	.LCFI47:
 3371              		.cfi_remember_state
 3372              		.cfi_def_cfa_offset 4
 3373              		@ sp needed
 3374 0082 5DF804FB 		ldr	pc, [sp], #4
 3375              	.L188:
 3376              	.LCFI48:
 3377              		.cfi_restore_state
1356:Core/Src/main.c ****   }
 3378              		.loc 1 1356 5 is_stmt 1 view .LVU1209
 3379 0086 FFF7FEFF 		bl	Error_Handler
 3380              	.LVL189:
 3381              	.L189:
1361:Core/Src/main.c ****   }
 3382              		.loc 1 1361 5 view .LVU1210
 3383 008a FFF7FEFF 		bl	Error_Handler
 3384              	.LVL190:
 3385              	.L190:
1365:Core/Src/main.c ****   }
 3386              		.loc 1 1365 5 view .LVU1211
 3387 008e FFF7FEFF 		bl	Error_Handler
 3388              	.LVL191:
 3389              	.L191:
1371:Core/Src/main.c ****   }
 3390              		.loc 1 1371 5 view .LVU1212
 3391 0092 FFF7FEFF 		bl	Error_Handler
 3392              	.LVL192:
 3393              	.L192:
1379:Core/Src/main.c ****   }
 3394              		.loc 1 1379 5 view .LVU1213
 3395 0096 FFF7FEFF 		bl	Error_Handler
 3396              	.LVL193:
 3397              	.L194:
 3398 009a 00BF     		.align	2
 3399              	.L193:
 3400 009c 00000000 		.word	htim3
 3401 00a0 00040040 		.word	1073742848
 3402              		.cfi_endproc
 3403              	.LFE345:
 3405              		.section	.text.MX_TIM5_Init,"ax",%progbits
 3406              		.align	1
 3407              		.syntax unified
 3408              		.thumb
 3409              		.thumb_func
 3411              	MX_TIM5_Init:
 3412              	.LFB346:
1394:Core/Src/main.c **** 
 3413              		.loc 1 1394 1 view -0
 3414              		.cfi_startproc
 3415              		@ args = 0, pretend = 0, frame = 56
 3416              		@ frame_needed = 0, uses_anonymous_args = 0
 3417 0000 00B5     		push	{lr}
 3418              	.LCFI49:
 3419              		.cfi_def_cfa_offset 4
 3420              		.cfi_offset 14, -4
 3421 0002 8FB0     		sub	sp, sp, #60
ARM GAS  /tmp/ccfh09MN.s 			page 116


 3422              	.LCFI50:
 3423              		.cfi_def_cfa_offset 64
1400:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3424              		.loc 1 1400 3 view .LVU1215
1400:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3425              		.loc 1 1400 26 is_stmt 0 view .LVU1216
 3426 0004 0023     		movs	r3, #0
 3427 0006 0A93     		str	r3, [sp, #40]
 3428 0008 0B93     		str	r3, [sp, #44]
 3429 000a 0C93     		str	r3, [sp, #48]
 3430 000c 0D93     		str	r3, [sp, #52]
1401:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3431              		.loc 1 1401 3 is_stmt 1 view .LVU1217
1401:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3432              		.loc 1 1401 27 is_stmt 0 view .LVU1218
 3433 000e 0793     		str	r3, [sp, #28]
 3434 0010 0893     		str	r3, [sp, #32]
 3435 0012 0993     		str	r3, [sp, #36]
1402:Core/Src/main.c **** 
 3436              		.loc 1 1402 3 is_stmt 1 view .LVU1219
1402:Core/Src/main.c **** 
 3437              		.loc 1 1402 22 is_stmt 0 view .LVU1220
 3438 0014 0093     		str	r3, [sp]
 3439 0016 0193     		str	r3, [sp, #4]
 3440 0018 0293     		str	r3, [sp, #8]
 3441 001a 0393     		str	r3, [sp, #12]
 3442 001c 0493     		str	r3, [sp, #16]
 3443 001e 0593     		str	r3, [sp, #20]
 3444 0020 0693     		str	r3, [sp, #24]
1407:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3445              		.loc 1 1407 3 is_stmt 1 view .LVU1221
1407:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3446              		.loc 1 1407 18 is_stmt 0 view .LVU1222
 3447 0022 1E48     		ldr	r0, .L207
 3448 0024 1E4A     		ldr	r2, .L207+4
 3449 0026 0260     		str	r2, [r0]
1408:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 3450              		.loc 1 1408 3 is_stmt 1 view .LVU1223
1408:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 3451              		.loc 1 1408 24 is_stmt 0 view .LVU1224
 3452 0028 4360     		str	r3, [r0, #4]
1409:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3453              		.loc 1 1409 3 is_stmt 1 view .LVU1225
1409:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3454              		.loc 1 1409 26 is_stmt 0 view .LVU1226
 3455 002a 8360     		str	r3, [r0, #8]
1410:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3456              		.loc 1 1410 3 is_stmt 1 view .LVU1227
1410:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3457              		.loc 1 1410 21 is_stmt 0 view .LVU1228
 3458 002c 4FF0FF32 		mov	r2, #-1
 3459 0030 C260     		str	r2, [r0, #12]
1411:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3460              		.loc 1 1411 3 is_stmt 1 view .LVU1229
1411:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3461              		.loc 1 1411 28 is_stmt 0 view .LVU1230
 3462 0032 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccfh09MN.s 			page 117


1412:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3463              		.loc 1 1412 3 is_stmt 1 view .LVU1231
1412:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3464              		.loc 1 1412 32 is_stmt 0 view .LVU1232
 3465 0034 8361     		str	r3, [r0, #24]
1413:Core/Src/main.c ****   {
 3466              		.loc 1 1413 3 is_stmt 1 view .LVU1233
1413:Core/Src/main.c ****   {
 3467              		.loc 1 1413 7 is_stmt 0 view .LVU1234
 3468 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3469              	.LVL194:
1413:Core/Src/main.c ****   {
 3470              		.loc 1 1413 6 discriminator 1 view .LVU1235
 3471 003a 28BB     		cbnz	r0, .L202
1417:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3472              		.loc 1 1417 3 is_stmt 1 view .LVU1236
1417:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3473              		.loc 1 1417 34 is_stmt 0 view .LVU1237
 3474 003c 4FF48053 		mov	r3, #4096
 3475 0040 0A93     		str	r3, [sp, #40]
1418:Core/Src/main.c ****   {
 3476              		.loc 1 1418 3 is_stmt 1 view .LVU1238
1418:Core/Src/main.c ****   {
 3477              		.loc 1 1418 7 is_stmt 0 view .LVU1239
 3478 0042 0AA9     		add	r1, sp, #40
 3479 0044 1548     		ldr	r0, .L207
 3480 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3481              	.LVL195:
1418:Core/Src/main.c ****   {
 3482              		.loc 1 1418 6 discriminator 1 view .LVU1240
 3483 004a F8B9     		cbnz	r0, .L203
1422:Core/Src/main.c ****   {
 3484              		.loc 1 1422 3 is_stmt 1 view .LVU1241
1422:Core/Src/main.c ****   {
 3485              		.loc 1 1422 7 is_stmt 0 view .LVU1242
 3486 004c 1348     		ldr	r0, .L207
 3487 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3488              	.LVL196:
1422:Core/Src/main.c ****   {
 3489              		.loc 1 1422 6 discriminator 1 view .LVU1243
 3490 0052 E8B9     		cbnz	r0, .L204
1426:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3491              		.loc 1 1426 3 is_stmt 1 view .LVU1244
1426:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3492              		.loc 1 1426 37 is_stmt 0 view .LVU1245
 3493 0054 0023     		movs	r3, #0
 3494 0056 0793     		str	r3, [sp, #28]
1427:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3495              		.loc 1 1427 3 is_stmt 1 view .LVU1246
1427:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3496              		.loc 1 1427 33 is_stmt 0 view .LVU1247
 3497 0058 0993     		str	r3, [sp, #36]
1428:Core/Src/main.c ****   {
 3498              		.loc 1 1428 3 is_stmt 1 view .LVU1248
1428:Core/Src/main.c ****   {
 3499              		.loc 1 1428 7 is_stmt 0 view .LVU1249
 3500 005a 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccfh09MN.s 			page 118


 3501 005c 0F48     		ldr	r0, .L207
 3502 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3503              	.LVL197:
1428:Core/Src/main.c ****   {
 3504              		.loc 1 1428 6 discriminator 1 view .LVU1250
 3505 0062 B8B9     		cbnz	r0, .L205
1432:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3506              		.loc 1 1432 3 is_stmt 1 view .LVU1251
1432:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3507              		.loc 1 1432 20 is_stmt 0 view .LVU1252
 3508 0064 6023     		movs	r3, #96
 3509 0066 0093     		str	r3, [sp]
1433:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3510              		.loc 1 1433 3 is_stmt 1 view .LVU1253
1433:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3511              		.loc 1 1433 19 is_stmt 0 view .LVU1254
 3512 0068 0023     		movs	r3, #0
 3513 006a 0193     		str	r3, [sp, #4]
1434:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3514              		.loc 1 1434 3 is_stmt 1 view .LVU1255
1434:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3515              		.loc 1 1434 24 is_stmt 0 view .LVU1256
 3516 006c 0293     		str	r3, [sp, #8]
1435:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3517              		.loc 1 1435 3 is_stmt 1 view .LVU1257
1435:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3518              		.loc 1 1435 24 is_stmt 0 view .LVU1258
 3519 006e 0493     		str	r3, [sp, #16]
1436:Core/Src/main.c ****   {
 3520              		.loc 1 1436 3 is_stmt 1 view .LVU1259
1436:Core/Src/main.c ****   {
 3521              		.loc 1 1436 7 is_stmt 0 view .LVU1260
 3522 0070 0C22     		movs	r2, #12
 3523 0072 6946     		mov	r1, sp
 3524 0074 0948     		ldr	r0, .L207
 3525 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3526              	.LVL198:
1436:Core/Src/main.c ****   {
 3527              		.loc 1 1436 6 discriminator 1 view .LVU1261
 3528 007a 68B9     		cbnz	r0, .L206
1443:Core/Src/main.c **** 
 3529              		.loc 1 1443 3 is_stmt 1 view .LVU1262
 3530 007c 0748     		ldr	r0, .L207
 3531 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3532              	.LVL199:
1445:Core/Src/main.c **** 
 3533              		.loc 1 1445 1 is_stmt 0 view .LVU1263
 3534 0082 0FB0     		add	sp, sp, #60
 3535              	.LCFI51:
 3536              		.cfi_remember_state
 3537              		.cfi_def_cfa_offset 4
 3538              		@ sp needed
 3539 0084 5DF804FB 		ldr	pc, [sp], #4
 3540              	.L202:
 3541              	.LCFI52:
 3542              		.cfi_restore_state
1415:Core/Src/main.c ****   }
ARM GAS  /tmp/ccfh09MN.s 			page 119


 3543              		.loc 1 1415 5 is_stmt 1 view .LVU1264
 3544 0088 FFF7FEFF 		bl	Error_Handler
 3545              	.LVL200:
 3546              	.L203:
1420:Core/Src/main.c ****   }
 3547              		.loc 1 1420 5 view .LVU1265
 3548 008c FFF7FEFF 		bl	Error_Handler
 3549              	.LVL201:
 3550              	.L204:
1424:Core/Src/main.c ****   }
 3551              		.loc 1 1424 5 view .LVU1266
 3552 0090 FFF7FEFF 		bl	Error_Handler
 3553              	.LVL202:
 3554              	.L205:
1430:Core/Src/main.c ****   }
 3555              		.loc 1 1430 5 view .LVU1267
 3556 0094 FFF7FEFF 		bl	Error_Handler
 3557              	.LVL203:
 3558              	.L206:
1438:Core/Src/main.c ****   }
 3559              		.loc 1 1438 5 view .LVU1268
 3560 0098 FFF7FEFF 		bl	Error_Handler
 3561              	.LVL204:
 3562              	.L208:
 3563              		.align	2
 3564              	.L207:
 3565 009c 00000000 		.word	htim5
 3566 00a0 000C0040 		.word	1073744896
 3567              		.cfi_endproc
 3568              	.LFE346:
 3570              		.section	.text.MX_TIM8_Init,"ax",%progbits
 3571              		.align	1
 3572              		.syntax unified
 3573              		.thumb
 3574              		.thumb_func
 3576              	MX_TIM8_Init:
 3577              	.LFB347:
1453:Core/Src/main.c **** 
 3578              		.loc 1 1453 1 view -0
 3579              		.cfi_startproc
 3580              		@ args = 0, pretend = 0, frame = 32
 3581              		@ frame_needed = 0, uses_anonymous_args = 0
 3582 0000 00B5     		push	{lr}
 3583              	.LCFI53:
 3584              		.cfi_def_cfa_offset 4
 3585              		.cfi_offset 14, -4
 3586 0002 89B0     		sub	sp, sp, #36
 3587              	.LCFI54:
 3588              		.cfi_def_cfa_offset 40
1459:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3589              		.loc 1 1459 3 view .LVU1270
1459:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3590              		.loc 1 1459 26 is_stmt 0 view .LVU1271
 3591 0004 0023     		movs	r3, #0
 3592 0006 0493     		str	r3, [sp, #16]
 3593 0008 0593     		str	r3, [sp, #20]
 3594 000a 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccfh09MN.s 			page 120


 3595 000c 0793     		str	r3, [sp, #28]
1460:Core/Src/main.c **** 
 3596              		.loc 1 1460 3 is_stmt 1 view .LVU1272
1460:Core/Src/main.c **** 
 3597              		.loc 1 1460 27 is_stmt 0 view .LVU1273
 3598 000e 0193     		str	r3, [sp, #4]
 3599 0010 0293     		str	r3, [sp, #8]
 3600 0012 0393     		str	r3, [sp, #12]
1465:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3601              		.loc 1 1465 3 is_stmt 1 view .LVU1274
1465:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3602              		.loc 1 1465 18 is_stmt 0 view .LVU1275
 3603 0014 1348     		ldr	r0, .L217
 3604 0016 144A     		ldr	r2, .L217+4
 3605 0018 0260     		str	r2, [r0]
1466:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3606              		.loc 1 1466 3 is_stmt 1 view .LVU1276
1466:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3607              		.loc 1 1466 24 is_stmt 0 view .LVU1277
 3608 001a 4360     		str	r3, [r0, #4]
1467:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3609              		.loc 1 1467 3 is_stmt 1 view .LVU1278
1467:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3610              		.loc 1 1467 26 is_stmt 0 view .LVU1279
 3611 001c 8360     		str	r3, [r0, #8]
1468:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3612              		.loc 1 1468 3 is_stmt 1 view .LVU1280
1468:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3613              		.loc 1 1468 21 is_stmt 0 view .LVU1281
 3614 001e 4FF6FF72 		movw	r2, #65535
 3615 0022 C260     		str	r2, [r0, #12]
1469:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3616              		.loc 1 1469 3 is_stmt 1 view .LVU1282
1469:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3617              		.loc 1 1469 28 is_stmt 0 view .LVU1283
 3618 0024 0361     		str	r3, [r0, #16]
1470:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3619              		.loc 1 1470 3 is_stmt 1 view .LVU1284
1470:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3620              		.loc 1 1470 32 is_stmt 0 view .LVU1285
 3621 0026 4361     		str	r3, [r0, #20]
1471:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3622              		.loc 1 1471 3 is_stmt 1 view .LVU1286
1471:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3623              		.loc 1 1471 32 is_stmt 0 view .LVU1287
 3624 0028 8361     		str	r3, [r0, #24]
1472:Core/Src/main.c ****   {
 3625              		.loc 1 1472 3 is_stmt 1 view .LVU1288
1472:Core/Src/main.c ****   {
 3626              		.loc 1 1472 7 is_stmt 0 view .LVU1289
 3627 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 3628              	.LVL205:
1472:Core/Src/main.c ****   {
 3629              		.loc 1 1472 6 discriminator 1 view .LVU1290
 3630 002e 98B9     		cbnz	r0, .L214
1476:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3631              		.loc 1 1476 3 is_stmt 1 view .LVU1291
ARM GAS  /tmp/ccfh09MN.s 			page 121


1476:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3632              		.loc 1 1476 34 is_stmt 0 view .LVU1292
 3633 0030 4FF48053 		mov	r3, #4096
 3634 0034 0493     		str	r3, [sp, #16]
1477:Core/Src/main.c ****   {
 3635              		.loc 1 1477 3 is_stmt 1 view .LVU1293
1477:Core/Src/main.c ****   {
 3636              		.loc 1 1477 7 is_stmt 0 view .LVU1294
 3637 0036 04A9     		add	r1, sp, #16
 3638 0038 0A48     		ldr	r0, .L217
 3639 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3640              	.LVL206:
1477:Core/Src/main.c ****   {
 3641              		.loc 1 1477 6 discriminator 1 view .LVU1295
 3642 003e 68B9     		cbnz	r0, .L215
1481:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3643              		.loc 1 1481 3 is_stmt 1 view .LVU1296
1481:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3644              		.loc 1 1481 37 is_stmt 0 view .LVU1297
 3645 0040 0023     		movs	r3, #0
 3646 0042 0193     		str	r3, [sp, #4]
1482:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3647              		.loc 1 1482 3 is_stmt 1 view .LVU1298
1482:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3648              		.loc 1 1482 38 is_stmt 0 view .LVU1299
 3649 0044 0293     		str	r3, [sp, #8]
1483:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3650              		.loc 1 1483 3 is_stmt 1 view .LVU1300
1483:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3651              		.loc 1 1483 33 is_stmt 0 view .LVU1301
 3652 0046 0393     		str	r3, [sp, #12]
1484:Core/Src/main.c ****   {
 3653              		.loc 1 1484 3 is_stmt 1 view .LVU1302
1484:Core/Src/main.c ****   {
 3654              		.loc 1 1484 7 is_stmt 0 view .LVU1303
 3655 0048 01A9     		add	r1, sp, #4
 3656 004a 0648     		ldr	r0, .L217
 3657 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3658              	.LVL207:
1484:Core/Src/main.c ****   {
 3659              		.loc 1 1484 6 discriminator 1 view .LVU1304
 3660 0050 30B9     		cbnz	r0, .L216
1492:Core/Src/main.c **** 
 3661              		.loc 1 1492 1 view .LVU1305
 3662 0052 09B0     		add	sp, sp, #36
 3663              	.LCFI55:
 3664              		.cfi_remember_state
 3665              		.cfi_def_cfa_offset 4
 3666              		@ sp needed
 3667 0054 5DF804FB 		ldr	pc, [sp], #4
 3668              	.L214:
 3669              	.LCFI56:
 3670              		.cfi_restore_state
1474:Core/Src/main.c ****   }
 3671              		.loc 1 1474 5 is_stmt 1 view .LVU1306
 3672 0058 FFF7FEFF 		bl	Error_Handler
 3673              	.LVL208:
ARM GAS  /tmp/ccfh09MN.s 			page 122


 3674              	.L215:
1479:Core/Src/main.c ****   }
 3675              		.loc 1 1479 5 view .LVU1307
 3676 005c FFF7FEFF 		bl	Error_Handler
 3677              	.LVL209:
 3678              	.L216:
1486:Core/Src/main.c ****   }
 3679              		.loc 1 1486 5 view .LVU1308
 3680 0060 FFF7FEFF 		bl	Error_Handler
 3681              	.LVL210:
 3682              	.L218:
 3683              		.align	2
 3684              	.L217:
 3685 0064 00000000 		.word	htim8
 3686 0068 00040140 		.word	1073808384
 3687              		.cfi_endproc
 3688              	.LFE347:
 3690              		.section	.text.MX_TIM12_Init,"ax",%progbits
 3691              		.align	1
 3692              		.syntax unified
 3693              		.thumb
 3694              		.thumb_func
 3696              	MX_TIM12_Init:
 3697              	.LFB348:
1500:Core/Src/main.c **** 
 3698              		.loc 1 1500 1 view -0
 3699              		.cfi_startproc
 3700              		@ args = 0, pretend = 0, frame = 32
 3701              		@ frame_needed = 0, uses_anonymous_args = 0
 3702 0000 00B5     		push	{lr}
 3703              	.LCFI57:
 3704              		.cfi_def_cfa_offset 4
 3705              		.cfi_offset 14, -4
 3706 0002 89B0     		sub	sp, sp, #36
 3707              	.LCFI58:
 3708              		.cfi_def_cfa_offset 40
1506:Core/Src/main.c **** 
 3709              		.loc 1 1506 3 view .LVU1310
1506:Core/Src/main.c **** 
 3710              		.loc 1 1506 22 is_stmt 0 view .LVU1311
 3711 0004 0023     		movs	r3, #0
 3712 0006 0193     		str	r3, [sp, #4]
 3713 0008 0293     		str	r3, [sp, #8]
 3714 000a 0393     		str	r3, [sp, #12]
 3715 000c 0493     		str	r3, [sp, #16]
 3716 000e 0593     		str	r3, [sp, #20]
 3717 0010 0693     		str	r3, [sp, #24]
 3718 0012 0793     		str	r3, [sp, #28]
1511:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 3719              		.loc 1 1511 3 is_stmt 1 view .LVU1312
1511:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 3720              		.loc 1 1511 19 is_stmt 0 view .LVU1313
 3721 0014 1048     		ldr	r0, .L225
 3722 0016 114A     		ldr	r2, .L225+4
 3723 0018 0260     		str	r2, [r0]
1512:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3724              		.loc 1 1512 3 is_stmt 1 view .LVU1314
ARM GAS  /tmp/ccfh09MN.s 			page 123


1512:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3725              		.loc 1 1512 25 is_stmt 0 view .LVU1315
 3726 001a 4360     		str	r3, [r0, #4]
1513:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3727              		.loc 1 1513 3 is_stmt 1 view .LVU1316
1513:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3728              		.loc 1 1513 27 is_stmt 0 view .LVU1317
 3729 001c 8360     		str	r3, [r0, #8]
1514:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3730              		.loc 1 1514 3 is_stmt 1 view .LVU1318
1514:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3731              		.loc 1 1514 22 is_stmt 0 view .LVU1319
 3732 001e 4FF6FF72 		movw	r2, #65535
 3733 0022 C260     		str	r2, [r0, #12]
1515:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3734              		.loc 1 1515 3 is_stmt 1 view .LVU1320
1515:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3735              		.loc 1 1515 29 is_stmt 0 view .LVU1321
 3736 0024 0361     		str	r3, [r0, #16]
1516:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3737              		.loc 1 1516 3 is_stmt 1 view .LVU1322
1516:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3738              		.loc 1 1516 33 is_stmt 0 view .LVU1323
 3739 0026 8361     		str	r3, [r0, #24]
1517:Core/Src/main.c ****   {
 3740              		.loc 1 1517 3 is_stmt 1 view .LVU1324
1517:Core/Src/main.c ****   {
 3741              		.loc 1 1517 7 is_stmt 0 view .LVU1325
 3742 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3743              	.LVL211:
1517:Core/Src/main.c ****   {
 3744              		.loc 1 1517 6 discriminator 1 view .LVU1326
 3745 002c 80B9     		cbnz	r0, .L223
1521:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3746              		.loc 1 1521 3 is_stmt 1 view .LVU1327
1521:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3747              		.loc 1 1521 20 is_stmt 0 view .LVU1328
 3748 002e 6023     		movs	r3, #96
 3749 0030 0193     		str	r3, [sp, #4]
1522:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3750              		.loc 1 1522 3 is_stmt 1 view .LVU1329
1522:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3751              		.loc 1 1522 19 is_stmt 0 view .LVU1330
 3752 0032 0022     		movs	r2, #0
 3753 0034 0292     		str	r2, [sp, #8]
1523:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3754              		.loc 1 1523 3 is_stmt 1 view .LVU1331
1523:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3755              		.loc 1 1523 24 is_stmt 0 view .LVU1332
 3756 0036 0392     		str	r2, [sp, #12]
1524:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3757              		.loc 1 1524 3 is_stmt 1 view .LVU1333
1524:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3758              		.loc 1 1524 24 is_stmt 0 view .LVU1334
 3759 0038 0592     		str	r2, [sp, #20]
1525:Core/Src/main.c ****   {
 3760              		.loc 1 1525 3 is_stmt 1 view .LVU1335
ARM GAS  /tmp/ccfh09MN.s 			page 124


1525:Core/Src/main.c ****   {
 3761              		.loc 1 1525 7 is_stmt 0 view .LVU1336
 3762 003a 01A9     		add	r1, sp, #4
 3763 003c 0648     		ldr	r0, .L225
 3764 003e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3765              	.LVL212:
1525:Core/Src/main.c ****   {
 3766              		.loc 1 1525 6 discriminator 1 view .LVU1337
 3767 0042 38B9     		cbnz	r0, .L224
1532:Core/Src/main.c **** 
 3768              		.loc 1 1532 3 is_stmt 1 view .LVU1338
 3769 0044 0448     		ldr	r0, .L225
 3770 0046 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3771              	.LVL213:
1534:Core/Src/main.c **** 
 3772              		.loc 1 1534 1 is_stmt 0 view .LVU1339
 3773 004a 09B0     		add	sp, sp, #36
 3774              	.LCFI59:
 3775              		.cfi_remember_state
 3776              		.cfi_def_cfa_offset 4
 3777              		@ sp needed
 3778 004c 5DF804FB 		ldr	pc, [sp], #4
 3779              	.L223:
 3780              	.LCFI60:
 3781              		.cfi_restore_state
1519:Core/Src/main.c ****   }
 3782              		.loc 1 1519 5 is_stmt 1 view .LVU1340
 3783 0050 FFF7FEFF 		bl	Error_Handler
 3784              	.LVL214:
 3785              	.L224:
1527:Core/Src/main.c ****   }
 3786              		.loc 1 1527 5 view .LVU1341
 3787 0054 FFF7FEFF 		bl	Error_Handler
 3788              	.LVL215:
 3789              	.L226:
 3790              		.align	2
 3791              	.L225:
 3792 0058 00000000 		.word	htim12
 3793 005c 00180040 		.word	1073747968
 3794              		.cfi_endproc
 3795              	.LFE348:
 3797              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 3798              		.align	1
 3799              		.syntax unified
 3800              		.thumb
 3801              		.thumb_func
 3803              	MX_USART1_UART_Init:
 3804              	.LFB349:
1542:Core/Src/main.c **** 
 3805              		.loc 1 1542 1 view -0
 3806              		.cfi_startproc
 3807              		@ args = 0, pretend = 0, frame = 0
 3808              		@ frame_needed = 0, uses_anonymous_args = 0
 3809 0000 08B5     		push	{r3, lr}
 3810              	.LCFI61:
 3811              		.cfi_def_cfa_offset 8
 3812              		.cfi_offset 3, -8
ARM GAS  /tmp/ccfh09MN.s 			page 125


 3813              		.cfi_offset 14, -4
1551:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3814              		.loc 1 1551 3 view .LVU1343
1551:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3815              		.loc 1 1551 19 is_stmt 0 view .LVU1344
 3816 0002 0B48     		ldr	r0, .L231
 3817 0004 0B4B     		ldr	r3, .L231+4
 3818 0006 0360     		str	r3, [r0]
1552:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3819              		.loc 1 1552 3 is_stmt 1 view .LVU1345
1552:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3820              		.loc 1 1552 24 is_stmt 0 view .LVU1346
 3821 0008 4FF4E133 		mov	r3, #115200
 3822 000c 4360     		str	r3, [r0, #4]
1553:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3823              		.loc 1 1553 3 is_stmt 1 view .LVU1347
1553:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3824              		.loc 1 1553 26 is_stmt 0 view .LVU1348
 3825 000e 0023     		movs	r3, #0
 3826 0010 8360     		str	r3, [r0, #8]
1554:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3827              		.loc 1 1554 3 is_stmt 1 view .LVU1349
1554:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3828              		.loc 1 1554 24 is_stmt 0 view .LVU1350
 3829 0012 C360     		str	r3, [r0, #12]
1555:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3830              		.loc 1 1555 3 is_stmt 1 view .LVU1351
1555:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3831              		.loc 1 1555 22 is_stmt 0 view .LVU1352
 3832 0014 0361     		str	r3, [r0, #16]
1556:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3833              		.loc 1 1556 3 is_stmt 1 view .LVU1353
1556:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3834              		.loc 1 1556 20 is_stmt 0 view .LVU1354
 3835 0016 0C22     		movs	r2, #12
 3836 0018 4261     		str	r2, [r0, #20]
1557:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 3837              		.loc 1 1557 3 is_stmt 1 view .LVU1355
1557:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 3838              		.loc 1 1557 25 is_stmt 0 view .LVU1356
 3839 001a 8361     		str	r3, [r0, #24]
1558:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3840              		.loc 1 1558 3 is_stmt 1 view .LVU1357
1558:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3841              		.loc 1 1558 28 is_stmt 0 view .LVU1358
 3842 001c C361     		str	r3, [r0, #28]
1559:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3843              		.loc 1 1559 3 is_stmt 1 view .LVU1359
1559:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3844              		.loc 1 1559 30 is_stmt 0 view .LVU1360
 3845 001e 0362     		str	r3, [r0, #32]
1560:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 3846              		.loc 1 1560 3 is_stmt 1 view .LVU1361
1560:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 3847              		.loc 1 1560 38 is_stmt 0 view .LVU1362
 3848 0020 4362     		str	r3, [r0, #36]
1561:Core/Src/main.c ****   {
ARM GAS  /tmp/ccfh09MN.s 			page 126


 3849              		.loc 1 1561 3 is_stmt 1 view .LVU1363
1561:Core/Src/main.c ****   {
 3850              		.loc 1 1561 7 is_stmt 0 view .LVU1364
 3851 0022 FFF7FEFF 		bl	HAL_UART_Init
 3852              	.LVL216:
1561:Core/Src/main.c ****   {
 3853              		.loc 1 1561 6 discriminator 1 view .LVU1365
 3854 0026 00B9     		cbnz	r0, .L230
1569:Core/Src/main.c **** 
 3855              		.loc 1 1569 1 view .LVU1366
 3856 0028 08BD     		pop	{r3, pc}
 3857              	.L230:
1563:Core/Src/main.c ****   }
 3858              		.loc 1 1563 5 is_stmt 1 view .LVU1367
 3859 002a FFF7FEFF 		bl	Error_Handler
 3860              	.LVL217:
 3861              	.L232:
 3862 002e 00BF     		.align	2
 3863              	.L231:
 3864 0030 00000000 		.word	huart1
 3865 0034 00100140 		.word	1073811456
 3866              		.cfi_endproc
 3867              	.LFE349:
 3869              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 3870              		.align	1
 3871              		.syntax unified
 3872              		.thumb
 3873              		.thumb_func
 3875              	MX_USART6_UART_Init:
 3876              	.LFB350:
1577:Core/Src/main.c **** 
 3877              		.loc 1 1577 1 view -0
 3878              		.cfi_startproc
 3879              		@ args = 0, pretend = 0, frame = 0
 3880              		@ frame_needed = 0, uses_anonymous_args = 0
 3881 0000 08B5     		push	{r3, lr}
 3882              	.LCFI62:
 3883              		.cfi_def_cfa_offset 8
 3884              		.cfi_offset 3, -8
 3885              		.cfi_offset 14, -4
1586:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 3886              		.loc 1 1586 3 view .LVU1369
1586:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 3887              		.loc 1 1586 19 is_stmt 0 view .LVU1370
 3888 0002 0B48     		ldr	r0, .L237
 3889 0004 0B4B     		ldr	r3, .L237+4
 3890 0006 0360     		str	r3, [r0]
1587:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 3891              		.loc 1 1587 3 is_stmt 1 view .LVU1371
1587:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 3892              		.loc 1 1587 24 is_stmt 0 view .LVU1372
 3893 0008 4FF4E133 		mov	r3, #115200
 3894 000c 4360     		str	r3, [r0, #4]
1588:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 3895              		.loc 1 1588 3 is_stmt 1 view .LVU1373
1588:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 3896              		.loc 1 1588 26 is_stmt 0 view .LVU1374
ARM GAS  /tmp/ccfh09MN.s 			page 127


 3897 000e 0023     		movs	r3, #0
 3898 0010 8360     		str	r3, [r0, #8]
1589:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 3899              		.loc 1 1589 3 is_stmt 1 view .LVU1375
1589:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 3900              		.loc 1 1589 24 is_stmt 0 view .LVU1376
 3901 0012 C360     		str	r3, [r0, #12]
1590:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 3902              		.loc 1 1590 3 is_stmt 1 view .LVU1377
1590:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 3903              		.loc 1 1590 22 is_stmt 0 view .LVU1378
 3904 0014 0361     		str	r3, [r0, #16]
1591:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3905              		.loc 1 1591 3 is_stmt 1 view .LVU1379
1591:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3906              		.loc 1 1591 20 is_stmt 0 view .LVU1380
 3907 0016 0C22     		movs	r2, #12
 3908 0018 4261     		str	r2, [r0, #20]
1592:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 3909              		.loc 1 1592 3 is_stmt 1 view .LVU1381
1592:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 3910              		.loc 1 1592 25 is_stmt 0 view .LVU1382
 3911 001a 8361     		str	r3, [r0, #24]
1593:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3912              		.loc 1 1593 3 is_stmt 1 view .LVU1383
1593:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3913              		.loc 1 1593 28 is_stmt 0 view .LVU1384
 3914 001c C361     		str	r3, [r0, #28]
1594:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3915              		.loc 1 1594 3 is_stmt 1 view .LVU1385
1594:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3916              		.loc 1 1594 30 is_stmt 0 view .LVU1386
 3917 001e 0362     		str	r3, [r0, #32]
1595:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 3918              		.loc 1 1595 3 is_stmt 1 view .LVU1387
1595:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 3919              		.loc 1 1595 38 is_stmt 0 view .LVU1388
 3920 0020 4362     		str	r3, [r0, #36]
1596:Core/Src/main.c ****   {
 3921              		.loc 1 1596 3 is_stmt 1 view .LVU1389
1596:Core/Src/main.c ****   {
 3922              		.loc 1 1596 7 is_stmt 0 view .LVU1390
 3923 0022 FFF7FEFF 		bl	HAL_UART_Init
 3924              	.LVL218:
1596:Core/Src/main.c ****   {
 3925              		.loc 1 1596 6 discriminator 1 view .LVU1391
 3926 0026 00B9     		cbnz	r0, .L236
1604:Core/Src/main.c **** 
 3927              		.loc 1 1604 1 view .LVU1392
 3928 0028 08BD     		pop	{r3, pc}
 3929              	.L236:
1598:Core/Src/main.c ****   }
 3930              		.loc 1 1598 5 is_stmt 1 view .LVU1393
 3931 002a FFF7FEFF 		bl	Error_Handler
 3932              	.LVL219:
 3933              	.L238:
 3934 002e 00BF     		.align	2
ARM GAS  /tmp/ccfh09MN.s 			page 128


 3935              	.L237:
 3936 0030 00000000 		.word	huart6
 3937 0034 00140140 		.word	1073812480
 3938              		.cfi_endproc
 3939              	.LFE350:
 3941              		.section	.text.SystemClock_Config,"ax",%progbits
 3942              		.align	1
 3943              		.global	SystemClock_Config
 3944              		.syntax unified
 3945              		.thumb
 3946              		.thumb_func
 3948              	SystemClock_Config:
 3949              	.LFB327:
 437:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 3950              		.loc 1 437 1 view -0
 3951              		.cfi_startproc
 3952              		@ args = 0, pretend = 0, frame = 80
 3953              		@ frame_needed = 0, uses_anonymous_args = 0
 3954 0000 10B5     		push	{r4, lr}
 3955              	.LCFI63:
 3956              		.cfi_def_cfa_offset 8
 3957              		.cfi_offset 4, -8
 3958              		.cfi_offset 14, -4
 3959 0002 94B0     		sub	sp, sp, #80
 3960              	.LCFI64:
 3961              		.cfi_def_cfa_offset 88
 438:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3962              		.loc 1 438 3 view .LVU1395
 438:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3963              		.loc 1 438 22 is_stmt 0 view .LVU1396
 3964 0004 08AC     		add	r4, sp, #32
 3965 0006 3022     		movs	r2, #48
 3966 0008 0021     		movs	r1, #0
 3967 000a 2046     		mov	r0, r4
 3968 000c FFF7FEFF 		bl	memset
 3969              	.LVL220:
 439:Core/Src/main.c **** 
 3970              		.loc 1 439 3 is_stmt 1 view .LVU1397
 439:Core/Src/main.c **** 
 3971              		.loc 1 439 22 is_stmt 0 view .LVU1398
 3972 0010 0023     		movs	r3, #0
 3973 0012 0393     		str	r3, [sp, #12]
 3974 0014 0493     		str	r3, [sp, #16]
 3975 0016 0593     		str	r3, [sp, #20]
 3976 0018 0693     		str	r3, [sp, #24]
 3977 001a 0793     		str	r3, [sp, #28]
 443:Core/Src/main.c **** 
 3978              		.loc 1 443 3 is_stmt 1 view .LVU1399
 3979 001c FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 3980              	.LVL221:
 447:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3981              		.loc 1 447 3 view .LVU1400
 3982              	.LBB17:
 447:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3983              		.loc 1 447 3 view .LVU1401
 447:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3984              		.loc 1 447 3 view .LVU1402
ARM GAS  /tmp/ccfh09MN.s 			page 129


 3985 0020 234B     		ldr	r3, .L247
 3986 0022 1A6C     		ldr	r2, [r3, #64]
 3987 0024 42F08052 		orr	r2, r2, #268435456
 3988 0028 1A64     		str	r2, [r3, #64]
 447:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3989              		.loc 1 447 3 view .LVU1403
 3990 002a 1B6C     		ldr	r3, [r3, #64]
 3991 002c 03F08053 		and	r3, r3, #268435456
 3992 0030 0193     		str	r3, [sp, #4]
 447:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3993              		.loc 1 447 3 view .LVU1404
 3994 0032 019B     		ldr	r3, [sp, #4]
 3995              	.LBE17:
 447:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3996              		.loc 1 447 3 view .LVU1405
 448:Core/Src/main.c **** 
 3997              		.loc 1 448 3 view .LVU1406
 3998              	.LBB18:
 448:Core/Src/main.c **** 
 3999              		.loc 1 448 3 view .LVU1407
 448:Core/Src/main.c **** 
 4000              		.loc 1 448 3 view .LVU1408
 4001 0034 1F4B     		ldr	r3, .L247+4
 4002 0036 1A68     		ldr	r2, [r3]
 4003 0038 42F44042 		orr	r2, r2, #49152
 4004 003c 1A60     		str	r2, [r3]
 448:Core/Src/main.c **** 
 4005              		.loc 1 448 3 view .LVU1409
 4006 003e 1B68     		ldr	r3, [r3]
 4007 0040 03F44043 		and	r3, r3, #49152
 4008 0044 0293     		str	r3, [sp, #8]
 448:Core/Src/main.c **** 
 4009              		.loc 1 448 3 view .LVU1410
 4010 0046 029B     		ldr	r3, [sp, #8]
 4011              	.LBE18:
 448:Core/Src/main.c **** 
 4012              		.loc 1 448 3 view .LVU1411
 453:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4013              		.loc 1 453 3 view .LVU1412
 453:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 4014              		.loc 1 453 36 is_stmt 0 view .LVU1413
 4015 0048 0923     		movs	r3, #9
 4016 004a 0893     		str	r3, [sp, #32]
 454:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 4017              		.loc 1 454 3 is_stmt 1 view .LVU1414
 454:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 4018              		.loc 1 454 30 is_stmt 0 view .LVU1415
 4019 004c 4FF48032 		mov	r2, #65536
 4020 0050 0992     		str	r2, [sp, #36]
 455:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4021              		.loc 1 455 3 is_stmt 1 view .LVU1416
 455:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 4022              		.loc 1 455 30 is_stmt 0 view .LVU1417
 4023 0052 0122     		movs	r2, #1
 4024 0054 0D92     		str	r2, [sp, #52]
 456:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4025              		.loc 1 456 3 is_stmt 1 view .LVU1418
ARM GAS  /tmp/ccfh09MN.s 			page 130


 456:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 4026              		.loc 1 456 34 is_stmt 0 view .LVU1419
 4027 0056 0222     		movs	r2, #2
 4028 0058 0E92     		str	r2, [sp, #56]
 457:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 4029              		.loc 1 457 3 is_stmt 1 view .LVU1420
 457:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 4030              		.loc 1 457 35 is_stmt 0 view .LVU1421
 4031 005a 4FF48001 		mov	r1, #4194304
 4032 005e 0F91     		str	r1, [sp, #60]
 458:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 4033              		.loc 1 458 3 is_stmt 1 view .LVU1422
 458:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 4034              		.loc 1 458 30 is_stmt 0 view .LVU1423
 4035 0060 1921     		movs	r1, #25
 4036 0062 1091     		str	r1, [sp, #64]
 459:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 4037              		.loc 1 459 3 is_stmt 1 view .LVU1424
 459:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 4038              		.loc 1 459 30 is_stmt 0 view .LVU1425
 4039 0064 4FF4C871 		mov	r1, #400
 4040 0068 1191     		str	r1, [sp, #68]
 460:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 4041              		.loc 1 460 3 is_stmt 1 view .LVU1426
 460:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 4042              		.loc 1 460 30 is_stmt 0 view .LVU1427
 4043 006a 1292     		str	r2, [sp, #72]
 461:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4044              		.loc 1 461 3 is_stmt 1 view .LVU1428
 461:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 4045              		.loc 1 461 30 is_stmt 0 view .LVU1429
 4046 006c 1393     		str	r3, [sp, #76]
 462:Core/Src/main.c ****   {
 4047              		.loc 1 462 3 is_stmt 1 view .LVU1430
 462:Core/Src/main.c ****   {
 4048              		.loc 1 462 7 is_stmt 0 view .LVU1431
 4049 006e 2046     		mov	r0, r4
 4050 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 4051              	.LVL222:
 462:Core/Src/main.c ****   {
 4052              		.loc 1 462 6 discriminator 1 view .LVU1432
 4053 0074 A8B9     		cbnz	r0, .L244
 469:Core/Src/main.c ****   {
 4054              		.loc 1 469 3 is_stmt 1 view .LVU1433
 469:Core/Src/main.c ****   {
 4055              		.loc 1 469 7 is_stmt 0 view .LVU1434
 4056 0076 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 4057              	.LVL223:
 469:Core/Src/main.c ****   {
 4058              		.loc 1 469 6 discriminator 1 view .LVU1435
 4059 007a A0B9     		cbnz	r0, .L245
 476:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4060              		.loc 1 476 3 is_stmt 1 view .LVU1436
 476:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 4061              		.loc 1 476 31 is_stmt 0 view .LVU1437
 4062 007c 0F23     		movs	r3, #15
 4063 007e 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccfh09MN.s 			page 131


 478:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 4064              		.loc 1 478 3 is_stmt 1 view .LVU1438
 478:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 4065              		.loc 1 478 34 is_stmt 0 view .LVU1439
 4066 0080 0223     		movs	r3, #2
 4067 0082 0493     		str	r3, [sp, #16]
 479:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 4068              		.loc 1 479 3 is_stmt 1 view .LVU1440
 479:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 4069              		.loc 1 479 35 is_stmt 0 view .LVU1441
 4070 0084 0023     		movs	r3, #0
 4071 0086 0593     		str	r3, [sp, #20]
 480:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 4072              		.loc 1 480 3 is_stmt 1 view .LVU1442
 480:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 4073              		.loc 1 480 36 is_stmt 0 view .LVU1443
 4074 0088 4FF4A053 		mov	r3, #5120
 4075 008c 0693     		str	r3, [sp, #24]
 481:Core/Src/main.c **** 
 4076              		.loc 1 481 3 is_stmt 1 view .LVU1444
 481:Core/Src/main.c **** 
 4077              		.loc 1 481 36 is_stmt 0 view .LVU1445
 4078 008e 4FF48053 		mov	r3, #4096
 4079 0092 0793     		str	r3, [sp, #28]
 483:Core/Src/main.c ****   {
 4080              		.loc 1 483 3 is_stmt 1 view .LVU1446
 483:Core/Src/main.c ****   {
 4081              		.loc 1 483 7 is_stmt 0 view .LVU1447
 4082 0094 0621     		movs	r1, #6
 4083 0096 03A8     		add	r0, sp, #12
 4084 0098 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 4085              	.LVL224:
 483:Core/Src/main.c ****   {
 4086              		.loc 1 483 6 discriminator 1 view .LVU1448
 4087 009c 28B9     		cbnz	r0, .L246
 487:Core/Src/main.c **** 
 4088              		.loc 1 487 1 view .LVU1449
 4089 009e 14B0     		add	sp, sp, #80
 4090              	.LCFI65:
 4091              		.cfi_remember_state
 4092              		.cfi_def_cfa_offset 8
 4093              		@ sp needed
 4094 00a0 10BD     		pop	{r4, pc}
 4095              	.L244:
 4096              	.LCFI66:
 4097              		.cfi_restore_state
 464:Core/Src/main.c ****   }
 4098              		.loc 1 464 5 is_stmt 1 view .LVU1450
 4099 00a2 FFF7FEFF 		bl	Error_Handler
 4100              	.LVL225:
 4101              	.L245:
 471:Core/Src/main.c ****   }
 4102              		.loc 1 471 5 view .LVU1451
 4103 00a6 FFF7FEFF 		bl	Error_Handler
 4104              	.LVL226:
 4105              	.L246:
 485:Core/Src/main.c ****   }
ARM GAS  /tmp/ccfh09MN.s 			page 132


 4106              		.loc 1 485 5 view .LVU1452
 4107 00aa FFF7FEFF 		bl	Error_Handler
 4108              	.LVL227:
 4109              	.L248:
 4110 00ae 00BF     		.align	2
 4111              	.L247:
 4112 00b0 00380240 		.word	1073887232
 4113 00b4 00700040 		.word	1073770496
 4114              		.cfi_endproc
 4115              	.LFE327:
 4117              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 4118              		.align	1
 4119              		.global	PeriphCommonClock_Config
 4120              		.syntax unified
 4121              		.thumb
 4122              		.thumb_func
 4124              	PeriphCommonClock_Config:
 4125              	.LFB328:
 494:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 4126              		.loc 1 494 1 view -0
 4127              		.cfi_startproc
 4128              		@ args = 0, pretend = 0, frame = 136
 4129              		@ frame_needed = 0, uses_anonymous_args = 0
 4130 0000 10B5     		push	{r4, lr}
 4131              	.LCFI67:
 4132              		.cfi_def_cfa_offset 8
 4133              		.cfi_offset 4, -8
 4134              		.cfi_offset 14, -4
 4135 0002 A2B0     		sub	sp, sp, #136
 4136              	.LCFI68:
 4137              		.cfi_def_cfa_offset 144
 495:Core/Src/main.c **** 
 4138              		.loc 1 495 3 view .LVU1454
 495:Core/Src/main.c **** 
 4139              		.loc 1 495 28 is_stmt 0 view .LVU1455
 4140 0004 01AC     		add	r4, sp, #4
 4141 0006 8422     		movs	r2, #132
 4142 0008 0021     		movs	r1, #0
 4143 000a 2046     		mov	r0, r4
 4144 000c FFF7FEFF 		bl	memset
 4145              	.LVL228:
 499:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 4146              		.loc 1 499 3 is_stmt 1 view .LVU1456
 499:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 4147              		.loc 1 499 44 is_stmt 0 view .LVU1457
 4148 0010 0D4B     		ldr	r3, .L253
 4149 0012 0193     		str	r3, [sp, #4]
 501:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 4150              		.loc 1 501 3 is_stmt 1 view .LVU1458
 501:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 4151              		.loc 1 501 38 is_stmt 0 view .LVU1459
 4152 0014 4FF4C073 		mov	r3, #384
 4153 0018 0693     		str	r3, [sp, #24]
 502:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 4154              		.loc 1 502 3 is_stmt 1 view .LVU1460
 502:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 4155              		.loc 1 502 38 is_stmt 0 view .LVU1461
ARM GAS  /tmp/ccfh09MN.s 			page 133


 4156 001a 0523     		movs	r3, #5
 4157 001c 0893     		str	r3, [sp, #32]
 503:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 4158              		.loc 1 503 3 is_stmt 1 view .LVU1462
 503:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 4159              		.loc 1 503 38 is_stmt 0 view .LVU1463
 4160 001e 0223     		movs	r3, #2
 4161 0020 0793     		str	r3, [sp, #28]
 504:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 4162              		.loc 1 504 3 is_stmt 1 view .LVU1464
 504:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 4163              		.loc 1 504 38 is_stmt 0 view .LVU1465
 4164 0022 0323     		movs	r3, #3
 4165 0024 0993     		str	r3, [sp, #36]
 505:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 4166              		.loc 1 505 3 is_stmt 1 view .LVU1466
 505:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 4167              		.loc 1 505 34 is_stmt 0 view .LVU1467
 4168 0026 0123     		movs	r3, #1
 4169 0028 0B93     		str	r3, [sp, #44]
 506:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 4170              		.loc 1 506 3 is_stmt 1 view .LVU1468
 506:Core/Src/main.c ****   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 4171              		.loc 1 506 34 is_stmt 0 view .LVU1469
 4172 002a 4FF40033 		mov	r3, #131072
 4173 002e 0C93     		str	r3, [sp, #48]
 507:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 4174              		.loc 1 507 3 is_stmt 1 view .LVU1470
 508:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 4175              		.loc 1 508 3 view .LVU1471
 508:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 4176              		.loc 1 508 43 is_stmt 0 view .LVU1472
 4177 0030 4FF00063 		mov	r3, #134217728
 4178 0034 2093     		str	r3, [sp, #128]
 509:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 4179              		.loc 1 509 3 is_stmt 1 view .LVU1473
 510:Core/Src/main.c ****   {
 4180              		.loc 1 510 3 view .LVU1474
 510:Core/Src/main.c ****   {
 4181              		.loc 1 510 7 is_stmt 0 view .LVU1475
 4182 0036 2046     		mov	r0, r4
 4183 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 4184              	.LVL229:
 510:Core/Src/main.c ****   {
 4185              		.loc 1 510 6 discriminator 1 view .LVU1476
 4186 003c 08B9     		cbnz	r0, .L252
 514:Core/Src/main.c **** 
 4187              		.loc 1 514 1 view .LVU1477
 4188 003e 22B0     		add	sp, sp, #136
 4189              	.LCFI69:
 4190              		.cfi_remember_state
 4191              		.cfi_def_cfa_offset 8
 4192              		@ sp needed
 4193 0040 10BD     		pop	{r4, pc}
 4194              	.L252:
 4195              	.LCFI70:
 4196              		.cfi_restore_state
ARM GAS  /tmp/ccfh09MN.s 			page 134


 512:Core/Src/main.c ****   }
 4197              		.loc 1 512 5 is_stmt 1 view .LVU1478
 4198 0042 FFF7FEFF 		bl	Error_Handler
 4199              	.LVL230:
 4200              	.L254:
 4201 0046 00BF     		.align	2
 4202              	.L253:
 4203 0048 0800B000 		.word	11534344
 4204              		.cfi_endproc
 4205              	.LFE328:
 4207              		.section	.text.main,"ax",%progbits
 4208              		.align	1
 4209              		.global	main
 4210              		.syntax unified
 4211              		.thumb
 4212              		.thumb_func
 4214              	main:
 4215              	.LFB326:
 293:Core/Src/main.c **** 
 4216              		.loc 1 293 1 view -0
 4217              		.cfi_startproc
 4218              		@ args = 0, pretend = 0, frame = 26128
 4219              		@ frame_needed = 0, uses_anonymous_args = 0
 4220 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4221              	.LCFI71:
 4222              		.cfi_def_cfa_offset 24
 4223              		.cfi_offset 4, -24
 4224              		.cfi_offset 5, -20
 4225              		.cfi_offset 6, -16
 4226              		.cfi_offset 7, -12
 4227              		.cfi_offset 8, -8
 4228              		.cfi_offset 14, -4
 4229 0004 ADF5CC4D 		sub	sp, sp, #26112
 4230              	.LCFI72:
 4231              		.cfi_def_cfa_offset 26136
 4232 0008 86B0     		sub	sp, sp, #24
 4233              	.LCFI73:
 4234              		.cfi_def_cfa_offset 26160
 302:Core/Src/main.c **** 
 4235              		.loc 1 302 3 view .LVU1480
 4236 000a FFF7FEFF 		bl	HAL_Init
 4237              	.LVL231:
 309:Core/Src/main.c **** 
 4238              		.loc 1 309 3 view .LVU1481
 4239 000e FFF7FEFF 		bl	SystemClock_Config
 4240              	.LVL232:
 312:Core/Src/main.c **** 
 4241              		.loc 1 312 3 view .LVU1482
 4242 0012 FFF7FEFF 		bl	PeriphCommonClock_Config
 4243              	.LVL233:
 319:Core/Src/main.c ****   MX_ADC3_Init();
 4244              		.loc 1 319 3 view .LVU1483
 4245 0016 FFF7FEFF 		bl	MX_GPIO_Init
 4246              	.LVL234:
 320:Core/Src/main.c ****   MX_CRC_Init();
 4247              		.loc 1 320 3 view .LVU1484
 4248 001a FFF7FEFF 		bl	MX_ADC3_Init
ARM GAS  /tmp/ccfh09MN.s 			page 135


 4249              	.LVL235:
 321:Core/Src/main.c ****   MX_DCMI_Init();
 4250              		.loc 1 321 3 view .LVU1485
 4251 001e FFF7FEFF 		bl	MX_CRC_Init
 4252              	.LVL236:
 322:Core/Src/main.c ****   MX_DMA2D_Init();
 4253              		.loc 1 322 3 view .LVU1486
 4254 0022 FFF7FEFF 		bl	MX_DCMI_Init
 4255              	.LVL237:
 323:Core/Src/main.c ****   MX_ETH_Init();
 4256              		.loc 1 323 3 view .LVU1487
 4257 0026 FFF7FEFF 		bl	MX_DMA2D_Init
 4258              	.LVL238:
 324:Core/Src/main.c ****   MX_FMC_Init();
 4259              		.loc 1 324 3 view .LVU1488
 4260 002a FFF7FEFF 		bl	MX_ETH_Init
 4261              	.LVL239:
 325:Core/Src/main.c ****   MX_I2C1_Init();
 4262              		.loc 1 325 3 view .LVU1489
 4263 002e FFF7FEFF 		bl	MX_FMC_Init
 4264              	.LVL240:
 326:Core/Src/main.c ****   MX_I2C3_Init();
 4265              		.loc 1 326 3 view .LVU1490
 4266 0032 FFF7FEFF 		bl	MX_I2C1_Init
 4267              	.LVL241:
 327:Core/Src/main.c ****   MX_LTDC_Init();
 4268              		.loc 1 327 3 view .LVU1491
 4269 0036 FFF7FEFF 		bl	MX_I2C3_Init
 4270              	.LVL242:
 328:Core/Src/main.c ****   MX_QUADSPI_Init();
 4271              		.loc 1 328 3 view .LVU1492
 4272 003a FFF7FEFF 		bl	MX_LTDC_Init
 4273              	.LVL243:
 329:Core/Src/main.c ****   MX_RTC_Init();
 4274              		.loc 1 329 3 view .LVU1493
 4275 003e FFF7FEFF 		bl	MX_QUADSPI_Init
 4276              	.LVL244:
 330:Core/Src/main.c ****   MX_SAI2_Init();
 4277              		.loc 1 330 3 view .LVU1494
 4278 0042 FFF7FEFF 		bl	MX_RTC_Init
 4279              	.LVL245:
 331:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 4280              		.loc 1 331 3 view .LVU1495
 4281 0046 FFF7FEFF 		bl	MX_SAI2_Init
 4282              	.LVL246:
 332:Core/Src/main.c ****   MX_SPDIFRX_Init();
 4283              		.loc 1 332 3 view .LVU1496
 4284 004a FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 4285              	.LVL247:
 333:Core/Src/main.c ****   MX_SPI2_Init();
 4286              		.loc 1 333 3 view .LVU1497
 4287 004e FFF7FEFF 		bl	MX_SPDIFRX_Init
 4288              	.LVL248:
 334:Core/Src/main.c ****   MX_TIM1_Init();
 4289              		.loc 1 334 3 view .LVU1498
 4290 0052 FFF7FEFF 		bl	MX_SPI2_Init
 4291              	.LVL249:
ARM GAS  /tmp/ccfh09MN.s 			page 136


 335:Core/Src/main.c ****   MX_TIM2_Init();
 4292              		.loc 1 335 3 view .LVU1499
 4293 0056 FFF7FEFF 		bl	MX_TIM1_Init
 4294              	.LVL250:
 336:Core/Src/main.c ****   MX_TIM3_Init();
 4295              		.loc 1 336 3 view .LVU1500
 4296 005a FFF7FEFF 		bl	MX_TIM2_Init
 4297              	.LVL251:
 337:Core/Src/main.c ****   MX_TIM5_Init();
 4298              		.loc 1 337 3 view .LVU1501
 4299 005e FFF7FEFF 		bl	MX_TIM3_Init
 4300              	.LVL252:
 338:Core/Src/main.c ****   MX_TIM8_Init();
 4301              		.loc 1 338 3 view .LVU1502
 4302 0062 FFF7FEFF 		bl	MX_TIM5_Init
 4303              	.LVL253:
 339:Core/Src/main.c ****   MX_TIM12_Init();
 4304              		.loc 1 339 3 view .LVU1503
 4305 0066 FFF7FEFF 		bl	MX_TIM8_Init
 4306              	.LVL254:
 340:Core/Src/main.c ****   MX_USART1_UART_Init();
 4307              		.loc 1 340 3 view .LVU1504
 4308 006a FFF7FEFF 		bl	MX_TIM12_Init
 4309              	.LVL255:
 341:Core/Src/main.c ****   MX_USART6_UART_Init();
 4310              		.loc 1 341 3 view .LVU1505
 4311 006e FFF7FEFF 		bl	MX_USART1_UART_Init
 4312              	.LVL256:
 342:Core/Src/main.c ****   MX_FATFS_Init();
 4313              		.loc 1 342 3 view .LVU1506
 4314 0072 FFF7FEFF 		bl	MX_USART6_UART_Init
 4315              	.LVL257:
 343:Core/Src/main.c ****   MX_USB_HOST_Init();
 4316              		.loc 1 343 3 view .LVU1507
 4317 0076 FFF7FEFF 		bl	MX_FATFS_Init
 4318              	.LVL258:
 344:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 4319              		.loc 1 344 3 view .LVU1508
 4320 007a FFF7FEFF 		bl	MX_USB_HOST_Init
 4321              	.LVL259:
 347:Core/Src/main.c **** 
 4322              		.loc 1 347 3 view .LVU1509
 349:Core/Src/main.c ****   
 4323              		.loc 1 349 3 view .LVU1510
 349:Core/Src/main.c ****   
 4324              		.loc 1 349 16 is_stmt 0 view .LVU1511
 4325 007e 734B     		ldr	r3, .L261
 4326 0080 1B69     		ldr	r3, [r3, #16]
 349:Core/Src/main.c ****   
 4327              		.loc 1 349 6 view .LVU1512
 4328 0082 022B     		cmp	r3, #2
 4329 0084 01D0     		beq	.L256
 349:Core/Src/main.c ****   
 4330              		.loc 1 349 58 is_stmt 1 discriminator 1 view .LVU1513
 4331 0086 FFF7FEFF 		bl	Error_Handler
 4332              	.LVL260:
 4333              	.L256:
ARM GAS  /tmp/ccfh09MN.s 			page 137


 351:Core/Src/main.c ****   
 4334              		.loc 1 351 3 view .LVU1514
 351:Core/Src/main.c ****   
 4335              		.loc 1 351 30 is_stmt 0 view .LVU1515
 4336 008a 704C     		ldr	r4, .L261
 351:Core/Src/main.c ****   
 4337              		.loc 1 351 12 view .LVU1516
 4338 008c 278D     		ldrh	r7, [r4, #40]
 4339              	.LVL261:
 353:Core/Src/main.c ****   
 4340              		.loc 1 353 3 is_stmt 1 view .LVU1517
 353:Core/Src/main.c ****   
 4341              		.loc 1 353 12 is_stmt 0 view .LVU1518
 4342 008e A68D     		ldrh	r6, [r4, #44]
 4343              	.LVL262:
 355:Core/Src/main.c ****   
 4344              		.loc 1 355 3 is_stmt 1 view .LVU1519
 4345 0090 FFF7FEFF 		bl	BSP_SDRAM_Init
 4346              	.LVL263:
 357:Core/Src/main.c ****   
 4347              		.loc 1 357 3 view .LVU1520
 4348              	.LBB19:
 357:Core/Src/main.c ****   
 4349              		.loc 1 357 3 view .LVU1521
 357:Core/Src/main.c ****   
 4350              		.loc 1 357 3 view .LVU1522
 4351 0094 6E4B     		ldr	r3, .L261+4
 4352 0096 1A6B     		ldr	r2, [r3, #48]
 4353 0098 42F48052 		orr	r2, r2, #4096
 4354 009c 1A63     		str	r2, [r3, #48]
 357:Core/Src/main.c ****   
 4355              		.loc 1 357 3 view .LVU1523
 4356 009e 1B6B     		ldr	r3, [r3, #48]
 4357 00a0 03F48053 		and	r3, r3, #4096
 4358 00a4 0293     		str	r3, [sp, #8]
 357:Core/Src/main.c ****   
 4359              		.loc 1 357 3 view .LVU1524
 4360 00a6 029B     		ldr	r3, [sp, #8]
 4361              	.LBE19:
 357:Core/Src/main.c ****   
 4362              		.loc 1 357 3 view .LVU1525
 359:Core/Src/main.c ****   
 4363              		.loc 1 359 3 view .LVU1526
 4364 00a8 FFF7FEFF 		bl	BSP_LCD_Init
 4365              	.LVL264:
 361:Core/Src/main.c ****   
 4366              		.loc 1 361 3 view .LVU1527
 4367 00ac 616A     		ldr	r1, [r4, #36]
 4368 00ae 0020     		movs	r0, #0
 4369 00b0 FFF7FEFF 		bl	BSP_LCD_LayerDefaultInit
 4370              	.LVL265:
 363:Core/Src/main.c ****   
 4371              		.loc 1 363 3 view .LVU1528
 4372 00b4 FFF7FEFF 		bl	BSP_LCD_DisplayOn
 4373              	.LVL266:
 365:Core/Src/main.c ****   
 4374              		.loc 1 365 3 view .LVU1529
ARM GAS  /tmp/ccfh09MN.s 			page 138


 4375 00b8 0020     		movs	r0, #0
 4376 00ba FFF7FEFF 		bl	BSP_LCD_SelectLayer
 4377              	.LVL267:
 372:Core/Src/main.c ****   lv_init();
 4378              		.loc 1 372 3 view .LVU1530
 372:Core/Src/main.c ****   lv_init();
 4379              		.loc 1 372 11 is_stmt 0 view .LVU1531
 4380 00be 654B     		ldr	r3, .L261+8
 4381 00c0 1868     		ldr	r0, [r3]
 372:Core/Src/main.c ****   lv_init();
 4382              		.loc 1 372 3 view .LVU1532
 4383 00c2 0023     		movs	r3, #0
 4384 00c4 0222     		movs	r2, #2
 4385 00c6 1946     		mov	r1, r3
 4386 00c8 4068     		ldr	r0, [r0, #4]
 4387 00ca FFF7FEFF 		bl	setvbuf
 4388              	.LVL268:
 373:Core/Src/main.c ****   lv_tick_set_cb(HAL_GetTick);
 4389              		.loc 1 373 3 is_stmt 1 view .LVU1533
 4390 00ce FFF7FEFF 		bl	lv_init
 4391              	.LVL269:
 374:Core/Src/main.c ****   
 4392              		.loc 1 374 3 view .LVU1534
 4393 00d2 6148     		ldr	r0, .L261+12
 4394 00d4 FFF7FEFF 		bl	lv_tick_set_cb
 4395              	.LVL270:
 379:Core/Src/main.c **** 
 4396              		.loc 1 379 3 view .LVU1535
 379:Core/Src/main.c **** 
 4397              		.loc 1 379 28 is_stmt 0 view .LVU1536
 4398 00d8 4FF48871 		mov	r1, #272
 4399 00dc 4FF4F070 		mov	r0, #480
 4400 00e0 FFF7FEFF 		bl	lv_display_create
 4401              	.LVL271:
 4402 00e4 0546     		mov	r5, r0
 4403              	.LVL272:
 382:Core/Src/main.c **** 
 4404              		.loc 1 382 3 is_stmt 1 view .LVU1537
 384:Core/Src/main.c ****   lv_display_set_flush_cb(display, my_flush_cb);
 4405              		.loc 1 384 3 view .LVU1538
 4406 00e6 0024     		movs	r4, #0
 4407 00e8 0094     		str	r4, [sp]
 4408 00ea 4FF4CC43 		mov	r3, #26112
 4409 00ee 2246     		mov	r2, r4
 4410 00f0 03A9     		add	r1, sp, #12
 4411 00f2 FFF7FEFF 		bl	lv_display_set_buffers
 4412              	.LVL273:
 385:Core/Src/main.c ****   ui_init();
 4413              		.loc 1 385 3 view .LVU1539
 4414 00f6 5949     		ldr	r1, .L261+16
 4415 00f8 2846     		mov	r0, r5
 4416 00fa FFF7FEFF 		bl	lv_display_set_flush_cb
 4417              	.LVL274:
 386:Core/Src/main.c ****   
 4418              		.loc 1 386 3 view .LVU1540
 4419 00fe FFF7FEFF 		bl	ui_init
 4420              	.LVL275:
ARM GAS  /tmp/ccfh09MN.s 			page 139


 388:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 4421              		.loc 1 388 3 view .LVU1541
 4422 0102 574D     		ldr	r5, .L261+20
 4423              	.LVL276:
 388:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart1, 0, 0, LV_PART_INDICATOR);;
 4424              		.loc 1 388 3 is_stmt 0 view .LVU1542
 4425 0104 0121     		movs	r1, #1
 4426 0106 6868     		ldr	r0, [r5, #4]
 4427 0108 FFF7FEFF 		bl	lv_chart_set_update_mode
 4428              	.LVL277:
 389:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 4429              		.loc 1 389 3 is_stmt 1 view .LVU1543
 4430 010c 4FF40033 		mov	r3, #131072
 4431 0110 2246     		mov	r2, r4
 4432 0112 2146     		mov	r1, r4
 4433 0114 6868     		ldr	r0, [r5, #4]
 4434 0116 FFF7FEFF 		bl	lv_obj_set_style_size
 4435              	.LVL278:
 389:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart1, 100);
 4436              		.loc 1 389 66 discriminator 1 view .LVU1544
 390:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart2, LV_CHART_UPDATE_MODE_CIRCULAR);
 4437              		.loc 1 390 3 view .LVU1545
 4438 011a 6421     		movs	r1, #100
 4439 011c 6868     		ldr	r0, [r5, #4]
 4440 011e FFF7FEFF 		bl	lv_chart_set_point_count
 4441              	.LVL279:
 391:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart2, 0, 0, LV_PART_INDICATOR);;
 4442              		.loc 1 391 3 view .LVU1546
 4443 0122 0121     		movs	r1, #1
 4444 0124 A868     		ldr	r0, [r5, #8]
 4445 0126 FFF7FEFF 		bl	lv_chart_set_update_mode
 4446              	.LVL280:
 392:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 4447              		.loc 1 392 3 view .LVU1547
 4448 012a 4FF40033 		mov	r3, #131072
 4449 012e 2246     		mov	r2, r4
 4450 0130 2146     		mov	r1, r4
 4451 0132 A868     		ldr	r0, [r5, #8]
 4452 0134 FFF7FEFF 		bl	lv_obj_set_style_size
 4453              	.LVL281:
 392:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart2, 100);
 4454              		.loc 1 392 66 discriminator 1 view .LVU1548
 393:Core/Src/main.c ****   lv_chart_set_update_mode(objects.chart3, LV_CHART_UPDATE_MODE_CIRCULAR);
 4455              		.loc 1 393 3 view .LVU1549
 4456 0138 6421     		movs	r1, #100
 4457 013a A868     		ldr	r0, [r5, #8]
 4458 013c FFF7FEFF 		bl	lv_chart_set_point_count
 4459              	.LVL282:
 394:Core/Src/main.c ****   lv_obj_set_style_size(objects.chart3, 0, 0, LV_PART_INDICATOR);;
 4460              		.loc 1 394 3 view .LVU1550
 4461 0140 0121     		movs	r1, #1
 4462 0142 E868     		ldr	r0, [r5, #12]
 4463 0144 FFF7FEFF 		bl	lv_chart_set_update_mode
 4464              	.LVL283:
 395:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 4465              		.loc 1 395 3 view .LVU1551
 4466 0148 4FF40033 		mov	r3, #131072
ARM GAS  /tmp/ccfh09MN.s 			page 140


 4467 014c 2246     		mov	r2, r4
 4468 014e 2146     		mov	r1, r4
 4469 0150 E868     		ldr	r0, [r5, #12]
 4470 0152 FFF7FEFF 		bl	lv_obj_set_style_size
 4471              	.LVL284:
 395:Core/Src/main.c ****   lv_chart_set_point_count(objects.chart3, 100);
 4472              		.loc 1 395 66 discriminator 1 view .LVU1552
 396:Core/Src/main.c ****   //lv_chart_set_range(objects.chart1, LV_CHART_AXIS_PRIMARY_Y, 0, 120);
 4473              		.loc 1 396 3 view .LVU1553
 4474 0156 6421     		movs	r1, #100
 4475 0158 E868     		ldr	r0, [r5, #12]
 4476 015a FFF7FEFF 		bl	lv_chart_set_point_count
 4477              	.LVL285:
 398:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4478              		.loc 1 398 3 view .LVU1554
 398:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4479              		.loc 1 398 13 is_stmt 0 view .LVU1555
 4480 015e D5F80480 		ldr	r8, [r5, #4]
 4481 0162 2046     		mov	r0, r4
 4482 0164 FFF7FEFF 		bl	lv_palette_main
 4483              	.LVL286:
 4484 0168 46F20C63 		movw	r3, #26124
 4485 016c 6B44     		add	r3, sp, r3
 4486 016e 1870     		strb	r0, [r3]
 4487 0170 C0F30723 		ubfx	r3, r0, #8, #8
 4488 0174 46F20D62 		movw	r2, #26125
 4489 0178 6A44     		add	r2, sp, r2
 4490 017a 1370     		strb	r3, [r2]
 4491 017c C0F30740 		ubfx	r0, r0, #16, #8
 4492 0180 46F20E63 		movw	r3, #26126
 4493 0184 6B44     		add	r3, sp, r3
 4494 0186 1870     		strb	r0, [r3]
 398:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4495              		.loc 1 398 13 discriminator 1 view .LVU1556
 4496 0188 2246     		mov	r2, r4
 4497 018a 46F20C63 		movw	r3, #26124
 4498 018e 6B44     		add	r3, sp, r3
 4499 0190 1968     		ldr	r1, [r3]
 4500 0192 4046     		mov	r0, r8
 4501 0194 FFF7FEFF 		bl	lv_chart_add_series
 4502              	.LVL287:
 398:Core/Src/main.c ****   series2 = lv_chart_add_series(objects.chart2, lv_palette_main(LV_PALETTE_GREEN), LV_CHART_AXIS_PR
 4503              		.loc 1 398 11 discriminator 2 view .LVU1557
 4504 0198 324B     		ldr	r3, .L261+24
 4505 019a 1860     		str	r0, [r3]
 399:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4506              		.loc 1 399 3 is_stmt 1 view .LVU1558
 399:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4507              		.loc 1 399 13 is_stmt 0 view .LVU1559
 4508 019c D5F80880 		ldr	r8, [r5, #8]
 4509 01a0 0920     		movs	r0, #9
 4510 01a2 FFF7FEFF 		bl	lv_palette_main
 4511              	.LVL288:
 4512 01a6 46F21063 		movw	r3, #26128
 4513 01aa 6B44     		add	r3, sp, r3
 4514 01ac 1870     		strb	r0, [r3]
 4515 01ae C0F30723 		ubfx	r3, r0, #8, #8
ARM GAS  /tmp/ccfh09MN.s 			page 141


 4516 01b2 46F21162 		movw	r2, #26129
 4517 01b6 6A44     		add	r2, sp, r2
 4518 01b8 1370     		strb	r3, [r2]
 4519 01ba C0F30740 		ubfx	r0, r0, #16, #8
 4520 01be 46F21263 		movw	r3, #26130
 4521 01c2 6B44     		add	r3, sp, r3
 4522 01c4 1870     		strb	r0, [r3]
 399:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4523              		.loc 1 399 13 discriminator 1 view .LVU1560
 4524 01c6 2246     		mov	r2, r4
 4525 01c8 46F21063 		movw	r3, #26128
 4526 01cc 6B44     		add	r3, sp, r3
 4527 01ce 1968     		ldr	r1, [r3]
 4528 01d0 4046     		mov	r0, r8
 4529 01d2 FFF7FEFF 		bl	lv_chart_add_series
 4530              	.LVL289:
 399:Core/Src/main.c ****   series3 = lv_chart_add_series(objects.chart3, lv_palette_main(LV_PALETTE_PURPLE), LV_CHART_AXIS_P
 4531              		.loc 1 399 11 discriminator 2 view .LVU1561
 4532 01d6 244B     		ldr	r3, .L261+28
 4533 01d8 1860     		str	r0, [r3]
 400:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4534              		.loc 1 400 3 is_stmt 1 view .LVU1562
 400:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4535              		.loc 1 400 13 is_stmt 0 view .LVU1563
 4536 01da D5F80C80 		ldr	r8, [r5, #12]
 4537 01de 0220     		movs	r0, #2
 4538 01e0 FFF7FEFF 		bl	lv_palette_main
 4539              	.LVL290:
 4540 01e4 46F21463 		movw	r3, #26132
 4541 01e8 6B44     		add	r3, sp, r3
 4542 01ea 1870     		strb	r0, [r3]
 4543 01ec C0F30723 		ubfx	r3, r0, #8, #8
 4544 01f0 46F21562 		movw	r2, #26133
 4545 01f4 6A44     		add	r2, sp, r2
 4546 01f6 1370     		strb	r3, [r2]
 4547 01f8 C0F30740 		ubfx	r0, r0, #16, #8
 4548 01fc 46F21663 		movw	r3, #26134
 4549 0200 6B44     		add	r3, sp, r3
 4550 0202 1870     		strb	r0, [r3]
 400:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4551              		.loc 1 400 13 discriminator 1 view .LVU1564
 4552 0204 2246     		mov	r2, r4
 4553 0206 46F21463 		movw	r3, #26132
 4554 020a 6B44     		add	r3, sp, r3
 4555 020c 1968     		ldr	r1, [r3]
 4556 020e 4046     		mov	r0, r8
 4557 0210 FFF7FEFF 		bl	lv_chart_add_series
 4558              	.LVL291:
 400:Core/Src/main.c ****   lv_chart_refresh(objects.chart1);
 4559              		.loc 1 400 11 discriminator 2 view .LVU1565
 4560 0214 154B     		ldr	r3, .L261+32
 4561 0216 1860     		str	r0, [r3]
 401:Core/Src/main.c **** 
 4562              		.loc 1 401 3 is_stmt 1 view .LVU1566
 4563 0218 6868     		ldr	r0, [r5, #4]
 4564 021a FFF7FEFF 		bl	lv_chart_refresh
 4565              	.LVL292:
ARM GAS  /tmp/ccfh09MN.s 			page 142


 404:Core/Src/main.c ****   
 4566              		.loc 1 404 3 view .LVU1567
 404:Core/Src/main.c ****   
 4567              		.loc 1 404 11 is_stmt 0 view .LVU1568
 4568 021e 2246     		mov	r2, r4
 4569 0220 3221     		movs	r1, #50
 4570 0222 1348     		ldr	r0, .L261+36
 4571 0224 FFF7FEFF 		bl	lv_timer_create
 4572              	.LVL293:
 404:Core/Src/main.c ****   
 4573              		.loc 1 404 9 discriminator 1 view .LVU1569
 4574 0228 124B     		ldr	r3, .L261+40
 4575 022a 1860     		str	r0, [r3]
 406:Core/Src/main.c ****   
 4576              		.loc 1 406 3 is_stmt 1 view .LVU1570
 406:Core/Src/main.c ****   
 4577              		.loc 1 406 6 is_stmt 0 view .LVU1571
 4578 022c A642     		cmp	r6, r4
 4579 022e 18BF     		it	ne
 4580 0230 A742     		cmpne	r7, r4
 4581 0232 03D1     		bne	.L257
 408:Core/Src/main.c ****   int sinCounter = 0;
 4582              		.loc 1 408 20 is_stmt 1 view .LVU1572
 4583 0234 FFF7FEFF 		bl	Error_Handler
 4584              	.LVL294:
 4585              	.L258:
 4586              	.LBB20:
 420:Core/Src/main.c **** 
 4587              		.loc 1 420 5 view .LVU1573
 4588 0238 FFF7FEFF 		bl	HAL_Delay
 4589              	.LVL295:
 420:Core/Src/main.c **** 
 4590              		.loc 1 420 5 is_stmt 0 view .LVU1574
 4591              	.LBE20:
 414:Core/Src/main.c ****   {
 4592              		.loc 1 414 9 is_stmt 1 view .LVU1575
 4593              	.L257:
 414:Core/Src/main.c ****   {
 4594              		.loc 1 414 3 view .LVU1576
 4595              	.LBB21:
 417:Core/Src/main.c ****     if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 4596              		.loc 1 417 5 view .LVU1577
 417:Core/Src/main.c ****     if(time_till_next == LV_NO_TIMER_READY) time_till_next = LV_DEF_REFR_PERIOD;
 4597              		.loc 1 417 31 is_stmt 0 view .LVU1578
 4598 023c FFF7FEFF 		bl	lv_timer_handler
 4599              	.LVL296:
 418:Core/Src/main.c ****     
 4600              		.loc 1 418 5 is_stmt 1 view .LVU1579
 418:Core/Src/main.c ****     
 4601              		.loc 1 418 7 is_stmt 0 view .LVU1580
 4602 0240 B0F1FF3F 		cmp	r0, #-1
 4603 0244 F8D1     		bne	.L258
 418:Core/Src/main.c ****     
 4604              		.loc 1 418 60 discriminator 1 view .LVU1581
 4605 0246 2120     		movs	r0, #33
 4606              	.LVL297:
 418:Core/Src/main.c ****     
ARM GAS  /tmp/ccfh09MN.s 			page 143


 4607              		.loc 1 418 60 discriminator 1 view .LVU1582
 4608 0248 F6E7     		b	.L258
 4609              	.L262:
 4610 024a 00BF     		.align	2
 4611              	.L261:
 4612 024c 00000000 		.word	pLayerCfg
 4613 0250 00380240 		.word	1073887232
 4614 0254 00000000 		.word	_impure_ptr
 4615 0258 00000000 		.word	HAL_GetTick
 4616 025c 00000000 		.word	my_flush_cb
 4617 0260 00000000 		.word	objects
 4618 0264 00000000 		.word	series1
 4619 0268 00000000 		.word	series2
 4620 026c 00000000 		.word	series3
 4621 0270 00000000 		.word	timer_cb
 4622 0274 00000000 		.word	timer
 4623              	.LBE21:
 4624              		.cfi_endproc
 4625              	.LFE326:
 4627              		.section	.bss.MACAddr.0,"aw",%nobits
 4628              		.align	2
 4631              	MACAddr.0:
 4632 0000 00000000 		.space	6
 4632      0000
 4633              		.global	buf
 4634              		.section	.bss.buf,"aw",%nobits
 4635              		.align	2
 4638              	buf:
 4639 0000 00000000 		.space	10
 4639      00000000 
 4639      0000
 4640              		.global	x
 4641              		.section	.bss.x,"aw",%nobits
 4642              		.align	2
 4645              	x:
 4646 0000 00000000 		.space	4
 4647              		.global	timer
 4648              		.section	.bss.timer,"aw",%nobits
 4649              		.align	2
 4652              	timer:
 4653 0000 00000000 		.space	4
 4654              		.global	series3
 4655              		.section	.bss.series3,"aw",%nobits
 4656              		.align	2
 4659              	series3:
 4660 0000 00000000 		.space	4
 4661              		.global	series2
 4662              		.section	.bss.series2,"aw",%nobits
 4663              		.align	2
 4666              	series2:
 4667 0000 00000000 		.space	4
 4668              		.global	series1
 4669              		.section	.bss.series1,"aw",%nobits
 4670              		.align	2
 4673              	series1:
 4674 0000 00000000 		.space	4
 4675              		.global	rxBuffer
ARM GAS  /tmp/ccfh09MN.s 			page 144


 4676              		.section	.bss.rxBuffer,"aw",%nobits
 4677              		.align	2
 4680              	rxBuffer:
 4681 0000 00000000 		.space	64
 4681      00000000 
 4681      00000000 
 4681      00000000 
 4681      00000000 
 4682              		.global	pLayerCfg
 4683              		.section	.bss.pLayerCfg,"aw",%nobits
 4684              		.align	2
 4687              	pLayerCfg:
 4688 0000 00000000 		.space	52
 4688      00000000 
 4688      00000000 
 4688      00000000 
 4688      00000000 
 4689              		.global	hsdram1
 4690              		.section	.bss.hsdram1,"aw",%nobits
 4691              		.align	2
 4694              	hsdram1:
 4695 0000 00000000 		.space	52
 4695      00000000 
 4695      00000000 
 4695      00000000 
 4695      00000000 
 4696              		.global	huart6
 4697              		.section	.bss.huart6,"aw",%nobits
 4698              		.align	2
 4701              	huart6:
 4702 0000 00000000 		.space	136
 4702      00000000 
 4702      00000000 
 4702      00000000 
 4702      00000000 
 4703              		.global	huart1
 4704              		.section	.bss.huart1,"aw",%nobits
 4705              		.align	2
 4708              	huart1:
 4709 0000 00000000 		.space	136
 4709      00000000 
 4709      00000000 
 4709      00000000 
 4709      00000000 
 4710              		.global	htim12
 4711              		.section	.bss.htim12,"aw",%nobits
 4712              		.align	2
 4715              	htim12:
 4716 0000 00000000 		.space	76
 4716      00000000 
 4716      00000000 
 4716      00000000 
 4716      00000000 
 4717              		.global	htim8
 4718              		.section	.bss.htim8,"aw",%nobits
 4719              		.align	2
 4722              	htim8:
ARM GAS  /tmp/ccfh09MN.s 			page 145


 4723 0000 00000000 		.space	76
 4723      00000000 
 4723      00000000 
 4723      00000000 
 4723      00000000 
 4724              		.global	htim5
 4725              		.section	.bss.htim5,"aw",%nobits
 4726              		.align	2
 4729              	htim5:
 4730 0000 00000000 		.space	76
 4730      00000000 
 4730      00000000 
 4730      00000000 
 4730      00000000 
 4731              		.global	htim3
 4732              		.section	.bss.htim3,"aw",%nobits
 4733              		.align	2
 4736              	htim3:
 4737 0000 00000000 		.space	76
 4737      00000000 
 4737      00000000 
 4737      00000000 
 4737      00000000 
 4738              		.global	htim2
 4739              		.section	.bss.htim2,"aw",%nobits
 4740              		.align	2
 4743              	htim2:
 4744 0000 00000000 		.space	76
 4744      00000000 
 4744      00000000 
 4744      00000000 
 4744      00000000 
 4745              		.global	htim1
 4746              		.section	.bss.htim1,"aw",%nobits
 4747              		.align	2
 4750              	htim1:
 4751 0000 00000000 		.space	76
 4751      00000000 
 4751      00000000 
 4751      00000000 
 4751      00000000 
 4752              		.global	hspi2
 4753              		.section	.bss.hspi2,"aw",%nobits
 4754              		.align	2
 4757              	hspi2:
 4758 0000 00000000 		.space	100
 4758      00000000 
 4758      00000000 
 4758      00000000 
 4758      00000000 
 4759              		.global	hspdif
 4760              		.section	.bss.hspdif,"aw",%nobits
 4761              		.align	2
 4764              	hspdif:
 4765 0000 00000000 		.space	76
 4765      00000000 
 4765      00000000 
ARM GAS  /tmp/ccfh09MN.s 			page 146


 4765      00000000 
 4765      00000000 
 4766              		.global	hsd1
 4767              		.section	.bss.hsd1,"aw",%nobits
 4768              		.align	2
 4771              	hsd1:
 4772 0000 00000000 		.space	132
 4772      00000000 
 4772      00000000 
 4772      00000000 
 4772      00000000 
 4773              		.global	hsai_BlockB2
 4774              		.section	.bss.hsai_BlockB2,"aw",%nobits
 4775              		.align	2
 4778              	hsai_BlockB2:
 4779 0000 00000000 		.space	132
 4779      00000000 
 4779      00000000 
 4779      00000000 
 4779      00000000 
 4780              		.global	hsai_BlockA2
 4781              		.section	.bss.hsai_BlockA2,"aw",%nobits
 4782              		.align	2
 4785              	hsai_BlockA2:
 4786 0000 00000000 		.space	132
 4786      00000000 
 4786      00000000 
 4786      00000000 
 4786      00000000 
 4787              		.global	hrtc
 4788              		.section	.bss.hrtc,"aw",%nobits
 4789              		.align	2
 4792              	hrtc:
 4793 0000 00000000 		.space	32
 4793      00000000 
 4793      00000000 
 4793      00000000 
 4793      00000000 
 4794              		.global	hqspi
 4795              		.section	.bss.hqspi,"aw",%nobits
 4796              		.align	2
 4799              	hqspi:
 4800 0000 00000000 		.space	76
 4800      00000000 
 4800      00000000 
 4800      00000000 
 4800      00000000 
 4801              		.global	hltdc
 4802              		.section	.bss.hltdc,"aw",%nobits
 4803              		.align	2
 4806              	hltdc:
 4807 0000 00000000 		.space	168
 4807      00000000 
 4807      00000000 
 4807      00000000 
 4807      00000000 
 4808              		.global	hi2c3
ARM GAS  /tmp/ccfh09MN.s 			page 147


 4809              		.section	.bss.hi2c3,"aw",%nobits
 4810              		.align	2
 4813              	hi2c3:
 4814 0000 00000000 		.space	84
 4814      00000000 
 4814      00000000 
 4814      00000000 
 4814      00000000 
 4815              		.global	hi2c1
 4816              		.section	.bss.hi2c1,"aw",%nobits
 4817              		.align	2
 4820              	hi2c1:
 4821 0000 00000000 		.space	84
 4821      00000000 
 4821      00000000 
 4821      00000000 
 4821      00000000 
 4822              		.global	heth
 4823              		.section	.bss.heth,"aw",%nobits
 4824              		.align	2
 4827              	heth:
 4828 0000 00000000 		.space	176
 4828      00000000 
 4828      00000000 
 4828      00000000 
 4828      00000000 
 4829              		.global	hdma2d
 4830              		.section	.bss.hdma2d,"aw",%nobits
 4831              		.align	2
 4834              	hdma2d:
 4835 0000 00000000 		.space	64
 4835      00000000 
 4835      00000000 
 4835      00000000 
 4835      00000000 
 4836              		.global	hdcmi
 4837              		.section	.bss.hdcmi,"aw",%nobits
 4838              		.align	2
 4841              	hdcmi:
 4842 0000 00000000 		.space	80
 4842      00000000 
 4842      00000000 
 4842      00000000 
 4842      00000000 
 4843              		.global	hcrc
 4844              		.section	.bss.hcrc,"aw",%nobits
 4845              		.align	2
 4848              	hcrc:
 4849 0000 00000000 		.space	36
 4849      00000000 
 4849      00000000 
 4849      00000000 
 4849      00000000 
 4850              		.global	hadc3
 4851              		.section	.bss.hadc3,"aw",%nobits
 4852              		.align	2
 4855              	hadc3:
ARM GAS  /tmp/ccfh09MN.s 			page 148


 4856 0000 00000000 		.space	72
 4856      00000000 
 4856      00000000 
 4856      00000000 
 4856      00000000 
 4857              		.global	TxConfig
 4858              		.section	.bss.TxConfig,"aw",%nobits
 4859              		.align	2
 4862              	TxConfig:
 4863 0000 00000000 		.space	56
 4863      00000000 
 4863      00000000 
 4863      00000000 
 4863      00000000 
 4864              		.global	DMATxDscrTab
 4865              		.section	.TxDecripSection,"aw"
 4866              		.align	2
 4869              	DMATxDscrTab:
 4870 0000 00000000 		.space	160
 4870      00000000 
 4870      00000000 
 4870      00000000 
 4870      00000000 
 4871              		.global	DMARxDscrTab
 4872              		.section	.RxDecripSection,"aw"
 4873              		.align	2
 4876              	DMARxDscrTab:
 4877 0000 00000000 		.space	160
 4877      00000000 
 4877      00000000 
 4877      00000000 
 4877      00000000 
 4878              		.text
 4879              	.Letext0:
 4880              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 4881              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 4882              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 4883              		.file 7 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 4884              		.file 8 "/usr/lib/gcc/arm-none-eabi/14.2.0/include/stddef.h"
 4885              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 4886              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 4887              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 4888              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 4889              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 4890              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 4891              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 4892              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 4893              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.h"
 4894              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 4895              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 4896              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 4897              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 4898              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 4899              		.file 23 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 4900              		.file 24 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 4901              		.file 25 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sai.h"
 4902              		.file 26 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
ARM GAS  /tmp/ccfh09MN.s 			page 149


 4903              		.file 27 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 4904              		.file 28 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spdifrx.h"
 4905              		.file 29 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 4906              		.file 30 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 4907              		.file 31 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 4908              		.file 32 "/usr/arm-none-eabi/include/sys/_types.h"
 4909              		.file 33 "/usr/arm-none-eabi/include/sys/reent.h"
 4910              		.file 34 "/usr/arm-none-eabi/include/sys/lock.h"
 4911              		.file 35 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_ts.h"
 4912              		.file 36 "Drivers/lvgl/src/misc/lv_types.h"
 4913              		.file 37 "Drivers/lvgl/src/misc/../tick/lv_tick.h"
 4914              		.file 38 "Drivers/lvgl/src/misc/lv_timer.h"
 4915              		.file 39 "Drivers/lvgl/src/misc/../draw/../misc/lv_area.h"
 4916              		.file 40 "Drivers/lvgl/src/misc/../draw/../misc/lv_color.h"
 4917              		.file 41 "Drivers/lvgl/src/misc/../draw/../misc/lv_palette.h"
 4918              		.file 42 "Drivers/lvgl/src/core/../display/lv_display.h"
 4919              		.file 43 "Drivers/lvgl/src/core/../indev/lv_indev.h"
 4920              		.file 44 "Drivers/lvgl/src/core/lv_obj.h"
 4921              		.file 45 "Drivers/lvgl/src/widgets/bar/lv_bar.h"
 4922              		.file 46 "Drivers/lvgl/src/widgets/chart/lv_chart.h"
 4923              		.file 47 "Drivers/ui/screens.h"
 4924              		.file 48 "/usr/arm-none-eabi/include/stdio.h"
 4925              		.file 49 "Drivers/lvgl/src/core/lv_obj_style_gen.h"
 4926              		.file 50 "Core/Inc/main.h"
 4927              		.file 51 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 4928              		.file 52 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc_ex.h"
 4929              		.file 53 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 4930              		.file 54 "/usr/arm-none-eabi/include/string.h"
 4931              		.file 55 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 4932              		.file 56 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 4933              		.file 57 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 4934              		.file 58 "Drivers/lvgl/src/lv_init.h"
 4935              		.file 59 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_lcd.h"
 4936              		.file 60 "Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_sdram.h"
 4937              		.file 61 "USB_HOST/App/usb_host.h"
 4938              		.file 62 "FATFS/App/fatfs.h"
 4939              		.file 63 "Drivers/lvgl/src/widgets/bar/../label/lv_label.h"
 4940              		.file 64 "/usr/arm-none-eabi/include/stdlib.h"
 4941              		.file 65 "Drivers/ui/ui.h"
 4942              		.file 66 "<built-in>"
ARM GAS  /tmp/ccfh09MN.s 			page 150


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccfh09MN.s:21     .text.MX_SDMMC1_SD_Init:00000000 $t
     /tmp/ccfh09MN.s:26     .text.MX_SDMMC1_SD_Init:00000000 MX_SDMMC1_SD_Init
     /tmp/ccfh09MN.s:63     .text.MX_SDMMC1_SD_Init:0000001c $d
     /tmp/ccfh09MN.s:4771   .bss.hsd1:00000000 hsd1
     /tmp/ccfh09MN.s:69     .text.my_flush_cb:00000000 $t
     /tmp/ccfh09MN.s:75     .text.my_flush_cb:00000000 my_flush_cb
     /tmp/ccfh09MN.s:154    .text.MX_GPIO_Init:00000000 $t
     /tmp/ccfh09MN.s:159    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccfh09MN.s:699    .text.MX_GPIO_Init:0000028c $d
     /tmp/ccfh09MN.s:714    .text.lv_obj_set_style_size:00000000 $t
     /tmp/ccfh09MN.s:719    .text.lv_obj_set_style_size:00000000 lv_obj_set_style_size
     /tmp/ccfh09MN.s:757    .text.getFloatBetweenNewlines:00000000 $t
     /tmp/ccfh09MN.s:763    .text.getFloatBetweenNewlines:00000000 getFloatBetweenNewlines
     /tmp/ccfh09MN.s:857    .text.getFloatBetweenNewlines:00000050 $d
     /tmp/ccfh09MN.s:4708   .bss.huart1:00000000 huart1
     /tmp/ccfh09MN.s:4680   .bss.rxBuffer:00000000 rxBuffer
     /tmp/ccfh09MN.s:863    .rodata.timer_cb.str1.4:00000000 $d
     /tmp/ccfh09MN.s:870    .text.timer_cb:00000000 $t
     /tmp/ccfh09MN.s:876    .text.timer_cb:00000000 timer_cb
     /tmp/ccfh09MN.s:1179   .text.timer_cb:00000194 $d
     /tmp/ccfh09MN.s:4673   .bss.series1:00000000 series1
     /tmp/ccfh09MN.s:4645   .bss.x:00000000 x
     /tmp/ccfh09MN.s:4638   .bss.buf:00000000 buf
     /tmp/ccfh09MN.s:4666   .bss.series2:00000000 series2
     /tmp/ccfh09MN.s:4659   .bss.series3:00000000 series3
     /tmp/ccfh09MN.s:1193   .text._write:00000000 $t
     /tmp/ccfh09MN.s:1199   .text._write:00000000 _write
     /tmp/ccfh09MN.s:1232   .text._write:00000014 $d
     /tmp/ccfh09MN.s:1237   .text.Error_Handler:00000000 $t
     /tmp/ccfh09MN.s:1243   .text.Error_Handler:00000000 Error_Handler
     /tmp/ccfh09MN.s:1275   .text.MX_ADC3_Init:00000000 $t
     /tmp/ccfh09MN.s:1280   .text.MX_ADC3_Init:00000000 MX_ADC3_Init
     /tmp/ccfh09MN.s:1387   .text.MX_ADC3_Init:00000060 $d
     /tmp/ccfh09MN.s:4855   .bss.hadc3:00000000 hadc3
     /tmp/ccfh09MN.s:1394   .text.MX_CRC_Init:00000000 $t
     /tmp/ccfh09MN.s:1399   .text.MX_CRC_Init:00000000 MX_CRC_Init
     /tmp/ccfh09MN.s:1447   .text.MX_CRC_Init:00000024 $d
     /tmp/ccfh09MN.s:4848   .bss.hcrc:00000000 hcrc
     /tmp/ccfh09MN.s:1453   .text.MX_DCMI_Init:00000000 $t
     /tmp/ccfh09MN.s:1458   .text.MX_DCMI_Init:00000000 MX_DCMI_Init
     /tmp/ccfh09MN.s:1523   .text.MX_DCMI_Init:0000002c $d
     /tmp/ccfh09MN.s:4841   .bss.hdcmi:00000000 hdcmi
     /tmp/ccfh09MN.s:1529   .text.MX_DMA2D_Init:00000000 $t
     /tmp/ccfh09MN.s:1534   .text.MX_DMA2D_Init:00000000 MX_DMA2D_Init
     /tmp/ccfh09MN.s:1599   .text.MX_DMA2D_Init:00000034 $d
     /tmp/ccfh09MN.s:4834   .bss.hdma2d:00000000 hdma2d
     /tmp/ccfh09MN.s:1605   .text.MX_ETH_Init:00000000 $t
     /tmp/ccfh09MN.s:1610   .text.MX_ETH_Init:00000000 MX_ETH_Init
     /tmp/ccfh09MN.s:1699   .text.MX_ETH_Init:00000054 $d
     /tmp/ccfh09MN.s:4827   .bss.heth:00000000 heth
     /tmp/ccfh09MN.s:4631   .bss.MACAddr.0:00000000 MACAddr.0
     /tmp/ccfh09MN.s:4869   .TxDecripSection:00000000 DMATxDscrTab
     /tmp/ccfh09MN.s:4876   .RxDecripSection:00000000 DMARxDscrTab
     /tmp/ccfh09MN.s:4862   .bss.TxConfig:00000000 TxConfig
     /tmp/ccfh09MN.s:1709   .text.MX_FMC_Init:00000000 $t
ARM GAS  /tmp/ccfh09MN.s 			page 151


     /tmp/ccfh09MN.s:1714   .text.MX_FMC_Init:00000000 MX_FMC_Init
     /tmp/ccfh09MN.s:1826   .text.MX_FMC_Init:00000064 $d
     /tmp/ccfh09MN.s:4694   .bss.hsdram1:00000000 hsdram1
     /tmp/ccfh09MN.s:1832   .text.MX_I2C1_Init:00000000 $t
     /tmp/ccfh09MN.s:1837   .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/ccfh09MN.s:1919   .text.MX_I2C1_Init:00000048 $d
     /tmp/ccfh09MN.s:4820   .bss.hi2c1:00000000 hi2c1
     /tmp/ccfh09MN.s:1926   .text.MX_I2C3_Init:00000000 $t
     /tmp/ccfh09MN.s:1931   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
     /tmp/ccfh09MN.s:2013   .text.MX_I2C3_Init:00000048 $d
     /tmp/ccfh09MN.s:4813   .bss.hi2c3:00000000 hi2c3
     /tmp/ccfh09MN.s:2020   .text.MX_LTDC_Init:00000000 $t
     /tmp/ccfh09MN.s:2025   .text.MX_LTDC_Init:00000000 MX_LTDC_Init
     /tmp/ccfh09MN.s:2175   .text.MX_LTDC_Init:0000009c $d
     /tmp/ccfh09MN.s:4806   .bss.hltdc:00000000 hltdc
     /tmp/ccfh09MN.s:4687   .bss.pLayerCfg:00000000 pLayerCfg
     /tmp/ccfh09MN.s:2182   .text.MX_QUADSPI_Init:00000000 $t
     /tmp/ccfh09MN.s:2187   .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
     /tmp/ccfh09MN.s:2248   .text.MX_QUADSPI_Init:00000034 $d
     /tmp/ccfh09MN.s:4799   .bss.hqspi:00000000 hqspi
     /tmp/ccfh09MN.s:2254   .text.MX_RTC_Init:00000000 $t
     /tmp/ccfh09MN.s:2259   .text.MX_RTC_Init:00000000 MX_RTC_Init
     /tmp/ccfh09MN.s:2473   .text.MX_RTC_Init:000000e4 $d
     /tmp/ccfh09MN.s:4792   .bss.hrtc:00000000 hrtc
     /tmp/ccfh09MN.s:2479   .text.MX_SAI2_Init:00000000 $t
     /tmp/ccfh09MN.s:2484   .text.MX_SAI2_Init:00000000 MX_SAI2_Init
     /tmp/ccfh09MN.s:2672   .text.MX_SAI2_Init:00000090 $d
     /tmp/ccfh09MN.s:4785   .bss.hsai_BlockA2:00000000 hsai_BlockA2
     /tmp/ccfh09MN.s:4778   .bss.hsai_BlockB2:00000000 hsai_BlockB2
     /tmp/ccfh09MN.s:2681   .text.MX_SPDIFRX_Init:00000000 $t
     /tmp/ccfh09MN.s:2686   .text.MX_SPDIFRX_Init:00000000 MX_SPDIFRX_Init
     /tmp/ccfh09MN.s:2748   .text.MX_SPDIFRX_Init:0000002c $d
     /tmp/ccfh09MN.s:4764   .bss.hspdif:00000000 hspdif
     /tmp/ccfh09MN.s:2753   .text.MX_SPI2_Init:00000000 $t
     /tmp/ccfh09MN.s:2758   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
     /tmp/ccfh09MN.s:2834   .text.MX_SPI2_Init:00000040 $d
     /tmp/ccfh09MN.s:4757   .bss.hspi2:00000000 hspi2
     /tmp/ccfh09MN.s:2840   .text.MX_TIM1_Init:00000000 $t
     /tmp/ccfh09MN.s:2845   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/ccfh09MN.s:3073   .text.MX_TIM1_Init:000000e4 $d
     /tmp/ccfh09MN.s:4750   .bss.htim1:00000000 htim1
     /tmp/ccfh09MN.s:3079   .text.MX_TIM2_Init:00000000 $t
     /tmp/ccfh09MN.s:3084   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccfh09MN.s:3237   .text.MX_TIM2_Init:0000009c $d
     /tmp/ccfh09MN.s:4743   .bss.htim2:00000000 htim2
     /tmp/ccfh09MN.s:3242   .text.MX_TIM3_Init:00000000 $t
     /tmp/ccfh09MN.s:3247   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccfh09MN.s:3400   .text.MX_TIM3_Init:0000009c $d
     /tmp/ccfh09MN.s:4736   .bss.htim3:00000000 htim3
     /tmp/ccfh09MN.s:3406   .text.MX_TIM5_Init:00000000 $t
     /tmp/ccfh09MN.s:3411   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
     /tmp/ccfh09MN.s:3565   .text.MX_TIM5_Init:0000009c $d
     /tmp/ccfh09MN.s:4729   .bss.htim5:00000000 htim5
     /tmp/ccfh09MN.s:3571   .text.MX_TIM8_Init:00000000 $t
     /tmp/ccfh09MN.s:3576   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
     /tmp/ccfh09MN.s:3685   .text.MX_TIM8_Init:00000064 $d
     /tmp/ccfh09MN.s:4722   .bss.htim8:00000000 htim8
ARM GAS  /tmp/ccfh09MN.s 			page 152


     /tmp/ccfh09MN.s:3691   .text.MX_TIM12_Init:00000000 $t
     /tmp/ccfh09MN.s:3696   .text.MX_TIM12_Init:00000000 MX_TIM12_Init
     /tmp/ccfh09MN.s:3792   .text.MX_TIM12_Init:00000058 $d
     /tmp/ccfh09MN.s:4715   .bss.htim12:00000000 htim12
     /tmp/ccfh09MN.s:3798   .text.MX_USART1_UART_Init:00000000 $t
     /tmp/ccfh09MN.s:3803   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/ccfh09MN.s:3864   .text.MX_USART1_UART_Init:00000030 $d
     /tmp/ccfh09MN.s:3870   .text.MX_USART6_UART_Init:00000000 $t
     /tmp/ccfh09MN.s:3875   .text.MX_USART6_UART_Init:00000000 MX_USART6_UART_Init
     /tmp/ccfh09MN.s:3936   .text.MX_USART6_UART_Init:00000030 $d
     /tmp/ccfh09MN.s:4701   .bss.huart6:00000000 huart6
     /tmp/ccfh09MN.s:3942   .text.SystemClock_Config:00000000 $t
     /tmp/ccfh09MN.s:3948   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccfh09MN.s:4112   .text.SystemClock_Config:000000b0 $d
     /tmp/ccfh09MN.s:4118   .text.PeriphCommonClock_Config:00000000 $t
     /tmp/ccfh09MN.s:4124   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
     /tmp/ccfh09MN.s:4203   .text.PeriphCommonClock_Config:00000048 $d
     /tmp/ccfh09MN.s:4208   .text.main:00000000 $t
     /tmp/ccfh09MN.s:4214   .text.main:00000000 main
     /tmp/ccfh09MN.s:4612   .text.main:0000024c $d
     /tmp/ccfh09MN.s:4652   .bss.timer:00000000 timer
     /tmp/ccfh09MN.s:4628   .bss.MACAddr.0:00000000 $d
     /tmp/ccfh09MN.s:4635   .bss.buf:00000000 $d
     /tmp/ccfh09MN.s:4642   .bss.x:00000000 $d
     /tmp/ccfh09MN.s:4649   .bss.timer:00000000 $d
     /tmp/ccfh09MN.s:4656   .bss.series3:00000000 $d
     /tmp/ccfh09MN.s:4663   .bss.series2:00000000 $d
     /tmp/ccfh09MN.s:4670   .bss.series1:00000000 $d
     /tmp/ccfh09MN.s:4677   .bss.rxBuffer:00000000 $d
     /tmp/ccfh09MN.s:4684   .bss.pLayerCfg:00000000 $d
     /tmp/ccfh09MN.s:4691   .bss.hsdram1:00000000 $d
     /tmp/ccfh09MN.s:4698   .bss.huart6:00000000 $d
     /tmp/ccfh09MN.s:4705   .bss.huart1:00000000 $d
     /tmp/ccfh09MN.s:4712   .bss.htim12:00000000 $d
     /tmp/ccfh09MN.s:4719   .bss.htim8:00000000 $d
     /tmp/ccfh09MN.s:4726   .bss.htim5:00000000 $d
     /tmp/ccfh09MN.s:4733   .bss.htim3:00000000 $d
     /tmp/ccfh09MN.s:4740   .bss.htim2:00000000 $d
     /tmp/ccfh09MN.s:4747   .bss.htim1:00000000 $d
     /tmp/ccfh09MN.s:4754   .bss.hspi2:00000000 $d
     /tmp/ccfh09MN.s:4761   .bss.hspdif:00000000 $d
     /tmp/ccfh09MN.s:4768   .bss.hsd1:00000000 $d
     /tmp/ccfh09MN.s:4775   .bss.hsai_BlockB2:00000000 $d
     /tmp/ccfh09MN.s:4782   .bss.hsai_BlockA2:00000000 $d
     /tmp/ccfh09MN.s:4789   .bss.hrtc:00000000 $d
     /tmp/ccfh09MN.s:4796   .bss.hqspi:00000000 $d
     /tmp/ccfh09MN.s:4803   .bss.hltdc:00000000 $d
     /tmp/ccfh09MN.s:4810   .bss.hi2c3:00000000 $d
     /tmp/ccfh09MN.s:4817   .bss.hi2c1:00000000 $d
     /tmp/ccfh09MN.s:4824   .bss.heth:00000000 $d
     /tmp/ccfh09MN.s:4831   .bss.hdma2d:00000000 $d
     /tmp/ccfh09MN.s:4838   .bss.hdcmi:00000000 $d
     /tmp/ccfh09MN.s:4845   .bss.hcrc:00000000 $d
     /tmp/ccfh09MN.s:4852   .bss.hadc3:00000000 $d
     /tmp/ccfh09MN.s:4859   .bss.TxConfig:00000000 $d
     /tmp/ccfh09MN.s:4866   .TxDecripSection:00000000 $d
     /tmp/ccfh09MN.s:4873   .RxDecripSection:00000000 $d
ARM GAS  /tmp/ccfh09MN.s 			page 153



UNDEFINED SYMBOLS
BSP_LCD_DrawPixel
lv_display_flush_ready
HAL_GPIO_WritePin
HAL_GPIO_Init
lv_obj_set_style_width
lv_obj_set_style_height
HAL_UART_Receive
strtof
__aeabi_f2d
printf
sprintf
lv_label_set_text
lv_chart_set_next_value
lv_chart_get_point_count
lv_chart_get_x_start_point
lv_chart_get_series_y_array
objects
HAL_UART_Transmit
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_CRC_Init
HAL_DCMI_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
HAL_ETH_Init
memset
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm
HAL_RTCEx_SetTimeStamp
HAL_SAI_Init
HAL_SPDIFRX_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
ARM GAS  /tmp/ccfh09MN.s 			page 154


MX_FATFS_Init
MX_USB_HOST_Init
BSP_SDRAM_Init
BSP_LCD_Init
BSP_LCD_LayerDefaultInit
BSP_LCD_DisplayOn
BSP_LCD_SelectLayer
setvbuf
lv_init
lv_tick_set_cb
lv_display_create
lv_display_set_buffers
lv_display_set_flush_cb
ui_init
lv_chart_set_update_mode
lv_chart_set_point_count
lv_palette_main
lv_chart_add_series
lv_chart_refresh
lv_timer_create
HAL_Delay
lv_timer_handler
_impure_ptr
HAL_GetTick
