INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Users/maxim/OneDrive/Documentos/Proyectos_vivado/hdl_design/crrs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRRS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Xilinx/vivado_projects/test_model3/test_model3.srcs/sources_1/imports/sources_1/new/micclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/imports/Xilinx/vivado_projects/test_model3/test_model3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/hdl_design/pdm_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PDM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/vivado_projects/test_model5/test_model5.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
