```
module sub_64bit (
    input  wire [63:0] A,
    input  wire [63:0] B,
    output wire [63:0] result,
    output wire        overflow
);

    wire [63:0] B_neg = ~B + 1'b1; // Two's complement to negate B
    wire [63:0] temp_result = A + B_neg; // A - B is the same as A + (-B)
    
    assign result = temp_result;

    // Overflow detection
    assign overflow = (A[63] != B[63]) && (A[63] != result[63]); // Positive or Negative overflow

endmodule
```