# Reading F:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do dh_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/SYCY/repo/sycy_23l_projekt/dh {F:/SYCY/repo/sycy_23l_projekt/dh/cc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:20 on May 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/SYCY/repo/sycy_23l_projekt/dh" F:/SYCY/repo/sycy_23l_projekt/dh/cc.v 
# -- Compiling module cc
# 
# Top level modules:
# 	cc
# End time: 18:03:20 on May 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/SYCY/repo/sycy_23l_projekt/dh {F:/SYCY/repo/sycy_23l_projekt/dh/random_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:20 on May 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/SYCY/repo/sycy_23l_projekt/dh" F:/SYCY/repo/sycy_23l_projekt/dh/random_generator.v 
# -- Compiling module random_generator
# 
# Top level modules:
# 	random_generator
# End time: 18:03:20 on May 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/SYCY/repo/sycy_23l_projekt/dh {F:/SYCY/repo/sycy_23l_projekt/dh/modularPowering.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:20 on May 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/SYCY/repo/sycy_23l_projekt/dh" F:/SYCY/repo/sycy_23l_projekt/dh/modularPowering.v 
# -- Compiling module modularPowering
# 
# Top level modules:
# 	modularPowering
# End time: 18:03:20 on May 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.cc
# vsim work.cc 
# Start time: 18:03:27 on May 22,2023
# Loading work.cc
# Loading work.modularPowering
# Loading work.random_generator
do test_cc.do
# End time: 18:05:43 on May 22,2023, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
