/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_3z[1] | celloutsig_1_6z[0]) & in_data[160]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_11z) & in_data[112]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] | in_data[41]) & (celloutsig_0_0z[7] | celloutsig_0_0z[9]));
  assign celloutsig_1_19z = celloutsig_1_8z[4] | celloutsig_1_5z;
  assign celloutsig_0_3z = celloutsig_0_2z[2] ^ in_data[64];
  assign celloutsig_1_12z = ~(celloutsig_1_7z[3] ^ celloutsig_1_2z[4]);
  assign celloutsig_0_2z = in_data[38:36] & { celloutsig_0_0z[7:6], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[150:144], celloutsig_1_0z } & { in_data[123:118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[187:185], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z } <= { in_data[145:129], celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[76:74], celloutsig_0_2z } % { 1'h1, in_data[20:16] };
  assign celloutsig_0_5z = in_data[88:77] * { in_data[91:88], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_0z = | in_data[143:139];
  assign celloutsig_1_6z = celloutsig_1_2z[3:1] <<< celloutsig_1_2z[5:3];
  assign celloutsig_1_2z = { celloutsig_1_1z[6:2], celloutsig_1_0z } >>> celloutsig_1_1z[6:1];
  assign celloutsig_1_7z = { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z } >>> in_data[150:137];
  assign celloutsig_1_8z = celloutsig_1_1z[5:0] >>> celloutsig_1_7z[7:2];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_1z[7:5];
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[53:43];
  assign { out_data[128], out_data[96], out_data[43:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
