Error: Variable 'placer_soft_keepout_channel_width' is not an application variable. Using Tcl global variable. (CMD-104)
icc_shell> open_mw_lib orca_lib.mw
{orca_lib.mw}
icc_shell> open_mw_cel ORCA_floorplanned
Warning: The library '/home/crazy/Work/IC_Compiler_2010.12-SP2/lab3_placement/orca_lib.mw' contains cells with older data model versions and must be updated with the convert_mw_lib command. (MW-308)
Information: Performing CEL data model conversion. (MW-310)
Warning: The cell ORCA_floorplanned.CEL contains following references of child macro cells which need to be converted: 
ram16x128.CEL   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram16x128.FRAM  /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram8x64.FRAM    /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
ram8x64.CEL     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
 (MW-365)
Information: Performing data model conversion on cell "ORCA_floorplanned.CEL". (MW-312)
Information: The cell's data model has been updated from version 5.1 to 8.1. (MW-300)
Information: Cannot enable UPF tracking feature for a design that is created by disabling the UPF tracking feature. (MV-774)
Information: Opened "ORCA_floorplanned.CEL;1" from "/home/crazy/Work/IC_Compiler_2010.12-SP2/lab3_placement/orca_lib.mw" library. (MWUI-068)
{ORCA_floorplanned}
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> source scripts/opt_ctrl.tcl
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db'
Loading db file '/opt/synopsys/icc_2016/libraries/syn/gtech.db'
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)

  Linking design 'ORCA_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (75 designs)              ORCA_floorplanned.CEL, etc
  cb13fs120_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db

# GUI Debug: Building dc from empty. -- Time: 4sec 647ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Updating graph... (UID-83)
icc_shell> printvar physopt_hard_keepout_distance
physopt_hard_keepout_distance = "5"
icc_shell> source scripts/ndr.tcl
Information: creating wire rule '2X_SPACING'...
clock: SYS_CLK
clock: SYS_2x_CLK
clock: PCI_CLK
clock: SDRAM_CLK
clock: SD_DDR_CLK
Setting CTS options for clock tree 'sys_clk' rooted from pin sys_clk (net sys_clk)...
Setting CTS options for clock tree 'sys_2x_clk' rooted from pin sys_2x_clk (net sys_2x_clk)...
Setting CTS options for clock tree 'pclk' rooted from pin pclk (net pclk)...
Setting CTS options for clock tree 'sdram_clk' rooted from pin sdram_clk (net sdram_clk)...
Setting CTS options for clock tree 'sd_CK' rooted from pin sd_CK (net sd_CK)...
1
icc_shell> read_def design_data/ORCA_TOP.scandef
Information: The preferred wire track direction hasn't been set in main library, set it according to the wire direction of the "unitTile" in main library or reference library. (DDEFR-054)
Reading Def file '/home/crazy/Work/IC_Compiler_2010.12-SP2/lab3_placement/design_data/ORCA_TOP.scandef'. 
Warning: NAMECASESENSITIVITY always assumed to be ON. (DDEFR-005)
Information: Parsing SCANCHAINS section (DDEFR-038)
Information: Completed SCANCHAINS section (DDEFR-040)
GRC reference (16310,16310), dimensions (3690, 3690)

Summary:
No. of Rows annotated/total number              : 0/0
No. of Tracks annotated/total number            : 0/0
No. of Gcell grids annotated/total number       : 0/0
No. of Vias annotated/total number              : 0/0
No. of Nondefault rules annotated/total number  : 0/0
No. of Components annotated/total number        : 0/0
No. of Pins annotated/total number              : 0/0
No. of Nets annotated/total number              : 0/0
No. of Special Nets annotated/total number      : 0/0
No. of Groups annotated/total number            : 0/0
No. of Regions annotated/total number           : 0/0
No. of Blockages annotated/total number         : 0/0
No. of Slots annotated/total number             : 0/0
No. of Fills annotated/total number             : 0/0
No. of Scanchains annotated/total number        : 11/11
Total of physical objects & wiring : 11
1
icc_shell> source scripts/inputs_toggle_rate.tcl
Floorplan loading succeeded.
1
icc_shell> set_place_opt_strategy
1
icc_shell> report_power
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
 
****************************************
Report : power
        -analysis_effort low
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 06:09:41 2023
****************************************


Library(s) Used:

    cb13fs120_tsmc_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db)
    ram8x64_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db)
    ram16x128_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db)


Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
ORCA_TOP               ForQA             cb13fs120_tsmc_max


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =  33.6679 mW  (100%)
  Net Switching Power  =  81.4785 uW    (0%)
                         ---------
Total Dynamic Power    =  33.7494 mW  (100%)

Cell Leakage Power     = 425.4395 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory            33.4860        1.1804e-02        2.5159e+08           33.7493  (  98.75%)
black_box          0.0000            0.0000        4.9104e+04        4.9104e-05  (   0.00%)
clock_network  1.2702e-02            0.0000        3.7890e+05        1.3081e-02  (   0.04%)
register       -8.9401e-03        1.0952e-02        8.8974e+07        9.0985e-02 (   0.27%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1782        5.8723e-02        8.4443e+07            0.3214  (   0.94%)
--------------------------------------------------------------------------------------------------
Total             33.6679 mW     8.1478e-02 mW     4.2544e+08 pW        34.1748 mW
1
icc_shell> set_place_opt_cts_strategy
1
icc_shell> report_power
 
****************************************
Report : power
        -analysis_effort low
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 06:11:06 2023
****************************************


Library(s) Used:

    cb13fs120_tsmc_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db)
    ram8x64_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db)
    ram16x128_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db)


Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
ORCA_TOP               ForQA             cb13fs120_tsmc_max


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =  33.6679 mW  (100%)
  Net Switching Power  =  81.4785 uW    (0%)
                         ---------
Total Dynamic Power    =  33.7494 mW  (100%)

Cell Leakage Power     = 425.4395 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory            33.4860        1.1804e-02        2.5159e+08           33.7493  (  98.75%)
black_box          0.0000            0.0000        4.9104e+04        4.9104e-05  (   0.00%)
clock_network  1.2702e-02            0.0000        3.7890e+05        1.3081e-02  (   0.04%)
register       -8.9401e-03        1.0952e-02        8.8974e+07        9.0985e-02 (   0.27%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1782        5.8723e-02        8.4443e+07            0.3214  (   0.94%)
--------------------------------------------------------------------------------------------------
Total             33.6679 mW     8.1478e-02 mW     4.2544e+08 pW        34.1748 mW
1
icc_shell> save_mw_cel -as ORCA_preplace_setup
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ORCA_preplace_setup. (UIG-5)
1
icc_shell> place_opt -area_recovery -optimize_dft -power
The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : Yes
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)

TLU+ File = ../ref/tlup/cb13_6m_max.tluplus
TLU+ File = ../ref/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/synopsys/icc_2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
...25%...50%...75%...100% done.
Memory usage for placement task 42 Mbytes -- main task 341 Mbytes.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 410

 Processing Buffer Trees ... 

    [41]  10% ...
    [82]  20% ...
    [123]  30% ...
    [164]  40% ...
    [205]  50% ...
    [246]  60% ...
    [287]  70% ...
    [328]  80% ...
    [369]  90% ...
    [410] 100% ...
    [410] 100% Done ...


Information: Automatic high-fanout synthesis deletes 586 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 374 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
LC: =      15717;  NCBT =          3;  CBI =         29;  CBT =          3;  OBT =        410;  PBT = 0.731707%;  ABI =        374;  PCBI = 7.754011%;  PCT = 0.184514%
Information: Congestion analysis found 0 buffer-trees to rebuild


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : METAL5
    Derived Maximum Upper Layer   : METAL6
  ------------------------------------------
  Total 3 nets to be assigned.
  Total 3 nets assigned with min/max constraint.
  Total 3 nets assigned with min/max constraint by tool.





  Design  WNS: 0.17  TNS: 2.45  Number of Violating Paths: 25

  Nets with DRC Violations: 0
  Total moveable cell area: 214700.2
  Total fixed cell area: 214859.5
  Total physical cell area: 429559.7
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:28   70982.8      0.17       2.5       0.2                           416318688.0000


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:28   70982.8      0.17       2.5       0.2                           416318688.0000
    0:00:29   71014.8      0.17       2.5       0.0                           416547744.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29   71014.8      0.17       2.5       0.0                           416547744.0000
    0:00:30   71115.6      0.00       0.0       0.0                           418325664.0000
    0:00:31   71074.1      0.00       0.0      27.0                           417982624.0000
    0:00:31   71074.1      0.00       0.0      27.0                           417982624.0000
    0:00:31   71074.1      0.00       0.0      27.0                           417982624.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 215252.4
  Total fixed cell area: 214859.5
  Total physical cell area: 430111.9
  Core area: (20000 20000 731350 728480)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/synopsys/icc_2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
50%...67%...83%...100% done.
Memory usage for placement task 54 Mbytes -- main task 358 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:05 2023
****************************************
Std cell utilization: 81.65%  (142278/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.65%  (142278/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        142278   sites, (non-fixed:142278 fixed:0)
                      10659    cells, (non-fixed:10659  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  5.14 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:05 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 10659 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (2 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:07 2023
****************************************

avg cell displacement:    1.390 um ( 0.38 row height)
max cell displacement:   11.954 um ( 3.24 row height)
std deviation:            0.961 um ( 0.26 row height)
number of cell moved:     10659 cells (out of 10659 cells)

Largest displacement cells:
  Cell: I_RISC_CORE/I_DATA_PATH/U101 (nd12d0)
    Input location: (351.538 241.187)
    Legal location: (347.590 252.470)
    Displacement: 11.954 um, e.g. 3.24 row height.

Total 1 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Updating database...

 Start Scan Chain Re-Ordering
  number of valid scan chains :  11
  number of failed scan chains:  0

  Wire Length Before Ordering 97437
    Single-directional repartitioning (horizontal) is employed.
  Wire Length After Ordering 45279
  Routing Scan Chains
 Complete Scan Chain Re-Ordering.

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 215252.4
  Total fixed cell area: 214859.5
  Total physical cell area: 430111.9
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:11   71074.1      0.00       0.0      27.0                           417982624.0000
    0:01:13   71072.8      0.00       0.0      40.0                           417962688.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:01:14   71004.8      0.00       0.0     535.0                           416905088.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:23 2023
****************************************
Std cell utilization: 81.49%  (142001/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.49%  (142001/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        142001   sites, (non-fixed:142001 fixed:0)
                      10659    cells, (non-fixed:10659  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       72 
Avg. std cell width:  5.31 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:23 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:24 2023
****************************************

avg cell displacement:    1.731 um ( 0.47 row height)
max cell displacement:    2.460 um ( 0.67 row height)
std deviation:            0.884 um ( 0.24 row height)
number of cell moved:         4 cells (out of 10659 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214833.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429692.8
  Core area: (20000 20000 731350 728480)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214833.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429692.8
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:21   71004.8      0.00       0.0     535.0                           416905088.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:21   71004.8      0.00       0.0     535.0                           416905088.0000
    0:01:21   71004.8      0.00       0.0     535.0                           416905088.0000
    0:01:25   71004.8      0.00       0.0     586.0                           414649376.0000
    0:01:25   71004.8      0.00       0.0     586.0                           414649376.0000
    0:01:25   71004.8      0.00       0.0     586.0                           414649376.0000


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:25   71004.8      0.00       0.0     586.0                           414649376.0000
    0:01:25   71004.8      0.00       0.0     586.0                           414649376.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:26   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:27   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:27   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:27   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:27   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:27   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:27   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:27   71003.8      0.00       0.0     590.0                           414640832.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:36 2023
****************************************
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        141997   sites, (non-fixed:141997 fixed:0)
                      10658    cells, (non-fixed:10658  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       73 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:36 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:36 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
    0:01:31   71003.8      0.00       0.0     590.0                           414640832.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:41 2023
****************************************
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        141997   sites, (non-fixed:141997 fixed:0)
                      10658    cells, (non-fixed:10658  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       73 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:41 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:41 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:38   71003.8      0.00       0.0     590.0                           414640832.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:48 2023
****************************************
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        141997   sites, (non-fixed:141997 fixed:0)
                      10658    cells, (non-fixed:10658  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       73 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:48 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:31:48 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 335, MEM: 380297216


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.25
  Critical Path Slack:           2.90
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           2.80
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.54
  Critical Path Slack:           2.61
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.41
  Critical Path Slack:           6.79
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.55
  Critical Path Slack:           2.63
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.16
  Critical Path Slack:           0.01
  Critical Path Clk Period:      3.75
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          7.06
  Critical Path Slack:           0.02
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5171
  Leaf Cell Count:              10670
  Buf/Inv Cell Count:            1105
  Buf Cell Count:                 119
  Inv Cell Count:                 986
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8682
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        18419.75
  Noncombinational Area:     17072.00
  Buf/Inv Area:                969.00
  Total Buffer Area:           121.50
  Total Inverter Area:         847.50
  Macro/Black Box Area:      35512.06
  Net Area:                   8866.62
  Net XLength        :      251824.47
  Net YLength        :      251339.42
  -----------------------------------
  Cell Area:                 71003.81
  Design Area:               79870.43
  Net Length        :       503163.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         12666
  Nets With Violations:            51
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           51
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               13.97
  -----------------------------------------
  Overall Compile Time:               14.34
  Overall Compile Wall Clock Time:    14.42



Information: Updating database...
1
icc_shell> save_mw_cel -as ORCA_place_opt
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ORCA_place_opt. (UIG-5)
1
icc_shell> report_congestion -grc_based ?by_layer \-routing_stage global
Error: extra positional option '?by_layer' (CMD-012)
icc_shell> report_congestion -grc_based -by_layer \-routing_stage global
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 1422 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 1422 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,751.76,748.48)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 1422 
Net statistics:
Total number of nets     = 12664
Number of nets to route  = 12502
Number of single or zero port nets = 162
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-medium = 3
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 1422 
Average gCell capacity  1.70     on layer (1)    METAL
Average gCell capacity  5.19     on layer (2)    METAL2
Average gCell capacity  4.02     on layer (3)    METAL3
Average gCell capacity  3.51     on layer (4)    METAL4
Average gCell capacity  4.52     on layer (5)    METAL5
Average gCell capacity  3.81     on layer (6)    METAL6
Average number of tracks per gCell 9.04  on layer (1)    METAL
Average number of tracks per gCell 9.04  on layer (2)    METAL2
Average number of tracks per gCell 9.04  on layer (3)    METAL3
Average number of tracks per gCell 7.20  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 246036
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Build Congestion map] Total (MB): Used   35  Alloctr   36  Proc 1425 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    3 
[End of Build Data] Total (MB): Used   35  Alloctr   36  Proc 1425 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   35  Alloctr   36  Proc 1426 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used    7  Alloctr    7  Proc   15 
[End of Initial Routing] Total (MB): Used   42  Alloctr   43  Proc 1441 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1714 Max = 9 GRCs =  1738 (2.12%)
Initial. H routing: Overflow =   849 Max = 9 (GRCs =  1) GRCs =   848 (2.07%)
Initial. V routing: Overflow =   865 Max = 9 (GRCs =  1) GRCs =   890 (2.17%)
Initial. METAL      Overflow =    55 Max = 1 (GRCs = 42) GRCs =    69 (0.17%)
Initial. METAL2     Overflow =   621 Max = 9 (GRCs =  1) GRCs =   677 (1.65%)
Initial. METAL3     Overflow =   768 Max = 9 (GRCs =  1) GRCs =   732 (1.79%)
Initial. METAL4     Overflow =   243 Max = 6 (GRCs =  1) GRCs =   213 (0.52%)
Initial. METAL5     Overflow =    25 Max = 1 (GRCs =  5) GRCs =    47 (0.11%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    68 Max =  4 GRCs =   123 (0.37%)
Initial. H routing: Overflow =    33 Max =  1 (GRCs =  8) GRCs =    67 (0.41%)
Initial. V routing: Overflow =    35 Max =  4 (GRCs =  1) GRCs =    56 (0.34%)
Initial. METAL      Overflow =     2 Max =  0 (GRCs =  5) GRCs =     5 (0.03%)
Initial. METAL2     Overflow =     1 Max =  0 (GRCs =  9) GRCs =     9 (0.05%)
Initial. METAL3     Overflow =     7 Max =  1 (GRCs =  5) GRCs =    17 (0.10%)
Initial. METAL4     Overflow =    34 Max =  4 (GRCs =  1) GRCs =    47 (0.29%)
Initial. METAL5     Overflow =    23 Max =  1 (GRCs =  3) GRCs =    45 (0.27%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 529228.69
Initial. Layer METAL wire length = 9731.77
Initial. Layer METAL2 wire length = 171886.67
Initial. Layer METAL3 wire length = 181639.13
Initial. Layer METAL4 wire length = 72944.47
Initial. Layer METAL5 wire length = 63479.50
Initial. Layer METAL6 wire length = 29547.15
Initial. Total Number of Contacts = 82498
Initial. Via VIA12A count = 41526
Initial. Via VIA23 count = 34274
Initial. Via VIA34 count = 4435
Initial. Via VIA45 count = 1611
Initial. Via VIA56 count = 652
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   42  Alloctr   43  Proc 1441 
phase1. Routing result:
phase1. Both Dirs: Overflow =   540 Max = 7 GRCs =   627 (0.76%)
phase1. H routing: Overflow =   169 Max = 3 (GRCs =  6) GRCs =   232 (0.57%)
phase1. V routing: Overflow =   370 Max = 7 (GRCs =  1) GRCs =   395 (0.96%)
phase1. METAL      Overflow =    34 Max = 1 (GRCs = 25) GRCs =    43 (0.10%)
phase1. METAL2     Overflow =   312 Max = 7 (GRCs =  1) GRCs =   356 (0.87%)
phase1. METAL3     Overflow =   134 Max = 3 (GRCs =  6) GRCs =   189 (0.46%)
phase1. METAL4     Overflow =    58 Max = 6 (GRCs =  1) GRCs =    39 (0.10%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     6 Max =  1 GRCs =    21 (0.06%)
phase1. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     7 (0.04%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs =  2) GRCs =    14 (0.08%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  5) GRCs =     5 (0.03%)
phase1. METAL3     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     7 (0.04%)
phase1. METAL4     Overflow =     3 Max =  1 (GRCs =  2) GRCs =     9 (0.05%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 534961.64
phase1. Layer METAL wire length = 10040.19
phase1. Layer METAL2 wire length = 169768.80
phase1. Layer METAL3 wire length = 175394.60
phase1. Layer METAL4 wire length = 76032.12
phase1. Layer METAL5 wire length = 71367.43
phase1. Layer METAL6 wire length = 32358.51
phase1. Total Number of Contacts = 84041
phase1. Via VIA12A count = 41552
phase1. Via VIA23 count = 34168
phase1. Via VIA34 count = 5320
phase1. Via VIA45 count = 2200
phase1. Via VIA56 count = 801
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Phase2 Routing] Total (MB): Used   42  Alloctr   43  Proc 1443 
phase2. Routing result:
phase2. Both Dirs: Overflow =   444 Max = 8 GRCs =   372 (0.45%)
phase2. H routing: Overflow =   133 Max = 4 (GRCs =  1) GRCs =   113 (0.28%)
phase2. V routing: Overflow =   311 Max = 8 (GRCs =  1) GRCs =   259 (0.63%)
phase2. METAL      Overflow =    35 Max = 2 (GRCs =  1) GRCs =    44 (0.11%)
phase2. METAL2     Overflow =   268 Max = 8 (GRCs =  1) GRCs =   236 (0.58%)
phase2. METAL3     Overflow =    98 Max = 4 (GRCs =  1) GRCs =    69 (0.17%)
phase2. METAL4     Overflow =    43 Max = 4 (GRCs =  3) GRCs =    23 (0.06%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.01%)
phase2. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. V routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. METAL4     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 536184.53
phase2. Layer METAL wire length = 10102.06
phase2. Layer METAL2 wire length = 171018.36
phase2. Layer METAL3 wire length = 176125.78
phase2. Layer METAL4 wire length = 75180.26
phase2. Layer METAL5 wire length = 70890.88
phase2. Layer METAL6 wire length = 32867.20
phase2. Total Number of Contacts = 84140
phase2. Via VIA12A count = 41561
phase2. Via VIA23 count = 34242
phase2. Via VIA34 count = 5305
phase2. Via VIA45 count = 2207
phase2. Via VIA56 count = 825
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   42  Alloctr   43  Proc 1443 
phase3. Routing result:
phase3. Both Dirs: Overflow =   438 Max = 8 GRCs =   361 (0.44%)
phase3. H routing: Overflow =   132 Max = 4 (GRCs =  1) GRCs =   111 (0.27%)
phase3. V routing: Overflow =   306 Max = 8 (GRCs =  1) GRCs =   250 (0.61%)
phase3. METAL      Overflow =    35 Max = 2 (GRCs =  1) GRCs =    44 (0.11%)
phase3. METAL2     Overflow =   268 Max = 8 (GRCs =  1) GRCs =   231 (0.56%)
phase3. METAL3     Overflow =    97 Max = 4 (GRCs =  1) GRCs =    67 (0.16%)
phase3. METAL4     Overflow =    38 Max = 4 (GRCs =  3) GRCs =    19 (0.05%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     3 Max =  1 GRCs =     3 (0.01%)
phase3. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase3. V routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase3. METAL4     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 536163.14
phase3. Layer METAL wire length = 10153.72
phase3. Layer METAL2 wire length = 170794.02
phase3. Layer METAL3 wire length = 175629.61
phase3. Layer METAL4 wire length = 74891.40
phase3. Layer METAL5 wire length = 71301.49
phase3. Layer METAL6 wire length = 33392.89
phase3. Total Number of Contacts = 84149
phase3. Via VIA12A count = 41562
phase3. Via VIA23 count = 34225
phase3. Via VIA34 count = 5308
phase3. Via VIA45 count = 2219
phase3. Via VIA56 count = 835
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc   21 
[End of Whole Chip Routing] Total (MB): Used   42  Alloctr   43  Proc 1443 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 20.55 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization = 21.01 %
Peak    horizontal track utilization = 127.27 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   41  Alloctr   42  Proc 1443 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:09 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[GR: Done] Stage (MB): Used   34  Alloctr   35  Proc   21 
[GR: Done] Total (MB): Used   41  Alloctr   42  Proc 1443 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -30  Alloctr  -30  Proc    0 
[DBOUT] Total (MB): Used    6  Alloctr    7  Proc 1443 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   21 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1443 

Information: Reporting global route congestion data from Milkyway...

++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  23 GRCs with overflow: 23 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {267230 163910 270920 167600}: H routing capacity/demand =  0/2 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 2
 GRC {341030 267230 344720 270920}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {186050 481250 189740 484940}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {326270 366860 329960 370550}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {540290 518150 543980 521840}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {263540 64280 267230 67970}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {211880 580880 215570 584570}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {222950 211880 226640 215570}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {270920 56900 274610 60590}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {355790 492320 359480 496010}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {267230 163910 270920 167600}: H routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {211880 580880 215570 584570}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {359480 551360 363170 555050}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {355790 492320 359480 496010}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {263540 64280 267230 67970}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {97490 71660 101180 75350}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {341030 267230 344720 270920}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {171290 326270 174980 329960}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {270920 56900 274610 60590}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {189740 293060 193430 296750}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {687890 496010 691580 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {684200 496010 687890 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {680510 496010 684200 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {676820 496010 680510 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {673130 496010 676820 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {669440 496010 673130 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {665750 496010 669440 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {662060 496010 665750 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {658370 496010 662060 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL2 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  136 GRCs with overflow: 0 with H overflow and 136 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {318890 222950 322580 226640}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  1/9 (occupy rate = 9.00) with overflow 8
 GRC {163910 222950 167600 226640}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/10 (occupy rate = 3.33) with overflow 7
 GRC {322580 219260 326270 222950}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  2/6 (occupy rate = 3.00) with overflow 4
 GRC {160220 222950 163910 226640}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/8 (occupy rate = 2.00) with overflow 4
 GRC {322580 115940 326270 119630}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  2/6 (occupy rate = 3.00) with overflow 4
 GRC {322580 64280 326270 67970}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  2/5 (occupy rate = 2.50) with overflow 3
 GRC {318890 67970 322580 71660}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  1/4 (occupy rate = 4.00) with overflow 3
 GRC {160220 211880 163910 215570}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/7 (occupy rate = 1.75) with overflow 3
 GRC {219260 577190 222950 580880}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  9/12 (occupy rate = 1.33) with overflow 3
 GRC {318890 90110 322580 93800}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  1/4 (occupy rate = 4.00) with overflow 3

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {687890 496010 691580 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {684200 496010 687890 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {680510 496010 684200 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {676820 496010 680510 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {673130 496010 676820 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {669440 496010 673130 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {665750 496010 669440 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {662060 496010 665750 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {658370 496010 662060 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {318890 222950 322580 226640}: V routing capacity/demand =  1/9 (occupy rate = 9.00) with overflow 8
 GRC {163910 222950 167600 226640}: V routing capacity/demand =  3/10 (occupy rate = 3.33) with overflow 7
 GRC {322580 115940 326270 119630}: V routing capacity/demand =  2/6 (occupy rate = 3.00) with overflow 4
 GRC {160220 222950 163910 226640}: V routing capacity/demand =  4/8 (occupy rate = 2.00) with overflow 4
 GRC {322580 219260 326270 222950}: V routing capacity/demand =  2/6 (occupy rate = 3.00) with overflow 4
 GRC {318890 90110 322580 93800}: V routing capacity/demand =  1/4 (occupy rate = 4.00) with overflow 3
 GRC {219260 577190 222950 580880}: V routing capacity/demand =  9/12 (occupy rate = 1.33) with overflow 3
 GRC {160220 211880 163910 215570}: V routing capacity/demand =  4/7 (occupy rate = 1.75) with overflow 3
 GRC {322580 64280 326270 67970}: V routing capacity/demand =  2/5 (occupy rate = 2.50) with overflow 3
 GRC {425900 591950 429590 595640}: V routing capacity/demand =  3/6 (occupy rate = 2.00) with overflow 3
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL3 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  67 GRCs with overflow: 67 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {215570 588260 219260 591950}: H routing capacity/demand =  5/9 (occupy rate = 1.80), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 4
 GRC {219260 211880 222950 215570}: H routing capacity/demand =  1/4 (occupy rate = 4.00), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 3
 GRC {267230 64280 270920 67970}: H routing capacity/demand =  1/4 (occupy rate = 4.00), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 3
 GRC {167600 326270 171290 329960}: H routing capacity/demand =  6/9 (occupy rate = 1.50), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 3
 GRC {370550 211880 374240 215570}: H routing capacity/demand =  3/6 (occupy rate = 2.00), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 3
 GRC {370550 160220 374240 163910}: H routing capacity/demand =  2/5 (occupy rate = 2.50), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 3
 GRC {219260 625160 222950 628850}: H routing capacity/demand =  7/10 (occupy rate = 1.43), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 3
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  7/10 (occupy rate = 1.43), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 3
 GRC {219260 160220 222950 163910}: H routing capacity/demand =  0/2 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 2
 GRC {270920 418520 274610 422210}: H routing capacity/demand =  5/7 (occupy rate = 1.40), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 2

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {215570 588260 219260 591950}: H routing capacity/demand =  5/9 (occupy rate = 1.80) with overflow 4
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  7/10 (occupy rate = 1.43) with overflow 3
 GRC {370550 211880 374240 215570}: H routing capacity/demand =  3/6 (occupy rate = 2.00) with overflow 3
 GRC {219260 211880 222950 215570}: H routing capacity/demand =  1/4 (occupy rate = 4.00) with overflow 3
 GRC {370550 160220 374240 163910}: H routing capacity/demand =  2/5 (occupy rate = 2.50) with overflow 3
 GRC {267230 64280 270920 67970}: H routing capacity/demand =  1/4 (occupy rate = 4.00) with overflow 3
 GRC {167600 326270 171290 329960}: H routing capacity/demand =  6/9 (occupy rate = 1.50) with overflow 3
 GRC {219260 625160 222950 628850}: H routing capacity/demand =  7/10 (occupy rate = 1.43) with overflow 3
 GRC {219260 108560 222950 112250}: H routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {167600 680510 171290 684200}: H routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {687890 496010 691580 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {684200 496010 687890 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {680510 496010 684200 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {676820 496010 680510 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {673130 496010 676820 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {669440 496010 673130 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {665750 496010 669440 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {662060 496010 665750 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {658370 496010 662060 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL4 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  19 GRCs with overflow: 0 with H overflow and 19 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {270920 163910 274610 167600}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/4 (occupy rate = inf) with overflow 4
 GRC {219260 108560 222950 112250}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/4 (occupy rate = inf) with overflow 4
 GRC {219260 160220 222950 163910}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/4 (occupy rate = inf) with overflow 4
 GRC {270920 160220 274610 163910}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {270920 112250 274610 115940}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {219260 163910 222950 167600}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {322580 108560 326270 112250}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {219260 112250 222950 115940}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {322580 56900 326270 60590}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {215570 219260 219260 222950}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {687890 496010 691580 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {684200 496010 687890 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {680510 496010 684200 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {676820 496010 680510 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {673130 496010 676820 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {669440 496010 673130 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {665750 496010 669440 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {662060 496010 665750 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {658370 496010 662060 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {219260 108560 222950 112250}: V routing capacity/demand =  0/4 (occupy rate = inf) with overflow 4
 GRC {270920 163910 274610 167600}: V routing capacity/demand =  0/4 (occupy rate = inf) with overflow 4
 GRC {219260 160220 222950 163910}: V routing capacity/demand =  0/4 (occupy rate = inf) with overflow 4
 GRC {270920 160220 274610 163910}: V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {322580 108560 326270 112250}: V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {215570 219260 219260 222950}: V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {219260 112250 222950 115940}: V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {215570 215570 219260 219260}: V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {322580 56900 326270 60590}: V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
 GRC {219260 163910 222950 167600}: V routing capacity/demand =  0/2 (occupy rate = inf) with overflow 2
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL5 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {687890 496010 691580 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {684200 496010 687890 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {680510 496010 684200 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {676820 496010 680510 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {673130 496010 676820 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {669440 496010 673130 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {665750 496010 669440 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {662060 496010 665750 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {658370 496010 662060 499700}: H routing capacity/demand =  4/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {326270 407450 329960 411140}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {322580 407450 326270 411140}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {326270 370550 329960 374240}: H routing capacity/demand =  5/5 (occupy rate = 1.00) 
 GRC {322580 370550 326270 374240}: H routing capacity/demand =  5/5 (occupy rate = 1.00) 
 GRC {318890 370550 322580 374240}: H routing capacity/demand =  5/5 (occupy rate = 1.00) 
 GRC {315200 370550 318890 374240}: H routing capacity/demand =  5/5 (occupy rate = 1.00) 
 GRC {145460 407450 149150 411140}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {141770 407450 145460 411140}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {16310 407450 20000 411140}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {12620 407450 16310 411140}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {687890 496010 691580 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {684200 496010 687890 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {680510 496010 684200 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {676820 496010 680510 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {673130 496010 676820 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {669440 496010 673130 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {665750 496010 669440 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {662060 496010 665750 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {658370 496010 662060 499700}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL6 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/0 (occupy rate = 0.00) 
 GRC {687890 496010 691580 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {684200 496010 687890 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {680510 496010 684200 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {676820 496010 680510 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {673130 496010 676820 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/0 (occupy rate = 0.00) 
 GRC {669440 496010 673130 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {665750 496010 669440 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {662060 496010 665750 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {658370 496010 662060 499700}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {691580 496010 695270 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {687890 496010 691580 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {684200 496010 687890 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {680510 496010 684200 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {676820 496010 680510 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {673130 496010 676820 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {669440 496010 673130 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {665750 496010 669440 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {662060 496010 665750 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {658370 496010 662060 499700}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {219260 580880 222950 584570}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {149150 584570 152840 588260}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {149150 603020 152840 606710}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {211880 566120 215570 569810}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {149150 577190 152840 580880}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {363170 304130 366860 307820}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {329960 374240 333650 377930}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {149150 588260 152840 591950}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {366860 311510 370550 315200}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {149150 580880 152840 584570}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
++++++++++++++++++++++++++++++++++++++++++++++++
 Overall Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  16 GRCs with overflow: 9 with H overflow and 7 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {163910 222950 167600 226640}: H routing capacity/demand =  9/8 (occupy rate = 0.89), V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {318890 222950 322580 226640}: H routing capacity/demand =  11/10 (occupy rate = 0.91), V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  11/14 (occupy rate = 1.27), V routing capacity/demand =  13/13 (occupy rate = 1.00) with overflow 3
 GRC {322580 366860 326270 370550}: H routing capacity/demand =  9/8 (occupy rate = 0.89), V routing capacity/demand =  4/7 (occupy rate = 1.75) with overflow 3
 GRC {215570 588260 219260 591950}: H routing capacity/demand =  9/11 (occupy rate = 1.22), V routing capacity/demand =  12/11 (occupy rate = 0.92) with overflow 2
 GRC {219260 577190 222950 580880}: H routing capacity/demand =  6/4 (occupy rate = 0.67), V routing capacity/demand =  13/15 (occupy rate = 1.15) with overflow 2
 GRC {318890 377930 322580 381620}: H routing capacity/demand =  12/14 (occupy rate = 1.17), V routing capacity/demand =  14/15 (occupy rate = 1.07) with overflow 2
 GRC {318890 385310 322580 389000}: H routing capacity/demand =  12/10 (occupy rate = 0.83), V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {219260 160220 222950 163910}: H routing capacity/demand =  5/6 (occupy rate = 1.20), V routing capacity/demand =  13/5 (occupy rate = 0.38) with overflow 1
 GRC {315200 377930 318890 381620}: H routing capacity/demand =  12/13 (occupy rate = 1.08), V routing capacity/demand =  19/17 (occupy rate = 0.89) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  11/14 (occupy rate = 1.27) with overflow 3
 GRC {318890 377930 322580 381620}: H routing capacity/demand =  12/14 (occupy rate = 1.17) with overflow 2
 GRC {215570 588260 219260 591950}: H routing capacity/demand =  9/11 (occupy rate = 1.22) with overflow 2
 GRC {322580 381620 326270 385310}: H routing capacity/demand =  9/10 (occupy rate = 1.11) with overflow 1
 GRC {315200 377930 318890 381620}: H routing capacity/demand =  12/13 (occupy rate = 1.08) with overflow 1
 GRC {222950 573500 226640 577190}: H routing capacity/demand =  11/12 (occupy rate = 1.09) with overflow 1
 GRC {219260 160220 222950 163910}: H routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {167600 680510 171290 684200}: H routing capacity/demand =  7/8 (occupy rate = 1.14) with overflow 1
 GRC {322580 377930 326270 381620}: H routing capacity/demand =  10/11 (occupy rate = 1.10) with overflow 1
 GRC {315200 392690 318890 396380}: H routing capacity/demand =  14/14 (occupy rate = 1.00) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {163910 222950 167600 226640}: V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {318890 222950 322580 226640}: V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {322580 366860 326270 370550}: V routing capacity/demand =  4/7 (occupy rate = 1.75) with overflow 3
 GRC {219260 577190 222950 580880}: V routing capacity/demand =  13/15 (occupy rate = 1.15) with overflow 2
 GRC {318890 385310 322580 389000}: V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {318890 377930 322580 381620}: V routing capacity/demand =  14/15 (occupy rate = 1.07) with overflow 1
 GRC {318890 348410 322580 352100}: V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {322580 219260 326270 222950}: V routing capacity/demand =  6/6 (occupy rate = 1.00) 
 GRC {219260 573500 222950 577190}: V routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {163910 459110 167600 462800}: V routing capacity/demand =  6/6 (occupy rate = 1.00) 

1
icc_shell> 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    7  Proc 1443 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 1443 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,751.76,748.48)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 1443 
Net statistics:
Total number of nets     = 12664
Number of nets to route  = 12502
Number of single or zero port nets = 162
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-medium = 3
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 1443 
Average gCell capacity  1.70     on layer (1)    METAL
Average gCell capacity  5.19     on layer (2)    METAL2
Average gCell capacity  4.02     on layer (3)    METAL3
Average gCell capacity  3.51     on layer (4)    METAL4
Average gCell capacity  4.52     on layer (5)    METAL5
Average gCell capacity  3.81     on layer (6)    METAL6
Average number of tracks per gCell 9.04  on layer (1)    METAL
Average number of tracks per gCell 9.04  on layer (2)    METAL2
Average number of tracks per gCell 9.04  on layer (3)    METAL3
Average number of tracks per gCell 7.20  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 246036
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   35  Alloctr   36  Proc 1443 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used   35  Alloctr   36  Proc 1443 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   35  Alloctr   36  Proc 1443 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used    7  Alloctr    7  Proc    1 
[End of Initial Routing] Total (MB): Used   42  Alloctr   43  Proc 1444 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1714 Max = 9 GRCs =  1738 (2.12%)
Initial. H routing: Overflow =   849 Max = 9 (GRCs =  1) GRCs =   848 (2.07%)
Initial. V routing: Overflow =   865 Max = 9 (GRCs =  1) GRCs =   890 (2.17%)
Initial. METAL      Overflow =    55 Max = 1 (GRCs = 42) GRCs =    69 (0.17%)
Initial. METAL2     Overflow =   621 Max = 9 (GRCs =  1) GRCs =   677 (1.65%)
Initial. METAL3     Overflow =   768 Max = 9 (GRCs =  1) GRCs =   732 (1.79%)
Initial. METAL4     Overflow =   243 Max = 6 (GRCs =  1) GRCs =   213 (0.52%)
Initial. METAL5     Overflow =    25 Max = 1 (GRCs =  5) GRCs =    47 (0.11%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    68 Max =  4 GRCs =   123 (0.37%)
Initial. H routing: Overflow =    33 Max =  1 (GRCs =  8) GRCs =    67 (0.41%)
Initial. V routing: Overflow =    35 Max =  4 (GRCs =  1) GRCs =    56 (0.34%)
Initial. METAL      Overflow =     2 Max =  0 (GRCs =  5) GRCs =     5 (0.03%)
Initial. METAL2     Overflow =     1 Max =  0 (GRCs =  9) GRCs =     9 (0.05%)
Initial. METAL3     Overflow =     7 Max =  1 (GRCs =  5) GRCs =    17 (0.10%)
Initial. METAL4     Overflow =    34 Max =  4 (GRCs =  1) GRCs =    47 (0.29%)
Initial. METAL5     Overflow =    23 Max =  1 (GRCs =  3) GRCs =    45 (0.27%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 529228.69
Initial. Layer METAL wire length = 9731.77
Initial. Layer METAL2 wire length = 171886.67
Initial. Layer METAL3 wire length = 181639.13
Initial. Layer METAL4 wire length = 72944.47
Initial. Layer METAL5 wire length = 63479.50
Initial. Layer METAL6 wire length = 29547.15
Initial. Total Number of Contacts = 82498
Initial. Via VIA12A count = 41526
Initial. Via VIA23 count = 34274
Initial. Via VIA34 count = 4435
Initial. Via VIA45 count = 1611
Initial. Via VIA56 count = 652
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   42  Alloctr   43  Proc 1444 
phase1. Routing result:
phase1. Both Dirs: Overflow =   540 Max = 7 GRCs =   627 (0.76%)
phase1. H routing: Overflow =   169 Max = 3 (GRCs =  6) GRCs =   232 (0.57%)
phase1. V routing: Overflow =   370 Max = 7 (GRCs =  1) GRCs =   395 (0.96%)
phase1. METAL      Overflow =    34 Max = 1 (GRCs = 25) GRCs =    43 (0.10%)
phase1. METAL2     Overflow =   312 Max = 7 (GRCs =  1) GRCs =   356 (0.87%)
phase1. METAL3     Overflow =   134 Max = 3 (GRCs =  6) GRCs =   189 (0.46%)
phase1. METAL4     Overflow =    58 Max = 6 (GRCs =  1) GRCs =    39 (0.10%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     6 Max =  1 GRCs =    21 (0.06%)
phase1. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     7 (0.04%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs =  2) GRCs =    14 (0.08%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  5) GRCs =     5 (0.03%)
phase1. METAL3     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     7 (0.04%)
phase1. METAL4     Overflow =     3 Max =  1 (GRCs =  2) GRCs =     9 (0.05%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 534961.64
phase1. Layer METAL wire length = 10040.19
phase1. Layer METAL2 wire length = 169768.80
phase1. Layer METAL3 wire length = 175394.60
phase1. Layer METAL4 wire length = 76032.12
phase1. Layer METAL5 wire length = 71367.43
phase1. Layer METAL6 wire length = 32358.51
phase1. Total Number of Contacts = 84041
phase1. Via VIA12A count = 41552
phase1. Via VIA23 count = 34168
phase1. Via VIA34 count = 5320
phase1. Via VIA45 count = 2200
phase1. Via VIA56 count = 801
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Phase2 Routing] Total (MB): Used   42  Alloctr   43  Proc 1446 
phase2. Routing result:
phase2. Both Dirs: Overflow =   444 Max = 8 GRCs =   372 (0.45%)
phase2. H routing: Overflow =   133 Max = 4 (GRCs =  1) GRCs =   113 (0.28%)
phase2. V routing: Overflow =   311 Max = 8 (GRCs =  1) GRCs =   259 (0.63%)
phase2. METAL      Overflow =    35 Max = 2 (GRCs =  1) GRCs =    44 (0.11%)
phase2. METAL2     Overflow =   268 Max = 8 (GRCs =  1) GRCs =   236 (0.58%)
phase2. METAL3     Overflow =    98 Max = 4 (GRCs =  1) GRCs =    69 (0.17%)
phase2. METAL4     Overflow =    43 Max = 4 (GRCs =  3) GRCs =    23 (0.06%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.01%)
phase2. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. V routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. METAL4     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 536184.53
phase2. Layer METAL wire length = 10102.06
phase2. Layer METAL2 wire length = 171018.36
phase2. Layer METAL3 wire length = 176125.78
phase2. Layer METAL4 wire length = 75180.26
phase2. Layer METAL5 wire length = 70890.88
phase2. Layer METAL6 wire length = 32867.20
phase2. Total Number of Contacts = 84140
phase2. Via VIA12A count = 41561
phase2. Via VIA23 count = 34242
phase2. Via VIA34 count = 5305
phase2. Via VIA45 count = 2207
phase2. Via VIA56 count = 825
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   42  Alloctr   43  Proc 1446 
phase3. Routing result:
phase3. Both Dirs: Overflow =   438 Max = 8 GRCs =   361 (0.44%)
phase3. H routing: Overflow =   132 Max = 4 (GRCs =  1) GRCs =   111 (0.27%)
phase3. V routing: Overflow =   306 Max = 8 (GRCs =  1) GRCs =   250 (0.61%)
phase3. METAL      Overflow =    35 Max = 2 (GRCs =  1) GRCs =    44 (0.11%)
phase3. METAL2     Overflow =   268 Max = 8 (GRCs =  1) GRCs =   231 (0.56%)
phase3. METAL3     Overflow =    97 Max = 4 (GRCs =  1) GRCs =    67 (0.16%)
phase3. METAL4     Overflow =    38 Max = 4 (GRCs =  3) GRCs =    19 (0.05%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     3 Max =  1 GRCs =     3 (0.01%)
phase3. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase3. V routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase3. METAL4     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 536163.14
phase3. Layer METAL wire length = 10153.72
phase3. Layer METAL2 wire length = 170794.02
phase3. Layer METAL3 wire length = 175629.61
phase3. Layer METAL4 wire length = 74891.40
phase3. Layer METAL5 wire length = 71301.49
phase3. Layer METAL6 wire length = 33392.89
phase3. Total Number of Contacts = 84149
phase3. Via VIA12A count = 41562
phase3. Via VIA23 count = 34225
phase3. Via VIA34 count = 5308
phase3. Via VIA45 count = 2219
phase3. Via VIA56 count = 835
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    3 
[End of Whole Chip Routing] Total (MB): Used   42  Alloctr   43  Proc 1446 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 20.55 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization = 21.01 %
Peak    horizontal track utilization = 127.27 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   41  Alloctr   42  Proc 1446 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[GR: Done] Stage (MB): Used   34  Alloctr   35  Proc    3 
[GR: Done] Total (MB): Used   41  Alloctr   42  Proc 1446 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -30  Alloctr  -30  Proc    0 
[DBOUT] Total (MB): Used    6  Alloctr    7  Proc 1446 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1446 

Information: Reporting global route congestion data from Milkyway...

There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  16 GRCs with overflow: 9 with H overflow and 7 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {163910 222950 167600 226640}: H routing capacity/demand =  9/8 (occupy rate = 0.89), V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {318890 222950 322580 226640}: H routing capacity/demand =  11/10 (occupy rate = 0.91), V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  11/14 (occupy rate = 1.27), V routing capacity/demand =  13/13 (occupy rate = 1.00) with overflow 3
 GRC {322580 366860 326270 370550}: H routing capacity/demand =  9/8 (occupy rate = 0.89), V routing capacity/demand =  4/7 (occupy rate = 1.75) with overflow 3
 GRC {215570 588260 219260 591950}: H routing capacity/demand =  9/11 (occupy rate = 1.22), V routing capacity/demand =  12/11 (occupy rate = 0.92) with overflow 2
 GRC {219260 577190 222950 580880}: H routing capacity/demand =  6/4 (occupy rate = 0.67), V routing capacity/demand =  13/15 (occupy rate = 1.15) with overflow 2
 GRC {318890 377930 322580 381620}: H routing capacity/demand =  12/14 (occupy rate = 1.17), V routing capacity/demand =  14/15 (occupy rate = 1.07) with overflow 2
 GRC {318890 385310 322580 389000}: H routing capacity/demand =  12/10 (occupy rate = 0.83), V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {219260 160220 222950 163910}: H routing capacity/demand =  5/6 (occupy rate = 1.20), V routing capacity/demand =  13/5 (occupy rate = 0.38) with overflow 1
 GRC {315200 377930 318890 381620}: H routing capacity/demand =  12/13 (occupy rate = 1.08), V routing capacity/demand =  19/17 (occupy rate = 0.89) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  11/14 (occupy rate = 1.27) with overflow 3
 GRC {318890 377930 322580 381620}: H routing capacity/demand =  12/14 (occupy rate = 1.17) with overflow 2
 GRC {215570 588260 219260 591950}: H routing capacity/demand =  9/11 (occupy rate = 1.22) with overflow 2
 GRC {322580 381620 326270 385310}: H routing capacity/demand =  9/10 (occupy rate = 1.11) with overflow 1
 GRC {315200 377930 318890 381620}: H routing capacity/demand =  12/13 (occupy rate = 1.08) with overflow 1
 GRC {222950 573500 226640 577190}: H routing capacity/demand =  11/12 (occupy rate = 1.09) with overflow 1
 GRC {219260 160220 222950 163910}: H routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {167600 680510 171290 684200}: H routing capacity/demand =  7/8 (occupy rate = 1.14) with overflow 1
 GRC {322580 377930 326270 381620}: H routing capacity/demand =  10/11 (occupy rate = 1.10) with overflow 1
 GRC {315200 392690 318890 396380}: H routing capacity/demand =  14/14 (occupy rate = 1.00) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {163910 222950 167600 226640}: V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {318890 222950 322580 226640}: V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {322580 366860 326270 370550}: V routing capacity/demand =  4/7 (occupy rate = 1.75) with overflow 3
 GRC {219260 577190 222950 580880}: V routing capacity/demand =  13/15 (occupy rate = 1.15) with overflow 2
 GRC {318890 385310 322580 389000}: V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {318890 377930 322580 381620}: V routing capacity/demand =  14/15 (occupy rate = 1.07) with overflow 1
 GRC {318890 348410 322580 352100}: V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {322580 219260 326270 222950}: V routing capacity/demand =  6/6 (occupy rate = 1.00) 
 GRC {219260 573500 222950 577190}: V routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {163910 459110 167600 462800}: V routing capacity/demand =  6/6 (occupy rate = 1.00) 

icc_shell> report_design -physical
 
****************************************
Report : design
        -physical
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 06:37:28 2023
****************************************

****************************** P&R Summary ********************************
Date : Sun May 14 06:37:28 2023
Machine Host Name: crazy_one
Working Directory: /home/crazy/Work/IC_Compiler_2010.12-SP2/lab3_placement
Library Name:      orca_lib.mw
Cell Name:         ORCA_floorplanned.CEL;1
Design Statistics:
    Number of Macro Cells:         12
    Number of Module Cells:        10658
    Number of Pins:                64686
    Number of IO Pins:             144
    Number of Nets:                12664
    Average Pins Per Net (Signal): 3.41929

Chip Utilization:
    Total Macro Cell Area:         220296.39
    Total Std Cell Area:           214827.26
    Total Blockage Area:           240339.29
    Core Size:     width 711.35, height 708.48; area 503977.25
    Chip Size:     width 751.76, height 748.48; area 562677.32
    Std cells utilization:         81.49% 
    Cell/Core Ratio:               86.34%
    Cell/Chip Ratio:               77.33%
    Number of Cell Rows:            192

Master Instantiation:
        MasterName      Type    InstCount
        =================================
        nr02d0          STD     2223
        ad01d0          STD     1474
        senrq1          STD     723
        inv0d0          STD     708
        sdcrq1          STD     527
        nd02d0          STD     524
        nd12d0          STD     494
        sdnrq1          STD     446
        xr02d1          STD     340
        xn02d1          STD     306
        an02d0          STD     193
        ah01d0          STD     190
        aoi2222d1       STD     183
        nd02d1          STD     177
        oai21d1         STD     173
        aor22d1         STD     172
        inv0d1          STD     171
        aor222d1        STD     138
        or02d0          STD     132
        nd03d0          STD     112
        buffd1          STD     109
        sdcfq1          STD     96
        aoi21d1         STD     94
        xr03d1          STD     73
        nr03d0          STD     72
        aor21d1         STD     66
        mx02d0          STD     59
        sdcrq2          STD     55
        nd04d0          STD     53
        invbd7          STD     53
        an12d1          STD     45
        sdcrq4          STD     39
        or02d1          STD     37
        nr04d0          STD     34
        invbd2          STD     34
        an02d1          STD     28
        an03d0          STD     27
        aor221d1        STD     26
        sdnrn1          STD     25
        sdcrn1          STD     22
        invbd4          STD     20
        mx02d4          STD     18
        aor211d1        STD     17
        sdnfb1          STD     16
        an04d0          STD     14
        aoim22d1        STD     11
        ora21d1         STD     11
        an03d1          STD     10
        secrq4          STD     10
        buffd2          STD     10
        senrq2          STD     9
        nr03d1          STD     8
        or03d0          STD     6
        ad01d1          STD     5
        lanlq1          STD     4
        oai221d1        STD     4
        ad01d2          STD     4
        aor31d1         STD     3
        an04d1          STD     3
        nd23d1          STD     3
        nd12d1          STD     3
        or04d0          STD     3
        secrq1          STD     3
        aon211d1        STD     1
        slnlq1          STD     1
        ah01d1          STD     1
        nr02d1          STD     1
        nr03d2          STD     1
        oaim211d1       STD     1
        mi02d0          STD     1
        oan211d1        STD     1
        nr23d1          STD     1
        cg01d0          STD     1
        ram8x64         MACRO   8
        ram16x128       MACRO   4
        =================================

Timing/Optimization Information:

Global Routing Information:

Track Assignment Information:

Detailed Routing Information:

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal2 Wire Length(count):               2237.91(8)
    metal3 Wire Length(count):               5212.88(12)
    metal4 Wire Length(count):               2993.92(4)
  ==============================================
    Total Wire Length(count):               10444.71(24)
    Number of via2 Contacts:             16
    Number of via3 Contacts:             14
  ==============================================
    Total Number of Contacts:       30

Stripe Wiring Statistics:
    metal3 Wire Length(count):              10105.32(30)
    metal4 Wire Length(count):              10725.18(30)
  ==============================================
    Total Wire Length(count):               20830.50(60)
    Number of via2 Contacts:             38
    Number of via3 Contacts:            268
  ==============================================
    Total Number of Contacts:      306

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             102989.85(425)
    metal2 Wire Length(count):                 76.21(39)
    metal3 Wire Length(count):                153.47(58)
    metal4 Wire Length(count):                  0.59(1)
    metal5 Wire Length(count):                 11.56(1)
  ==============================================
    Total Wire Length(count):              103231.68(524)
    Number of via1 Contacts:           1648
    Number of via2 Contacts:           1358
    Number of via3 Contacts:           1272
    Number of via4 Contacts:              2
  ==============================================
    Total Number of Contacts:     4280

Signal Wiring Statistics:
      Mask Name      Contact Code    Number Of Contacts    Percentage

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
  ==============================================================
    Total              0.00                      0.00
1
icc_shell> report_qor
 
****************************************
Report : qor
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 06:38:21 2023
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.25
  Critical Path Slack:           2.90
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           2.80
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.54
  Critical Path Slack:           2.61
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.41
  Critical Path Slack:           6.79
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:         -6.34
  No. of Hold Violations:       48.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.55
  Critical Path Slack:           2.63
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.16
  Critical Path Slack:           0.01
  Critical Path Clk Period:      3.75
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -3.63
  No. of Hold Violations:       42.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          7.06
  Critical Path Slack:           0.02
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5171
  Leaf Cell Count:              10670
  Buf/Inv Cell Count:            1105
  Buf Cell Count:                 119
  Inv Cell Count:                 986
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8682
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18419.750000
  Noncombinational Area: 17072.000000
  Buf/Inv Area:            969.000000
  Total Buffer Area:           121.50
  Total Inverter Area:         847.50
  Macro/Black Box Area:  35512.060547
  Net Area:               8866.619545
  Net XLength        :      251824.47
  Net YLength        :      251339.42
  -----------------------------------
  Cell Area:             71003.810547
  Design Area:           79870.430092
  Net Length        :       503163.88


  Design Rules
  -----------------------------------
  Total Number of Nets:         12666
  Nets With Violations:            51
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           51
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               13.97
  -----------------------------------------
  Overall Compile Time:               14.34
  Overall Compile Wall Clock Time:    14.42

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.14  TNS: 9.98  Number of Violating Paths: 90

  --------------------------------------------------------------------


1
icc_shell> report_power
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
 
****************************************
Report : power
        -analysis_effort low
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 06:39:06 2023
****************************************


Library(s) Used:

    cb13fs120_tsmc_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db)
    ram8x64_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db)
    ram16x128_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db)


Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
ORCA_TOP               ForQA             cb13fs120_tsmc_max


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =  33.6825 mW  (100%)
  Net Switching Power  =  57.3282 uW    (0%)
                         ---------
Total Dynamic Power    =  33.7398 mW  (100%)

Cell Leakage Power     = 423.4073 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory            33.4863        8.7975e-03        2.5159e+08           33.7467  (  98.78%)
black_box          0.0000            0.0000        4.9104e+04        4.9104e-05  (   0.00%)
clock_network  1.2702e-02            0.0000        3.7890e+05        1.3081e-02  (   0.04%)
register       -8.0009e-03        7.8735e-03        8.9126e+07        8.8999e-02 (   0.26%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1914        4.0660e-02        8.2258e+07            0.3144  (   0.92%)
--------------------------------------------------------------------------------------------------
Total             33.6825 mW     5.7331e-02 mW     4.2341e+08 pW        34.1632 mW
1
icc_shell> set_power_options -dynamic true
Warning: Starting with version 2011.09, the set_power_options command will no longer be supported. (OBS-001)
Error: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
0
icc_shell> set_optimize_pre_cts_power_options
1
icc_shell> psynopt -area_recovery -power
  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05   71003.8      0.00       0.0     590.0                           414640832.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05   71003.8      0.00       0.0     590.0                           414640832.0000
    0:00:05   71003.8      0.00       0.0     590.0                           414640832.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:06   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:07   71003.8      0.00       0.0     590.0                           414633216.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:49 2023
****************************************
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        141997   sites, (non-fixed:141997 fixed:0)
                      10658    cells, (non-fixed:10658  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       73 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:49 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:49 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:11   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:11   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:11   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:11   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:11   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:11   71003.8      0.00       0.0     590.0                           414633216.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:54 2023
****************************************
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        141997   sites, (non-fixed:141997 fixed:0)
                      10658    cells, (non-fixed:10658  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       73 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:54 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:54 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:15   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:15   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:15   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:15   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:15   71003.8      0.00       0.0     590.0                           414633216.0000
    0:00:15   71003.8      0.00       0.0     590.0                           414633216.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:58 2023
****************************************
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.49%  (141997/(333120-158860))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        141997   sites, (non-fixed:141997 fixed:0)
                      10658    cells, (non-fixed:10658  fixed:0)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      158860   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       73 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:58 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 06:40:58 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214827.3
  Total fixed cell area: 214859.5
  Total physical cell area: 429686.8
  Core area: (20000 20000 731350 728480)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 480, MEM: 404774912


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.25
  Critical Path Slack:           2.90
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           2.80
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.54
  Critical Path Slack:           2.61
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.41
  Critical Path Slack:           6.79
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.55
  Critical Path Slack:           2.63
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.16
  Critical Path Slack:           0.01
  Critical Path Clk Period:      3.75
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          7.06
  Critical Path Slack:           0.02
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5171
  Leaf Cell Count:              10670
  Buf/Inv Cell Count:            1105
  Buf Cell Count:                 119
  Inv Cell Count:                 986
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8682
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18419.750000
  Noncombinational Area: 17072.000000
  Buf/Inv Area:            969.000000
  Total Buffer Area:           121.50
  Total Inverter Area:         847.50
  Macro/Black Box Area:  35512.060547
  Net Area:               8866.619545
  Net XLength        :      251824.75
  Net YLength        :      251354.69
  -----------------------------------
  Cell Area:             71003.810547
  Design Area:           79870.430092
  Net Length        :       503179.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         12666
  Nets With Violations:            51
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           51
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.79
  -----------------------------------------
  Overall Compile Time:               18.38
  Overall Compile Wall Clock Time:    18.49



Information: Updating database...
1
icc_shell> 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    7  Proc 1446 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Read DB] Total (MB): Used   28  Alloctr   29  Proc 1446 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,751.76,748.48)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 1446 
Net statistics:
Total number of nets     = 12664
Number of nets to route  = 12502
Number of single or zero port nets = 162
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-medium = 3
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 1446 
Average gCell capacity  1.70     on layer (1)    METAL
Average gCell capacity  5.19     on layer (2)    METAL2
Average gCell capacity  4.02     on layer (3)    METAL3
Average gCell capacity  3.51     on layer (4)    METAL4
Average gCell capacity  4.52     on layer (5)    METAL5
Average gCell capacity  3.81     on layer (6)    METAL6
Average number of tracks per gCell 9.04  on layer (1)    METAL
Average number of tracks per gCell 9.04  on layer (2)    METAL2
Average number of tracks per gCell 9.04  on layer (3)    METAL3
Average number of tracks per gCell 7.20  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 246036
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   35  Alloctr   36  Proc 1446 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used   35  Alloctr   36  Proc 1446 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   35  Alloctr   36  Proc 1446 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Initial Routing] Total (MB): Used   42  Alloctr   43  Proc 1447 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1701 Max = 10 GRCs =  1696 (2.07%)
Initial. H routing: Overflow =   822 Max = 10 (GRCs =  1) GRCs =   810 (1.98%)
Initial. V routing: Overflow =   879 Max =  7 (GRCs =  2) GRCs =   886 (2.16%)
Initial. METAL      Overflow =    50 Max =  1 (GRCs = 38) GRCs =    63 (0.15%)
Initial. METAL2     Overflow =   634 Max =  7 (GRCs =  2) GRCs =   670 (1.63%)
Initial. METAL3     Overflow =   750 Max = 10 (GRCs =  1) GRCs =   712 (1.74%)
Initial. METAL4     Overflow =   244 Max =  6 (GRCs =  1) GRCs =   216 (0.53%)
Initial. METAL5     Overflow =    21 Max =  1 (GRCs =  8) GRCs =    35 (0.09%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    55 Max =  4 GRCs =    92 (0.28%)
Initial. H routing: Overflow =    22 Max =  1 (GRCs =  7) GRCs =    45 (0.27%)
Initial. V routing: Overflow =    33 Max =  4 (GRCs =  1) GRCs =    47 (0.29%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  1) GRCs =     1 (0.01%)
Initial. METAL2     Overflow =     0 Max =  0 (GRCs =  4) GRCs =     4 (0.02%)
Initial. METAL3     Overflow =     3 Max =  1 (GRCs =  2) GRCs =    12 (0.07%)
Initial. METAL4     Overflow =    33 Max =  4 (GRCs =  1) GRCs =    43 (0.26%)
Initial. METAL5     Overflow =    18 Max =  1 (GRCs =  5) GRCs =    32 (0.19%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 529258.87
Initial. Layer METAL wire length = 9489.87
Initial. Layer METAL2 wire length = 171815.57
Initial. Layer METAL3 wire length = 182381.73
Initial. Layer METAL4 wire length = 72693.21
Initial. Layer METAL5 wire length = 63240.68
Initial. Layer METAL6 wire length = 29637.81
Initial. Total Number of Contacts = 82485
Initial. Via VIA12A count = 41528
Initial. Via VIA23 count = 34232
Initial. Via VIA34 count = 4482
Initial. Via VIA45 count = 1599
Initial. Via VIA56 count = 644
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   42  Alloctr   43  Proc 1447 
phase1. Routing result:
phase1. Both Dirs: Overflow =   538 Max = 6 GRCs =   629 (0.77%)
phase1. H routing: Overflow =   163 Max = 3 (GRCs =  5) GRCs =   232 (0.57%)
phase1. V routing: Overflow =   375 Max = 6 (GRCs =  4) GRCs =   397 (0.97%)
phase1. METAL      Overflow =    34 Max = 1 (GRCs = 23) GRCs =    45 (0.11%)
phase1. METAL2     Overflow =   315 Max = 6 (GRCs =  3) GRCs =   358 (0.87%)
phase1. METAL3     Overflow =   129 Max = 3 (GRCs =  5) GRCs =   187 (0.46%)
phase1. METAL4     Overflow =    60 Max = 6 (GRCs =  1) GRCs =    39 (0.10%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     6 Max =  1 GRCs =    19 (0.06%)
phase1. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     5 (0.03%)
phase1. V routing: Overflow =     4 Max =  1 (GRCs =  3) GRCs =    14 (0.08%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  3) GRCs =     3 (0.02%)
phase1. METAL3     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     5 (0.03%)
phase1. METAL4     Overflow =     4 Max =  1 (GRCs =  3) GRCs =    11 (0.07%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 535379.17
phase1. Layer METAL wire length = 10018.51
phase1. Layer METAL2 wire length = 168984.98
phase1. Layer METAL3 wire length = 177457.34
phase1. Layer METAL4 wire length = 75098.02
phase1. Layer METAL5 wire length = 69969.84
phase1. Layer METAL6 wire length = 33850.49
phase1. Total Number of Contacts = 84089
phase1. Via VIA12A count = 41577
phase1. Via VIA23 count = 34200
phase1. Via VIA34 count = 5326
phase1. Via VIA45 count = 2190
phase1. Via VIA56 count = 796
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Phase2 Routing] Total (MB): Used   42  Alloctr   43  Proc 1449 
phase2. Routing result:
phase2. Both Dirs: Overflow =   454 Max = 8 GRCs =   376 (0.46%)
phase2. H routing: Overflow =   132 Max = 3 (GRCs =  9) GRCs =   111 (0.27%)
phase2. V routing: Overflow =   321 Max = 8 (GRCs =  1) GRCs =   265 (0.65%)
phase2. METAL      Overflow =    31 Max = 1 (GRCs = 20) GRCs =    43 (0.10%)
phase2. METAL2     Overflow =   271 Max = 8 (GRCs =  1) GRCs =   242 (0.59%)
phase2. METAL3     Overflow =   101 Max = 3 (GRCs =  9) GRCs =    68 (0.17%)
phase2. METAL4     Overflow =    50 Max = 6 (GRCs =  1) GRCs =    23 (0.06%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.01%)
phase2. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.02%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. METAL4     Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.02%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 536227.48
phase2. Layer METAL wire length = 10098.81
phase2. Layer METAL2 wire length = 169733.62
phase2. Layer METAL3 wire length = 177853.86
phase2. Layer METAL4 wire length = 74555.16
phase2. Layer METAL5 wire length = 69736.04
phase2. Layer METAL6 wire length = 34249.99
phase2. Total Number of Contacts = 84213
phase2. Via VIA12A count = 41577
phase2. Via VIA23 count = 34267
phase2. Via VIA34 count = 5346
phase2. Via VIA45 count = 2212
phase2. Via VIA56 count = 811
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   42  Alloctr   43  Proc 1449 
phase3. Routing result:
phase3. Both Dirs: Overflow =   455 Max = 8 GRCs =   375 (0.46%)
phase3. H routing: Overflow =   130 Max = 3 (GRCs =  9) GRCs =   109 (0.27%)
phase3. V routing: Overflow =   325 Max = 8 (GRCs =  1) GRCs =   266 (0.65%)
phase3. METAL      Overflow =    32 Max = 1 (GRCs = 20) GRCs =    44 (0.11%)
phase3. METAL2     Overflow =   275 Max = 8 (GRCs =  1) GRCs =   243 (0.59%)
phase3. METAL3     Overflow =    98 Max = 3 (GRCs =  9) GRCs =    65 (0.16%)
phase3. METAL4     Overflow =    50 Max = 6 (GRCs =  1) GRCs =    23 (0.06%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.01%)
phase3. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase3. V routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.02%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase3. METAL4     Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.02%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 536234.61
phase3. Layer METAL wire length = 10150.47
phase3. Layer METAL2 wire length = 169773.55
phase3. Layer METAL3 wire length = 177868.67
phase3. Layer METAL4 wire length = 74534.17
phase3. Layer METAL5 wire length = 69672.23
phase3. Layer METAL6 wire length = 34235.54
phase3. Total Number of Contacts = 84220
phase3. Via VIA12A count = 41577
phase3. Via VIA23 count = 34262
phase3. Via VIA34 count = 5350
phase3. Via VIA45 count = 2214
phase3. Via VIA56 count = 817
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    2 
[End of Whole Chip Routing] Total (MB): Used   42  Alloctr   43  Proc 1449 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 20.53 %
Peak    vertical track utilization   = 166.67 %
Average horizontal track utilization = 21.05 %
Peak    horizontal track utilization = 175.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   41  Alloctr   42  Proc 1449 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:09 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[GR: Done] Stage (MB): Used   34  Alloctr   35  Proc    2 
[GR: Done] Total (MB): Used   41  Alloctr   42  Proc 1449 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -30  Alloctr  -30  Proc    0 
[DBOUT] Total (MB): Used    6  Alloctr    7  Proc 1449 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1449 

Information: Reporting global route congestion data from Milkyway...

There are 41006 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  17 GRCs with overflow: 9 with H overflow and 8 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {163910 222950 167600 226640}: H routing capacity/demand =  9/7 (occupy rate = 0.78), V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {318890 222950 322580 226640}: H routing capacity/demand =  11/9 (occupy rate = 0.82), V routing capacity/demand =  6/9 (occupy rate = 1.50) with overflow 3
 GRC {215570 163910 219260 167600}: H routing capacity/demand =  4/7 (occupy rate = 1.75), V routing capacity/demand =  12/10 (occupy rate = 0.83) with overflow 3
 GRC {370550 211880 374240 215570}: H routing capacity/demand =  8/10 (occupy rate = 1.25), V routing capacity/demand =  11/8 (occupy rate = 0.73) with overflow 2
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  11/13 (occupy rate = 1.18), V routing capacity/demand =  13/12 (occupy rate = 0.92) with overflow 2
 GRC {219260 577190 222950 580880}: H routing capacity/demand =  6/5 (occupy rate = 0.83), V routing capacity/demand =  13/14 (occupy rate = 1.08) with overflow 1
 GRC {322580 219260 326270 222950}: H routing capacity/demand =  5/1 (occupy rate = 0.20), V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {160220 222950 163910 226640}: H routing capacity/demand =  11/8 (occupy rate = 0.73), V routing capacity/demand =  12/13 (occupy rate = 1.08) with overflow 1
 GRC {318890 348410 322580 352100}: H routing capacity/demand =  11/7 (occupy rate = 0.64), V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {322580 64280 326270 67970}: H routing capacity/demand =  5/6 (occupy rate = 1.20), V routing capacity/demand =  6/5 (occupy rate = 0.83) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {215570 163910 219260 167600}: H routing capacity/demand =  4/7 (occupy rate = 1.75) with overflow 3
 GRC {219260 573500 222950 577190}: H routing capacity/demand =  11/13 (occupy rate = 1.18) with overflow 2
 GRC {370550 211880 374240 215570}: H routing capacity/demand =  8/10 (occupy rate = 1.25) with overflow 2
 GRC {318890 64280 322580 67970}: H routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {219260 160220 222950 163910}: H routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {322580 64280 326270 67970}: H routing capacity/demand =  5/6 (occupy rate = 1.20) with overflow 1
 GRC {215570 599330 219260 603020}: H routing capacity/demand =  10/11 (occupy rate = 1.10) with overflow 1
 GRC {215570 588260 219260 591950}: H routing capacity/demand =  9/10 (occupy rate = 1.11) with overflow 1
 GRC {315200 377930 318890 381620}: H routing capacity/demand =  12/13 (occupy rate = 1.08) with overflow 1
 GRC {211880 595640 215570 599330}: H routing capacity/demand =  11/11 (occupy rate = 1.00) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {163910 222950 167600 226640}: V routing capacity/demand =  6/10 (occupy rate = 1.67) with overflow 4
 GRC {318890 222950 322580 226640}: V routing capacity/demand =  6/9 (occupy rate = 1.50) with overflow 3
 GRC {219260 577190 222950 580880}: V routing capacity/demand =  13/14 (occupy rate = 1.08) with overflow 1
 GRC {318890 377930 322580 381620}: V routing capacity/demand =  14/15 (occupy rate = 1.07) with overflow 1
 GRC {322580 219260 326270 222950}: V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {160220 222950 163910 226640}: V routing capacity/demand =  12/13 (occupy rate = 1.08) with overflow 1
 GRC {318890 385310 322580 389000}: V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {318890 348410 322580 352100}: V routing capacity/demand =  6/7 (occupy rate = 1.17) with overflow 1
 GRC {322580 366860 326270 370550}: V routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {211880 156530 215570 160220}: V routing capacity/demand =  16/16 (occupy rate = 1.00) 

icc_shell> report_design -physical
 
****************************************
Report : design
        -physical
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 06:42:31 2023
****************************************

****************************** P&R Summary ********************************
Date : Sun May 14 06:42:31 2023
Machine Host Name: crazy_one
Working Directory: /home/crazy/Work/IC_Compiler_2010.12-SP2/lab3_placement
Library Name:      orca_lib.mw
Cell Name:         ORCA_floorplanned.CEL;1
Design Statistics:
    Number of Macro Cells:         12
    Number of Module Cells:        10658
    Number of Pins:                64686
    Number of IO Pins:             144
    Number of Nets:                12664
    Average Pins Per Net (Signal): 3.41929

Chip Utilization:
    Total Macro Cell Area:         220296.39
    Total Std Cell Area:           214827.26
    Total Blockage Area:           240339.29
    Core Size:     width 711.35, height 708.48; area 503977.25
    Chip Size:     width 751.76, height 748.48; area 562677.32
    Std cells utilization:         81.49% 
    Cell/Core Ratio:               86.34%
    Cell/Chip Ratio:               77.33%
    Number of Cell Rows:            192

Master Instantiation:
        MasterName      Type    InstCount
        =================================
        nr02d0          STD     2223
        ad01d0          STD     1474
        senrq1          STD     723
        inv0d0          STD     710
        sdcrq1          STD     527
        nd02d0          STD     524
        nd12d0          STD     494
        sdnrq1          STD     446
        xr02d1          STD     340
        xn02d1          STD     306
        an02d0          STD     193
        ah01d0          STD     190
        aoi2222d1       STD     183
        nd02d1          STD     177
        oai21d1         STD     173
        aor22d1         STD     172
        inv0d1          STD     169
        aor222d1        STD     138
        or02d0          STD     133
        nd03d0          STD     112
        buffd1          STD     109
        sdcfq1          STD     96
        aoi21d1         STD     94
        xr03d1          STD     73
        nr03d0          STD     72
        aor21d1         STD     66
        mx02d0          STD     59
        sdcrq2          STD     55
        nd04d0          STD     53
        invbd7          STD     53
        an12d1          STD     45
        sdcrq4          STD     39
        or02d1          STD     36
        nr04d0          STD     34
        invbd2          STD     34
        an02d1          STD     28
        an03d0          STD     27
        aor221d1        STD     26
        sdnrn1          STD     25
        sdcrn1          STD     22
        invbd4          STD     20
        mx02d4          STD     18
        aor211d1        STD     17
        sdnfb1          STD     16
        an04d0          STD     14
        aoim22d1        STD     11
        ora21d1         STD     11
        an03d1          STD     10
        secrq4          STD     10
        buffd2          STD     10
        senrq2          STD     9
        nr03d1          STD     8
        or03d0          STD     6
        ad01d1          STD     5
        lanlq1          STD     4
        oai221d1        STD     4
        ad01d2          STD     4
        aor31d1         STD     3
        an04d1          STD     3
        nd23d1          STD     3
        nd12d1          STD     3
        or04d0          STD     3
        secrq1          STD     3
        aon211d1        STD     1
        slnlq1          STD     1
        ah01d1          STD     1
        nr02d1          STD     1
        nr03d2          STD     1
        oaim211d1       STD     1
        mi02d0          STD     1
        oan211d1        STD     1
        nr23d1          STD     1
        cg01d0          STD     1
        ram8x64         MACRO   8
        ram16x128       MACRO   4
        =================================

Timing/Optimization Information:

Global Routing Information:

Track Assignment Information:

Detailed Routing Information:

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal2 Wire Length(count):               2237.91(8)
    metal3 Wire Length(count):               5212.88(12)
    metal4 Wire Length(count):               2993.92(4)
  ==============================================
    Total Wire Length(count):               10444.71(24)
    Number of via2 Contacts:             16
    Number of via3 Contacts:             14
  ==============================================
    Total Number of Contacts:       30

Stripe Wiring Statistics:
    metal3 Wire Length(count):              10105.32(30)
    metal4 Wire Length(count):              10725.18(30)
  ==============================================
    Total Wire Length(count):               20830.50(60)
    Number of via2 Contacts:             38
    Number of via3 Contacts:            268
  ==============================================
    Total Number of Contacts:      306

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             102989.85(425)
    metal2 Wire Length(count):                 76.21(39)
    metal3 Wire Length(count):                153.47(58)
    metal4 Wire Length(count):                  0.59(1)
    metal5 Wire Length(count):                 11.56(1)
  ==============================================
    Total Wire Length(count):              103231.68(524)
    Number of via1 Contacts:           1648
    Number of via2 Contacts:           1358
    Number of via3 Contacts:           1272
    Number of via4 Contacts:              2
  ==============================================
    Total Number of Contacts:     4280

Signal Wiring Statistics:
      Mask Name      Contact Code    Number Of Contacts    Percentage

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
  ==============================================================
    Total              0.00                      0.00
1
icc_shell> report_qor
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 06:43:20 2023
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.25
  Critical Path Slack:           2.90
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           2.80
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.54
  Critical Path Slack:           2.61
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.41
  Critical Path Slack:           6.79
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:         -6.34
  No. of Hold Violations:       48.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.55
  Critical Path Slack:           2.63
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.16
  Critical Path Slack:           0.01
  Critical Path Clk Period:      3.75
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -3.63
  No. of Hold Violations:       42.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          7.06
  Critical Path Slack:           0.02
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5171
  Leaf Cell Count:              10670
  Buf/Inv Cell Count:            1105
  Buf Cell Count:                 119
  Inv Cell Count:                 986
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8682
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18419.750000
  Noncombinational Area: 17072.000000
  Buf/Inv Area:            969.000000
  Total Buffer Area:           121.50
  Total Inverter Area:         847.50
  Macro/Black Box Area:  35512.060547
  Net Area:               8866.619545
  Net XLength        :      251824.75
  Net YLength        :      251354.69
  -----------------------------------
  Cell Area:             71003.810547
  Design Area:           79870.430092
  Net Length        :       503179.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         12666
  Nets With Violations:            51
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           51
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.79
  -----------------------------------------
  Overall Compile Time:               18.38
  Overall Compile Wall Clock Time:    18.49

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.14  TNS: 9.98  Number of Violating Paths: 90

  --------------------------------------------------------------------


1
icc_shell> save_mw_cel -as ORCA_placed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ORCA_placed. (UIG-5)
1
icc_shell> 