module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 
    
    wire n1,n2;
      
    assign out = n1|n2;
    assign out_n=~n1 & ~n2;
    assign n1 = a&b,n2 = c&d;
   

endmodule
