--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml wrapper_RCA_16bit.twx wrapper_RCA_16bit.ncd -o
wrapper_RCA_16bit.twr wrapper_RCA_16bit.pcf -ucf timing_rca_16bit.ucf

Design file:              wrapper_RCA_16bit.ncd
Physical constraint file: wrapper_RCA_16bit.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 3.3 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 578 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.159ns.
--------------------------------------------------------------------------------

Paths for end point out_11 (SLICE_X86Y126.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_7 (FF)
  Destination:          out_11 (FF)
  Requirement:          3.300ns
  Data Path Delay:      3.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_7 to out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y128.DQ     Tcko                  0.456   in2_reg<7>
                                                       in2_reg_7
    SLICE_X87Y127.B1     net (fanout=6)        0.853   in2_reg<7>
    SLICE_X87Y127.B      Tilo                  0.124   out_8
                                                       rca_16bit/rca_4bit_1/fa3/cout1_SW1
    SLICE_X86Y127.A6     net (fanout=7)        0.515   N4
    SLICE_X86Y127.A      Tilo                  0.124   in1_reg<7>
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW1
    SLICE_X86Y126.C4     net (fanout=3)        0.933   N29
    SLICE_X86Y126.CLK    Tas                   0.093   out_14
                                                       rca_16bit/rca_4bit_2/fa3/ha2/Mxor_sum_xo<0>1
                                                       out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.797ns logic, 2.301ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_8 (FF)
  Destination:          out_11 (FF)
  Requirement:          3.300ns
  Data Path Delay:      3.068ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_8 to out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y127.AQ     Tcko                  0.456   in1_reg<9>
                                                       in2_reg_8
    SLICE_X87Y127.B2     net (fanout=5)        0.823   in2_reg<8>
    SLICE_X87Y127.B      Tilo                  0.124   out_8
                                                       rca_16bit/rca_4bit_1/fa3/cout1_SW1
    SLICE_X86Y127.A6     net (fanout=7)        0.515   N4
    SLICE_X86Y127.A      Tilo                  0.124   in1_reg<7>
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW1
    SLICE_X86Y126.C4     net (fanout=3)        0.933   N29
    SLICE_X86Y126.CLK    Tas                   0.093   out_14
                                                       rca_16bit/rca_4bit_2/fa3/ha2/Mxor_sum_xo<0>1
                                                       out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.797ns logic, 2.271ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_9 (FF)
  Destination:          out_11 (FF)
  Requirement:          3.300ns
  Data Path Delay:      3.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_9 to out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y127.AMUX   Tshcko                0.594   out_8
                                                       in2_reg_9
    SLICE_X87Y127.B3     net (fanout=3)        0.671   in2_reg<9>
    SLICE_X87Y127.B      Tilo                  0.124   out_8
                                                       rca_16bit/rca_4bit_1/fa3/cout1_SW1
    SLICE_X86Y127.A6     net (fanout=7)        0.515   N4
    SLICE_X86Y127.A      Tilo                  0.124   in1_reg<7>
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW1
    SLICE_X86Y126.C4     net (fanout=3)        0.933   N29
    SLICE_X86Y126.CLK    Tas                   0.093   out_14
                                                       rca_16bit/rca_4bit_2/fa3/ha2/Mxor_sum_xo<0>1
                                                       out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (0.935ns logic, 2.119ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point out_14 (SLICE_X86Y126.D4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_7 (FF)
  Destination:          out_14 (FF)
  Requirement:          3.300ns
  Data Path Delay:      3.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_7 to out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y128.DQ     Tcko                  0.456   in2_reg<7>
                                                       in2_reg_7
    SLICE_X87Y127.B1     net (fanout=6)        0.853   in2_reg<7>
    SLICE_X87Y127.B      Tilo                  0.124   out_8
                                                       rca_16bit/rca_4bit_1/fa3/cout1_SW1
    SLICE_X86Y127.A6     net (fanout=7)        0.515   N4
    SLICE_X86Y127.A      Tilo                  0.124   in1_reg<7>
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW1
    SLICE_X86Y126.D4     net (fanout=3)        0.928   N29
    SLICE_X86Y126.CLK    Tas                   0.092   out_14
                                                       rca_16bit/rca_4bit_3/fa2/ha2/Mxor_sum_xo<0>1
                                                       out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.796ns logic, 2.296ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_8 (FF)
  Destination:          out_14 (FF)
  Requirement:          3.300ns
  Data Path Delay:      3.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_8 to out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y127.AQ     Tcko                  0.456   in1_reg<9>
                                                       in2_reg_8
    SLICE_X87Y127.B2     net (fanout=5)        0.823   in2_reg<8>
    SLICE_X87Y127.B      Tilo                  0.124   out_8
                                                       rca_16bit/rca_4bit_1/fa3/cout1_SW1
    SLICE_X86Y127.A6     net (fanout=7)        0.515   N4
    SLICE_X86Y127.A      Tilo                  0.124   in1_reg<7>
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW1
    SLICE_X86Y126.D4     net (fanout=3)        0.928   N29
    SLICE_X86Y126.CLK    Tas                   0.092   out_14
                                                       rca_16bit/rca_4bit_3/fa2/ha2/Mxor_sum_xo<0>1
                                                       out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.796ns logic, 2.266ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_9 (FF)
  Destination:          out_14 (FF)
  Requirement:          3.300ns
  Data Path Delay:      3.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_9 to out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y127.AMUX   Tshcko                0.594   out_8
                                                       in2_reg_9
    SLICE_X87Y127.B3     net (fanout=3)        0.671   in2_reg<9>
    SLICE_X87Y127.B      Tilo                  0.124   out_8
                                                       rca_16bit/rca_4bit_1/fa3/cout1_SW1
    SLICE_X86Y127.A6     net (fanout=7)        0.515   N4
    SLICE_X86Y127.A      Tilo                  0.124   in1_reg<7>
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW1
    SLICE_X86Y126.D4     net (fanout=3)        0.928   N29
    SLICE_X86Y126.CLK    Tas                   0.092   out_14
                                                       rca_16bit/rca_4bit_3/fa2/ha2/Mxor_sum_xo<0>1
                                                       out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (0.934ns logic, 2.114ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point out_13 (SLICE_X86Y125.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_11 (FF)
  Destination:          out_13 (FF)
  Requirement:          3.300ns
  Data Path Delay:      3.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_11 to out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y125.DQ     Tcko                  0.518   in2_reg<11>
                                                       in2_reg_11
    SLICE_X89Y126.C2     net (fanout=6)        1.345   in2_reg<11>
    SLICE_X89Y126.C      Tilo                  0.124   cout_OBUF
                                                       rca_16bit/rca_4bit_2/fa3/cout1_SW4
    SLICE_X86Y126.A6     net (fanout=2)        0.306   N12
    SLICE_X86Y126.A      Tilo                  0.124   out_14
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW6
    SLICE_X86Y125.D4     net (fanout=1)        0.574   N36
    SLICE_X86Y125.CLK    Tas                   0.092   out_13
                                                       rca_16bit/rca_4bit_3/fa1/ha2/Mxor_sum_xo<0>1
                                                       out_13
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.858ns logic, 2.225ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_10 (FF)
  Destination:          out_13 (FF)
  Requirement:          3.300ns
  Data Path Delay:      2.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.153 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_10 to out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y128.CQ     Tcko                  0.456   in1_reg<10>
                                                       in1_reg_10
    SLICE_X89Y125.D3     net (fanout=7)        0.984   in1_reg<10>
    SLICE_X89Y125.D      Tilo                  0.124   in2_reg<15>
                                                       rca_16bit/rca_4bit_2/fa3/cout1_SW3
    SLICE_X86Y126.A3     net (fanout=2)        0.640   N111
    SLICE_X86Y126.A      Tilo                  0.124   out_14
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW6
    SLICE_X86Y125.D4     net (fanout=1)        0.574   N36
    SLICE_X86Y125.CLK    Tas                   0.092   out_13
                                                       rca_16bit/rca_4bit_3/fa1/ha2/Mxor_sum_xo<0>1
                                                       out_13
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (0.796ns logic, 2.198ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_12 (FF)
  Destination:          out_13 (FF)
  Requirement:          3.300ns
  Data Path Delay:      2.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_12 to out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y125.CMUX   Tshcko                0.650   in2_reg<11>
                                                       in2_reg_12
    SLICE_X89Y126.C5     net (fanout=5)        1.063   in2_reg<12>
    SLICE_X89Y126.C      Tilo                  0.124   cout_OBUF
                                                       rca_16bit/rca_4bit_2/fa3/cout1_SW4
    SLICE_X86Y126.A6     net (fanout=2)        0.306   N12
    SLICE_X86Y126.A      Tilo                  0.124   out_14
                                                       rca_16bit/rca_4bit_2/fa1/cout1_SW6
    SLICE_X86Y125.D4     net (fanout=1)        0.574   N36
    SLICE_X86Y125.CLK    Tas                   0.092   out_13
                                                       rca_16bit/rca_4bit_3/fa1/ha2/Mxor_sum_xo<0>1
                                                       out_13
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (0.990ns logic, 1.943ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 3.3 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_1 (SLICE_X83Y128.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_0 (FF)
  Destination:          out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.074 - 0.062)
  Source Clock:         clk_BUFGP rising at 3.300ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_0 to out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.AQ     Tcko                  0.141   in2_reg<0>
                                                       in2_reg_0
    SLICE_X83Y128.A4     net (fanout=2)        0.191   in2_reg<0>
    SLICE_X83Y128.CLK    Tah         (-Th)     0.061   out_2
                                                       rca_16bit/rca_4bit_0/fa1/ha2/Mxor_sum_xo<0>1
                                                       out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.080ns logic, 0.191ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point out_8 (SLICE_X87Y127.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_7 (FF)
  Destination:          out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         clk_BUFGP rising at 3.300ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_7 to out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y128.DQ     Tcko                  0.141   in2_reg<7>
                                                       in2_reg_7
    SLICE_X87Y127.C5     net (fanout=6)        0.181   in2_reg<7>
    SLICE_X87Y127.CLK    Tah         (-Th)     0.047   out_8
                                                       rca_16bit/rca_4bit_2/fa0/ha2/Mxor_sum_xo<0>1
                                                       out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.094ns logic, 0.181ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point out_0 (SLICE_X83Y128.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_0 (FF)
  Destination:          out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.074 - 0.062)
  Source Clock:         clk_BUFGP rising at 3.300ns
  Destination Clock:    clk_BUFGP rising at 3.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_0 to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y129.AQ     Tcko                  0.141   in2_reg<0>
                                                       in2_reg_0
    SLICE_X83Y128.A4     net (fanout=2)        0.191   in2_reg<0>
    SLICE_X83Y128.CLK    Tah         (-Th)     0.046   out_2
                                                       out_net<0>1
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.095ns logic, 0.191ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 3.3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.145ns (period - min period limit)
  Period: 3.300ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.300ns
  Low pulse: 1.650ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: c_in/CLK
  Logical resource: c_in/CK
  Location pin: SLICE_X72Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.300ns
  High pulse: 1.650ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: c_in/CLK
  Logical resource: c_in/CK
  Location pin: SLICE_X72Y128.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.159|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 578 paths, 0 nets, and 253 connections

Design statistics:
   Minimum period:   3.159ns{1}   (Maximum frequency: 316.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 30 22:08:30 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 761 MB



