Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun 24 09:32:06 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.135   -17351.963                   8277                15646        0.067        0.000                      0                15646        3.750        0.000                       0                  2786  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -47.135   -17351.963                   8277                15646        0.067        0.000                      0                15646        3.750        0.000                       0                  2786  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         8277  Failing Endpoints,  Worst Slack      -47.135ns,  Total Violation   -17351.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.135ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[63]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        54.822ns  (logic 15.725ns (28.684%)  route 39.097ns (71.316%))
  Logic Levels:           127  (BUFG=1 LUT1=63 LUT2=63)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         5.085ns
    Time borrowed from endpoint:      5.085ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.276    52.182    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.306 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.154    52.460    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.584 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.274    52.858    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.982 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.446    53.427    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X22Y41         LUT2 (Prop_lut2_I0_O)        0.124    53.551 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.435    53.986    design_1_i/top_0/inst/tdc1/genblk2[61].del/in1
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.124    54.110 r  design_1_i/top_0/inst/tdc1/genblk2[61].del/out_INST_0/O
                         net (fo=2, routed)           0.177    54.287    design_1_i/top_0/inst/tdc1/genblk2[62].del/in1
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.124    54.411 r  design_1_i/top_0/inst/tdc1/genblk2[62].del/out_INST_0/O
                         net (fo=2, routed)           0.286    54.698    design_1_i/top_0/inst/tdc1/genblk2[63].del/in1
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.124    54.822 r  design_1_i/top_0/inst/tdc1/genblk2[63].del/out_INST_0/O
                         net (fo=1, routed)           0.000    54.822    design_1_i/top_0/inst/tdc1/delay_bufs[63]
    SLICE_X22Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.576     2.755    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[63]/G
                         clock pessimism              0.000     2.755    
                         clock uncertainty           -0.154     2.601    
                         time borrowed                5.085     7.686    
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                         -54.822    
  -------------------------------------------------------------------
                         slack                                -47.135    

Slack (VIOLATED) :        -46.890ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[61]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        54.451ns  (logic 15.477ns (28.424%)  route 38.974ns (71.576%))
  Logic Levels:           125  (BUFG=1 LUT1=63 LUT2=61)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.276    52.182    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.306 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.154    52.460    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.584 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.274    52.858    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.982 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.446    53.427    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X22Y41         LUT2 (Prop_lut2_I0_O)        0.124    53.551 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.435    53.986    design_1_i/top_0/inst/tdc1/genblk2[61].del/in1
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.124    54.110 r  design_1_i/top_0/inst/tdc1/genblk2[61].del/out_INST_0/O
                         net (fo=2, routed)           0.341    54.451    design_1_i/top_0/inst/tdc1/delay_bufs[61]
    SLICE_X22Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.577     2.756    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                         clock pessimism              0.000     2.756    
                         clock uncertainty           -0.154     2.602    
                         time borrowed                4.959     7.561    
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                         -54.451    
  -------------------------------------------------------------------
                         slack                                -46.890    

Slack (VIOLATED) :        -46.729ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[62]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        54.411ns  (logic 15.601ns (28.672%)  route 38.810ns (71.328%))
  Logic Levels:           126  (BUFG=1 LUT1=63 LUT2=62)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         5.081ns
    Time borrowed from endpoint:      5.081ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.927ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.276    52.182    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.306 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.154    52.460    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.584 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.274    52.858    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.982 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.446    53.427    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X22Y41         LUT2 (Prop_lut2_I0_O)        0.124    53.551 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.435    53.986    design_1_i/top_0/inst/tdc1/genblk2[61].del/in1
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.124    54.110 r  design_1_i/top_0/inst/tdc1/genblk2[61].del/out_INST_0/O
                         net (fo=2, routed)           0.177    54.287    design_1_i/top_0/inst/tdc1/genblk2[62].del/in1
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.124    54.411 r  design_1_i/top_0/inst/tdc1/genblk2[62].del/out_INST_0/O
                         net (fo=2, routed)           0.000    54.411    design_1_i/top_0/inst/tdc1/delay_bufs[62]
    SLICE_X22Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.576     2.755    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y40         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[62]/G
                         clock pessimism              0.000     2.755    
                         clock uncertainty           -0.154     2.601    
                         time borrowed                5.081     7.682    
  -------------------------------------------------------------------
                         required time                          7.682    
                         arrival time                         -54.411    
  -------------------------------------------------------------------
                         slack                                -46.729    

Slack (VIOLATED) :        -46.320ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        53.895ns  (logic 15.353ns (28.487%)  route 38.542ns (71.513%))
  Logic Levels:           124  (BUFG=1 LUT1=63 LUT2=60)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.276    52.182    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.306 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.154    52.460    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.584 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.274    52.858    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.982 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.446    53.427    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X22Y41         LUT2 (Prop_lut2_I0_O)        0.124    53.551 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.344    53.895    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X22Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.577     2.756    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X22Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.756    
                         clock uncertainty           -0.154     2.602    
                         time borrowed                4.973     7.575    
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                         -53.895    
  -------------------------------------------------------------------
                         slack                                -46.320    

Slack (VIOLATED) :        -46.048ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        53.604ns  (logic 15.229ns (28.410%)  route 38.375ns (71.590%))
  Logic Levels:           123  (BUFG=1 LUT1=63 LUT2=59)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.276    52.182    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.306 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.154    52.460    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.584 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.274    52.858    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.982 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.623    53.604    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.578     2.757    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.757    
                         clock uncertainty           -0.154     2.603    
                         time borrowed                4.953     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -53.604    
  -------------------------------------------------------------------
                         slack                                -46.048    

Slack (VIOLATED) :        -45.421ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        52.974ns  (logic 15.105ns (28.514%)  route 37.869ns (71.486%))
  Logic Levels:           122  (BUFG=1 LUT1=63 LUT2=58)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.276    52.182    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.306 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.154    52.460    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.584 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.390    52.974    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.578     2.757    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.757    
                         clock uncertainty           -0.154     2.603    
                         time borrowed                4.950     7.553    
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                         -52.974    
  -------------------------------------------------------------------
                         slack                                -45.421    

Slack (VIOLATED) :        -44.668ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        52.247ns  (logic 14.857ns (28.436%)  route 37.390ns (71.564%))
  Logic Levels:           120  (BUFG=1 LUT1=63 LUT2=56)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.340    52.247    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X20Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.578     2.757    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X20Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.757    
                         clock uncertainty           -0.154     2.603    
                         time borrowed                4.976     7.579    
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                         -52.247    
  -------------------------------------------------------------------
                         slack                                -44.668    

Slack (VIOLATED) :        -44.661ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        52.306ns  (logic 14.981ns (28.641%)  route 37.325ns (71.359%))
  Logic Levels:           121  (BUFG=1 LUT1=63 LUT2=57)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.042ns
    Computed max time borrow:         5.042ns
    Time borrowed from endpoint:      5.042ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.354    51.782    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.906 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.276    52.182    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.124    52.306 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.000    52.306    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.578     2.757    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.757    
                         clock uncertainty           -0.154     2.603    
                         time borrowed                5.042     7.645    
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                         -52.306    
  -------------------------------------------------------------------
                         slack                                -44.661    

Slack (VIOLATED) :        -44.221ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        51.769ns  (logic 14.733ns (28.459%)  route 37.036ns (71.541%))
  Logic Levels:           119  (BUFG=1 LUT1=63 LUT2=55)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.295    51.305    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    51.429 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.340    51.769    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.578     2.757    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X21Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.757    
                         clock uncertainty           -0.154     2.603    
                         time borrowed                4.944     7.547    
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                         -51.769    
  -------------------------------------------------------------------
                         slack                                -44.221    

Slack (VIOLATED) :        -43.323ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        51.010ns  (logic 14.609ns (28.640%)  route 36.401ns (71.360%))
  Logic Levels:           118  (BUFG=1 LUT1=63 LUT2=54)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.083ns
    Computed max time borrow:         5.083ns
    Time borrowed from endpoint:      5.083ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.905     3.199    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.323 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.472    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.596 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.395     3.991    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.115 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.402    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.526 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.828    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.952 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.114    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.409    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.533 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.874    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.998 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.151    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.275 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.538    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X15Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.662 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.292     6.955    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.079 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.233    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.357 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.645    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.769 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.329    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.453 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.424     8.878    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.002 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.151     9.153    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.277 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     9.573    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.697 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.287     9.984    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.108 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.412    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.536 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.313    10.849    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.973 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.273    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.397 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.703    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.827 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    12.121    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.245 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.406    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X12Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.530 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    12.975    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.099 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.402    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    13.526 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    13.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.960 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.286    14.246    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.370 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    14.687    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    14.811 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.117    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    15.406    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.530 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.313    15.844    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.968 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.259    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.383 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.534    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.969    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.093 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.264    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X8Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.388 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.728    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    17.852 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.149    18.001    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.279    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X9Y44          LUT1 (Prop_lut1_I0_O)        0.124    18.403 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.309    18.712    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X10Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.836 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.328    19.164    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.288 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.449    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.573 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.738    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X8Y45          LUT1 (Prop_lut1_I0_O)        0.124    19.862 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.311    20.174    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X10Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.298 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.597    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.721 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.870    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    20.994 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.148    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124    21.272 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.436    21.709    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.833 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    22.153    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.124    22.277 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.297    22.574    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.698 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.852    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.976 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.241    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.365 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    23.666    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.939    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.063 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452    24.515    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.639 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.788    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.912 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.204    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.328 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.477    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.601 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.755    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124    25.879 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.162    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.286 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.437    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.561 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.715    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124    26.839 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.417    27.256    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X15Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.380 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.298    27.678    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    27.802 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.411    28.213    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.337 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.274    28.611    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.124    28.735 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.326    29.061    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.185 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.298    29.482    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.606 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.435    30.041    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.124    30.165 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.324    30.490    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    30.614 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.274    30.887    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124    31.011 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.306    31.318    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.442 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.329    31.771    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    31.895 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.294    32.189    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.176    32.489    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    32.613 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.299    32.912    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X16Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.036 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.297    33.332    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X19Y47         LUT2 (Prop_lut2_I0_O)        0.124    33.456 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.425    33.881    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.005 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.177    34.182    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.306 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.286    34.593    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    34.717 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.312    35.029    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.153 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.294    35.447    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.571 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.176    35.746    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    35.870 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.299    36.169    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.293 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.421    36.714    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.124    36.838 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.448    37.286    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.410 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.316    37.726    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    37.850 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.411    38.262    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.386 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.274    38.659    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    38.783 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.164    38.947    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.071 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.298    39.369    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.124    39.493 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.312    39.805    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    39.929 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.307    40.236    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.360 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.321    40.681    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.307    41.112    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.236 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.276    41.512    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.636 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.466    42.102    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.226 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.276    42.501    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    42.625 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.419    43.044    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    43.168 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.317    43.485    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    43.609 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.448    44.057    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.181 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.275    44.456    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    44.580 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.327    44.907    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.031 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.286    45.317    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.441 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.287    45.728    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X17Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.852 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.416    46.268    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    46.392 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.354    46.746    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.870 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.264    47.134    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.258 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.408    47.667    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.791 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.406    48.196    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.320 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.263    48.583    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    48.707 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.373    49.080    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.204 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.434    49.638    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.762 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.428    50.190    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.314 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.286    50.601    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    50.725 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.161    50.886    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124    51.010 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.000    51.010    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X20Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.578     2.757    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X20Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.757    
                         clock uncertainty           -0.154     2.603    
                         time borrowed                5.083     7.686    
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                         -51.010    
  -------------------------------------------------------------------
                         slack                                -43.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.372%)  route 0.296ns (58.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/top_0/inst/virusMaskQ_reg[114]/Q
                         net (fo=2, routed)           0.296     1.353    design_1_i/top_0/inst/virusMaskQ[114]
    SLICE_X40Y107        LUT5 (Prop_lut5_I4_O)        0.045     1.398 r  design_1_i/top_0/inst/virusEnQ[114]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/top_0/inst/p_1_out[114]
    SLICE_X40Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.909     1.275    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.091     1.331    design_1_i/top_0/inst/virusEnQ_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.719%)  route 0.350ns (65.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.350     1.402    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/si_rs_bready
    SLICE_X28Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.447 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_i_1/O
                         net (fo=1, routed)           0.000     1.447    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake
    SLICE_X28Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.091     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.161     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X32Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.121     1.029    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.197     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[4]
    SLICE_X35Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.360 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y94         FDRE (Hold_fdre_C_D)         0.078     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y94         FDRE (Hold_fdre_C_D)         0.076     0.985    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.566     0.902    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.098    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X27Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.834     1.200    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.075     0.977    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19     design_1_i/top_0/inst/avgSqrQ_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y19     design_1_i/top_0/inst/avgSqrQ_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y35    design_1_i/top_0/inst/avgSqrQ_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y38    design_1_i/top_0/inst/avgSqrQ_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y37    design_1_i/top_0/inst/avgSqrQ_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y38    design_1_i/top_0/inst/avgSqrQ_reg[12]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y38    design_1_i/top_0/inst/avgSqrQ_reg[13]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y38    design_1_i/top_0/inst/avgSqrQ_reg[14]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y38    design_1_i/top_0/inst/avgSqrQ_reg[15]__0/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y80    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y80    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y80    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y80    design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y79    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y40    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y40    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y40    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y40    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y52    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y52    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y52    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y52    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y39    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y39    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_1_1/RAMS64E_B/CLK



