
---------- Begin Simulation Statistics ----------
final_tick                                  467904000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25706                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160428                       # Number of bytes of host memory used
host_op_rate                                    25764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.51                       # Real time elapsed on the host
host_tick_rate                               71837891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      167428                       # Number of instructions simulated
sim_ops                                        167810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000468                       # Number of seconds simulated
sim_ticks                                   467904000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22345                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.006292                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.993708                       # Percentage of non-idle cycles
system.cpu00.numCycles                         935808                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             929920.000013                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15927                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6418                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5887.999987                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98836                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98836                       # number of integer instructions
system.cpu00.num_int_register_reads            120833                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64478                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20286                       # Number of load instructions
system.cpu00.num_mem_refs                       36551                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62920     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20571     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2944000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2944000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2944000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     464960000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2944000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             897                       # Number of branches fetched
system.cpu01.committedInsts                      4781                       # Number of instructions committed
system.cpu01.committedOps                        4787                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.974174                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.025826                       # Percentage of non-idle cycles
system.cpu01.numCycles                         935807                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             24167.976123                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          469                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       428                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             911639.023877                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4704                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4704                       # number of integer instructions
system.cpu01.num_int_register_reads              5419                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3488                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1167                       # Number of load instructions
system.cpu01.num_mem_refs                        1732                       # number of memory refs
system.cpu01.num_store_insts                      565                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3044     63.56%     63.77% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.79% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu01.op_class::MemRead                   1171     24.45%     88.29% # Class of executed instruction
system.cpu01.op_class::MemWrite                   549     11.46%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4789                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean       90581500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value     90581500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value     90581500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     377322500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED     90581500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             893                       # Number of branches fetched
system.cpu02.committedInsts                      4760                       # Number of instructions committed
system.cpu02.committedOps                        4766                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.977890                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.022110                       # Percentage of non-idle cycles
system.cpu02.numCycles                         935807                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             20690.979845                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          468                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       425                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             915116.020155                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4684                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4684                       # number of integer instructions
system.cpu02.num_int_register_reads              5398                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3472                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1164                       # Number of load instructions
system.cpu02.num_mem_refs                        1727                       # number of memory refs
system.cpu02.num_store_insts                      563                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3028     63.51%     63.72% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu02.op_class::MemRead                   1168     24.50%     88.28% # Class of executed instruction
system.cpu02.op_class::MemWrite                   547     11.47%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4768                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       86319000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     86319000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     86319000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     381585000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     86319000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             894                       # Number of branches fetched
system.cpu03.committedInsts                      4746                       # Number of instructions committed
system.cpu03.committedOps                        4752                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.977313                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.022687                       # Percentage of non-idle cycles
system.cpu03.numCycles                         935808                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             21231.001955                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          453                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       441                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             914576.998045                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4655                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4655                       # number of integer instructions
system.cpu03.num_int_register_reads              5366                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3456                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1161                       # Number of load instructions
system.cpu03.num_mem_refs                        1722                       # number of memory refs
system.cpu03.num_store_insts                      561                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    3019     63.50%     63.71% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu03.op_class::MemRead                   1165     24.51%     88.28% # Class of executed instruction
system.cpu03.op_class::MemWrite                   545     11.46%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4754                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       79509500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     79509500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     79509500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     388394500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     79509500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             894                       # Number of branches fetched
system.cpu04.committedInsts                      4720                       # Number of instructions committed
system.cpu04.committedOps                        4726                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.977708                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.022292                       # Percentage of non-idle cycles
system.cpu04.numCycles                         935808                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             20861.001955                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          452                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       442                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             914946.998045                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4626                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4626                       # number of integer instructions
system.cpu04.num_int_register_reads              5335                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3433                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1152                       # Number of load instructions
system.cpu04.num_mem_refs                        1708                       # number of memory refs
system.cpu04.num_store_insts                      556                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu04.op_class::IntAlu                    3007     63.60%     63.81% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.83% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.87% # Class of executed instruction
system.cpu04.op_class::MemRead                   1156     24.45%     88.32% # Class of executed instruction
system.cpu04.op_class::MemWrite                   540     11.42%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4728                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       72591500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     72591500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     72591500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     395312500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     72591500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             899                       # Number of branches fetched
system.cpu05.committedInsts                      4757                       # Number of instructions committed
system.cpu05.committedOps                        4763                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.978239                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.021761                       # Percentage of non-idle cycles
system.cpu05.numCycles                         935807                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             20363.980196                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          459                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       440                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             915443.019804                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4667                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4667                       # number of integer instructions
system.cpu05.num_int_register_reads              5382                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3462                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1162                       # Number of load instructions
system.cpu05.num_mem_refs                        1723                       # number of memory refs
system.cpu05.num_store_insts                      561                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu05.op_class::IntAlu                    3029     63.57%     63.78% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu05.op_class::MemRead                   1166     24.47%     88.31% # Class of executed instruction
system.cpu05.op_class::MemWrite                   545     11.44%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4765                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       66867000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     66867000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     66867000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     401037000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     66867000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             888                       # Number of branches fetched
system.cpu06.committedInsts                      4699                       # Number of instructions committed
system.cpu06.committedOps                        4705                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.978217                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.021783                       # Percentage of non-idle cycles
system.cpu06.numCycles                         935807                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             20384.980173                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          450                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       438                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             915422.019827                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4607                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4607                       # number of integer instructions
system.cpu06.num_int_register_reads              5314                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3419                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1148                       # Number of load instructions
system.cpu06.num_mem_refs                        1703                       # number of memory refs
system.cpu06.num_store_insts                      555                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2991     63.54%     63.76% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::MemRead                   1152     24.47%     88.29% # Class of executed instruction
system.cpu06.op_class::MemWrite                   539     11.45%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4707                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       60519500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     60519500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     60519500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     407384500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     60519500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             881                       # Number of branches fetched
system.cpu07.committedInsts                      4655                       # Number of instructions committed
system.cpu07.committedOps                        4661                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.978364                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.021636                       # Percentage of non-idle cycles
system.cpu07.numCycles                         935808                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             20247.001957                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          446                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       435                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             915560.998043                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4563                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4563                       # number of integer instructions
system.cpu07.num_int_register_reads              5264                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3385                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1136                       # Number of load instructions
system.cpu07.num_mem_refs                        1686                       # number of memory refs
system.cpu07.num_store_insts                      550                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2964     63.56%     63.78% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu07.op_class::MemRead                   1140     24.45%     88.29% # Class of executed instruction
system.cpu07.op_class::MemWrite                   534     11.45%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4663                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       52669000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     52669000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     52669000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     415235000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     52669000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             857                       # Number of branches fetched
system.cpu08.committedInsts                      4535                       # Number of instructions committed
system.cpu08.committedOps                        4541                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.978400                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.021600                       # Percentage of non-idle cycles
system.cpu08.numCycles                         935808                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             20213.001957                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          435                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       422                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             915594.998043                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4447                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4447                       # number of integer instructions
system.cpu08.num_int_register_reads              5130                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3298                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1107                       # Number of load instructions
system.cpu08.num_mem_refs                        1645                       # number of memory refs
system.cpu08.num_store_insts                      538                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2885     63.50%     63.72% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::MemRead                   1111     24.46%     88.25% # Class of executed instruction
system.cpu08.op_class::MemWrite                   522     11.49%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4543                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       46769000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     46769000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     46769000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     421135000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     46769000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             856                       # Number of branches fetched
system.cpu09.committedInsts                      4513                       # Number of instructions committed
system.cpu09.committedOps                        4519                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.978048                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.021952                       # Percentage of non-idle cycles
system.cpu09.numCycles                         935807                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             20542.980004                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          431                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       425                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             915264.019996                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4421                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4421                       # number of integer instructions
system.cpu09.num_int_register_reads              5100                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3279                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1101                       # Number of load instructions
system.cpu09.num_mem_refs                        1635                       # number of memory refs
system.cpu09.num_store_insts                      534                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2873     63.55%     63.77% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.79% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::MemRead                   1105     24.44%     88.28% # Class of executed instruction
system.cpu09.op_class::MemWrite                   518     11.46%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4521                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       39816500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     39816500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     39816500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     428087500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     39816500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             839                       # Number of branches fetched
system.cpu10.committedInsts                      4426                       # Number of instructions committed
system.cpu10.committedOps                        4432                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.979093                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.020907                       # Percentage of non-idle cycles
system.cpu10.numCycles                         935807                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             19564.981051                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          423                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       416                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             916242.018949                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4336                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4336                       # number of integer instructions
system.cpu10.num_int_register_reads              5004                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3215                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1081                       # Number of load instructions
system.cpu10.num_mem_refs                        1606                       # number of memory refs
system.cpu10.num_store_insts                      525                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2815     63.49%     63.71% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::MemRead                   1085     24.47%     88.25% # Class of executed instruction
system.cpu10.op_class::MemWrite                   509     11.48%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4434                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       34365500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     34365500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     34365500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     433538500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     34365500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             814                       # Number of branches fetched
system.cpu11.committedInsts                      4292                       # Number of instructions committed
system.cpu11.committedOps                        4298                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.980057                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.019943                       # Percentage of non-idle cycles
system.cpu11.numCycles                         935807                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             18662.982017                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          411                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       403                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             917144.017983                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4206                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4206                       # number of integer instructions
system.cpu11.num_int_register_reads              4855                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3117                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1047                       # Number of load instructions
system.cpu11.num_mem_refs                        1558                       # number of memory refs
system.cpu11.num_store_insts                      511                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2729     63.47%     63.70% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::MemRead                   1051     24.44%     88.21% # Class of executed instruction
system.cpu11.op_class::MemWrite                   495     11.51%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4300                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       27302000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     27302000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     27302000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     440602000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     27302000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             798                       # Number of branches fetched
system.cpu12.committedInsts                      4211                       # Number of instructions committed
system.cpu12.committedOps                        4217                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.980308                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.019692                       # Percentage of non-idle cycles
system.cpu12.numCycles                         935807                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             18427.982269                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          405                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       393                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             917379.017731                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4129                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4129                       # number of integer instructions
system.cpu12.num_int_register_reads              4764                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3058                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1027                       # Number of load instructions
system.cpu12.num_mem_refs                        1530                       # number of memory refs
system.cpu12.num_store_insts                      503                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2676     63.43%     63.66% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu12.op_class::MemRead                   1031     24.44%     88.17% # Class of executed instruction
system.cpu12.op_class::MemWrite                   487     11.54%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4219                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       21430500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     21430500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     21430500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     446473500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     21430500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             777                       # Number of branches fetched
system.cpu13.committedInsts                      4097                       # Number of instructions committed
system.cpu13.committedOps                        4103                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.980867                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.019133                       # Percentage of non-idle cycles
system.cpu13.numCycles                         935807                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             17904.982829                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          393                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       384                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             917902.017171                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4016                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4016                       # number of integer instructions
system.cpu13.num_int_register_reads              4638                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2973                       # number of times the integer registers were written
system.cpu13.num_load_insts                       999                       # Number of load instructions
system.cpu13.num_mem_refs                        1490                       # number of memory refs
system.cpu13.num_store_insts                      491                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2602     63.39%     63.63% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.65% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.70% # Class of executed instruction
system.cpu13.op_class::MemRead                   1003     24.43%     88.14% # Class of executed instruction
system.cpu13.op_class::MemWrite                   475     11.57%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4105                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       15466000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     15466000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     15466000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     452438000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     15466000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             768                       # Number of branches fetched
system.cpu14.committedInsts                      4061                       # Number of instructions committed
system.cpu14.committedOps                        4067                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.981313                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.018687                       # Percentage of non-idle cycles
system.cpu14.numCycles                         935808                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             17487.001963                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          391                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       377                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             918320.998037                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3984                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3984                       # number of integer instructions
system.cpu14.num_int_register_reads              4598                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2948                       # number of times the integer registers were written
system.cpu14.num_load_insts                       988                       # Number of load instructions
system.cpu14.num_mem_refs                        1476                       # number of memory refs
system.cpu14.num_store_insts                      488                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2580     63.41%     63.65% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu14.op_class::MemRead                    992     24.38%     88.11% # Class of executed instruction
system.cpu14.op_class::MemWrite                   472     11.60%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4069                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        9358000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      9358000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      9358000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     458546000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      9358000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             852                       # Number of branches fetched
system.cpu15.committedInsts                      4174                       # Number of instructions committed
system.cpu15.committedOps                        4179                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.977756                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.022244                       # Percentage of non-idle cycles
system.cpu15.numCycles                         935807                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             20815.979712                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          484                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       368                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             914991.020288                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                4107                       # Number of integer alu accesses
system.cpu15.num_int_insts                       4107                       # number of integer instructions
system.cpu15.num_int_register_reads              4736                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             3021                       # number of times the integer registers were written
system.cpu15.num_load_insts                       946                       # Number of load instructions
system.cpu15.num_mem_refs                        1413                       # number of memory refs
system.cpu15.num_store_insts                      467                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.55%      0.55% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2757     65.71%     66.25% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     66.28% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::MemRead                    949     22.62%     88.94% # Class of executed instruction
system.cpu15.op_class::MemWrite                   452     10.77%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4196                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     467904000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    910886.59                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               46893.98                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    28143.98                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       69.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    69.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.54                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     69347558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             69347558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     69347558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            69347558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          234                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   138.119658                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   109.830817                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   111.967589                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          120     51.28%     51.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           49     20.94%     72.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           24     10.26%     82.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           18      7.69%     90.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           14      5.98%     96.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            3      1.28%     97.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.43%     97.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.43%     98.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            3      1.28%     99.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::832-895            1      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          234                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32448                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32448                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          507                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     46893.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 69347558.473533034325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     23775250                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1126                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          507                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                507                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   53.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              77                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  507                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        507                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                53.45                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     271                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2535000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    461819500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               23775250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    14269000                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             8933610                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      129798120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           503.507066                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2504500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     37936000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    121807250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      6964250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    284652000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1508160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  333960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       46773600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1442280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        12970080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             235592970                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           438639750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            10931460                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1042440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      143971740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           522.544047                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1982000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      8790500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    115806000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10500000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    315745500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1384320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  554070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       44471040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         4318560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             244500450                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           434214750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    874179.66                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               45062.74                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    26312.74                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       71.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    71.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.56                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     71946382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             71946382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     71946382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            71946382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          254                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   132.535433                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   107.031778                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   109.508553                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          131     51.57%     51.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           86     33.86%     85.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           28     11.02%     96.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            5      1.97%     98.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            2      0.79%     99.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            1      0.39%     99.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          254                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33664                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          526                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     45062.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 71946382.163862675428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     23703000                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1166                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          526                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                526                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   51.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    524                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  526                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        526                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                51.71                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     272                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2630000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    459818500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               23703000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    13840500                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             9591390                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      133899840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           513.569130                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2419500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     21536250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    127790000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7691000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    293647250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1498560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       49072320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy         8482140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             240301050                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           442357750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            10836840                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1071000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      148556250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           520.768363                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1981000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     15467500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     99304500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     10531250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    325799750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1373760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  569250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       38136000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         5921460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             243669600                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           436377750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    882957.93                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               42570.27                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    23820.27                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       71.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    71.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.56                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     71536042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             71536042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     71536042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            71536042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          250                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   133.888000                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   108.529031                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   109.948598                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          124     49.60%     49.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255           98     39.20%     88.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           18      7.20%     96.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511            5      2.00%     98.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            4      1.60%     99.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          250                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     42570.27                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 71536041.581179052591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     22264250                       # Per-master read total memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1156                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.pageHitRate                   52.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               19                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              85                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              25                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    520                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                52.20                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     273                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    461787000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               22264250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    12458000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             9145650                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      125475810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           495.466185                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      1947000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     13774250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     53302750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    116041250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7656000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    275182750                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1279680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       44562240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        16106040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             231830610                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           444526750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            10886430                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1085280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      163678920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           527.007912                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       820000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      8233250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     74341750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     10459000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    358970000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy              963360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       28548000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2120580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         3080580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             246589110                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           438551500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    853606.28                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               47367.38                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    28617.38                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       74.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    74.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.58                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     73998085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             73998085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     73998085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            73998085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          261                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   132.659004                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   105.995958                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   115.283174                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          138     52.87%     52.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255           91     34.87%     87.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           22      8.43%     96.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            4      1.53%     97.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            4      1.53%     99.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            1      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            1      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          261                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34624                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34624                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34624                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          541                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     47367.38                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34624                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 73998085.077280804515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     25625750                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1193                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          541                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                541                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   51.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               22                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               86                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    538                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  541                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        541                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                51.76                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     280                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2705000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    461801000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               25625750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    15482000                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             9345720                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      125943210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           503.475168                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2572500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     40522250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    126705500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7877250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    276186500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1531680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       48655200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        14143620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             235578045                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           438977750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            11069970                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1142400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      154202100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           525.491575                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1276000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      7957250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     94578250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     10847250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    338165250                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1127040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  607200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       36315840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         3566820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             245879610                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           437953250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Fetch   |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Fetch::total         2097                      
system.ruby.Directory_Controller.I.Fetch |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2097                      
system.ruby.Directory_Controller.IM.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2097                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2097                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       202976                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      202976    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       202976                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       207958                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.496432                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.094932                      
system.ruby.IFETCH.latency_hist_seqr::stdev    16.883815                      
system.ruby.IFETCH.latency_hist_seqr     |      206958     99.52%     99.52% |         961      0.46%     99.98% |           5      0.00%     99.98% |           7      0.00%     99.99% |           6      0.00%     99.99% |           6      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          15      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       207958                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4982                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    63.463870                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    44.064808                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    89.957639                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3982     79.93%     79.93% |         961     19.29%     99.22% |           5      0.10%     99.32% |           7      0.14%     99.46% |           6      0.12%     99.58% |           6      0.12%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |          15      0.30%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4982                      
system.ruby.L1Cache_Controller.Ack       |           6      8.82%      8.82% |           2      2.94%     11.76% |           4      5.88%     17.65% |          10     14.71%     32.35% |           3      4.41%     36.76% |           4      5.88%     42.65% |           3      4.41%     47.06% |           3      4.41%     51.47% |           5      7.35%     58.82% |           3      4.41%     63.24% |           3      4.41%     67.65% |           4      5.88%     73.53% |           3      4.41%     77.94% |           4      5.88%     83.82% |           3      4.41%     88.24% |           8     11.76%    100.00%
system.ruby.L1Cache_Controller.Ack::total           68                      
system.ruby.L1Cache_Controller.Ack_all   |           6      9.68%      9.68% |           2      3.23%     12.90% |           4      6.45%     19.35% |           4      6.45%     25.81% |           3      4.84%     30.65% |           4      6.45%     37.10% |           3      4.84%     41.94% |           3      4.84%     46.77% |           5      8.06%     54.84% |           3      4.84%     59.68% |           3      4.84%     64.52% |           4      6.45%     70.97% |           3      4.84%     75.81% |           4      6.45%     82.26% |           3      4.84%     87.10% |           8     12.90%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           62                      
system.ruby.L1Cache_Controller.Data      |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.Data::total            8                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4      5.33%      5.33% |           2      2.67%      8.00% |           6      8.00%     16.00% |           4      5.33%     21.33% |           7      9.33%     30.67% |           6      8.00%     38.67% |           3      4.00%     42.67% |           5      6.67%     49.33% |           5      6.67%     56.00% |           5      6.67%     62.67% |           4      5.33%     68.00% |           4      5.33%     73.33% |           5      6.67%     80.00% |           4      5.33%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3586     94.89%     94.89% |          15      0.40%     95.29% |          10      0.26%     95.55% |          15      0.40%     95.95% |          15      0.40%     96.35% |          12      0.32%     96.67% |          13      0.34%     97.01% |          12      0.32%     97.33% |          11      0.29%     97.62% |          14      0.37%     97.99% |          14      0.37%     98.36% |          13      0.34%     98.70% |          11      0.29%     98.99% |          12      0.32%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         3779                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5981     85.16%     85.16% |          69      0.98%     86.15% |          69      0.98%     87.13% |          65      0.93%     88.05% |          67      0.95%     89.01% |          70      1.00%     90.00% |          72      1.03%     91.03% |          71      1.01%     92.04% |          70      1.00%     93.04% |          70      1.00%     94.03% |          70      1.00%     95.03% |          69      0.98%     96.01% |          69      0.98%     97.00% |          68      0.97%     97.96% |          69      0.98%     98.95% |          74      1.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7023                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           2     18.18%     18.18% |           0      0.00%     18.18% |           4     36.36%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total           11                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.38%     96.38% |           6      0.20%     96.58% |           6      0.20%     96.78% |           7      0.23%     97.01% |           7      0.23%     97.24% |           7      0.23%     97.48% |           7      0.23%     97.71% |           7      0.23%     97.94% |           7      0.23%     98.17% |           8      0.27%     98.44% |           8      0.27%     98.70% |           8      0.27%     98.97% |           8      0.27%     99.24% |           7      0.23%     99.47% |           7      0.23%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3010                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7664     96.79%     96.79% |          23      0.29%     97.08% |          16      0.20%     97.28% |          19      0.24%     97.52% |          18      0.23%     97.75% |          12      0.15%     97.90% |          17      0.21%     98.12% |          15      0.19%     98.31% |          14      0.18%     98.48% |          17      0.21%     98.70% |          19      0.24%     98.94% |          18      0.23%     99.17% |          12      0.15%     99.32% |          18      0.23%     99.55% |          19      0.24%     99.79% |          17      0.21%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7918                      
system.ruby.L1Cache_Controller.E.Store   |         591     92.63%     92.63% |           4      0.63%     93.26% |           2      0.31%     93.57% |           3      0.47%     94.04% |           4      0.63%     94.67% |           3      0.47%     95.14% |           3      0.47%     95.61% |           3      0.47%     96.08% |           2      0.31%     96.39% |           4      0.63%     97.02% |           4      0.63%     97.65% |           3      0.47%     98.12% |           2      0.31%     98.43% |           3      0.47%     98.90% |           4      0.63%     99.53% |           3      0.47%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          638                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          22     26.19%     26.19% |           4      4.76%     30.95% |           2      2.38%     33.33% |           7      8.33%     41.67% |           3      3.57%     45.24% |           4      4.76%     50.00% |           4      4.76%     54.76% |           4      4.76%     59.52% |           3      3.57%     63.10% |           3      3.57%     66.67% |           4      4.76%     71.43% |           3      3.57%     75.00% |           4      4.76%     79.76% |           3      3.57%     83.33% |           5      5.95%     89.29% |           9     10.71%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           84                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.28%      1.28% |           6      7.69%      8.97% |           6      7.69%     16.67% |           6      7.69%     24.36% |           6      7.69%     32.05% |           3      3.85%     35.90% |           6      7.69%     43.59% |           4      5.13%     48.72% |           6      7.69%     56.41% |           6      7.69%     64.10% |           4      5.13%     69.23% |           5      6.41%     75.64% |           4      5.13%     80.77% |           5      6.41%     87.18% |           3      3.85%     91.03% |           7      8.97%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           78                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     41.46%     41.46% |           2      4.88%     46.34% |           1      2.44%     48.78% |           2      4.88%     53.66% |           2      4.88%     58.54% |           1      2.44%     60.98% |           3      7.32%     68.29% |           2      4.88%     73.17% |           1      2.44%     75.61% |           3      7.32%     82.93% |           2      4.88%     87.80% |           0      0.00%     87.80% |           2      4.88%     92.68% |           1      2.44%     95.12% |           2      4.88%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           41                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            7                      
system.ruby.L1Cache_Controller.I.Load    |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           18                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     84.13%     84.13% |           0      0.00%     84.13% |           1      1.59%     85.71% |           0      0.00%     85.71% |           1      1.59%     87.30% |           1      1.59%     88.89% |           1      1.59%     90.48% |           1      1.59%     92.06% |           0      0.00%     92.06% |           1      1.59%     93.65% |           1      1.59%     95.24% |           0      0.00%     95.24% |           1      1.59%     96.83% |           0      0.00%     96.83% |           1      1.59%     98.41% |           1      1.59%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           63                      
system.ruby.L1Cache_Controller.IM.Data   |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            4                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1597     84.32%     84.32% |          20      1.06%     85.37% |          19      1.00%     86.38% |          19      1.00%     87.38% |          20      1.06%     88.44% |          20      1.06%     89.49% |          20      1.06%     90.55% |          20      1.06%     91.61% |          20      1.06%     92.66% |          20      1.06%     93.72% |          20      1.06%     94.77% |          20      1.06%     95.83% |          19      1.00%     96.83% |          19      1.00%     97.84% |          19      1.00%     98.84% |          22      1.16%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1894                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4      5.33%      5.33% |           2      2.67%      8.00% |           6      8.00%     16.00% |           4      5.33%     21.33% |           7      9.33%     30.67% |           6      8.00%     38.67% |           3      4.00%     42.67% |           5      6.67%     49.33% |           5      6.67%     56.00% |           5      6.67%     62.67% |           4      5.33%     68.00% |           4      5.33%     73.33% |           5      6.67%     80.00% |           4      5.33%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3586     94.89%     94.89% |          15      0.40%     95.29% |          10      0.26%     95.55% |          15      0.40%     95.95% |          15      0.40%     96.35% |          12      0.32%     96.67% |          13      0.34%     97.01% |          12      0.32%     97.33% |          11      0.29%     97.62% |          14      0.37%     97.99% |          14      0.37%     98.36% |          13      0.34%     98.70% |          11      0.29%     98.99% |          12      0.32%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         3779                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4331     85.54%     85.54% |          49      0.97%     86.51% |          49      0.97%     87.48% |          46      0.91%     88.39% |          46      0.91%     89.29% |          48      0.95%     90.24% |          50      0.99%     91.23% |          49      0.97%     92.20% |          50      0.99%     93.19% |          49      0.97%     94.15% |          49      0.97%     95.12% |          49      0.97%     96.09% |          49      0.97%     97.06% |          49      0.97%     98.02% |          49      0.97%     98.99% |          51      1.01%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5063                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            3                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            3                      
system.ruby.L1Cache_Controller.Ifetch    |      120871     58.12%     58.12% |        6161      2.96%     61.09% |        6132      2.95%     64.03% |        6126      2.95%     66.98% |        6093      2.93%     69.91% |        6138      2.95%     72.86% |        6067      2.92%     75.78% |        6009      2.89%     78.67% |        5852      2.81%     81.48% |        5827      2.80%     84.28% |        5713      2.75%     87.03% |        5538      2.66%     89.69% |        5431      2.61%     92.31% |        5285      2.54%     94.85% |        5237      2.52%     97.37% |        5478      2.63%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       207958                      
system.ruby.L1Cache_Controller.Inv       |          27     32.14%     32.14% |           4      4.76%     36.90% |           3      3.57%     40.48% |           3      3.57%     44.05% |           3      3.57%     47.62% |           4      4.76%     52.38% |           4      4.76%     57.14% |           4      4.76%     61.90% |           3      3.57%     65.48% |           4      4.76%     70.24% |           4      4.76%     75.00% |           3      3.57%     78.57% |           4      4.76%     83.33% |           3      3.57%     86.90% |           5      5.95%     92.86% |           6      7.14%    100.00%
system.ruby.L1Cache_Controller.Inv::total           84                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           4     44.44%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           0      0.00%     75.00% |           3     25.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           1      3.57%      3.57% |           1      3.57%      7.14% |           0      0.00%      7.14% |           1      3.57%     10.71% |           1      3.57%     14.29% |           1      3.57%     17.86% |           1      3.57%     21.43% |           1      3.57%     25.00% |           1      3.57%     28.57% |           1      3.57%     32.14% |           1      3.57%     35.71% |           1      3.57%     39.29% |           1      3.57%     42.86% |           1      3.57%     46.43% |          15     53.57%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           28                      
system.ruby.L1Cache_Controller.L.Load    |         316     86.58%     86.58% |           2      0.55%     87.12% |           2      0.55%     87.67% |           2      0.55%     88.22% |           2      0.55%     88.77% |           2      0.55%     89.32% |           2      0.55%     89.86% |           2      0.55%     90.41% |           2      0.55%     90.96% |           2      0.55%     91.51% |           2      0.55%     92.05% |           2      0.55%     92.60% |           2      0.55%     93.15% |           2      0.55%     93.70% |           2      0.55%     94.25% |          21      5.75%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          365                      
system.ruby.L1Cache_Controller.L.Store   |         615     85.42%     85.42% |           6      0.83%     86.25% |           6      0.83%     87.08% |           6      0.83%     87.92% |           6      0.83%     88.75% |           6      0.83%     89.58% |           6      0.83%     90.42% |           6      0.83%     91.25% |           6      0.83%     92.08% |           6      0.83%     92.92% |           6      0.83%     93.75% |           6      0.83%     94.58% |           6      0.83%     95.42% |           6      0.83%     96.25% |           6      0.83%     97.08% |          21      2.92%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          720                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          326                      
system.ruby.L1Cache_Controller.L1_Replacement |        9537     92.42%     92.42% |          52      0.50%     92.93% |          50      0.48%     93.41% |          50      0.48%     93.89% |          54      0.52%     94.42% |          53      0.51%     94.93% |          53      0.51%     95.45% |          53      0.51%     95.96% |          52      0.50%     96.46% |          54      0.52%     96.99% |          53      0.51%     97.50% |          52      0.50%     98.00% |          50      0.48%     98.49% |          50      0.48%     98.97% |          52      0.50%     99.48% |          54      0.52%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10319                      
system.ruby.L1Cache_Controller.LL        |         255     72.03%     72.03% |           5      1.41%     73.45% |           5      1.41%     74.86% |           4      1.13%     75.99% |           5      1.41%     77.40% |           5      1.41%     78.81% |           5      1.41%     80.23% |           5      1.41%     81.64% |           5      1.41%     83.05% |           5      1.41%     84.46% |           5      1.41%     85.88% |           5      1.41%     87.29% |           5      1.41%     88.70% |           5      1.41%     90.11% |           5      1.41%     91.53% |          30      8.47%    100.00%
system.ruby.L1Cache_Controller.LL::total          354                      
system.ruby.L1Cache_Controller.Load      |       20049     55.18%     55.18% |        1162      3.20%     58.37% |        1159      3.19%     61.56% |        1157      3.18%     64.75% |        1147      3.16%     67.91% |        1157      3.18%     71.09% |        1143      3.15%     74.23% |        1131      3.11%     77.35% |        1102      3.03%     80.38% |        1096      3.02%     83.40% |        1076      2.96%     86.36% |        1042      2.87%     89.23% |        1022      2.81%     92.04% |         994      2.74%     94.77% |         983      2.71%     97.48% |         916      2.52%    100.00%
system.ruby.L1Cache_Controller.Load::total        36336                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          22     34.38%     34.38% |           2      3.12%     37.50% |           2      3.12%     40.62% |           3      4.69%     45.31% |           2      3.12%     48.44% |           3      4.69%     53.12% |           3      4.69%     57.81% |           3      4.69%     62.50% |           2      3.12%     65.62% |           3      4.69%     70.31% |           3      4.69%     75.00% |           2      3.12%     78.12% |           3      4.69%     82.81% |           2      3.12%     85.94% |           4      6.25%     92.19% |           5      7.81%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           64                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.92%      1.92% |           4      7.69%      9.62% |           4      7.69%     17.31% |           4      7.69%     25.00% |           4      7.69%     32.69% |           2      3.85%     36.54% |           4      7.69%     44.23% |           3      5.77%     50.00% |           4      7.69%     57.69% |           4      7.69%     65.38% |           3      5.77%     71.15% |           3      5.77%     76.92% |           3      5.77%     82.69% |           3      5.77%     88.46% |           2      3.85%     92.31% |           4      7.69%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           52                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2306     91.84%     91.84% |          14      0.56%     92.39% |          13      0.52%     92.91% |          11      0.44%     93.35% |          15      0.60%     93.95% |          15      0.60%     94.54% |          14      0.56%     95.10% |          14      0.56%     95.66% |          14      0.56%     96.22% |          14      0.56%     96.77% |          14      0.56%     97.33% |          15      0.60%     97.93% |          11      0.44%     98.37% |          12      0.48%     98.85% |          14      0.56%     99.40% |          15      0.60%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2511                      
system.ruby.L1Cache_Controller.M.LL      |         109     73.15%     73.15% |           2      1.34%     74.50% |           2      1.34%     75.84% |           2      1.34%     77.18% |           2      1.34%     78.52% |           2      1.34%     79.87% |           2      1.34%     81.21% |           2      1.34%     82.55% |           2      1.34%     83.89% |           2      1.34%     85.23% |           2      1.34%     86.58% |           2      1.34%     87.92% |           2      1.34%     89.26% |           2      1.34%     90.60% |           2      1.34%     91.95% |          12      8.05%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          149                      
system.ruby.L1Cache_Controller.M.Load    |        8420     35.97%     35.97% |        1078      4.61%     40.58% |        1076      4.60%     45.17% |        1071      4.58%     49.75% |        1055      4.51%     54.26% |        1067      4.56%     58.82% |        1056      4.51%     63.33% |        1042      4.45%     67.78% |        1014      4.33%     72.11% |        1007      4.30%     76.41% |         988      4.22%     80.63% |         958      4.09%     84.73% |         945      4.04%     88.76% |         913      3.90%     92.66% |         900      3.85%     96.51% |         817      3.49%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        23407                      
system.ruby.L1Cache_Controller.M.Store   |       13458     64.26%     64.26% |         534      2.55%     66.81% |         533      2.55%     69.35% |         531      2.54%     71.89% |         524      2.50%     74.39% |         529      2.53%     76.92% |         524      2.50%     79.42% |         519      2.48%     81.90% |         507      2.42%     84.32% |         502      2.40%     86.72% |         493      2.35%     89.07% |         481      2.30%     91.37% |         474      2.26%     93.63% |         462      2.21%     95.84% |         457      2.18%     98.02% |         415      1.98%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20943                      
system.ruby.L1Cache_Controller.M_I.Load  |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           18                      
system.ruby.L1Cache_Controller.M_I.Store |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           22                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5206     94.31%     94.31% |          20      0.36%     94.67% |          19      0.34%     95.02% |          18      0.33%     95.34% |          22      0.40%     95.74% |          22      0.40%     96.14% |          21      0.38%     96.52% |          21      0.38%     96.90% |          21      0.38%     97.28% |          22      0.40%     97.68% |          22      0.40%     98.08% |          23      0.42%     98.50% |          19      0.34%     98.84% |          19      0.34%     99.18% |          21      0.38%     99.57% |          24      0.43%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5520                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4320     86.71%     86.71% |          44      0.88%     87.60% |          44      0.88%     88.48% |          44      0.88%     89.36% |          44      0.88%     90.24% |          44      0.88%     91.13% |          44      0.88%     92.01% |          44      0.88%     92.89% |          44      0.88%     93.78% |          44      0.88%     94.66% |          44      0.88%     95.54% |          44      0.88%     96.43% |          44      0.88%     97.31% |          44      0.88%     98.19% |          44      0.88%     99.08% |          46      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4982                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     91.83%     91.83% |          21      0.54%     92.37% |          20      0.51%     92.88% |          20      0.51%     93.39% |          23      0.59%     93.98% |          22      0.56%     94.54% |          22      0.56%     95.10% |          22      0.56%     95.66% |          21      0.54%     96.20% |          23      0.59%     96.78% |          22      0.56%     97.35% |          21      0.54%     97.88% |          20      0.51%     98.39% |          20      0.51%     98.90% |          22      0.56%     99.46% |          21      0.54%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3919                      
system.ruby.L1Cache_Controller.NP.Store  |        1597     85.08%     85.08% |          19      1.01%     86.09% |          18      0.96%     87.05% |          18      0.96%     88.01% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.06% |          19      1.01%     93.07% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1877                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116551     57.42%     57.42% |        6117      3.01%     60.43% |        6088      3.00%     63.43% |        6082      3.00%     66.43% |        6049      2.98%     69.41% |        6094      3.00%     72.41% |        6023      2.97%     75.38% |        5965      2.94%     78.32% |        5808      2.86%     81.18% |        5783      2.85%     84.03% |        5669      2.79%     86.82% |        5494      2.71%     89.53% |        5387      2.65%     92.18% |        5241      2.58%     94.77% |        5193      2.56%     97.32% |        5432      2.68%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       202976                      
system.ruby.L1Cache_Controller.S.Inv     |          19     30.65%     30.65% |           3      4.84%     35.48% |           3      4.84%     40.32% |           3      4.84%     45.16% |           3      4.84%     50.00% |           3      4.84%     54.84% |           3      4.84%     59.68% |           3      4.84%     64.52% |           2      3.23%     67.74% |           3      4.84%     72.58% |           3      4.84%     77.42% |           2      3.23%     80.65% |           3      4.84%     85.48% |           2      3.23%     88.71% |           4      6.45%     95.16% |           3      4.84%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           62                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4313     90.67%     90.67% |          30      0.63%     91.30% |          30      0.63%     91.93% |          30      0.63%     92.56% |          30      0.63%     93.19% |          30      0.63%     93.82% |          29      0.61%     94.43% |          30      0.63%     95.06% |          30      0.63%     95.69% |          29      0.61%     96.30% |          29      0.61%     96.91% |          29      0.61%     97.52% |          29      0.61%     98.13% |          30      0.63%     98.76% |          29      0.61%     99.37% |          30      0.63%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4757                      
system.ruby.L1Cache_Controller.S.LL      |           3     11.54%     11.54% |           0      0.00%     11.54% |           1      3.85%     15.38% |           2      7.69%     23.08% |           1      3.85%     26.92% |           1      3.85%     30.77% |           1      3.85%     34.62% |           1      3.85%     38.46% |           2      7.69%     46.15% |           2      7.69%     53.85% |           2      7.69%     61.54% |           2      7.69%     69.23% |           2      7.69%     76.92% |           2      7.69%     84.62% |           2      7.69%     92.31% |           2      7.69%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           26                      
system.ruby.L1Cache_Controller.S.Load    |          30      4.35%      4.35% |          37      5.36%      9.71% |          44      6.38%     16.09% |          44      6.38%     22.46% |          48      6.96%     29.42% |          53      7.68%     37.10% |          45      6.52%     43.62% |          49      7.10%     50.72% |          50      7.25%     57.97% |          46      6.67%     64.64% |          44      6.38%     71.01% |          42      6.09%     77.10% |          42      6.09%     83.19% |          40      5.80%     88.99% |          39      5.65%     94.64% |          37      5.36%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          690                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.26%      5.26% |           1      2.63%      7.89% |           3      7.89%     15.79% |           2      5.26%     21.05% |           2      5.26%     26.32% |           3      7.89%     34.21% |           2      5.26%     39.47% |           2      5.26%     44.74% |           3      7.89%     52.63% |           2      5.26%     57.89% |           2      5.26%     63.16% |           2      5.26%     68.42% |           2      5.26%     73.68% |           2      5.26%     78.95% |           2      5.26%     84.21% |           6     15.79%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           38                      
system.ruby.L1Cache_Controller.SL.Ack    |           3     10.34%     10.34% |           1      3.45%     13.79% |           1      3.45%     17.24% |           8     27.59%     44.83% |           1      3.45%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |           1      3.45%     58.62% |           2      6.90%     65.52% |           1      3.45%     68.97% |           1      3.45%     72.41% |           2      6.90%     79.31% |           1      3.45%     82.76% |           2      6.90%     89.66% |           1      3.45%     93.10% |           2      6.90%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           3     13.04%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           2      8.70%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           2      8.70%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           2      8.70%     73.91% |           1      4.35%     78.26% |           2      8.70%     86.96% |           1      4.35%     91.30% |           2      8.70%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           3      7.69%      7.69% |           1      2.56%     10.26% |           3      7.69%     17.95% |           2      5.13%     23.08% |           2      5.13%     28.21% |           3      7.69%     35.90% |           2      5.13%     41.03% |           2      5.13%     46.15% |           3      7.69%     53.85% |           2      5.13%     58.97% |           2      5.13%     64.10% |           2      5.13%     69.23% |           2      5.13%     74.36% |           2      5.13%     79.49% |           2      5.13%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           39                      
system.ruby.L1Cache_Controller.SM.Ack_all |           3      7.69%      7.69% |           1      2.56%     10.26% |           3      7.69%     17.95% |           2      5.13%     23.08% |           2      5.13%     28.21% |           3      7.69%     35.90% |           2      5.13%     41.03% |           2      5.13%     46.15% |           3      7.69%     53.85% |           2      5.13%     58.97% |           2      5.13%     64.10% |           2      5.13%     69.23% |           2      5.13%     74.36% |           2      5.13%     79.49% |           2      5.13%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           39                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            3                      
system.ruby.L1Cache_Controller.Store     |       16286     67.14%     67.14% |         565      2.33%     69.47% |         563      2.32%     71.79% |         561      2.31%     74.11% |         556      2.29%     76.40% |         561      2.31%     78.71% |         555      2.29%     81.00% |         550      2.27%     83.27% |         538      2.22%     85.48% |         534      2.20%     87.69% |         525      2.16%     89.85% |         512      2.11%     91.96% |         503      2.07%     94.03% |         492      2.03%     96.06% |         488      2.01%     98.07% |         467      1.93%    100.00%
system.ruby.L1Cache_Controller.Store::total        24256                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          326                      
system.ruby.L1Cache_Controller.WB_Ack    |        5206     94.31%     94.31% |          20      0.36%     94.67% |          19      0.34%     95.02% |          18      0.33%     95.34% |          22      0.40%     95.74% |          22      0.40%     96.14% |          21      0.38%     96.52% |          21      0.38%     96.90% |          21      0.38%     97.28% |          22      0.40%     97.68% |          22      0.40%     98.08% |          23      0.42%     98.50% |          19      0.34%     98.84% |          19      0.34%     99.18% |          21      0.38%     99.57% |          24      0.43%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5520                      
system.ruby.L2Cache_Controller.Ack_all   |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         378      6.52%      6.52% |         566      9.76%     16.28% |         314      5.42%     21.70% |         402      6.93%     28.63% |         558      9.62%     38.25% |         336      5.80%     44.05% |         249      4.29%     48.34% |         284      4.90%     53.24% |         238      4.10%     57.35% |         210      3.62%     60.97% |         317      5.47%     66.44% |         303      5.23%     71.66% |         613     10.57%     82.24% |         398      6.86%     89.10% |         350      6.04%     95.14% |         282      4.86%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         5798                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           3     21.43%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           3     21.43%     64.29% |           4     28.57%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           14                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          65      6.57%      6.57% |          66      6.67%     13.23% |          61      6.16%     19.39% |          78      7.88%     27.27% |          58      5.86%     33.13% |          62      6.26%     39.39% |          63      6.36%     45.76% |          59      5.96%     51.72% |          59      5.96%     57.68% |          57      5.76%     63.43% |          67      6.77%     70.20% |          56      5.66%     75.86% |          58      5.86%     81.72% |          56      5.66%     87.37% |          55      5.56%     92.93% |          70      7.07%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          990                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          22      7.51%      7.51% |          23      7.85%     15.36% |          16      5.46%     20.82% |          18      6.14%     26.96% |          20      6.83%     33.79% |          15      5.12%     38.91% |          15      5.12%     44.03% |          15      5.12%     49.15% |          21      7.17%     56.31% |          17      5.80%     62.12% |          21      7.17%     69.28% |          18      6.14%     75.43% |          23      7.85%     83.28% |          19      6.48%     89.76% |          16      5.46%     95.22% |          14      4.78%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          293                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         260      6.54%      6.54% |         419     10.53%     17.07% |         201      5.05%     22.12% |         315      7.92%     30.04% |         479     12.04%     42.08% |         237      5.96%     48.04% |         158      3.97%     52.01% |         171      4.30%     56.31% |         143      3.59%     59.90% |         149      3.75%     63.65% |         232      5.83%     69.48% |         223      5.61%     75.09% |         399     10.03%     85.12% |         257      6.46%     91.58% |         146      3.67%     95.25% |         189      4.75%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         3978                      
system.ruby.L2Cache_Controller.L1_GETX   |         144      7.12%      7.12% |         164      8.11%     15.22% |         113      5.59%     20.81% |          89      4.40%     25.21% |          79      3.91%     29.12% |         100      4.94%     34.06% |          91      4.50%     38.56% |         115      5.68%     44.24% |          96      4.75%     48.99% |          61      3.02%     52.00% |         100      4.94%     56.95% |          96      4.75%     61.69% |         214     10.58%     72.27% |         143      7.07%     79.34% |         218     10.78%     90.11% |         200      9.89%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2023                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         307      6.16%      6.16% |         321      6.44%     12.61% |         281      5.64%     18.25% |         265      5.32%     23.56% |         184      3.69%     27.26% |         380      7.63%     34.89% |         587     11.78%     46.67% |         291      5.84%     52.51% |         296      5.94%     58.45% |         275      5.52%     63.97% |         421      8.45%     72.42% |         205      4.11%     76.54% |         167      3.35%     79.89% |         382      7.67%     87.56% |         287      5.76%     93.32% |         333      6.68%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         4982                      
system.ruby.L2Cache_Controller.L1_PUTX   |         340      6.16%      6.16% |         547      9.91%     16.07% |         286      5.18%     21.25% |         395      7.15%     28.40% |         546      9.89%     38.29% |         326      5.90%     44.19% |         239      4.33%     48.52% |         271      4.91%     53.43% |         232      4.20%     57.63% |         207      3.75%     61.38% |         313      5.67%     67.05% |         283      5.13%     72.18% |         586     10.61%     82.79% |         375      6.79%     89.59% |         339      6.14%     95.73% |         236      4.27%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5521                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          18     27.27%     27.27% |           0      0.00%     27.27% |          15     22.73%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2      3.03%     53.03% |           0      0.00%     53.03% |           0      0.00%     53.03% |           0      0.00%     53.03% |           0      0.00%     53.03% |           1      1.52%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      1.52%     56.06% |          29     43.94%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           66                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            9                      
system.ruby.L2Cache_Controller.M.L1_GETS |         195      5.59%      5.59% |         379     10.87%     16.47% |         170      4.88%     21.34% |         295      8.46%     29.80% |         459     13.17%     42.97% |         221      6.34%     49.31% |         141      4.04%     53.36% |         154      4.42%     57.77% |         121      3.47%     61.24% |         132      3.79%     65.03% |         196      5.62%     70.65% |         188      5.39%     76.05% |         376     10.79%     86.83% |         236      6.77%     93.60% |         115      3.30%     96.90% |         108      3.10%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3486                      
system.ruby.L2Cache_Controller.M.L1_GETX |          71      6.59%      6.59% |          78      7.24%     13.83% |          52      4.83%     18.66% |          57      5.29%     23.96% |          43      3.99%     27.95% |          70      6.50%     34.45% |          59      5.48%     39.93% |          77      7.15%     47.08% |          67      6.22%     53.30% |          32      2.97%     56.27% |          24      2.23%     58.50% |          37      3.44%     61.93% |         151     14.02%     75.95% |          81      7.52%     83.47% |         128     11.88%     95.36% |          50      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1077                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          21     28.00%     28.00% |           1      1.33%     29.33% |          15     20.00%     49.33% |           1      1.33%     50.67% |           0      0.00%     50.67% |           1      1.33%     52.00% |           2      2.67%     54.67% |           1      1.33%     56.00% |           1      1.33%     57.33% |           0      0.00%     57.33% |           1      1.33%     58.67% |           2      2.67%     61.33% |           0      0.00%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           75                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.73%     22.73% |          14     21.21%     43.94% |           0      0.00%     43.94% |           3      4.55%     48.48% |           7     10.61%     59.09% |           3      4.55%     63.64% |           4      6.06%     69.70% |           7     10.61%     80.30% |           1      1.52%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |          12     18.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           66                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         340      6.16%      6.16% |         547      9.91%     16.07% |         286      5.18%     21.25% |         395      7.15%     28.40% |         546      9.89%     38.29% |         326      5.90%     44.19% |         239      4.33%     48.52% |         271      4.91%     53.43% |         232      4.20%     57.63% |         207      3.75%     61.38% |         313      5.67%     67.05% |         283      5.13%     72.18% |         586     10.61%     82.79% |         375      6.79%     89.59% |         339      6.14%     95.73% |         236      4.27%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5521                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           2     14.29%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |          11     78.57%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           14                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          18     28.12%     28.12% |           0      0.00%     28.12% |          15     23.44%     51.56% |           1      1.56%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           2      3.12%     56.25% |           1      1.56%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           1      1.56%     59.38% |           0      0.00%     59.38% |           0      0.00%     59.38% |           1      1.56%     60.94% |          25     39.06%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           64                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           3     27.27%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           2     18.18%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total           11                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         360      6.28%      6.28% |         566      9.87%     16.14% |         299      5.21%     21.36% |         402      7.01%     28.36% |         558      9.73%     38.09% |         336      5.86%     43.95% |         247      4.31%     48.26% |         284      4.95%     53.21% |         238      4.15%     57.36% |         210      3.66%     61.02% |         317      5.53%     66.54% |         302      5.26%     71.81% |         613     10.69%     82.50% |         398      6.94%     89.44% |         349      6.08%     95.52% |         257      4.48%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         5736                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           1      5.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |          19     95.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           20                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          32    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           32                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          21     28.00%     28.00% |           1      1.33%     29.33% |          15     20.00%     49.33% |           1      1.33%     50.67% |           0      0.00%     50.67% |           1      1.33%     52.00% |           2      2.67%     54.67% |           1      1.33%     56.00% |           1      1.33%     57.33% |           0      0.00%     57.33% |           1      1.33%     58.67% |           2      2.67%     61.33% |           0      0.00%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           75                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Ack   |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Data  |         144      6.87%      6.87% |         161      7.68%     14.54% |         138      6.58%     21.13% |         125      5.96%     27.09% |         107      5.10%     32.19% |         104      4.96%     37.15% |         106      5.05%     42.20% |         105      5.01%     47.21% |         108      5.15%     52.36% |         103      4.91%     57.27% |         164      7.82%     65.09% |         133      6.34%     71.44% |         144      6.87%     78.30% |         137      6.53%     84.84% |         161      7.68%     92.51% |         157      7.49%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2097                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          22      7.51%      7.51% |          23      7.85%     15.36% |          16      5.46%     20.82% |          18      6.14%     26.96% |          20      6.83%     33.79% |          15      5.12%     38.91% |          15      5.12%     44.03% |          15      5.12%     49.15% |          21      7.17%     56.31% |          17      5.80%     62.12% |          21      7.17%     69.28% |          18      6.14%     75.43% |          23      7.85%     83.28% |          19      6.48%     89.76% |          16      5.46%     95.22% |          14      4.78%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          65      6.57%      6.57% |          66      6.67%     13.23% |          61      6.16%     19.39% |          78      7.88%     27.27% |          58      5.86%     33.13% |          62      6.26%     39.39% |          63      6.36%     45.76% |          59      5.96%     51.72% |          59      5.96%     57.68% |          57      5.76%     63.43% |          67      6.77%     70.20% |          56      5.66%     75.86% |          58      5.86%     81.72% |          56      5.66%     87.37% |          55      5.56%     92.93% |          70      7.07%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          990                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          20     23.81%     23.81% |          14     16.67%     40.48% |           0      0.00%     40.48% |           1      1.19%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           0      0.00%     41.67% |           1      1.19%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |          14     16.67%     59.52% |          15     17.86%     77.38% |           0      0.00%     77.38% |           0      0.00%     77.38% |          13     15.48%     92.86% |           6      7.14%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           84                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           7     87.50%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         242      6.08%      6.08% |         255      6.41%     12.49% |         218      5.48%     17.97% |         186      4.68%     22.65% |         126      3.17%     25.82% |         318      7.99%     33.81% |         524     13.17%     46.98% |         232      5.83%     52.82% |         234      5.88%     58.70% |         218      5.48%     64.18% |         354      8.90%     73.08% |         149      3.75%     76.82% |         106      2.66%     79.49% |         322      8.09%     87.58% |         232      5.83%     93.41% |         262      6.59%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3978                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          17     31.48%     31.48% |           0      0.00%     31.48% |          15     27.78%     59.26% |           0      0.00%     59.26% |           0      0.00%     59.26% |           0      0.00%     59.26% |           2      3.70%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           1      1.85%     64.81% |           0      0.00%     64.81% |           0      0.00%     64.81% |           1      1.85%     66.67% |          18     33.33%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           54                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     29.03%     29.03% |           0      0.00%     29.03% |          15     24.19%     53.23% |           0      0.00%     53.23% |           0      0.00%     53.23% |           0      0.00%     53.23% |           2      3.23%     56.45% |           0      0.00%     56.45% |           0      0.00%     56.45% |           0      0.00%     56.45% |           0      0.00%     56.45% |           1      1.61%     58.06% |           0      0.00%     58.06% |           0      0.00%     58.06% |           1      1.61%     59.68% |          25     40.32%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           62                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            6                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           9     90.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           10                      
system.ruby.L2Cache_Controller.Unblock   |          21     28.00%     28.00% |           1      1.33%     29.33% |          15     20.00%     49.33% |           1      1.33%     50.67% |           0      0.00%     50.67% |           1      1.33%     52.00% |           2      2.67%     54.67% |           1      1.33%     56.00% |           1      1.33%     57.33% |           0      0.00%     57.33% |           1      1.33%     58.67% |           2      2.67%     61.33% |           0      0.00%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           75                      
system.ruby.L2Cache_Controller.WB_Data   |          18     28.12%     28.12% |           0      0.00%     28.12% |          15     23.44%     51.56% |           1      1.56%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           2      3.12%     56.25% |           1      1.56%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           1      1.56%     59.38% |           0      0.00%     59.38% |           0      0.00%     59.38% |           1      1.56%     60.94% |          25     39.06%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           64                      
system.ruby.L2Cache_Controller.WB_Data_clean |           3     27.27%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           2     18.18%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total           11                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32380                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       32380    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32380                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        36318                      
system.ruby.LD.latency_hist_seqr::mean       5.827881                      
system.ruby.LD.latency_hist_seqr::gmean      1.473833                      
system.ruby.LD.latency_hist_seqr::stdev     26.370143                      
system.ruby.LD.latency_hist_seqr         |       36011     99.15%     99.15% |         288      0.79%     99.95% |           5      0.01%     99.96% |           1      0.00%     99.96% |           4      0.01%     99.98% |           1      0.00%     99.98% |           0      0.00%     99.98% |           1      0.00%     99.98% |           1      0.00%     99.98% |           6      0.02%    100.00%
system.ruby.LD.latency_hist_seqr::total         36318                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         3938                      
system.ruby.LD.miss_latency_hist_seqr::mean    45.524886                      
system.ruby.LD.miss_latency_hist_seqr::gmean    35.768815                      
system.ruby.LD.miss_latency_hist_seqr::stdev    68.166309                      
system.ruby.LD.miss_latency_hist_seqr    |        3631     92.20%     92.20% |         288      7.31%     99.52% |           5      0.13%     99.64% |           1      0.03%     99.67% |           4      0.10%     99.77% |           1      0.03%     99.80% |           0      0.00%     99.80% |           1      0.03%     99.82% |           1      0.03%     99.85% |           6      0.15%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         3938                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          268                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         268    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          268                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          354                      
system.ruby.Load_Linked.latency_hist_seqr::mean    28.375706                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.653351                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   111.782988                      
system.ruby.Load_Linked.latency_hist_seqr |         338     95.48%     95.48% |           6      1.69%     97.18% |           3      0.85%     98.02% |           2      0.56%     98.59% |           1      0.28%     98.87% |           0      0.00%     98.87% |           2      0.56%     99.44% |           1      0.28%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          354                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   113.686047                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    55.520989                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   205.344661                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          70     81.40%     81.40% |           6      6.98%     88.37% |           3      3.49%     91.86% |           2      2.33%     94.19% |           1      1.16%     95.35% |           0      0.00%     95.35% |           2      2.33%     97.67% |           1      1.16%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21971                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21971    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21971                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        23899                      
system.ruby.ST.latency_hist_seqr::mean       9.188083                      
system.ruby.ST.latency_hist_seqr::gmean      1.402415                      
system.ruby.ST.latency_hist_seqr::stdev     46.841559                      
system.ruby.ST.latency_hist_seqr         |       23087     96.60%     96.60% |         775      3.24%     99.85% |           2      0.01%     99.85% |           6      0.03%     99.88% |           8      0.03%     99.91% |           5      0.02%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |          16      0.07%    100.00%
system.ruby.ST.latency_hist_seqr::total         23899                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         1928                      
system.ruby.ST.miss_latency_hist_seqr::mean   102.497407                      
system.ruby.ST.miss_latency_hist_seqr::gmean    66.167582                      
system.ruby.ST.miss_latency_hist_seqr::stdev   133.173972                      
system.ruby.ST.miss_latency_hist_seqr    |        1116     57.88%     57.88% |         775     40.20%     98.08% |           2      0.10%     98.18% |           6      0.31%     98.50% |           8      0.41%     98.91% |           5      0.26%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |          16      0.83%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1928                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          335                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     6.543284                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.088505                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    58.049615                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     98.51%     98.51% |           3      0.90%     99.40% |           1      0.30%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          335                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            5                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean   372.400000                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   293.514743                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev   333.954787                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            5                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  41282                       # delay histogram for all message
system.ruby.delayHist::mean                 12.548132                       # delay histogram for all message
system.ruby.delayHist::gmean                11.399405                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.858019                       # delay histogram for all message
system.ruby.delayHist                    |        6355     15.39%     15.39% |       26989     65.38%     80.77% |        5405     13.09%     93.86% |        1591      3.85%     97.72% |         939      2.27%     99.99% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    41282                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         22333                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        12.070792                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.596111                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        7.039190                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           0      0.00%      0.00% |        4815     21.56%     21.56% |        8707     38.99%     60.55% |        5542     24.82%     85.36% |         758      3.39%     88.76% |           0      0.00%     88.76% |         583      2.61%     91.37% |         994      4.45%     95.82% |         825      3.69%     99.51% |         109      0.49%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           22333                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         18724                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.151250                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.471430                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.955203                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1496      7.99%      7.99% |       12571     67.14%     75.13% |        4637     24.77%     99.89% |          14      0.07%     99.97% |           3      0.02%     99.98% |           2      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           18724                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           225                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.737778                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        9.090104                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        3.945798                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          44     19.56%     19.56% |         118     52.44%     72.00% |          51     22.67%     94.67% |           9      4.00%     98.67% |           1      0.44%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           1      0.44%     99.56% |           1      0.44%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             225                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000542                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5609.844109                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000544                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.632403                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000708                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.632938                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   301.971138                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000562                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7350.145539                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000563                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.447536                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000727                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.448071                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   268.532659                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7316.533411                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000563                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.926801                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000724                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.927336                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   679.584927                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5412.840559                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000580                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.835436                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000754                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.835971                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   310.743770                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       257925                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      257925    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       257925                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36550                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31293                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5257                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120871                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116551                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4320                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.168588                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   505.661418                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           40                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.037118                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1268.391059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1271.003258                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   235.712349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.015805                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7887.559196                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.034879                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62467.035976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005606                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.712014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1732                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1688                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         6161                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         6117                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.008434                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   109.707334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   225.781893                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   947.332152                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   208.623993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2014.489096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13714.745012                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   109.670467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1606                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1559                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5713                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5669                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.007821                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    47.175811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000265                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   100.052577                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   554.620727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    80.124344                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   652.550002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5843.455192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    47.132532                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1559                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1513                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5538                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5494                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.007584                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    39.145851                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000266                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    82.206503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   551.094364                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    67.694978                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   511.404058                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4804.404449                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    39.102573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1530                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1486                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5431                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5387                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.007438                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    32.746034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000249                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    69.791562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   347.731064                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    54.032453                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   609.021847                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3973.738331                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    32.694208                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1491                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1447                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5285                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5241                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.007241                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    26.092960                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000249                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    56.659595                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   299.517116                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    40.597005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   453.902426                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  3134.386671                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    26.043271                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1476                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1430                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5237                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5193                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.007173                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    19.342644                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    39.945697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   179.112078                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    24.192999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   321.351715                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  2273.834081                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    19.295091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1413                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1358                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5478                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         5432                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.007364                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time    11.121406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000293                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    28.755367                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000939                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   232.690913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            7                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    17.093252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   179.120629                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.002052                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1217.959374                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time    11.071717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1727                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1682                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         6132                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         6088                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.008398                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   103.294694                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   210.260547                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1076.720874                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   194.434116                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1826.415788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13013.609738                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   103.258896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1722                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1678                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         6126                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         6082                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.008386                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    96.306615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   196.949055                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1082.725312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   186.866859                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1555.787639                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12101.764575                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    96.271886                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1708                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1660                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         6093                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         6049                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.008336                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    88.716383                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   182.006888                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   756.747652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   173.999370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1724.014452                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11131.514270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    88.673105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1723                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1675                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         6138                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         6094                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.008400                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    82.333663                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   171.875536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   829.938415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   152.967811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1419.238782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10337.983975                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    82.292522                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1703                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1656                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         6067                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         6023                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.008303                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    75.561975                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   152.467709                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   878.229838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   136.395502                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1235.978444                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9457.940207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    75.522971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1686                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1639                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         6009                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5965                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.008223                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.099235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   140.105130                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   916.106203                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   123.397109                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time   950.683273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8382.095591                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.060231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1645                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1598                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5852                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5808                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.008011                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    60.776357                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   126.045088                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   606.432632                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   108.960387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1044.443953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7572.493624                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    60.728804                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1635                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1587                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5827                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5783                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.007974                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    53.523266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   108.158940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   592.087276                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    96.299136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   851.840882                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6610.792080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    53.477851                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.385558                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   101.671498                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001196                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  5239.994760                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          726                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          546                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          180                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001669                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   743.654681                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000178                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7354.697755                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3218.057550                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000344                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.020098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   104.181094                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  7105.496558                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          902                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          726                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          176                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   724.517208                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7246.048343                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4087.595964                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   985.256591                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    49.818447                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  8851.704613                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L2cache.demand_accesses          753                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          588                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001771                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   733.202752                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  7980.033833                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6747.369110                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.596071                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   107.808974                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000863                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11079.926638                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L2cache.demand_accesses          525                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          390                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          135                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001281                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   722.563283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7934.902776                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7880.531041                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.260327                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    34.564249                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001460                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9464.317995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          633                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002135                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   692.938082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9892.549003                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000655                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6010.269203                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000293                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.635404                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   102.121376                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001236                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  8993.569723                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          782                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          639                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001913                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   783.925763                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9783.590225                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000427                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6878.664211                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000344                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.455880                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   101.902314                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001059                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 11627.920475                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          652                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          489                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          163                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001583                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   704.259313                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7218.281961                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000376                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7814.143494                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.869221                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   101.794920                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.012202                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 10992.191237                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          105                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          646                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          451                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          195                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           22                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001385                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   736.078876                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7348.605177                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8567.248838                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000295                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.985040                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   109.683291                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000957                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7294.966511                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          610                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          455                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          155                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001409                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   736.001936                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10172.175812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000352                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5045.193035                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.798035                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   101.943455                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001137                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8098.953526                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          669                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          539                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          130                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001708                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   766.798318                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10066.409452                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000431                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5983.194207                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.072049                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    81.041197                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001376                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  6055.983176                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          742                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          628                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002040                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   750.172579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8013.572225                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000596                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4072.484960                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.813859                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    65.960647                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001115                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  7043.333140                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          717                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          609                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001761                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   775.584843                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  7975.946990                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000360                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5022.912822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.196416                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   101.861173                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.001151                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7730.024211                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          838                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          726                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001918                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   782.186624                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  8989.200244                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5964.642318                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   994.660229                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    65.899737                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9250.005870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          464                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001393                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   729.992691                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8852.815966                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000305                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6916.880382                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   989.748966                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    52.006395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000820                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7017.713037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          535                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          422                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001265                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   747.489870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  8841.247881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4899.354359                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.133617                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000739                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  8845.589047                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          103                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001148                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   689.645740                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8907.156168                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5830.387217                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         268864                      
system.ruby.latency_hist_seqr::mean          3.580371                      
system.ruby.latency_hist_seqr::gmean         1.166482                      
system.ruby.latency_hist_seqr::stdev        23.135302                      
system.ruby.latency_hist_seqr            |      266724     99.20%     99.20% |        2033      0.76%     99.96% |          16      0.01%     99.97% |          16      0.01%     99.97% |          19      0.01%     99.98% |          12      0.00%     99.98% |           2      0.00%     99.98% |           3      0.00%     99.99% |           2      0.00%     99.99% |          37      0.01%    100.00%
system.ruby.latency_hist_seqr::total           268864                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        10939                      
system.ruby.miss_latency_hist_seqr::mean    64.421611                      
system.ruby.miss_latency_hist_seqr::gmean    44.031532                      
system.ruby.miss_latency_hist_seqr::stdev    96.424020                      
system.ruby.miss_latency_hist_seqr       |        8799     80.44%     80.44% |        2033     18.58%     99.02% |          16      0.15%     99.17% |          16      0.15%     99.31% |          19      0.17%     99.49% |          12      0.11%     99.60% |           2      0.02%     99.62% |           3      0.03%     99.64% |           2      0.02%     99.66% |          37      0.34%    100.00%
system.ruby.miss_latency_hist_seqr::total        10939                      
system.ruby.network.average_flit_latency    12.990422                      
system.ruby.network.average_flit_network_latency    11.243810                      
system.ruby.network.average_flit_queueing_latency     1.746612                      
system.ruby.network.average_flit_vnet_latency |   13.097619                       |   10.733502                       |    8.487373                      
system.ruby.network.average_flit_vqueue_latency |    2.191637                       |    1.631403                       |           1                      
system.ruby.network.average_hops             2.831573                      
system.ruby.network.average_packet_latency    13.048101                      
system.ruby.network.average_packet_network_latency    11.285793                      
system.ruby.network.average_packet_queueing_latency     1.762308                      
system.ruby.network.average_packet_vnet_latency |   11.339333                       |   12.143704                       |    8.487373                      
system.ruby.network.average_packet_vqueue_latency |    2.295360                       |    1.482411                       |           1                      
system.ruby.network.avg_link_utilization     0.545523                      
system.ruby.network.avg_vc_load          |    0.104728     19.20%     19.20% |    0.020450      3.75%     22.95% |    0.003832      0.70%     23.65% |    0.003963      0.73%     24.38% |    0.003749      0.69%     25.06% |    0.003945      0.72%     25.79% |    0.003561      0.65%     26.44% |    0.004059      0.74%     27.18% |    0.273792     50.19%     77.37% |    0.035625      6.53%     83.90% |    0.009690      1.78%     85.68% |    0.009460      1.73%     87.41% |    0.009502      1.74%     89.15% |    0.009373      1.72%     90.87% |    0.009461      1.73%     92.61% |    0.009504      1.74%     94.35% |    0.025129      4.61%     98.95% |    0.000837      0.15%     99.11% |    0.000820      0.15%     99.26% |    0.000815      0.15%     99.41% |    0.000810      0.15%     99.56% |    0.000810      0.15%     99.70% |    0.000807      0.15%     99.85% |    0.000803      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.545523                      
system.ruby.network.ext_in_link_utilization       105661                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       105660                      
system.ruby.network.flit_network_latency |      374605                       |      761660                       |       51756                      
system.ruby.network.flit_queueing_latency |       62683                       |      115766                       |        6098                      
system.ruby.network.flits_injected       |       28601     27.07%     27.07% |       70962     67.16%     94.23% |        6098      5.77%    100.00%
system.ruby.network.flits_injected::total       105661                      
system.ruby.network.flits_received       |       28601     27.07%     27.07% |       70961     67.16%     94.23% |        6098      5.77%    100.00%
system.ruby.network.flits_received::total       105660                      
system.ruby.network.int_link_utilization       299184                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      210424                       |      227488                       |       51756                      
system.ruby.network.packet_queueing_latency |       42595                       |       27770                       |        6098                      
system.ruby.network.packets_injected     |       18557     42.77%     42.77% |       18734     43.18%     85.95% |        6098     14.05%    100.00%
system.ruby.network.packets_injected::total        43389                      
system.ruby.network.packets_received     |       18557     42.77%     42.77% |       18733     43.18%     85.95% |        6098     14.05%    100.00%
system.ruby.network.packets_received::total        43388                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        88358                      
system.ruby.network.routers00.buffer_writes        88358                      
system.ruby.network.routers00.crossbar_activity        88358                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        88414                      
system.ruby.network.routers00.sw_output_arbiter_activity        88358                      
system.ruby.network.routers01.buffer_reads        38558                      
system.ruby.network.routers01.buffer_writes        38558                      
system.ruby.network.routers01.crossbar_activity        38558                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38603                      
system.ruby.network.routers01.sw_output_arbiter_activity        38558                      
system.ruby.network.routers02.buffer_reads        25800                      
system.ruby.network.routers02.buffer_writes        25800                      
system.ruby.network.routers02.crossbar_activity        25800                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        25808                      
system.ruby.network.routers02.sw_output_arbiter_activity        25800                      
system.ruby.network.routers03.buffer_reads        15626                      
system.ruby.network.routers03.buffer_writes        15626                      
system.ruby.network.routers03.crossbar_activity        15626                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15628                      
system.ruby.network.routers03.sw_output_arbiter_activity        15626                      
system.ruby.network.routers04.buffer_reads        49713                      
system.ruby.network.routers04.buffer_writes        49713                      
system.ruby.network.routers04.crossbar_activity        49713                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        49747                      
system.ruby.network.routers04.sw_output_arbiter_activity        49713                      
system.ruby.network.routers05.buffer_reads        20218                      
system.ruby.network.routers05.buffer_writes        20218                      
system.ruby.network.routers05.crossbar_activity        20218                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20226                      
system.ruby.network.routers05.sw_output_arbiter_activity        20218                      
system.ruby.network.routers06.buffer_reads        16541                      
system.ruby.network.routers06.buffer_writes        16541                      
system.ruby.network.routers06.crossbar_activity        16541                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        16554                      
system.ruby.network.routers06.sw_output_arbiter_activity        16541                      
system.ruby.network.routers07.buffer_reads        11496                      
system.ruby.network.routers07.buffer_writes        11496                      
system.ruby.network.routers07.crossbar_activity        11496                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11504                      
system.ruby.network.routers07.sw_output_arbiter_activity        11496                      
system.ruby.network.routers08.buffer_reads        32271                      
system.ruby.network.routers08.buffer_writes        32271                      
system.ruby.network.routers08.crossbar_activity        32271                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        32289                      
system.ruby.network.routers08.sw_output_arbiter_activity        32271                      
system.ruby.network.routers09.buffer_reads        15878                      
system.ruby.network.routers09.buffer_writes        15878                      
system.ruby.network.routers09.crossbar_activity        15878                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        15883                      
system.ruby.network.routers09.sw_output_arbiter_activity        15878                      
system.ruby.network.routers10.buffer_reads        15213                      
system.ruby.network.routers10.buffer_writes        15213                      
system.ruby.network.routers10.crossbar_activity        15213                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15230                      
system.ruby.network.routers10.sw_output_arbiter_activity        15213                      
system.ruby.network.routers11.buffer_reads        10540                      
system.ruby.network.routers11.buffer_writes        10540                      
system.ruby.network.routers11.crossbar_activity        10540                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10541                      
system.ruby.network.routers11.sw_output_arbiter_activity        10540                      
system.ruby.network.routers12.buffer_reads        21674                      
system.ruby.network.routers12.buffer_writes        21674                      
system.ruby.network.routers12.crossbar_activity        21674                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        21679                      
system.ruby.network.routers12.sw_output_arbiter_activity        21674                      
system.ruby.network.routers13.buffer_reads        17525                      
system.ruby.network.routers13.buffer_writes        17525                      
system.ruby.network.routers13.crossbar_activity        17525                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        17540                      
system.ruby.network.routers13.sw_output_arbiter_activity        17525                      
system.ruby.network.routers14.buffer_reads        14637                      
system.ruby.network.routers14.buffer_writes        14637                      
system.ruby.network.routers14.crossbar_activity        14637                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14652                      
system.ruby.network.routers14.sw_output_arbiter_activity        14637                      
system.ruby.network.routers15.buffer_reads        10796                      
system.ruby.network.routers15.buffer_writes        10796                      
system.ruby.network.routers15.crossbar_activity        10796                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10809                      
system.ruby.network.routers15.sw_output_arbiter_activity        10796                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       268870                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      268870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       268870                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    467904000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
