// Seed: 568815473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  always @(1 or 1 - 1) begin
    id_7 = id_8;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7, id_8;
  supply1 id_9 = 1'h0;
  wire id_10;
  always @(posedge id_9 or posedge 1) begin
    assert (id_2);
  end
  module_0(
      id_2, id_2, id_5, id_9, id_5, id_1, id_7, id_10, id_10
  );
endmodule
