Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'pcb'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr
off -c 100 -o pcb_map.ncd pcb.ngd pcb.pcf 
Target Device  : xc3s700an
Target Package : fgg484
Target Speed   : -4
Mapper Version : spartan3a -- $Revision: 1.55 $
Mapped Date    : Sun Dec  4 00:38:32 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:   74
Logic Utilization:
  Total Number Slice Registers:       1,258 out of  11,776   10%
    Number used as Flip Flops:        1,257
    Number used as Latches:               1
  Number of 4 input LUTs:             1,183 out of  11,776   10%
Logic Distribution:
  Number of occupied Slices:          1,109 out of   5,888   18%
    Number of Slices containing only related logic:   1,109 out of   1,109 100%
    Number of Slices containing unrelated logic:          0 out of   1,109   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,370 out of  11,776   11%
    Number used as logic:               844
    Number used as a route-thru:        187
    Number used for Dual Port RAMs:      80
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:           52
      (Two LUTs used per 32x1 RAM)
    Number used as Shift registers:     207

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 62 out of     372   16%
    IOB Flip Flops:                      20
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of ODDR2s used:                 24
    Number of DDR_ALIGNMENT = NONE       24
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     6 out of      24   25%
  Number of DCMs:                         2 out of       8   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of RAMB16BWEs:                  13 out of      20   65%

  Number of RPM macros:           21
Average Fanout of Non-Clock Nets:                3.09

Peak Memory Usage:  681 MB
Total REAL time to MAP completion:  6 secs 
Total CPU time to MAP completion:   4 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_ddr_mgr_main_inst/mig_clk0/ddr_mgr_main_inst/u_mem_controller
   /infrastructure_top0/clk_dcm0/BUFG_CLK0" (output
   signal=ddr_mgr_main_inst/mig_clk0) has a mix of clock and non-clock loads.
   The non-clock loads are:
   Pin I0 of
   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/l0
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/dqs_delayed_col1<0> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/dqs_delayed_col0<0> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/dqs_delayed_col1<1> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/dqs_delayed_col0<1> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <SW<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SW<2>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <SW<3>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/tmp_ram_rd_en> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[6].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[6].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[6].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[6].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[5].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[4].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[3].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[2].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[2].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[2].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[2].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[1].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[1].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[1].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[1].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[11].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[11].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[11].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[11].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB0> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB1> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB2> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB3> on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BR
   AM[0].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA9> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA11> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA12> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA13> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA14> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA15> on
   block:<ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18>:<RAMB16B
   WE_RAMB16BWE>.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network N17 has no load.
INFO:LIT:395 - The above info message is repeated 98 more times for the
   following (max. 5 shown):
   N18,
   N19,
   N20,
   N21,
   N22
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal CLK_50M are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal CLK_AUX are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_gen_inst/DCM_SP_INST, consult the device Interactive Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  57 block(s) removed
 216 block(s) optimized away
  84 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "clock_gen_inst/CLK2X_OUT" is sourceless and has been removed.
The signal "clock_gen_inst/CLKDV_BUF" is sourceless and has been removed.
 Sourceless block "clock_gen_inst/CLKDV_BUFG_INST" (CKBUF) removed.
  The signal "clock_gen_inst/CLKDV_OUT" is sourceless and has been removed.
The signal "synchro_reset/N0" is sourceless and has been removed.
The signal "top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/N0" is sourceless
and has been removed.
The signal "top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/N0" is sourceless
and has been removed.
The signal "ddr_mgr_main_inst/addr_row_err<0>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<1>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<2>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<3>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<4>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<5>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<6>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<7>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<8>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/addr_row_err<9>" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/synchro_rd_xfr_en/N0" is sourceless and has been
removed.
 Sourceless block "ddr_mgr_main_inst/synchro_rd_xfr_en/use_fdc.fda" (FF) removed.
  The signal "ddr_mgr_main_inst/synchro_rd_xfr_en/temp" is sourceless and has been
removed.
   Sourceless block "ddr_mgr_main_inst/synchro_rd_xfr_en/use_fdc.fdb" (FF) removed.
    The signal "ddr_mgr_main_inst/synchro_rd_xfr_en/sync" is sourceless and has been
removed.
The signal "ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/N0" is sourceless
and has been removed.
The signal "ddr_mgr_main_inst/synchro_rd_data_valid_clk90_neg/N0" is sourceless
and has been removed.
The signal "ddr_mgr_main_inst/synchro_buffer_init_done/N0" is sourceless and has
been removed.
The signal "ddr_mgr_main_inst/picoblaze_inst/interrupt_ack" is sourceless and
has been removed.
 Sourceless block "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_value_lut"
(ROM) removed.
  The signal "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_enable_value" is
sourceless and has been removed.
   Sourceless block "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_enable_flop"
(SFF) removed.
    The signal "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_enable" is
sourceless and has been removed.
The signal "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_pulse" is
sourceless and has been removed.
The signal "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_update_enable" is
sourceless and has been removed.
The signal "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/not_active_interrupt"
is sourceless and has been removed.
The signal "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sel_shadow_carry" is
sourceless and has been removed.
The signal "ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_cmd_active/N0" is
sourceless and has been removed.
The signal "ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_req/N0" is sourceless and
has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_
wr_en[1].fifo_0_wr_en_inst/N1" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_
wr_en[0].fifo_0_wr_en_inst/N1" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_
wr_en[1].fifo_1_wr_en_inst/N1" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_
wr_en[0].fifo_1_wr_en_inst/N1" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/MASK_INST.gen_dm
[1].s3_dm_iob_inst/gnd" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/MASK_INST.gen_dm
[0].s3_dm_iob_inst/gnd" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq
_iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[14].s3_dq
_iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[13].s3_dq
_iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq
_iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[11].s3_dq
_iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[10].s3_dq
_iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[7].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[5].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[4].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[3].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[2].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[0].s3_dq_
iob_inst/N0" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_
wr_en" is sourceless and has been removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
Unused block
"ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.c
str/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram" (RAMB16BWE) removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/ram_wr_en_i1" (ROM) removed.
Unused block "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/ack_flop" (FF)
removed.
Unused block "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_update_lut" (ROM)
removed.
Unused block "ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sel_shadow_carry_lut"
(ROM) removed.
Unused block "ddr_mgr_main_inst/synchro_rd_xfr_en/XST_GND" (ZERO) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
GND 		clock_gen_inst/XST_GND
GND 		ddr_mgr_main_inst/XST_GND
VCC 		ddr_mgr_main_inst/XST_VCC
GND 		ddr_mgr_main_inst/ddr2_mgr_inst/XST_GND
VCC 		ddr_mgr_main_inst/ddr2_mgr_inst/XST_VCC
GND 		ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_cmd_active/XST_GND
GND 		ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_req/XST_GND
GND 		ddr_mgr_main_inst/dumo_fifo_inst/XST_GND
VCC 		ddr_mgr_main_inst/dumo_fifo_inst/XST_VCC
GND 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/XST_GND
VCC 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/XST_VCC
FDR 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_capture_flop
   optimized to 0
FDR 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_flop
   optimized to 0
LUT4 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/int_pulse_lut
   optimized to 0
FDE 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shadow_carry_flop
   optimized to 0
FDE 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shadow_zero_flop
   optimized to 0
INV 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_count_inv
GND 		ddr_mgr_main_inst/picoblaze_inst/picocode_inst/XST_GND
VCC 		ddr_mgr_main_inst/picoblaze_inst/picocode_inst/XST_VCC
GND 		ddr_mgr_main_inst/synchro_buffer_init_done/XST_GND
GND 		ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/XST_GND
GND 		ddr_mgr_main_inst/synchro_rd_data_valid_clk90_neg/XST_GND
GND 		ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/XST_GND
VCC 		ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/XST_V
CC
VCC
		ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/XST_V
CC
GND 		ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/XST_GND
GND 		ddr_mgr_main_inst/u_mem_controller/top_00/controller0/XST_GND
VCC 		ddr_mgr_main_inst/u_mem_controller/top_00/controller0/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_delay[0].dqs_delay_col0/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_delay[0].dqs_delay_col1/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_delay[1].dqs_delay_col0/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_delay[1].dqs_delay_col1/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_wr_en[0].fifo_0_wr_en_inst/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_wr_en[0].fifo_1_wr_en_inst/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_wr_en[1].fifo_0_wr_en_inst/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen
_wr_en[1].fifo_1_wr_en_inst/XST_VCC
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/rst
_dqs_div_delayed/XST_VCC
GND 		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/XST_GND
VCC 		ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/XST_VCC
VCC 		ddr_mgr_main_inst/u_mem_controller/top_00/infrastructure0/XST_VCC
FD 		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/controller_iobs0/iob_odt
   optimized to 0
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/MASK_INST.gen_d
m[0].s3_dm_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/MASK_INST.gen_d
m[0].s3_dm_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/MASK_INST.gen_d
m[1].s3_dm_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/MASK_INST.gen_d
m[1].s3_dm_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[0].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[0].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[10].s3_d
q_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[10].s3_d
q_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[11].s3_d
q_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[11].s3_d
q_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_d
q_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_d
q_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[13].s3_d
q_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[13].s3_d
q_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[14].s3_d
q_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[14].s3_d
q_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_d
q_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_d
q_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[1].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[2].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[2].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[3].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[3].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[4].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[4].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[5].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[5].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[6].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[7].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[7].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[8].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq
_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq
_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_d
qs_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_d
qs_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_d
qs_iob_inst/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_d
qs_iob_inst/XST_VCC
GND
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/infrastructure_iobs0/XST_GND
VCC
		ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/infrastructure_iobs0/XST_VCC
GND 		synchro_reset/XST_GND
GND 		top_btn_filter_inst/io_sync_db[0].btn_db_inst/XST_GND
VCC 		top_btn_filter_inst/io_sync_db[0].btn_db_inst/XST_VCC
GND 		top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/XST_GND
GND 		top_btn_filter_inst/io_sync_db[1].btn_db_inst/XST_GND
VCC 		top_btn_filter_inst/io_sync_db[1].btn_db_inst/XST_VCC
GND 		top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/XST_GND
MUXCY 		ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sel_shadow_muxcy

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew    | Reg (s)      | Resistor | IBUF/IFD | SUSPEND          |
|                                    |                  |           |                      | Term  | Strength | Rate    |              |          | Delay    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BTN_SOUTH                          | IBUF             | INPUT     | LVCMOS33             |       |          |         |              | PULLDOWN | 0 / 0    |                  |
| CLK_50M                            | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| CLK_AUX                            | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| LED<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW    |              |          | 0 / 0    | 3STATE           |
| SD_A<0>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<1>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<2>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<3>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<4>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<5>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<6>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<7>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<8>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<9>                            | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<10>                           | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<11>                           | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_A<12>                           | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_BA<0>                           | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_BA<1>                           | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_CAS                             | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_CKE                             | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_CK_N                            | DIFFS            | OUTPUT    | DIFF_SSTL18_I        |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| SD_CK_P                            | DIFFM            | OUTPUT    | DIFF_SSTL18_I        |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| SD_CS                              | IOB              | OUTPUT    | SSTL18_I             |       |          |         |              |          | 0 / 0    | 3STATE           |
| SD_DQ<0>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<1>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<2>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<3>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<4>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<5>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<6>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<7>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<8>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<9>                           | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<10>                          | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<11>                          | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<12>                          | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<13>                          | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<14>                          | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_DQ<15>                          | IOB              | BIDIR     | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_LDM                             | IOB              | OUTPUT    | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| SD_LDQS_N                          | DIFFS            | BIDIR     | DIFF_SSTL18_I        |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_LDQS_P                          | DIFFM            | BIDIR     | DIFF_SSTL18_I        |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_LOOP_IN                         | IBUF             | INPUT     | SSTL18_I             |       |          |         |              |          | 0 / 0    |                  |
| SD_LOOP_OUT                        | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_ODT                             | IOB              | OUTPUT    | SSTL18_I             |       |          |         |              |          | 0 / 0    | 3STATE           |
| SD_RAS                             | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SD_UDM                             | IOB              | OUTPUT    | SSTL18_I             |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
| SD_UDQS_N                          | DIFFS            | BIDIR     | DIFF_SSTL18_I        |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_UDQS_P                          | DIFFM            | BIDIR     | DIFF_SSTL18_I        |       |          |         | ODDR2        |          | 0 / 0    | 3STATE           |
|                                    |                  |           |                      |       |          |         | TFF1         |          |          |                  |
| SD_WE                              | IOB              | OUTPUT    | SSTL18_I             |       |          |         | OFF1         |          | 0 / 0    | 3STATE           |
| SW<0>                              | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| SW<1>                              | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| SW<2>                              | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
| SW<3>                              | IBUF             | INPUT     | LVCMOS33             |       |          |         |              |          | 0 / 0    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCMPCE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WHCMPCE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WLCMPCE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_SRL16.U
_GAND_SRL16_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_SRL16.
U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_SRL16.
U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
SRL16.U_GANDX_SRL16_MSET
ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_cmd_active/hset
ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_req/hset
ddr_mgr_main_inst/synchro_buffer_init_done/hset
ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/hset
ddr_mgr_main_inst/synchro_rd_data_valid_clk90_neg/hset
delay_calibration_chain                 
synchro_reset/hset                      
top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/hset
top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/hset

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "cal_ctl"
  No COMPRESSION specified for Area Group "cal_ctl"
  RANGE: SLICE_X26Y8:SLICE_X37Y21
  Area Group Logic Utilization:
  Number of Slice Flip Flops:               94 out of    336   27%
  Logic Distribution:
    Number of occupied Slices:              66 out of    168   39%
      Number of Slices containing only related logic:     66 out of     66 100%
  Total Number of 4 input LUTs:             82 out of    336   24%
    Number used as logic:                   82


Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
