<div align=center><b> Day 1 - Introduction to Verilog RTL Design and Synthesis</b></div>

## Today, you'll learn Verilog RTL design and synthesis using open-source tools including Icarus Verilog (iverilog), GTKWave, and Yosys. Through hands-on labs and practical exercises, you'll master simulation workflows, waveform analysis, and logic synthesis with the industry-standard Sky130 PDK. Get ready to build a strong foundation in digital design using cutting-edge open-source tools!

