[Inputs]
Selection_Bit
=OP[4:0]=
[Outputs]
MemWr
Mem2Reg
RegWr
RegDest
RegBase
CE_NF
CE_OVF
CE_ZF
CE_CF
Branch
=ALUOP[2:0]=
[BiDir]
