{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706756185764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706756185765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 11:56:25 2024 " "Processing started: Thu Feb  1 11:56:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706756185765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756185765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756185765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706756188678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706756188679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706756205153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706756205327 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divFigure DigitalClock.v(37) " "Verilog HDL Always Construct warning at DigitalClock.v(37): inferring latch(es) for variable \"divFigure\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706756205339 "|DigitalClock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "switch_h DigitalClock.v(37) " "Verilog HDL Always Construct warning at DigitalClock.v(37): inferring latch(es) for variable \"switch_h\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706756205340 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_h DigitalClock.v(37) " "Inferred latch for \"switch_h\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205354 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[0\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[0\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205355 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[1\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[1\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205356 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[2\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[2\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205356 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[3\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[3\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205356 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[4\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[4\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205357 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[5\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[5\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205357 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[6\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[6\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205357 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[7\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[7\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205358 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[8\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[8\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205358 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[9\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[9\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205358 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[10\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[10\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205359 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[11\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[11\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205359 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[12\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[12\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205359 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[13\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[13\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205360 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[14\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[14\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205360 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[15\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[15\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205360 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[16\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[16\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205360 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[17\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[17\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205361 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[18\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[18\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205361 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[19\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[19\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205361 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[20\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[20\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205362 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[21\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[21\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205362 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divFigure\[22\] DigitalClock.v(37) " "Inferred latch for \"divFigure\[22\]\" at DigitalClock.v(37)" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756205362 "|DigitalClock"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[19\] divFigure\[6\] " "Duplicate LATCH primitive \"divFigure\[19\]\" merged with LATCH primitive \"divFigure\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[20\] divFigure\[6\] " "Duplicate LATCH primitive \"divFigure\[20\]\" merged with LATCH primitive \"divFigure\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[21\] divFigure\[6\] " "Duplicate LATCH primitive \"divFigure\[21\]\" merged with LATCH primitive \"divFigure\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[7\] divFigure\[6\] " "Duplicate LATCH primitive \"divFigure\[7\]\" merged with LATCH primitive \"divFigure\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[17\] divFigure\[8\] " "Duplicate LATCH primitive \"divFigure\[17\]\" merged with LATCH primitive \"divFigure\[8\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[22\] divFigure\[8\] " "Duplicate LATCH primitive \"divFigure\[22\]\" merged with LATCH primitive \"divFigure\[8\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[15\] divFigure\[10\] " "Duplicate LATCH primitive \"divFigure\[15\]\" merged with LATCH primitive \"divFigure\[10\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divFigure\[18\] divFigure\[16\] " "Duplicate LATCH primitive \"divFigure\[18\]\" merged with LATCH primitive \"divFigure\[16\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1706756206175 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1706756206175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DLED\[6\] VCC " "Pin \"DLED\[6\]\" is stuck at VCC" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756206277 "|DigitalClock|DLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DLED\[7\] VCC " "Pin \"DLED\[7\]\" is stuck at VCC" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756206277 "|DigitalClock|DLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLED3\[1\] GND " "Pin \"SLED3\[1\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756206277 "|DigitalClock|SLED3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLED3\[7\] VCC " "Pin \"SLED3\[7\]\" is stuck at VCC" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706756206277 "|DigitalClock|SLED3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706756206277 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSW\[3\] " "No output dependent on input pin \"TSW\[3\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706756206419 "|DigitalClock|TSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSW\[4\] " "No output dependent on input pin \"TSW\[4\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706756206419 "|DigitalClock|TSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSW\[5\] " "No output dependent on input pin \"TSW\[5\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706756206419 "|DigitalClock|TSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TSW\[6\] " "No output dependent on input pin \"TSW\[6\]\"" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706756206419 "|DigitalClock|TSW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706756206419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706756206419 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706756206419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706756206419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706756206419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706756206597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 11:56:46 2024 " "Processing ended: Thu Feb  1 11:56:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706756206597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706756206597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706756206597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706756206597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706756211670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706756211676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 11:56:48 2024 " "Processing started: Thu Feb  1 11:56:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706756211676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706756211676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706756211676 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706756213507 ""}
{ "Info" "0" "" "Project  = DigitalClock" {  } {  } 0 0 "Project  = DigitalClock" 0 0 "Fitter" 0 0 1706756213508 ""}
{ "Info" "0" "" "Revision = DigitalClock" {  } {  } 0 0 "Revision = DigitalClock" 0 0 "Fitter" 0 0 1706756213508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706756213733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706756213735 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalClock EPM570T100C5 " "Selected device EPM570T100C5 for design \"DigitalClock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706756213742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706756213810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706756213810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706756214267 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706756214301 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706756214670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706756214670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706756214670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706756214670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706756214670 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706756214670 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706756214745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706756214747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706756214748 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1706756214755 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1706756214755 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706756214755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706756214755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706756214755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          cy0 " "   1.000          cy0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706756214755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          cy1 " "   1.000          cy1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706756214755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          cy2 " "   1.000          cy2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706756214755 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         pCLK " "   1.000         pCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706756214755 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706756214755 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706756214760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706756214760 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1706756214767 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pCLK Global clock in PIN 12 " "Automatically promoted signal \"pCLK\" to use Global clock in PIN 12" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706756214773 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Automatically promoted signal \"clk\" to use Global clock" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 11 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706756214774 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cy2 Global clock " "Automatically promoted signal \"cy2\" to use Global clock" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706756214774 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "cy0 Global clock " "Automatically promoted some destinations of signal \"cy0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cy0 " "Destination \"cy0\" may be non-global or may not use global clock" {  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1706756214774 ""}  } { { "DigitalClock.v" "" { Text "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/DigitalClock.v" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1706756214774 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1706756214774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1706756214776 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1706756214796 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1706756214829 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1706756214830 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1706756214830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706756214830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706756214904 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706756214967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706756215100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706756215232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706756215237 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706756215976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706756215977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706756216039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706756216271 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706756216271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706756216972 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706756216972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706756216976 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706756217024 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706756217054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mi201326/Documents/verilog HDL/DigitalClock/output_files/DigitalClock.fit.smsg " "Generated suppressed messages file C:/Users/mi201326/Documents/verilog HDL/DigitalClock/output_files/DigitalClock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706756217312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5375 " "Peak virtual memory: 5375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706756217672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 11:56:57 2024 " "Processing ended: Thu Feb  1 11:56:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706756217672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706756217672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706756217672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706756217672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706756220113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706756220115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 11:56:59 2024 " "Processing started: Thu Feb  1 11:56:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706756220115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706756220115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706756220115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706756221441 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706756221495 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706756221507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706756222157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 11:57:02 2024 " "Processing ended: Thu Feb  1 11:57:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706756222157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706756222157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706756222157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706756222157 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706756222984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706756225932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706756225933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 11:57:03 2024 " "Processing started: Thu Feb  1 11:57:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706756225933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706756225933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalClock -c DigitalClock " "Command: quartus_sta DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706756225934 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706756226666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706756227129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706756227129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706756227285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706756227285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706756227378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706756227564 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1706756227608 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1706756227743 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1706756227744 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706756227750 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cy2 cy2 " "create_clock -period 1.000 -name cy2 cy2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706756227750 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pCLK pCLK " "create_clock -period 1.000 -name pCLK pCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706756227750 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cy1 cy1 " "create_clock -period 1.000 -name cy1 cy1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706756227750 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cy0 cy0 " "create_clock -period 1.000 -name cy0 cy0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1706756227750 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706756227750 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706756227763 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1706756227820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706756227823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.360 " "Worst-case setup slack is -9.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.360            -218.493 pCLK  " "   -9.360            -218.493 pCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.079             -31.166 clk  " "   -5.079             -31.166 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540             -25.079 cy2  " "   -4.540             -25.079 cy2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.883              -8.851 cy1  " "   -1.883              -8.851 cy1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865              -8.695 cy0  " "   -1.865              -8.695 cy0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706756227832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.592 " "Worst-case hold slack is -3.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.592              -3.592 clk  " "   -3.592              -3.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 cy2  " "    0.870               0.000 cy2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698               0.000 cy0  " "    1.698               0.000 cy0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.793               0.000 cy1  " "    1.793               0.000 cy1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.107               0.000 pCLK  " "    2.107               0.000 pCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706756227843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706756227854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1706756227864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 pCLK  " "   -2.289              -2.289 pCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk  " "    0.234               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cy0  " "    0.234               0.000 cy0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cy1  " "    0.234               0.000 cy1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cy2  " "    0.234               0.000 cy2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706756227875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706756227875 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1706756228179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706756228289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706756228296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706756228788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 11:57:08 2024 " "Processing ended: Thu Feb  1 11:57:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706756228788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706756228788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706756228788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706756228788 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706756230043 ""}
