irun: 13.10-s011: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	irun	13.10-s011: Started on Sep 10, 2015 at 10:22:09 CST
irun
	-uvmhome /stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d
	-assert
	-sv
	-define NONE
	-incdir /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv
	-incdir /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv
	-incdir /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv
	-incdir /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib
	-incdir /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv
	-incdir /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/tests
	/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_pkg.sv
	/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv
	/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v
	-F /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/oc_uart.irunargs
		-incdir /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl
		uart16550/rtl/uart_top.v
		uart16550/rtl/uart_wb.v
		uart16550/rtl/uart_transmitter.v
		uart16550/rtl/uart_receiver.v
		uart16550/rtl/uart_tfifo.v
		uart16550/rtl/uart_rfifo.v
		uart16550/rtl/uart_regs.v
		uart16550/rtl/uart_debug_if.v
		uart16550/rtl/raminfr.v
		uart16550/rtl/uart_sync_flops.v
	/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_defines.svh
	/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_pkg.sv
	-assert_count_traces
	-nowarn COVSEC
	+tcl+/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/assert_opt.tcl
	+svseed+random
	-nclibdirpath .
	+UVM_VERBOSITY=MEDIUM
	+UVM_TESTNAME=apb_uart_rx_tx
	+define+UART_ABV_ON
	+define+LITLE_ENDIAN
	-assert_logging_error_off
	+define+DYNAMIC_SIM
	-propfile_vlog /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/receiver_vunit.psl
	-propfile_vlog /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/rx_fifo_vunit.psl
	-propfile_vlog /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/transmitter_vunit.psl
	-propfile_vlog /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/tx_fifo_vunit.psl
	/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_top.sv
	-covfile /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/covfile.cf
	-coverage functional
	-covoverwrite
	-covtest apb_uart_rx_tx
	-covdut uart_ctrl_top
	+tcl+/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/scripts/run_batch.tcl

   User defined plus("+") options:
	+UVM_VERBOSITY=MEDIUM

Compiling UVM package (uvm_pkg.sv) using uvmhome location /stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/receiver_vunit.psl
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/rx_fifo_vunit.psl
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/transmitter_vunit.psl
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/tx_fifo_vunit.psl
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_pkg.sv
	package worklib.apb_pkg:sv
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv
package uart_pkg;
               |
ncvlog: *W,TSNSPK (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv,31|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
function void uart_rx_monitor::perform_coverage();
                                              |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_rx_monitor.sv,92|46): Virtual method 'uart_rx_monitor::perform_coverage' method protected qualifier does not match base class 'uart_monitor'.
function void uart_tx_monitor::perform_coverage();
                                              |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_monitor.sv,92|46): Virtual method 'uart_tx_monitor::perform_coverage' method protected qualifier does not match base class 'uart_monitor'.
	package worklib.uart_pkg:sv
		errors: 0, warnings: 3
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_top.v
	module worklib.uart_top:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_wb.v
	module worklib.uart_wb:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_transmitter.v
	module worklib.uart_transmitter:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_receiver.v
	module worklib.uart_receiver:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_tfifo.v
	module worklib.uart_tfifo:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_rfifo.v
	module worklib.uart_rfifo:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_regs.v
	module worklib.uart_regs:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_debug_if.v
	module worklib.uart_debug_if:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/raminfr.v
	module worklib.raminfr:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_sync_flops.v
	module worklib.uart_sync_flops:v
		errors: 0, warnings: 0
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_defines.svh
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_pkg.sv
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv,41|29): Virtual method 'ua_div_latch0_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv,84|29): Virtual method 'ua_div_latch1_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv,133|29): Virtual method 'ua_int_id_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv,176|29): Virtual method 'ua_fifo_ctrl_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv,248|29): Virtual method 'ua_lcr_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncvlog: *W,CVMPRO (/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_reg_model.sv,305|29): Virtual method 'ua_ier_c::sample' method protected qualifier does not match base class 'uvm_reg'.
	package worklib.uart_ctrl_pkg:sv
		errors: 0, warnings: 6
file: /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_top.sv
	interface worklib.apb_if:sv
		errors: 0, warnings: 0
	interface worklib.apb_master_if:sv
		errors: 0, warnings: 0
	interface worklib.apb_slave_if:sv
		errors: 0, warnings: 0
	interface worklib.uart_if:sv
		errors: 0, warnings: 0
	interface worklib.uart_ctrl_internal_if:sv
		errors: 0, warnings: 0
	module worklib.uart_ctrl_top:sv
		errors: 0, warnings: 0
$CDSROOT = /stec/apps/cadence/INCISIV13.10.011
$TESTDIR = /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl

TOOL:	ncsc	13.10-s011
ncsc C++ parameters: 
	ncsc -COMPILER $CDSROOT/tools/cdsgcc/gcc/4.4/bin/g++ 
	-f ./INCA_libs/irun.lnx86.13.10.nc/ncsc_run/ncsc_obj/ncsc.args
	-MANUAL 
	-CFLAGS "-DNCSC
		-I$CDSROOT/tools/systemc/include_pch
		-I$CDSROOT/tools/tbsc/include
		-I$CDSROOT/tools/vic/include
		-I$CDSROOT/tools/ovm/sc/src
		-I$CDSROOT/tools/uvm/uvm_lib/uvm_sc/sc
		-I$CDSROOT/tools/uvm/uvm_lib/uvm_ml/sc
		-I$CDSROOT/tools/systemc/include/cci
		-I$CDSROOT/tools/systemc/include/factory
		-I$CDSROOT/tools/systemc/include/tlm2
		-c
		-x c++ -m32  -Wall 
		-I$CDSROOT/tools/include
		-I$CDSROOT/tools/inca/include"

make[1]: Entering directory `/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl'
ncsc: compiling $/stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.cc
make[1]: Leaving directory `/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl'

make[1]: Entering directory `/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl'
building library run.so
make[1]: Leaving directory `/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl'

		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		apb_pkg
		uart_pkg
		uart_ctrl_pkg
		uart_ctrl_top

	Extracting FSMs for coverage:
		worklib.uart_ctrl_top
	Total FSMs extracted = 0
ncelab: *W,COVNIB: Currently, by default, coverage is scored for implicit else and case default blocks. In subsequent releases, the default scoring for such blocks will be disabled and a coverage configuration file command will be provided to revert to the old behavior. This change may prevent refinements from 13.1 releases to be applied on coverage databases generated using subsequent releases in the default mode..
function void uart_rx_monitor::perform_coverage();
                                              |
ncelab: *W,CVMPRO (../interface_uvc_lib/uart/sv/uart_rx_monitor.sv,92|46): Virtual method 'uart_rx_monitor::perform_coverage' method protected qualifier does not match base class 'uart_monitor'.
function void uart_tx_monitor::perform_coverage();
                                              |
ncelab: *W,CVMPRO (../interface_uvc_lib/uart/sv/uart_tx_monitor.sv,92|46): Virtual method 'uart_tx_monitor::perform_coverage' method protected qualifier does not match base class 'uart_monitor'.
	Building instance overlay tables: ...........
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncelab: *W,CVMPRO (./sv/uart_ctrl_reg_model.sv,305|29): Virtual method 'ua_ier_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncelab: *W,CVMPRO (./sv/uart_ctrl_reg_model.sv,248|29): Virtual method 'ua_lcr_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncelab: *W,CVMPRO (./sv/uart_ctrl_reg_model.sv,176|29): Virtual method 'ua_fifo_ctrl_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncelab: *W,CVMPRO (./sv/uart_ctrl_reg_model.sv,133|29): Virtual method 'ua_int_id_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncelab: *W,CVMPRO (./sv/uart_ctrl_reg_model.sv,84|29): Virtual method 'ua_div_latch1_c::sample' method protected qualifier does not match base class 'uvm_reg'.
  virtual function void sample(uvm_reg_data_t  data, byte_en, bit is_read, uvm_reg_map map);
                             |
ncelab: *W,CVMPRO (./sv/uart_ctrl_reg_model.sv,41|29): Virtual method 'ua_div_latch0_c::sample' method protected qualifier does not match base class 'uvm_reg'.
......... Done
	Enabling instrumentation for coverage types: block expression FSM functional
	Generating native compiled code:
		worklib.apb_if:sv <0x752e35f6>
			streams:   2, words:   924
		worklib.apb_master_if:sv <0x6a0ddfa3>
			streams:   2, words:   580
		worklib.apb_pkg:sv <0x037e9b5d>
			streams:   0, words:     0
		worklib.apb_pkg:sv <0x2eb33e5d>
			streams:  28, words: 193709
		worklib.apb_slave_if:sv <0x085ba178>
			streams:   2, words:   580
		worklib.raminfr:v <0x308ea4d5>
			streams:   3, words:   913
		worklib.uart_ctrl_pkg:sv <0x2171a184>
			streams:  24, words: 110382
		worklib.uart_ctrl_pkg:sv <0x26df18bb>
			streams:  41, words: 57622
		worklib.uart_ctrl_pkg:sv <0x289abca3>
			streams:   0, words:     0
		worklib.uart_ctrl_pkg:sv <0x57eab16c>
			streams:  41, words: 93551
		worklib.uart_ctrl_top:sv <0x1bd8dafa>
			streams:  27, words: 39526
		worklib.uart_ctrl_top:sv <0x2390601e>
			streams: 233, words: 622683
		worklib.uart_ctrl_top:sv <0x27ff4b8f>
			streams:  27, words: 39526
		worklib.uart_ctrl_top:sv <0x2978f4ff>
			streams:  27, words: 39526
		worklib.uart_ctrl_top:sv <0x7eb76073>
			streams:  25, words: 42520
		worklib.uart_debug_if:v <0x7b42ade6>
			streams:   1, words:   684
		worklib.uart_if:sv <0x39b3dc54>
			streams:   2, words:   924
		worklib.uart_pkg:sv <0x08ce8b6c>
			streams:   0, words:     0
		worklib.uart_receiver:v <0x0b71a3fe>
			streams:  97, words: 57674
		worklib.uart_regs:v <0x27a96663>
			streams: 134, words: 78331
		worklib.uart_rfifo:v <0x20c67c29>
			streams:  86, words: 40242
		worklib.uart_sync_flops:v <0x30047ace>
			streams:   4, words:  1474
		worklib.uart_tfifo:v <0x76c76380>
			streams:  24, words: 15127
		worklib.uart_top:v <0x00c1352a>
			streams:   1, words:   905
		worklib.uart_transmitter:v <0x7ec3e89c>
			streams:  50, words: 38285
		worklib.uart_wb:v <0x217290fc>
			streams:  13, words:  8668
		worklib.uvm_pkg:sv <0x01ec46d7>
			streams:   7, words:  3164
		worklib.uvm_pkg:sv <0x0323c252>
			streams:  98, words: 378670
		worklib.uvm_pkg:sv <0x0512011b>
			streams:  25, words: 58476
		worklib.uvm_pkg:sv <0x05f32ce1>
			streams:  23, words: 28971
		worklib.uvm_pkg:sv <0x06ec6b90>
			streams:  26, words: 46748
		worklib.uvm_pkg:sv <0x0752e815>
			streams:  24, words: 36815
		worklib.uvm_pkg:sv <0x08f437fd>
			streams:  27, words: 89581
		worklib.uvm_pkg:sv <0x0a8d6347>
			streams:  26, words: 45312
		worklib.uvm_pkg:sv <0x0bd64d08>
			streams:  25, words: 69529
		worklib.uvm_pkg:sv <0x0c27bd6d>
			streams:  25, words: 63993
		worklib.uvm_pkg:sv <0x0cad2e0f>
			streams:  25, words: 50365
		worklib.uvm_pkg:sv <0x0cbc848f>
			streams: 235, words: 394988
		worklib.uvm_pkg:sv <0x0ed0e7d2>
			streams:  25, words: 101444
		worklib.uvm_pkg:sv <0x0f837908>
			streams:  25, words: 61614
		worklib.uvm_pkg:sv <0x1178d8eb>
			streams:  17, words: 19526
		worklib.uvm_pkg:sv <0x122d47e8>
			streams:  25, words: 58476
		worklib.uvm_pkg:sv <0x14ac6200>
			streams:  25, words: 52528
		worklib.uvm_pkg:sv <0x152c34b8>
			streams:  98, words: 367263
		worklib.uvm_pkg:sv <0x15964f55>
			streams:  16, words: 28126
		worklib.uvm_pkg:sv <0x15d9b2b9>
			streams:   9, words:  6131
		worklib.uvm_pkg:sv <0x18f3650c>
			streams:  22, words: 64110
		worklib.uvm_pkg:sv <0x1937f6ac>
			streams:   7, words:  2943
		worklib.uvm_pkg:sv <0x195bcef5>
			streams: 177, words: 262125
		worklib.uvm_pkg:sv <0x1c19c899>
			streams:   8, words: 10471
		worklib.uvm_pkg:sv <0x1cc34107>
			streams:  27, words: 68594
		worklib.uvm_pkg:sv <0x1d83f9e5>
			streams:  28, words: 40409
		worklib.uvm_pkg:sv <0x1decbf2c>
			streams:   7, words:  2943
		worklib.uvm_pkg:sv <0x21e373f7>
			streams:  25, words: 101257
		worklib.uvm_pkg:sv <0x22c7abb5>
			streams:  34, words: 112873
		worklib.uvm_pkg:sv <0x230cca96>
			streams:  35, words: 50786
		worklib.uvm_pkg:sv <0x24c7f35d>
			streams: 128, words: 247737
		worklib.uvm_pkg:sv <0x276f50cf>
			streams:   7, words:  9777
		worklib.uvm_pkg:sv <0x28cd45ee>
			streams:  27, words: 68594
		worklib.uvm_pkg:sv <0x2d131590>
			streams:  25, words: 43420
		worklib.uvm_pkg:sv <0x2e24455a>
			streams:  36, words: 97438
		worklib.uvm_pkg:sv <0x2f8fff55>
			streams:  98, words: 367263
		worklib.uvm_pkg:sv <0x30cc2848>
			streams:  27, words: 54163
		worklib.uvm_pkg:sv <0x30f62de7>
			streams:  26, words: 78348
		worklib.uvm_pkg:sv <0x3155a1d6>
			streams:  27, words: 38572
		worklib.uvm_pkg:sv <0x34433f4f>
			streams:   7, words:  3581
		worklib.uvm_pkg:sv <0x3447fbec>
			streams:  26, words: 117753
		worklib.uvm_pkg:sv <0x34f94593>
			streams:  26, words: 45175
		worklib.uvm_pkg:sv <0x35c0a2df>
			streams:  25, words: 45705
		worklib.uvm_pkg:sv <0x3749f8bc>
			streams:   8, words: 10981
		worklib.uvm_pkg:sv <0x38b09fd1>
			streams:  26, words: 49823
		worklib.uvm_pkg:sv <0x3acbdc28>
			streams:  26, words: 66695
		worklib.uvm_pkg:sv <0x3d06d160>
			streams:  29, words: 158105
		worklib.uvm_pkg:sv <0x3f0bc81c>
			streams:  92, words: 256676
		worklib.uvm_pkg:sv <0x3f18f292>
			streams: 102, words: 245288
		worklib.uvm_pkg:sv <0x3f2ceff9>
			streams:  25, words: 38154
		worklib.uvm_pkg:sv <0x4016d61b>
			streams: 145, words: 482111
		worklib.uvm_pkg:sv <0x435f4627>
			streams:  25, words: 45705
		worklib.uvm_pkg:sv <0x43aa0781>
			streams:  27, words: 57025
		worklib.uvm_pkg:sv <0x43dbedd3>
			streams: 189, words: 445884
		worklib.uvm_pkg:sv <0x4443a11b>
			streams:  58, words: 146514
		worklib.uvm_pkg:sv <0x44bc5974>
			streams:  25, words: 49080
		worklib.uvm_pkg:sv <0x45b30dc7>
			streams:  25, words: 56270
		worklib.uvm_pkg:sv <0x460a1ce2>
			streams:  30, words: 60116
		worklib.uvm_pkg:sv <0x4846846f>
			streams:  36, words: 125321
		worklib.uvm_pkg:sv <0x48976227>
			streams:  26, words: 44720
		worklib.uvm_pkg:sv <0x489a82d8>
			streams:  25, words: 78748
		worklib.uvm_pkg:sv <0x4b149333>
			streams:  24, words: 35667
		worklib.uvm_pkg:sv <0x4c66ace3>
			streams:  24, words: 66944
		worklib.uvm_pkg:sv <0x4d85f433>
			streams:  26, words: 114789
		worklib.uvm_pkg:sv <0x5190dda3>
			streams:  23, words: 28971
		worklib.uvm_pkg:sv <0x53a797f8>
			streams:  27, words: 67826
		worklib.uvm_pkg:sv <0x5441eb30>
			streams:  30, words: 60116
		worklib.uvm_pkg:sv <0x55a30987>
			streams:  25, words: 38015
		worklib.uvm_pkg:sv <0x56e92b7b>
			streams:  23, words: 87892
		worklib.uvm_pkg:sv <0x56f0d0f5>
			streams:  23, words: 28971
		worklib.uvm_pkg:sv <0x5705bf21>
			streams:  25, words: 90029
		worklib.uvm_pkg:sv <0x575aa7e6>
			streams:  26, words: 38245
		worklib.uvm_pkg:sv <0x57a06c04>
			streams:  96, words: 367458
		worklib.uvm_pkg:sv <0x589be5fe>
			streams:  26, words: 77920
		worklib.uvm_pkg:sv <0x5bb9647d>
			streams:  26, words: 38738
		worklib.uvm_pkg:sv <0x5fbade2f>
			streams:  62, words: 115230
		worklib.uvm_pkg:sv <0x5fea4848>
			streams:  26, words: 45312
		worklib.uvm_pkg:sv <0x60caf9ad>
			streams:  23, words: 28971
		worklib.uvm_pkg:sv <0x612a167b>
			streams:  25, words: 49549
		worklib.uvm_pkg:sv <0x624d3caf>
			streams:  27, words: 50059
		worklib.uvm_pkg:sv <0x628411c1>
			streams:  37, words: 54951
		worklib.uvm_pkg:sv <0x636dca76>
			streams:  25, words: 43356
		worklib.uvm_pkg:sv <0x640ceac4>
			streams:  27, words: 52849
		worklib.uvm_pkg:sv <0x64fb203c>
			streams:   9, words:  4512
		worklib.uvm_pkg:sv <0x6588c009>
			streams:   7, words:  3581
		worklib.uvm_pkg:sv <0x66eb75f8>
			streams:  23, words: 36460
		worklib.uvm_pkg:sv <0x683a6e82>
			streams:  25, words: 35793
		worklib.uvm_pkg:sv <0x688160ba>
			streams:  96, words: 369065
		worklib.uvm_pkg:sv <0x694f9999>
			streams:  26, words: 61842
		worklib.uvm_pkg:sv <0x6a01365a>
			streams:  25, words: 85130
		worklib.uvm_pkg:sv <0x6ac04167>
			streams:  28, words: 133030
		worklib.uvm_pkg:sv <0x6dcff1e3>
			streams:  71, words: 185668
		worklib.uvm_pkg:sv <0x6edd34f5>
			streams:  98, words: 372991
		worklib.uvm_pkg:sv <0x736a9088>
			streams:  26, words: 96896
		worklib.uvm_pkg:sv <0x73ca417f>
			streams: 4626, words: 13932892
		worklib.uvm_pkg:sv <0x742d81d9>
			streams:  23, words: 48796
		worklib.uvm_pkg:sv <0x76b7c85e>
			streams:  26, words: 47264
		worklib.uvm_pkg:sv <0x77214472>
			streams:  37, words: 54951
		worklib.uvm_pkg:sv <0x78a861d5>
			streams:  34, words: 45431
		worklib.uvm_pkg:sv <0x79dc7c4b>
			streams: 156, words: 488880
		worklib.uvm_pkg:sv <0x7bb2a344>
			streams:  24, words: 55431
		worklib.uvm_pkg:sv <0x7ccc2671>
			streams:  25, words: 46630
		worklib.uvm_pkg:sv <0x7cfb2ada>
			streams:  23, words: 28971
		worklib.uvm_pkg:sv <0x7d13d1c2>
			streams:  24, words: 34011
		worklib.uvm_pkg:sv <0x7d56c796>
			streams:   7, words:  3581
		worklib.uvm_pkg:sv <0x7e5ab2d3>
			streams:  25, words: 43356
	Building instance specific data structures.
ncelab: *W,CGDOGV: The target goal, by default, is set as 100.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                      12      11
		Interfaces:                    5       5
		Verilog packages:              4       4
		Registers:                 20172   11592
		Scalar wires:                 90       -
		Vectored wires:               55       -
		Named events:                  2      13
		Always blocks:               160     159
		Initial blocks:              579     281
		Final blocks:                  1       1
		Clocking blocks:               2       2
		Parallel blocks:              35      36
		Cont. assignments:            59      74
		Pseudo assignments:           20      20
		Assertions:                   46      46
		Covergroup Instances:          0      18
		SV Class declarations:       265     375
		SV Class specializations:    603     603
		Simulation timescale:       10ps
	Writing initial simulation snapshot: worklib.uart_ctrl_top:sv
Loading snapshot worklib.uart_ctrl_top:sv .................... Done
SVSEED set randomly from command line: 26705373
ncsim: *W,ABVNSW: Trace based mode has limited SVA support. Assertions with certain property operators shall not be executed.
ncsim> source /stec/apps/cadence/INCISIV13.10.011/tools/inca/files/ncsimrc
ncsim> source /stec/apps/cadence/INCISIV13.10.011/tools/uvm/uvm_lib/uvm_sv/files/tcl/uvm_sim.tcl
ncsim> 
ncsim> #-------------------------------------------------------------------------
ncsim> # File name   : assert_opt.tcl
ncsim> # Title       :
ncsim> # Project     : UART Block Level Verification
ncsim> # Created     :
ncsim> # Description :
ncsim> # Notes       : Set to ignore incompletee assertions at the end of simulation
ncsim> #----------------------------------------------------------------------
ncsim> #   Copyright 1999-2010 Cadence Design Systems, Inc.
ncsim> #   All Rights Reserved Worldwide
ncsim> #
ncsim> #   Licensed under the Apache License, Version 2.0 (the
ncsim> #   "License"); you may not use this file except in
ncsim> #   compliance with the License.  You may obtain a copy of
ncsim> #   the License at
ncsim> #
ncsim> #       http://www.apache.org/licenses/LICENSE-2.0
ncsim> #
ncsim> #   Unless required by applicable law or agreed to in
ncsim> #   writing, software distributed under the License is
ncsim> #   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
ncsim> #   CONDITIONS OF ANY KIND, either express or implied.  See
ncsim> #   the License for the specific language governing
ncsim> #   permissions and limitations under the License.
ncsim> #----------------------------------------------------------------------
ncsim> 
ncsim> assertion -summary -final
  Summary report deferred until the end of simulation.
ncsim> set assert_report_incompletes 0
0
ncsim> 
ncsim> #-------------------------------------------------------------------------
ncsim> # File name   : run_batch.tcl
ncsim> # Title       :
ncsim> # Project     : UART Block Level Verification
ncsim> # Created     :
ncsim> # Description : Calls tcl script to set the coverage settings for
ncsim> #             : simulation with SystemVerilog Coverage items.
ncsim> #             : Then runs simulation.
ncsim> # Notes       :
ncsim> #----------------------------------------------------------------------
ncsim> #   Copyright 1999-2010 Cadence Design Systems, Inc.
ncsim> #   All Rights Reserved Worldwide
ncsim> #
ncsim> #   Licensed under the Apache License, Version 2.0 (the
ncsim> #   "License"); you may not use this file except in
ncsim> #   compliance with the License.  You may obtain a copy of
ncsim> #   the License at
ncsim> #
ncsim> #       http://www.apache.org/licenses/LICENSE-2.0
ncsim> #
ncsim> #   Unless required by applicable law or agreed to in
ncsim> #   writing, software distributed under the License is
ncsim> #   distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
ncsim> #   CONDITIONS OF ANY KIND, either express or implied.  See
ncsim> #   the License for the specific language governing
ncsim> #   permissions and limitations under the License.
ncsim> #----------------------------------------------------------------------
ncsim> 
ncsim> # run and exit
ncsim> run 
ncsim: *W,COVNIB: Currently, by default, coverage is scored for implicit else and case default blocks. In subsequent releases, the default scoring for such blocks will be disabled and a coverage configuration file command will be provided to revert to the old behavior. This change may prevent refinements from 13.1 releases to be applied on coverage databases generated using subsequent releases in the default mode..
----------------------------------------------------------------
UVM-1.1d
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

(uart_ctrl_top.uart_dut) UART INFO: Data bus width is 32. Debug Interface present.

(uart_ctrl_top.uart_dut) UART INFO: Doesn't have baudrate output

UVM_INFO @ 0: reporter [RNTST] Running test apb_uart_rx_tx...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_tb.sv(89) @ 0: uvm_test_top.uart_ctrl_tb0 [NOCONFIG] No uart_ctrl_config, creating...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_tb.sv(93) @ 0: uvm_test_top.uart_ctrl_tb0 [uart_ctrl_tb] Printing cfg:
-----------------------------------------------------------------
Name                   Type                     Size  Value      
-----------------------------------------------------------------
cfg                    uart_ctrl_config         -     @5097      
  apb_cfg              apb_config               -     @5103      
    slave_configs      da(object)               1     -          
      [0]              apb_slave_config         -     @5111      
        name           string                   5     uart0      
        is_active      uvm_active_passive_enum  1     UVM_PASSIVE
        start_address  integral                 32    'h0        
        end_address    integral                 32    'h81ffff   
        psel_index     integral                 32    'h0        
    master_config      apb_master_config        -     @5096      
      name             string                   6     master     
      is_active        uvm_active_passive_enum  1     UVM_ACTIVE 
  uart_cfg             uart_config              -     @5100      
    is_tx_active       uvm_active_passive_enum  1     UVM_ACTIVE 
    is_rx_active       uvm_active_passive_enum  1     UVM_PASSIVE
    baud_rate_gen      integral                 8     'd0        
    baud_rate_div      integral                 8     'd0        
    char_length        integral                 2     'h0        
    nbstop             integral                 1     'h0        
    parity_en          integral                 1     'h0        
    parity_mode        integral                 2     'h0        
-----------------------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(93) @ 0: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [NOCONFIG] No apb_slave_config ..
UVM_INFO @ 0: uvm_test_top.uart_ctrl_tb0.apb0 [CFGNRD]  ::: The following resources have at least one write and no reads :::
apb_slave_cfg [/^uvm_test_top\.uart_ctrl_tb0\.uart_ctrl0\.monitor\..*x_scbd$/] : (uvm_pkg::uvm_object extends uvm_pkg::uvm_void) '{super:'{}, use_uvm_seeding:'h1, m_leaf_name:"slave_config", m_inst_id:5111, m_inst_count:1669, __m_uvm_status_container:uvm_pkg::uvm_status_container@937_1}
-  
  --------
  uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor reads: 0 @ 0  writes: 1 @ 0
 
apb_slave_cfg [/^uvm_test_top\.uart_ctrl_tb0\.uart_ctrl0$/] : (uvm_pkg::uvm_object extends uvm_pkg::uvm_void) '{super:'{}, use_uvm_seeding:'h1, m_leaf_name:"slave_config", m_inst_id:5111, m_inst_count:1669, __m_uvm_status_container:uvm_pkg::uvm_status_container@937_1}
-  
  --------
  uvm_test_top.uart_ctrl_tb0 reads: 0 @ 0  writes: 1 @ 0
 
default_sequence [/^uvm_test_top\.uart_ctrl_tb0\.virtual_sequencer\.run_phase$/] : (uvm_pkg::uvm_object_wrapper) '{}
-  
  --------
  uvm_test_top reads: 0 @ 0  writes: 1 @ 0
 
vif [/^uvm_test_top\.uart_ctrl_tb0\.apb0\.slave\[0\]\..*$/] : (virtual interface apb_if #(32'd32,32'd32,32'd32)) virtual interface apb_if@891_1
-  
  --------
  uvm_test_top.uart_ctrl_tb0.apb0.slave[0] reads: 0 @ 0  writes: 1 @ 0
 
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_tb.sv(162) @ 0: uvm_test_top.uart_ctrl_tb0 [uart_ctrl_tb] UART_Controller Testbench Topology:
----------------------------------------------------------------------------------
Name                          Type                               Size  Value      
----------------------------------------------------------------------------------
uart_ctrl_tb0                 uart_ctrl_tb                       -     @5031      
  apb0                        apb_env                            -     @5779      
    bus_collector             apb_collector                      -     @6798      
      addr_trans_export       uvm_blocking_peek_imp              -     @7171      
      item_collected_port     uvm_analysis_port                  -     @7121      
      cfg                     apb_config                         -     @5103      
      checks_enable           integral                           1     'h1        
      coverage_enable         integral                           1     'h1        
      num_transactions        integral                           32    'h0        
    bus_monitor               apb_monitor                        -     @6070      
      addr_trans_export       uvm_blocking_peek_imp              -     @6964      
      addr_trans_port         uvm_blocking_peek_port             -     @7014      
      coll_mon_port           uvm_analysis_imp                   -     @6914      
      item_collected_port     uvm_analysis_port                  -     @6864      
      cfg                     apb_config                         -     @5103      
      checks_enable           integral                           1     'h1        
      coverage_enable         integral                           1     'h1        
      num_transactions        integral                           32    'h0        
    master                    apb_master_agent                   -     @7215      
      driver                  apb_master_driver                  -     @7349      
        rsp_port              uvm_analysis_port                  -     @8141      
        seq_item_port         uvm_seq_item_pull_port             -     @8091      
        cfg                   apb_config                         -     @5103      
      sequencer               apb_master_sequencer               -     @5780      
        rsp_export            uvm_analysis_export                -     @7406      
        seq_item_export       uvm_seq_item_pull_imp              -     @7994      
        cfg                   apb_config                         -     @5103      
        arbitration_queue     array                              0     -          
        lock_queue            array                              0     -          
        num_last_reqs         integral                           32    'd1        
        num_last_rsps         integral                           32    'd1        
      monitor                 apb_monitor                        -     @6070      
      collector               apb_collector                      -     @6798      
      is_active               uvm_active_passive_enum            1     UVM_ACTIVE 
      cfg                     apb_config                         -     @5103      
    slave[0]                  apb_slave_agent                    -     @7060      
      monitor                 apb_monitor                        -     @6070      
      collector               apb_collector                      -     @6798      
      is_active               uvm_active_passive_enum            1     UVM_PASSIVE
      cfg                     apb_slave_config                   -     @5111      
    cfg                       apb_config                         -     @5103      
      slave_configs           da(object)                         1     -          
        [0]                   apb_slave_config                   -     @5111      
          name                string                             5     uart0      
          is_active           uvm_active_passive_enum            1     UVM_PASSIVE
          start_address       integral                           32    'h0        
          end_address         integral                           32    'h81ffff   
          psel_index          integral                           32    'h0        
      master_config           apb_master_config                  -     @5096      
        name                  string                             6     master     
        is_active             uvm_active_passive_enum            1     UVM_ACTIVE 
    checks_enable             integral                           1     'h1        
    coverage_enable           integral                           1     'h1        
  uart0                       uart_env                           -     @5030      
    Rx                        uart_rx_agent                      -     @8285      
      monitor                 uart_rx_monitor                    -     @8330      
        frame_collected_port  uvm_analysis_port                  -     @8431      
        cfg                   uart_config                        -     @5100      
        checks_enable         integral                           1     'h1        
        coverage_enable       integral                           1     'h1        
        cfg                   uart_config                        -     @5100      
      is_active               uvm_active_passive_enum            1     UVM_PASSIVE
      cfg                     uart_config                        -     @5100      
    Tx                        uart_tx_agent                      -     @8042      
      driver                  uart_tx_driver                     -     @8596      
        rsp_port              uvm_analysis_port                  -     @9388      
        seq_item_port         uvm_seq_item_pull_port             -     @9338      
        cfg                   uart_config                        -     @5100      
      monitor                 uart_tx_monitor                    -     @8381      
        frame_collected_port  uvm_analysis_port                  -     @8548      
        cfg                   uart_config                        -     @5100      
        checks_enable         integral                           1     'h1        
        coverage_enable       integral                           1     'h1        
        cfg                   uart_config                        -     @5100      
      sequencer               uart_sequencer                     -     @8505      
        rsp_export            uvm_analysis_export                -     @8653      
        seq_item_export       uvm_seq_item_pull_imp              -     @9241      
        cfg                   uart_config                        -     @5100      
        arbitration_queue     array                              0     -          
        lock_queue            array                              0     -          
        num_last_reqs         integral                           32    'd1        
        num_last_rsps         integral                           32    'd1        
      is_active               uvm_active_passive_enum            1     UVM_ACTIVE 
      cfg                     uart_config                        -     @5100      
    dut_cfg_port_in           uvm_analysis_imp                   -     @5875      
    cfg                       uart_config                        -     @5100      
      is_tx_active            uvm_active_passive_enum            1     UVM_ACTIVE 
      is_rx_active            uvm_active_passive_enum            1     UVM_PASSIVE
      baud_rate_gen           integral                           8     'd0        
      baud_rate_div           integral                           8     'd0        
      char_length             integral                           2     'h0        
      nbstop                  integral                           1     'h0        
      parity_en               integral                           1     'h0        
      parity_mode             integral                           2     'h0        
    checks_enable             integral                           1     'h1        
    coverage_enable           integral                           1     'h1        
  uart_ctrl0                  uart_ctrl_env                      -     @5826      
    apb_in                    uvm_analysis_imp                   -     @6022      
    apb_predictor             uvm_reg_predictor #(apb_transfer)  -     @9533      
      bus_in                  uvm_analysis_imp                   -     @9585      
      reg_ap                  uvm_analysis_port                  -     @9635      
    monitor                   uart_ctrl_monitor                  -     @9289      
      apb_in                  uvm_analysis_imp_apb               -     @10418     
      apb_out                 uvm_analysis_port                  -     @10468     
      rx_scbd                 uart_ctrl_rx_scbd                  -     @10807     
        apb_add               uvm_analysis_imp_apb               -     @11057     
        uart_match            uvm_analysis_imp_uart              -     @11007     
      tx_scbd                 uart_ctrl_tx_scbd                  -     @9475      
        apb_match             uvm_analysis_imp_apb               -     @10908     
        uart_add              uvm_analysis_imp_uart              -     @10858     
        uart_cfg              uart_config                        -     @5100      
        slave_cfg             apb_slave_config                   -     @5111      
      uart_cover              uart_ctrl_cover                    -     @10365     
      uart_rx_in              uvm_analysis_imp_rx                -     @10518     
      uart_rx_out             uvm_analysis_port                  -     @10568     
      uart_tx_in              uvm_analysis_imp_tx                -     @10618     
      uart_tx_out             uvm_analysis_port                  -     @10668     
      cfg                     uart_ctrl_config                   -     @5097      
    reg_sequencer             uart_ctrl_reg_sequencer            -     @9683      
      rsp_export              uvm_analysis_export                -     @9739      
      seq_item_export         uvm_seq_item_pull_imp              -     @10319     
      reg_model               uart_ctrl_reg_model_c              -     @281       
      arbitration_queue       array                              0     -          
      lock_queue              array                              0     -          
      num_last_reqs           integral                           32    'd1        
      num_last_rsps           integral                           32    'd1        
    uart_cfg_out              uvm_analysis_port                  -     @5972      
    reg_model                 uart_ctrl_reg_model_c              -     @281       
    reg2apb                   reg_to_apb_adapter                 -     @9530      
    cfg                       uart_ctrl_config                   -     @5097      
      apb_cfg                 apb_config                         -     @5103      
        slave_configs         da(object)                         1     -          
          [0]                 apb_slave_config                   -     @5111      
        master_config         apb_master_config                  -     @5096      
          name                string                             6     master     
          is_active           uvm_active_passive_enum            1     UVM_ACTIVE 
      uart_cfg                uart_config                        -     @5100      
        is_tx_active          uvm_active_passive_enum            1     UVM_ACTIVE 
        is_rx_active          uvm_active_passive_enum            1     UVM_PASSIVE
        baud_rate_gen         integral                           8     'd0        
        baud_rate_div         integral                           8     'd0        
        char_length           integral                           2     'h0        
        nbstop                integral                           1     'h0        
        parity_en             integral                           1     'h0        
        parity_mode           integral                           2     'h0        
  virtual_sequencer           uart_ctrl_virtual_sequencer        -     @5923      
    rsp_export                uvm_analysis_export                -     @6128      
    seq_item_export           uvm_seq_item_pull_imp              -     @6718      
    reg_model                 uart_ctrl_reg_model_c              -     @281       
    arbitration_queue         array                              0     -          
    lock_queue                array                              0     -          
    num_last_reqs             integral                           32    'd1        
    num_last_rsps             integral                           32    'd1        
  reg_model                   uart_ctrl_reg_model_c              -     @281       
  cfg                         uart_ctrl_config                   -     @5097      
    apb_cfg                   apb_config                         -     @5103      
      slave_configs           da(object)                         1     -          
        [0]                   apb_slave_config                   -     @5111      
          name                string                             5     uart0      
          is_active           uvm_active_passive_enum            1     UVM_PASSIVE
          start_address       integral                           32    'h0        
          end_address         integral                           32    'h81ffff   
          psel_index          integral                           32    'h0        
      master_config           apb_master_config                  -     @5096      
        name                  string                             6     master     
        is_active             uvm_active_passive_enum            1     UVM_ACTIVE 
    uart_cfg                  uart_config                        -     @5100      
      is_tx_active            uvm_active_passive_enum            1     UVM_ACTIVE 
      is_rx_active            uvm_active_passive_enum            1     UVM_PASSIVE
      baud_rate_gen           integral                           8     'd0        
      baud_rate_div           integral                           8     'd0        
      char_length             integral                           2     'h0        
      nbstop                  integral                           1     'h0        
      parity_en               integral                           1     'h0        
      parity_mode             integral                           2     'h0        
  coverage_enable             integral                           1     'h1        
----------------------------------------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(127) @ 0: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Start Running
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(127) @ 0: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] Start Running
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_virtual_seq_lib.sv(70) @ 0: uvm_test_top.uart_ctrl_tb0.virtual_sequencer@@concurrent_u2a_a2u_rand_trans_vseq [concurrent_u2a_a2u_rand_trans_vseq] UART Controller Virtual Sequencer Executing
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_virtual_seq_lib.sv(71) @ 0: uvm_test_top.uart_ctrl_tb0.virtual_sequencer@@concurrent_u2a_a2u_rand_trans_vseq [concurrent_u2a_a2u_rand_trans_vseq] Number of APB->UART Transaction = 2
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_virtual_seq_lib.sv(72) @ 0: uvm_test_top.uart_ctrl_tb0.virtual_sequencer@@concurrent_u2a_a2u_rand_trans_vseq [concurrent_u2a_a2u_rand_trans_vseq] Number of UART->APB Transaction = 6
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_virtual_seq_lib.sv(73) @ 0: uvm_test_top.uart_ctrl_tb0.virtual_sequencer@@concurrent_u2a_a2u_rand_trans_vseq [concurrent_u2a_a2u_rand_trans_vseq] Total Number of APB<->UART Transaction = 8
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_reg_seq_lib.sv(92) @ 0: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.reg_sequencer@@concurrent_u2a_a2u_rand_trans_vseq.config_seq [uart_ctrl_config_reg_seq] UART Controller Register configuration sequence starting...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(97) @ 0: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Reset Asserted
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_master_driver.sv(112) @ 0: uvm_test_top.uart_ctrl_tb0.apb0.master.driver [APB_MASTER_DRIVER] Reset observed
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(130) @ 5100: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Detected Reset Done
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 5100: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(130) @ 5100: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] Detected Reset Done
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 5100: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(108) @ 5100: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Detected Reset Done
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(123) @ 8500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_WRITE: addr = 'h3, data = 'h8f
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 8500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @5627    
  addr           integral            32    'h3      
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h8f     
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    6500     
  end_time       time                64    8500     
----------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(123) @ 12500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_WRITE: addr = 'h0, data = 'h1
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 12500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @5627    
  addr           integral            32    'h0      
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h1      
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    10500    
  end_time       time                64    12500    
----------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(123) @ 16500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_WRITE: addr = 'h1, data = 'h0
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 16500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @5627    
  addr           integral            32    'h1      
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'h0      
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    14500    
  end_time       time                64    16500    
----------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(123) @ 20500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_WRITE: addr = 'h3, data = 'hf
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 20500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
----------------------------------------------------
Name             Type                Size  Value    
----------------------------------------------------
trans_collected  apb_transfer        -     @5627    
  addr           integral            32    'h3      
  direction      apb_direction_enum  32    APB_WRITE
  data           integral            32    'hf      
  master         string              6     master   
  slave          string              5     uart0    
  begin_time     time                64    18500    
  end_time       time                64    20500    
----------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_reg_seq_lib.sv(105) @ 20500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.reg_sequencer@@concurrent_u2a_a2u_rand_trans_vseq.config_seq [uart_ctrl_config_reg_seq] UART Controller Register configuration sequence completed
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_seq_lib.sv(93) @ 20500: uvm_test_top.uart_ctrl_tb0.apb0.master.sequencer@@concurrent_u2a_a2u_rand_trans_vseq.raw_seq [apb_to_uart_wr] APB RGM Sequencer Starting 2 Writes...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_seq_lib.sv(125) @ 20500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.sequencer@@concurrent_u2a_a2u_rand_trans_vseq.uart_seq [uart_transmit_seq] UART sequencer: Executing 6 Frames
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(123) @ 28500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_WRITE: addr = 'h0, data = 'h7a6c69bc
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 28500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @5627     
  addr           integral            32    'h0       
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h7a6c69bc
  master         string              6     master    
  slave          string              5     uart0     
  begin_time     time                64    26500     
  end_time       time                64    28500     
-----------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 36500: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(123) @ 55500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_WRITE: addr = 'h0, data = 'h34062e9f
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 55500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
-----------------------------------------------------
Name             Type                Size  Value     
-----------------------------------------------------
trans_collected  apb_transfer        -     @5627     
  addr           integral            32    'h0       
  direction      apb_direction_enum  32    APB_WRITE 
  data           integral            32    'h34062e9f
  master         string              6     master    
  slave          string              5     uart0     
  begin_time     time                64    53500     
  end_time       time                64    55500     
-----------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 116500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 184600: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 208500: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] Collected the following Frame No:1
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11667     
  start_bit       integral    1     'h0        
  payload         integral    8     'hbc       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd4        
  begin_time      time        64    36500      
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(193) @ 208500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.rx_scbd [SCRBD] ####### PASS : uart0 RECEIVED CORRECT DATA expected = 'hbc, received = 'hbc
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 208500: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 228500: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 264600: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(216) @ 272500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame **1** Sent...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 280500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 288500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:1
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11642     
  start_bit       integral    1     'h0        
  payload         integral    8     'h28       
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd14       
  begin_time      time        64    116500     
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 288500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 340500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 376600: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 400500: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] Collected the following Frame No:2
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11662     
  start_bit       integral    1     'h0        
  payload         integral    8     'h9f       
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd3        
  begin_time      time        64    228500     
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(193) @ 400500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.rx_scbd [SCRBD] ####### PASS : uart0 RECEIVED CORRECT DATA expected = 'h9f, received = 'h9f
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 400500: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 488600: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(216) @ 496500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame **2** Sent...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 504500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 512500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:2
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11598     
  start_bit       integral    1     'h0        
  payload         integral    8     'h52       
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd7        
  begin_time      time        64    340500     
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 512500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 660500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 808600: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(216) @ 816500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame **3** Sent...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 824500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 832500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:3
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11674     
  start_bit       integral    1     'h0        
  payload         integral    8     'h5        
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd19       
  begin_time      time        64    660500     
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 832500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 884500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 1032600: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(216) @ 1040500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame **4** Sent...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 1048500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 1056500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:4
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11668     
  start_bit       integral    1     'h0        
  payload         integral    8     'h3f       
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd7        
  begin_time      time        64    884500     
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 1056500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 1188500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 1336600: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(216) @ 1344500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame **5** Sent...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 1352500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 1360500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:5
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11708     
  start_bit       integral    1     'h0        
  payload         integral    8     'h1        
  parity          integral    1     'h0        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd17       
  begin_time      time        64    1188500    
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 1360500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(185) @ 1396500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] SOP detected
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(219) @ 1544600: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Received Parity is same as calculated Parity
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(216) @ 1552500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame **6** Sent...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(220) @ 1560500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] Frame complete...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(236) @ 1568500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] Collected the following Frame No:6
-----------------------------------------------
Name              Type        Size  Value      
-----------------------------------------------
uart_frame        uart_frame  -     @11645     
  start_bit       integral    1     'h0        
  payload         integral    8     'h4b       
  parity          integral    1     'h1        
  stop_bits       integral    2     'h1        
  error_bits      integral    4     'h0        
  parity_type     parity_e    1     GOOD_PARITY
  transmit_delay  integral    32    'd5        
  begin_time      time        64    1396500    
-----------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_monitor.sv(175) @ 1568500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] trying to detect SOP
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib/uart_ctrl_seq_lib.sv(220) @ 2560500: uvm_test_top.uart_ctrl_tb0.apb0.master.sequencer@@concurrent_u2a_a2u_rand_trans_vseq.rd_rx_fifo [read_rx_fifo_seq] APB RGM Sequencer Starting 6 Reads...
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(129) @ 2568500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_READ: addr = 'h0, data = 'h28
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 2568500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h28, received = 'h28
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 2568500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
---------------------------------------------------
Name             Type                Size  Value   
---------------------------------------------------
trans_collected  apb_transfer        -     @5627   
  addr           integral            32    'h0     
  direction      apb_direction_enum  32    APB_READ
  data           integral            32    'h28    
  master         string              6     master  
  slave          string              5     uart0   
  begin_time     time                64    2566500 
  end_time       time                64    2568500 
---------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(129) @ 2577500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_READ: addr = 'h0, data = 'h52
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 2577500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h52, received = 'h52
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 2577500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
---------------------------------------------------
Name             Type                Size  Value   
---------------------------------------------------
trans_collected  apb_transfer        -     @5627   
  addr           integral            32    'h0     
  direction      apb_direction_enum  32    APB_READ
  data           integral            32    'h52    
  master         string              6     master  
  slave          string              5     uart0   
  begin_time     time                64    2575500 
  end_time       time                64    2577500 
---------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(129) @ 2586500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_READ: addr = 'h0, data = 'h5
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 2586500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h5, received = 'h5
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 2586500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
---------------------------------------------------
Name             Type                Size  Value   
---------------------------------------------------
trans_collected  apb_transfer        -     @5627   
  addr           integral            32    'h0     
  direction      apb_direction_enum  32    APB_READ
  data           integral            32    'h5     
  master         string              6     master  
  slave          string              5     uart0   
  begin_time     time                64    2584500 
  end_time       time                64    2586500 
---------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(129) @ 2595500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_READ: addr = 'h0, data = 'h3f
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 2595500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h3f, received = 'h3f
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 2595500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
---------------------------------------------------
Name             Type                Size  Value   
---------------------------------------------------
trans_collected  apb_transfer        -     @5627   
  addr           integral            32    'h0     
  direction      apb_direction_enum  32    APB_READ
  data           integral            32    'h3f    
  master         string              6     master  
  slave          string              5     uart0   
  begin_time     time                64    2593500 
  end_time       time                64    2595500 
---------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(129) @ 2604500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_READ: addr = 'h0, data = 'h1
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 2604500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h1, received = 'h1
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 2604500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
---------------------------------------------------
Name             Type                Size  Value   
---------------------------------------------------
trans_collected  apb_transfer        -     @5627   
  addr           integral            32    'h0     
  direction      apb_direction_enum  32    APB_READ
  data           integral            32    'h1     
  master         string              6     master  
  slave          string              5     uart0   
  begin_time     time                64    2602500 
  end_time       time                64    2604500 
---------------------------------------------------

UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_env.sv(129) @ 2613500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0 [uart_ctrl_env] APB_READ: addr = 'h0, data = 'h4b
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_scoreboard.sv(83) @ 2613500: uvm_test_top.uart_ctrl_tb0.uart_ctrl0.monitor.tx_scbd [SCRBD] ####### PASS : APB RECEIVED CORRECT DATA from uart0  expected = 'h4b, received = 'h4b
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(139) @ 2613500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Transfer collected :
---------------------------------------------------
Name             Type                Size  Value   
---------------------------------------------------
trans_collected  apb_transfer        -     @5627   
  addr           integral            32    'h0     
  direction      apb_direction_enum  32    APB_READ
  data           integral            32    'h4b    
  master         string              6     master  
  slave          string              5     uart0   
  begin_time     time                64    2611500 
  end_time       time                64    2613500 
---------------------------------------------------

UVM_INFO /stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2713500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_collector.sv(153) @ 2713500: uvm_test_top.uart_ctrl_tb0.apb0.bus_collector [apb_collector] Report: APB collector collected 12 transfers
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_monitor.sv(164) @ 2713500: uvm_test_top.uart_ctrl_tb0.apb0.bus_monitor [apb_monitor] Report: APB monitor collected 12 transfers
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_rx_monitor.sv(99) @ 2713500: uvm_test_top.uart_ctrl_tb0.uart0.Rx.monitor [uart_rx_monitor] UART Frames Collected:2
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_driver.sv(229) @ 2713500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.driver [uart_tx_driver] UART Frames Sent:6
UVM_INFO /stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_tx_monitor.sv(99) @ 2713500: uvm_test_top.uart_ctrl_tb0.uart0.Tx.monitor [uart_tx_monitor] UART Frames Collected:6

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  106
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[APB_MASTER_DRIVER]     1
[CFGNRD]     1
[NOCONFIG]     2
[RNTST]     1
[SCRBD]     8
[TEST_DONE]     1
[apb_collector]    14
[apb_monitor]     1
[apb_to_uart_wr]     1
[concurrent_u2a_a2u_rand_trans_vseq]     4
[read_rx_fifo_seq]     1
[uart_ctrl_config_reg_seq]     2
[uart_ctrl_env]    12
[uart_ctrl_tb]     2
[uart_rx_monitor]    12
[uart_transmit_seq]     1
[uart_tx_driver]    14
[uart_tx_monitor]    28
=======================================================
UART CONTROLLER DUT REGISTERS:
uart_ctrl_top.uart_dut.regs.dl  =0001
uart_ctrl_top.uart_dut.regs.fcr = 3
uart_ctrl_top.uart_dut.regs.ier = 0
uart_ctrl_top.uart_dut.regs.iir = 1
uart_ctrl_top.uart_dut.regs.lcr = 0f
=======================================================
Simulation complete via $finish(1) at time 27135 NS + 45
/stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d/src/base/uvm_root.svh:430     $finish;
ncsim> exit
  Disabled Finish Failed   Assertion Name 
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_check_rcounter16
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_rf_push
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_ca_lc_parity_to_sr_check_parity
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_check_parity_to_sr_wait1
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_end_bit_to_next_state
         0     42      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_end_bit_to_sr_rec_bit
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_idle_to_sr_rec_start
         0     48      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_rec_bit_to_sr_end_bit
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_rec_prepare_to_sr_rec_bit
         0      0      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_rec_start_to_sr_idle
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_rec_start_to_sr_rec_prepare
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.core_sr_wait1_to_sr_rec_stop
         0      0      0   uart_ctrl_top.uart_dut.regs.receiver.cover_fifo_empty_to_full
         0     14      0   uart_ctrl_top.uart_dut.regs.receiver.fifo_rx.core_never_overrun_when_count_not_fifo_depth
         0      0      0   uart_ctrl_top.uart_dut.regs.receiver.fifo_rx.cover_fifo_empty_to_full
         1      2      0   uart_ctrl_top.uart_dut.regs.receiver.fifo_rx.input_pop_zero
         0      0      0   uart_ctrl_top.uart_dut.regs.receiver.fifo_rx.input_push
         1      0      0   uart_ctrl_top.uart_dut.regs.receiver.fifo_rx.output_count_zero
         0      0      0   uart_ctrl_top.uart_dut.regs.receiver.fifo_rx.output_overrun_high
         0      5      0   uart_ctrl_top.uart_dut.regs.receiver.fifo_rx.output_overrun_low
         1      2      0   uart_ctrl_top.uart_dut.regs.receiver.input_rf_pop
         1    381      0   uart_ctrl_top.uart_dut.regs.receiver.output_counter_t
         0      5      0   uart_ctrl_top.uart_dut.regs.receiver.output_rf_count_zero
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.output_rf_push_pulse
         0      6      0   uart_ctrl_top.uart_dut.regs.receiver.output_rf_push_pulse_width
         0   2713      0   uart_ctrl_top.uart_dut.regs.transmitter.__sugar_assert_1
         0   2314      0   uart_ctrl_top.uart_dut.regs.transmitter.core_s_idle
         0      2      0   uart_ctrl_top.uart_dut.regs.transmitter.core_s_idle_to_s_pop_byte
         0      2      0   uart_ctrl_top.uart_dut.regs.transmitter.core_s_pop_byte_to_s_send_start
         0      2      0   uart_ctrl_top.uart_dut.regs.transmitter.core_s_send_start_to_s_send_byte
         5      9      0   uart_ctrl_top.uart_dut.regs.transmitter.core_smc_not_enabled
         0   2316      0   uart_ctrl_top.uart_dut.regs.transmitter.core_stx_pad_o_high
         0   2537      0   uart_ctrl_top.uart_dut.regs.transmitter.core_tf_count_zero
         0      2      0   uart_ctrl_top.uart_dut.regs.transmitter.core_tf_pop_high
         0     32      0   uart_ctrl_top.uart_dut.regs.transmitter.core_tf_pop_low
         0      2      0   uart_ctrl_top.uart_dut.regs.transmitter.core_tf_pop_pulse
         0   2714      0   uart_ctrl_top.uart_dut.regs.transmitter.fifo_tx.core_never_overrun_when_count_not_fifo_depth
         0      0      0   uart_ctrl_top.uart_dut.regs.transmitter.fifo_tx.cover_fifo_empty_to_full
         0   2536      0   uart_ctrl_top.uart_dut.regs.transmitter.fifo_tx.input_pop_zero
         0      0      0   uart_ctrl_top.uart_dut.regs.transmitter.fifo_tx.input_push
         0      5      0   uart_ctrl_top.uart_dut.regs.transmitter.fifo_tx.output_count_zero
         0      0      0   uart_ctrl_top.uart_dut.regs.transmitter.fifo_tx.output_overrun_high
         0      5      0   uart_ctrl_top.uart_dut.regs.transmitter.fifo_tx.output_overrun_low
         0      2      0   uart_ctrl_top.uart_dut.regs.transmitter.output_stx_pad_o_low
         0      0      0   worklib.uvm_pkg::uvm_reg_map::do_read.unmblk1.__assert_2
         0      0      0   worklib.uvm_pkg::uvm_reg_map::do_write.unmblk1.__assert_1
  Total Assertions = 46,  Failing Assertions = 0,  Unchecked Assertions = 11
  Assertion summary at time 27135 NS + 45

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  uart_ctrl_top(uart_ctrl_top)
  scope    :  scope
  testname :  apb_uart_rx_tx

coverage files:
  model(design data) :  ./cov_work/scope/icc_5e4add2a_3584b76f.ucm
  data               :  ./cov_work/scope/apb_uart_rx_tx/icc_5e4add2a_3584b76f.ucd
TOOL:	irun	13.10-s011: Exiting on Sep 10, 2015 at 10:22:58 CST  (total: 00:00:49)
