{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "35414",
    "Latency": "35413"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114466794",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_5_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_17_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_5_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_17_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_6_24_1_1.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "denom_row_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417",
          "BindInstances": "icmp_ln44_fu_295_p2 add_ln44_1_fu_301_p2 add_ln44_fu_331_p2 icmp_ln46_fu_337_p2 select_ln44_fu_343_p3 select_ln44_1_fu_351_p3 select_ln44_2_fu_359_p3 add_ln50_fu_435_p2 add_ln50_1_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_1_fu_474_p2 select_ln50_fu_480_p3 select_ln50_1_fu_488_p3 add_ln46_fu_496_p2 icmp_ln46_1_fu_502_p2 add_ln52_fu_512_p2 xor_ln52_fu_538_p2 and_ln52_fu_544_p2 xor_ln52_1_fu_550_p2 select_ln52_fu_556_p3 select_ln52_1_fu_564_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_60_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442",
          "BindInstances": "icmp_ln60_fu_1660_p2 idx_2_fu_1666_p2 icmp_ln66_fu_1715_p2 denom_reg_fu_1720_p3 sdiv_38ns_24s_38_42_1_U12 icmp_ln72_fu_1879_p2 icmp_ln72_1_fu_1885_p2 or_ln72_fu_1891_p2 xor_ln72_fu_1897_p2 and_ln72_fu_1903_p2 xor_ln72_1_fu_1909_p2 or_ln72_1_fu_1915_p2 and_ln72_1_fu_1921_p2 select_ln72_fu_1927_p3 or_ln72_2_fu_1935_p2 t_1_fu_1941_p3 sparsemux_17_3_24_1_1_U20 col_sum_64_fu_2021_p2 add_ln74_1_fu_2027_p2 icmp_ln74_fu_2033_p2 xor_ln74_fu_2152_p2 and_ln74_fu_2158_p2 xor_ln74_1_fu_2164_p2 and_ln74_1_fu_2170_p2 xor_ln74_2_fu_2176_p2 sdiv_38ns_24s_38_42_1_U13 icmp_ln72_2_fu_2309_p2 icmp_ln72_3_fu_2315_p2 or_ln72_3_fu_2321_p2 xor_ln72_2_fu_2327_p2 and_ln72_2_fu_2333_p2 xor_ln72_3_fu_2339_p2 or_ln72_4_fu_2345_p2 and_ln72_3_fu_2351_p2 select_ln72_2_fu_2357_p3 or_ln72_5_fu_2365_p2 t_3_fu_2371_p3 sparsemux_17_3_24_1_1_U21 col_sum_65_fu_2451_p2 add_ln74_2_fu_2457_p2 icmp_ln74_1_fu_2463_p2 xor_ln74_3_fu_2582_p2 and_ln74_2_fu_2588_p2 xor_ln74_4_fu_2594_p2 and_ln74_3_fu_2600_p2 xor_ln74_5_fu_2606_p2 sdiv_38ns_24s_38_42_1_U14 icmp_ln72_4_fu_2739_p2 icmp_ln72_5_fu_2745_p2 or_ln72_6_fu_2751_p2 xor_ln72_4_fu_2757_p2 and_ln72_4_fu_2763_p2 xor_ln72_5_fu_2769_p2 or_ln72_7_fu_2775_p2 and_ln72_5_fu_2781_p2 select_ln72_4_fu_2787_p3 or_ln72_8_fu_2795_p2 t_5_fu_2801_p3 sparsemux_17_3_24_1_1_U22 col_sum_66_fu_2881_p2 add_ln74_3_fu_2887_p2 icmp_ln74_2_fu_2893_p2 xor_ln74_6_fu_3012_p2 and_ln74_4_fu_3018_p2 xor_ln74_7_fu_3024_p2 and_ln74_5_fu_3030_p2 xor_ln74_8_fu_3036_p2 sdiv_38ns_24s_38_42_1_U15 icmp_ln72_6_fu_3169_p2 icmp_ln72_7_fu_3175_p2 or_ln72_9_fu_3181_p2 xor_ln72_6_fu_3187_p2 and_ln72_6_fu_3193_p2 xor_ln72_7_fu_3199_p2 or_ln72_10_fu_3205_p2 and_ln72_7_fu_3211_p2 select_ln72_6_fu_3217_p3 or_ln72_11_fu_3225_p2 t_7_fu_3231_p3 sparsemux_17_3_24_1_1_U23 col_sum_67_fu_3311_p2 add_ln74_4_fu_3317_p2 icmp_ln74_3_fu_3323_p2 xor_ln74_9_fu_3442_p2 and_ln74_6_fu_3448_p2 xor_ln74_10_fu_3454_p2 and_ln74_7_fu_3460_p2 xor_ln74_11_fu_3466_p2 sdiv_38ns_24s_38_42_1_U16 icmp_ln72_8_fu_3599_p2 icmp_ln72_9_fu_3605_p2 or_ln72_12_fu_3611_p2 xor_ln72_8_fu_3617_p2 and_ln72_8_fu_3623_p2 xor_ln72_9_fu_3629_p2 or_ln72_13_fu_3635_p2 and_ln72_9_fu_3641_p2 select_ln72_8_fu_3647_p3 or_ln72_14_fu_3655_p2 t_9_fu_3661_p3 sparsemux_17_3_24_1_1_U24 col_sum_68_fu_3741_p2 add_ln74_5_fu_3747_p2 icmp_ln74_4_fu_3753_p2 xor_ln74_12_fu_3872_p2 and_ln74_8_fu_3878_p2 xor_ln74_13_fu_3884_p2 and_ln74_9_fu_3890_p2 xor_ln74_14_fu_3896_p2 sdiv_38ns_24s_38_42_1_U17 icmp_ln72_10_fu_4029_p2 icmp_ln72_11_fu_4035_p2 or_ln72_15_fu_4041_p2 xor_ln72_10_fu_4047_p2 and_ln72_10_fu_4053_p2 xor_ln72_11_fu_4059_p2 or_ln72_16_fu_4065_p2 and_ln72_11_fu_4071_p2 select_ln72_10_fu_4077_p3 or_ln72_17_fu_4085_p2 t_11_fu_4091_p3 sparsemux_17_3_24_1_1_U25 col_sum_69_fu_4171_p2 add_ln74_6_fu_4177_p2 icmp_ln74_5_fu_4183_p2 xor_ln74_15_fu_4302_p2 and_ln74_10_fu_4308_p2 xor_ln74_16_fu_4314_p2 and_ln74_11_fu_4320_p2 xor_ln74_17_fu_4326_p2 sdiv_38ns_24s_38_42_1_U18 icmp_ln72_12_fu_4459_p2 icmp_ln72_13_fu_4465_p2 or_ln72_18_fu_4471_p2 xor_ln72_12_fu_4477_p2 and_ln72_12_fu_4483_p2 xor_ln72_13_fu_4489_p2 or_ln72_19_fu_4495_p2 and_ln72_13_fu_4501_p2 select_ln72_12_fu_4507_p3 or_ln72_20_fu_4515_p2 t_13_fu_4521_p3 sparsemux_17_3_24_1_1_U26 col_sum_70_fu_4601_p2 add_ln74_7_fu_4607_p2 icmp_ln74_6_fu_4613_p2 xor_ln74_18_fu_4732_p2 and_ln74_12_fu_4738_p2 xor_ln74_19_fu_4744_p2 and_ln74_13_fu_4750_p2 xor_ln74_20_fu_4756_p2 sdiv_38ns_24s_38_42_1_U19 icmp_ln72_14_fu_4889_p2 icmp_ln72_15_fu_4895_p2 or_ln72_21_fu_4901_p2 xor_ln72_14_fu_4907_p2 and_ln72_14_fu_4913_p2 xor_ln72_15_fu_4919_p2 or_ln72_22_fu_4925_p2 and_ln72_15_fu_4931_p2 select_ln72_14_fu_4937_p3 or_ln72_23_fu_4945_p2 t_15_fu_4951_p3 sparsemux_17_3_24_1_1_U27 col_sum_71_fu_5031_p2 add_ln74_8_fu_5037_p2 icmp_ln74_7_fu_5043_p2 xor_ln74_21_fu_5162_p2 and_ln74_14_fu_5168_p2 xor_ln74_22_fu_5174_p2 and_ln74_15_fu_5180_p2 xor_ln74_23_fu_5186_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_79_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544",
          "BindInstances": "sparsemux_17_6_24_1_1_U111 sub_ln84_fu_818_p2 sub_ln84_1_fu_838_p2 select_ln84_fu_858_p3 sparsemux_17_6_24_1_1_U112 sub_ln84_2_fu_923_p2 sub_ln84_3_fu_943_p2 select_ln84_1_fu_963_p3 sparsemux_17_6_24_1_1_U113 sub_ln84_4_fu_1028_p2 sub_ln84_5_fu_1048_p2 select_ln84_2_fu_1068_p3 sparsemux_17_6_24_1_1_U114 sub_ln84_6_fu_1133_p2 sub_ln84_7_fu_1153_p2 select_ln84_3_fu_1173_p3 sparsemux_17_6_24_1_1_U115 sub_ln84_8_fu_1238_p2 sub_ln84_9_fu_1258_p2 select_ln84_4_fu_1278_p3 sparsemux_17_6_24_1_1_U116 sub_ln84_10_fu_1343_p2 sub_ln84_11_fu_1363_p2 select_ln84_5_fu_1383_p3 sparsemux_17_6_24_1_1_U117 sub_ln84_12_fu_1448_p2 sub_ln84_13_fu_1468_p2 select_ln84_6_fu_1488_p3 sparsemux_17_6_24_1_1_U118 sub_ln84_14_fu_1553_p2 sub_ln84_15_fu_1573_p2 select_ln84_7_fu_1593_p3 add_ln79_fu_1602_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628",
          "BindInstances": "icmp_ln89_fu_475_p2 add_ln89_1_fu_481_p2 add_ln89_fu_493_p2 icmp_ln94_fu_499_p2 select_ln89_fu_505_p3 select_ln89_1_fu_777_p3 select_ln89_2_fu_644_p3 select_ln89_3_fu_651_p3 select_ln89_4_fu_513_p3 add_ln102_fu_563_p2 sparsemux_17_3_24_1_1_U192 sparsemux_17_3_17_1_1_U193 t_cur_1_fu_736_p3 s_cur_1_fu_743_p3 icmp_ln107_fu_589_p2 icmp_ln107_1_fu_595_p2 and_ln107_fu_784_p2 mul_24s_17s_41_5_1_U194 add_ln110_fu_830_p2 xor_ln110_fu_844_p2 and_ln110_fu_850_p2 icmp_ln110_fu_874_p2 icmp_ln110_1_fu_890_p2 icmp_ln110_2_fu_896_p2 select_ln110_fu_902_p3 xor_ln110_1_fu_910_p2 and_ln110_1_fu_916_p2 select_ln110_1_fu_922_p3 and_ln110_2_fu_930_p2 xor_ln110_2_fu_936_p2 or_ln110_fu_942_p2 xor_ln110_3_fu_948_p2 and_ln110_3_fu_954_p2 and_ln110_4_fu_960_p2 or_ln110_2_fu_966_p2 xor_ln110_4_fu_972_p2 and_ln110_5_fu_978_p2 select_ln110_2_fu_984_p3 or_ln110_1_fu_992_p2 p_cur_fu_998_p3 p_cur_1_fu_1006_p3 icmp_ln115_fu_611_p2 add_ln94_fu_617_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_60_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_79_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_2_VITIS_LOOP_46_3",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "85",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "423",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_60_4": {
        "Latency": {
          "LatencyBest": "2091",
          "LatencyAvg": "2091",
          "LatencyWorst": "2091",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.307"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_4",
            "TripCount": "2048",
            "Latency": "2089",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "27376",
          "AVAIL_FF": "141120",
          "UTIL_FF": "19",
          "LUT": "22984",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "32",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_79_6": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.345"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_6",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1073",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9": {
        "Latency": {
          "LatencyBest": "16903",
          "LatencyAvg": "16903",
          "LatencyWorst": "16903",
          "PipelineII": "16897",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_89_8_VITIS_LOOP_94_9",
            "TripCount": "16896",
            "Latency": "16901",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "397",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "787",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "35413",
          "LatencyAvg": "35413",
          "LatencyWorst": "35413",
          "PipelineII": "35414",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "59",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "13",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "29476",
          "AVAIL_FF": "141120",
          "UTIL_FF": "20",
          "LUT": "28054",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "39",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-05 03:14:27 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
