// Seed: 3862004779
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  uwire id_3, id_4;
  assign id_3[1'b0] = id_1;
  logic id_5;
endmodule
