#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[7].in[0] (.names)                                           0.862     3.671
dout[7].out[0] (.names)                                          0.280     3.951
out:dout[7].outpad[0] (.output)                                  1.018     4.969
data arrival time                                                          4.969

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.969
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.969


#Path 2
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[8].in[0] (.names)                                           0.862     3.671
dout[8].out[0] (.names)                                          0.280     3.951
out:dout[8].outpad[0] (.output)                                  1.006     4.957
data arrival time                                                          4.957

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.957


#Path 3
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[22].in[0] (.names)                                          0.742     3.551
dout[22].out[0] (.names)                                         0.280     3.831
out:dout[22].outpad[0] (.output)                                 1.126     4.957
data arrival time                                                          4.957

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.957


#Path 4
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[13].in[0] (.names)                                          0.754     3.563
dout[13].out[0] (.names)                                         0.170     3.733
out:dout[13].outpad[0] (.output)                                 1.138     4.871
data arrival time                                                          4.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.871


#Path 5
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[1].in[0] (.names)                                           0.742     3.551
dout[1].out[0] (.names)                                          0.280     3.831
out:dout[1].outpad[0] (.output)                                  1.006     4.837
data arrival time                                                          4.837

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.837


#Path 6
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[9].in[0] (.names)                                           0.862     3.671
dout[9].out[0] (.names)                                          0.170     3.841
out:dout[9].outpad[0] (.output)                                  0.994     4.835
data arrival time                                                          4.835

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.835


#Path 7
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[14].in[0] (.names)                                          0.754     3.563
dout[14].out[0] (.names)                                         0.280     3.843
out:dout[14].outpad[0] (.output)                                 0.910     4.753
data arrival time                                                          4.753

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.753


#Path 8
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[16].in[0] (.names)                                          0.754     3.563
dout[16].out[0] (.names)                                         0.170     3.733
out:dout[16].outpad[0] (.output)                                 1.018     4.751
data arrival time                                                          4.751

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.751
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.751


#Path 9
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[18].in[0] (.names)                                          0.742     3.551
dout[18].out[0] (.names)                                         0.070     3.621
out:dout[18].outpad[0] (.output)                                 1.126     4.747
data arrival time                                                          4.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.747


#Path 10
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[21].in[0] (.names)                                          0.742     3.551
dout[21].out[0] (.names)                                         0.280     3.831
out:dout[21].outpad[0] (.output)                                 0.910     4.741
data arrival time                                                          4.741

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.741
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.741


#Path 11
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[3].in[0] (.names)                                           0.862     3.671
dout[3].out[0] (.names)                                          0.280     3.951
out:dout[3].outpad[0] (.output)                                  0.790     4.741
data arrival time                                                          4.741

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.741
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.741


#Path 12
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[6].in[0] (.names)                                           0.862     3.671
dout[6].out[0] (.names)                                          0.170     3.841
out:dout[6].outpad[0] (.output)                                  0.874     4.715
data arrival time                                                          4.715

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.715
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.715


#Path 13
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[12].in[0] (.names)                                          0.754     3.563
dout[12].out[0] (.names)                                         0.070     3.633
out:dout[12].outpad[0] (.output)                                 1.030     4.663
data arrival time                                                          4.663

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.663


#Path 14
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[4].in[0] (.names)                                           0.862     3.671
dout[4].out[0] (.names)                                          0.070     3.741
out:dout[4].outpad[0] (.output)                                  0.910     4.651
data arrival time                                                          4.651

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.651


#Path 15
Startpoint: $abc$1446$abc$822$lo30.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo30.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo30.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[30].in[1] (.names)                                          0.356     3.165
dout[30].out[0] (.names)                                         0.220     3.385
out:dout[30].outpad[0] (.output)                                 1.258     4.643
data arrival time                                                          4.643

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.643


#Path 16
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[10].in[0] (.names)                                          0.862     3.671
dout[10].out[0] (.names)                                         0.070     3.741
out:dout[10].outpad[0] (.output)                                 0.898     4.639
data arrival time                                                          4.639

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.639
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.639


#Path 17
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[20].in[0] (.names)                                          0.742     3.551
dout[20].out[0] (.names)                                         0.170     3.721
out:dout[20].outpad[0] (.output)                                 0.910     4.631
data arrival time                                                          4.631

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.631
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.631


#Path 18
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[15].in[0] (.names)                                          0.754     3.563
dout[15].out[0] (.names)                                         0.280     3.843
out:dout[15].outpad[0] (.output)                                 0.778     4.621
data arrival time                                                          4.621

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.621
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.621


#Path 19
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[23].in[0] (.names)                                          0.742     3.551
dout[23].out[0] (.names)                                         0.170     3.721
out:dout[23].outpad[0] (.output)                                 0.898     4.619
data arrival time                                                          4.619

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.619
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.619


#Path 20
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[2].in[0] (.names)                                           0.754     3.563
dout[2].out[0] (.names)                                          0.280     3.843
out:dout[2].outpad[0] (.output)                                  0.766     4.609
data arrival time                                                          4.609

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.609


#Path 21
Startpoint: $abc$1446$abc$822$lo26.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo26.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo26.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[26].in[1] (.names)                                          0.356     3.165
dout[26].out[0] (.names)                                         0.280     3.445
out:dout[26].outpad[0] (.output)                                 1.138     4.583
data arrival time                                                          4.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.583


#Path 22
Startpoint: $abc$1446$abc$822$lo27.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo27.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo27.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[27].in[1] (.names)                                          0.356     3.165
dout[27].out[0] (.names)                                         0.280     3.445
out:dout[27].outpad[0] (.output)                                 1.126     4.571
data arrival time                                                          4.571

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.571


#Path 23
Startpoint: $abc$1446$abc$822$lo25.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo25.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo25.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[25].in[1] (.names)                                          0.634     3.443
dout[25].out[0] (.names)                                         0.070     3.513
out:dout[25].outpad[0] (.output)                                 1.018     4.531
data arrival time                                                          4.531

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.531
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.531


#Path 24
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[24].in[0] (.names)                                          0.742     3.551
dout[24].out[0] (.names)                                         0.070     3.621
out:dout[24].outpad[0] (.output)                                 0.898     4.519
data arrival time                                                          4.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.519


#Path 25
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[11].in[0] (.names)                                          0.754     3.563
dout[11].out[0] (.names)                                         0.070     3.633
out:dout[11].outpad[0] (.output)                                 0.886     4.519
data arrival time                                                          4.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.519


#Path 26
Startpoint: $abc$1446$abc$822$lo29.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo29.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo29.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[29].in[1] (.names)                                          0.356     3.165
dout[29].out[0] (.names)                                         0.220     3.385
out:dout[29].outpad[0] (.output)                                 1.114     4.499
data arrival time                                                          4.499

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.499


#Path 27
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[17].in[0] (.names)                                          0.754     3.563
dout[17].out[0] (.names)                                         0.070     3.633
out:dout[17].outpad[0] (.output)                                 0.790     4.423
data arrival time                                                          4.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.423


#Path 28
Startpoint: $abc$1446$abc$822$lo31.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo31.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo31.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[31].in[1] (.names)                                          0.356     3.165
dout[31].out[0] (.names)                                         0.220     3.385
out:dout[31].outpad[0] (.output)                                 1.030     4.415
data arrival time                                                          4.415

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.415


#Path 29
Startpoint: $abc$1446$abc$822$lo28.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo28.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo28.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[28].in[1] (.names)                                          0.356     3.165
dout[28].out[0] (.names)                                         0.220     3.385
out:dout[28].outpad[0] (.output)                                 1.030     4.415
data arrival time                                                          4.415

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.415


#Path 30
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[5].in[0] (.names)                                           0.862     3.671
dout[5].out[0] (.names)                                          0.070     3.741
out:dout[5].outpad[0] (.output)                                  0.658     4.399
data arrival time                                                          4.399

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.399
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.399


#Path 31
Startpoint: $abc$1446$abc$822$lo32.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo32.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo32.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[19].in[0] (.names)                                          0.742     3.551
dout[19].out[0] (.names)                                         0.070     3.621
out:dout[19].outpad[0] (.output)                                 0.670     4.291
data arrival time                                                          4.291

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.291
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.291


#Path 32
Startpoint: $abc$1446$abc$822$lo00.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1446$abc$822$lo00.C[0] (dffsre)                             2.099     2.099
$abc$1446$abc$822$lo00.Q[0] (dffsre) [clock-to-output]           0.709     2.809
dout[0].in[2] (.names)                                           0.356     3.165
dout[0].out[0] (.names)                                          0.220     3.385
out:dout[0].outpad[0] (.output)                                  0.898     4.283
data arrival time                                                          4.283

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.283
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.283


#Path 33
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B2_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
we.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B2_i[0] (TDP36K)                        2.219     2.219
data arrival time                                                                                                  2.219

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                       0.099     0.099
clock uncertainty                                                                                        0.000     0.099
cell setup time                                                                                         -0.500    -0.401
data required time                                                                                                -0.401
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.401
data arrival time                                                                                                 -2.219
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.620


#Path 34
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B2_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
we.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B2_i[1] (TDP36K)                        2.123     2.123
data arrival time                                                                                                  2.123

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                       0.099     0.099
clock uncertainty                                                                                        0.000     0.099
cell setup time                                                                                         -0.500    -0.401
data required time                                                                                                -0.401
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.401
data arrival time                                                                                                 -2.123
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.524


#Path 35
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WEN_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
we.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WEN_B1_i[0] (TDP36K)                       2.123     2.123
data arrival time                                                                                                  2.123

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                       0.099     0.099
clock uncertainty                                                                                        0.000     0.099
cell setup time                                                                                         -0.500    -0.401
data required time                                                                                                -0.401
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.401
data arrival time                                                                                                 -2.123
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.524


#Path 36
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
we.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B1_i[0] (TDP36K)                        2.123     2.123
data arrival time                                                                                                  2.123

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                       0.099     0.099
clock uncertainty                                                                                        0.000     0.099
cell setup time                                                                                         -0.500    -0.401
data required time                                                                                                -0.401
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.401
data arrival time                                                                                                 -2.123
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.524


#Path 37
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WEN_B2_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
we.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WEN_B2_i[0] (TDP36K)                       2.003     2.003
data arrival time                                                                                                  2.003

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                       0.099     0.099
clock uncertainty                                                                                        0.000     0.099
cell setup time                                                                                         -0.500    -0.401
data required time                                                                                                -0.401
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.401
data arrival time                                                                                                 -2.003
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.404


#Path 38
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B1_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
we.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].BE_B1_i[1] (TDP36K)                        1.991     1.991
data arrival time                                                                                                  1.991

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                       0.099     0.099
clock uncertainty                                                                                        0.000     0.099
cell setup time                                                                                         -0.500    -0.401
data required time                                                                                                -0.401
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.401
data arrival time                                                                                                 -1.991
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.392


#Path 39
Startpoint: di[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[1].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[1] (TDP36K)                       1.775     1.775
data arrival time                                                                                                    1.775

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.775
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.176


#Path 40
Startpoint: di[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[3] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[3].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[3] (TDP36K)                       1.763     1.763
data arrival time                                                                                                    1.763

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.763
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.164


#Path 41
Startpoint: di[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[0].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[0] (TDP36K)                       1.667     1.667
data arrival time                                                                                                    1.667

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.667
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.068


#Path 42
Startpoint: di[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[6].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[6] (TDP36K)                       1.655     1.655
data arrival time                                                                                                    1.655

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.655
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.056


#Path 43
Startpoint: di[18].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[18].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[0] (TDP36K)                       1.655     1.655
data arrival time                                                                                                    1.655

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.655
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.056


#Path 44
Startpoint: di[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[5].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[5] (TDP36K)                       1.655     1.655
data arrival time                                                                                                    1.655

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.655
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.056


#Path 45
Startpoint: di[11].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[11].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[11] (TDP36K)                       1.631     1.631
data arrival time                                                                                                     1.631

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.631
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.032


#Path 46
Startpoint: di[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[4].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[4] (TDP36K)                       1.547     1.547
data arrival time                                                                                                    1.547

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.547
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.948


#Path 47
Startpoint: di[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[2].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[2] (TDP36K)                       1.547     1.547
data arrival time                                                                                                    1.547

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.547
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.948


#Path 48
Startpoint: di[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[9].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[9] (TDP36K)                       1.535     1.535
data arrival time                                                                                                    1.535

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.535
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.936


#Path 49
Startpoint: di[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[8].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[8] (TDP36K)                       1.535     1.535
data arrival time                                                                                                    1.535

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.535
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.936


#Path 50
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[6] (TDP36K)                       1.523     1.523
data arrival time                                                                                                   1.523

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.523
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.924


#Path 51
Startpoint: di[15].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[15] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[15].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[15] (TDP36K)                       1.523     1.523
data arrival time                                                                                                     1.523

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.523
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.924


#Path 52
Startpoint: di[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[7].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[7] (TDP36K)                       1.451     1.451
data arrival time                                                                                                    1.451

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.451
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.852


#Path 53
Startpoint: di[23].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[23].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[5] (TDP36K)                       1.439     1.439
data arrival time                                                                                                    1.439

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.439
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.840


#Path 54
Startpoint: di[22].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[22].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[4] (TDP36K)                       1.439     1.439
data arrival time                                                                                                    1.439

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.439
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.840


#Path 55
Startpoint: di[10].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[10].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[10] (TDP36K)                       1.427     1.427
data arrival time                                                                                                     1.427

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.427
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.828


#Path 56
Startpoint: di[19].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[19].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[1] (TDP36K)                       1.427     1.427
data arrival time                                                                                                    1.427

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.427
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.828


#Path 57
Startpoint: di[13].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[13].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[13] (TDP36K)                       1.427     1.427
data arrival time                                                                                                     1.427

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.427
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.828


#Path 58
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[6] (TDP36K)                       1.415     1.415
data arrival time                                                                                                   1.415

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.415
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.816


#Path 59
Startpoint: di[24].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[24].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[6] (TDP36K)                       1.403     1.403
data arrival time                                                                                                    1.403

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.403
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.804


#Path 60
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[13] (TDP36K)                       1.403     1.403
data arrival time                                                                                                    1.403

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.403
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.804


#Path 61
Startpoint: di[17].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[17] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[17].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[17] (TDP36K)                       1.319     1.319
data arrival time                                                                                                     1.319

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.319
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.720


#Path 62
Startpoint: di[27].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[27].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[9] (TDP36K)                       1.319     1.319
data arrival time                                                                                                    1.319

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.319
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.720


#Path 63
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[4].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[9] (TDP36K)                       1.319     1.319
data arrival time                                                                                                   1.319

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.319
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.720


#Path 64
Startpoint: di[12].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[12].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[12] (TDP36K)                       1.319     1.319
data arrival time                                                                                                     1.319

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.319
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.720


#Path 65
Startpoint: di[16].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[16] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[16].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[16] (TDP36K)                       1.307     1.307
data arrival time                                                                                                     1.307

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.307
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.708


#Path 66
Startpoint: di[30].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[30].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[12] (TDP36K)                       1.307     1.307
data arrival time                                                                                                     1.307

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.307
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.708


#Path 67
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[9].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[14] (TDP36K)                       1.307     1.307
data arrival time                                                                                                    1.307

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.307
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.708


#Path 68
Startpoint: di[14].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[14].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B1_i[14] (TDP36K)                       1.307     1.307
data arrival time                                                                                                     1.307

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.307
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.708


#Path 69
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[11] (TDP36K)                       1.307     1.307
data arrival time                                                                                                    1.307

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.307
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.708


#Path 70
Startpoint: di[20].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[20].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[2] (TDP36K)                       1.307     1.307
data arrival time                                                                                                    1.307

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.307
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.708


#Path 71
Startpoint: di[21].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[3] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[21].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[3] (TDP36K)                       1.307     1.307
data arrival time                                                                                                    1.307

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.307
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.708


#Path 72
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[5] (TDP36K)                       1.295     1.295
data arrival time                                                                                                   1.295

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.295
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.696


#Path 73
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[5].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[10] (TDP36K)                       1.295     1.295
data arrival time                                                                                                    1.295

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.295
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.696


#Path 74
Startpoint: di[29].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[29].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[11] (TDP36K)                       1.295     1.295
data arrival time                                                                                                     1.295

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.295
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.696


#Path 75
Startpoint: di[26].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[26].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[8] (TDP36K)                       1.223     1.223
data arrival time                                                                                                    1.223

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.223
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.624


#Path 76
Startpoint: di[31].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[31].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[13] (TDP36K)                       1.211     1.211
data arrival time                                                                                                     1.211

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.211
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.612


#Path 77
Startpoint: di[25].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
di[25].inpad[0] (.input)                                                                                   0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[7] (TDP36K)                       1.199     1.199
data arrival time                                                                                                    1.199

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.199
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.600


#Path 78
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[13] (TDP36K)                       1.187     1.187
data arrival time                                                                                                    1.187

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.187
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.588


#Path 79
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[11] (TDP36K)                       1.187     1.187
data arrival time                                                                                                    1.187

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.187
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.588


#Path 80
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[5] (TDP36K)                       1.187     1.187
data arrival time                                                                                                   1.187

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.187
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.588


#Path 81
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[6] (TDP36K)                       1.079     1.079
data arrival time                                                                                                   1.079

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.079
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.480


#Path 82
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[7] (TDP36K)                       1.079     1.079
data arrival time                                                                                                   1.079

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.079
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.480


#Path 83
Startpoint: di[28].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
di[28].inpad[0] (.input)                                                                                    0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].WDATA_B2_i[10] (TDP36K)                       1.079     1.079
data arrival time                                                                                                     1.079

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                       0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                          0.099     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -1.079
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.480


#Path 84
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[7].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[12] (TDP36K)                       1.079     1.079
data arrival time                                                                                                    1.079

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.079
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.480


#Path 85
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[11] (TDP36K)                       1.067     1.067
data arrival time                                                                                                    1.067

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.067
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.468


#Path 86
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[6].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[11] (TDP36K)                       1.067     1.067
data arrival time                                                                                                    1.067

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.067
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.468


#Path 87
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[5] (TDP36K)                       1.067     1.067
data arrival time                                                                                                   1.067

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.067
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.468


#Path 88
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[0].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[5] (TDP36K)                       1.067     1.067
data arrival time                                                                                                   1.067

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -1.067
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.468


#Path 89
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[13] (TDP36K)                       1.055     1.055
data arrival time                                                                                                    1.055

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.055
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.456


#Path 90
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[3].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B2_i[8] (TDP36K)                       0.971     0.971
data arrival time                                                                                                   0.971

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.971
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.372


#Path 91
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[3].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[8] (TDP36K)                       0.971     0.971
data arrival time                                                                                                   0.971

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.971
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.372


#Path 92
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[1].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[6] (TDP36K)                       0.971     0.971
data arrival time                                                                                                   0.971

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.971
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.372


#Path 93
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[3].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[8] (TDP36K)                       0.971     0.971
data arrival time                                                                                                   0.971

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.971
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.372


#Path 94
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[8].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[13] (TDP36K)                       0.935     0.935
data arrival time                                                                                                    0.935

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -0.935
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.336


#Path 95
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[4].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[9] (TDP36K)                       0.863     0.863
data arrival time                                                                                                   0.863

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.863
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.264


#Path 96
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[4].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[9] (TDP36K)                       0.863     0.863
data arrival time                                                                                                   0.863

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.863
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.264


#Path 97
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_B1_i[7] (TDP36K)                       0.851     0.851
data arrival time                                                                                                   0.851

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_B1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.851
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.252


#Path 98
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[7] (TDP36K)                       0.851     0.851
data arrival time                                                                                                   0.851

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.851
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.252


#Path 99
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
addr[5].inpad[0] (.input)                                                                                  0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A2_i[10] (TDP36K)                       0.851     0.851
data arrival time                                                                                                    0.851

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                      0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A2_i[0] (TDP36K)                         0.099     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -0.851
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.252


#Path 100
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
input external delay                                                                                      0.000     0.000
addr[2].inpad[0] (.input)                                                                                 0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].ADDR_A1_i[7] (TDP36K)                       0.851     0.851
data arrival time                                                                                                   0.851

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
$abc$1446$abc$525$auto$mem.cc:1150:emulate_transparency$20[0].CLK_A1_i[0] (TDP36K)                        0.099     0.099
clock uncertainty                                                                                         0.000     0.099
cell setup time                                                                                          -0.500    -0.401
data required time                                                                                                 -0.401
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.401
data arrival time                                                                                                  -0.851
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -1.252


#End of timing report
