 Timing Path to M64/c_reg[62]/D 
  
 Path Start Point : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[62] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                        Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A       CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z       CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A       CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z       CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                         Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK     CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK    CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A     CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z     CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
| Data Path:                                                                                                                                  | 
|    inRegB/Q_reg[28]/CK          DFF_X1        Rise  0.3030 0.0330 0.0710          0.949653                                    MmF           | 
|    inRegB/Q_reg[28]/Q           DFF_X1        Fall  0.4040 0.1010 0.0090 0.780632 3.25089  4.03152           1       52.1726  MF            | 
|    inRegB/Q[28]                               Fall  0.4040 0.0000                                                                           | 
|    M64/b[28]                                  Fall  0.4040 0.0000                                                                           | 
|    M64/i_1/b[28]                              Fall  0.4040 0.0000                                                                           | 
|    M64/i_1/i_2440/A             INV_X2        Fall  0.4040 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2440/ZN            INV_X2        Rise  0.4890 0.0850 0.1120 75.3073  21.0449  96.3522           13      34.1667                | 
|    M64/i_1/CLOCK_sgo__L1_c365/A CLKBUF_X2     Rise  0.5620 0.0730 0.1420          1.40591                                                   | 
|    M64/i_1/CLOCK_sgo__L1_c365/Z CLKBUF_X2     Rise  0.6720 0.1100 0.0700 30.9795  22.2881  53.2676           13      34.5313                | 
|    M64/i_1/i_1042/A1            NOR2_X1       Rise  0.6810 0.0090 0.0690          1.71447                                                   | 
|    M64/i_1/i_1042/ZN            NOR2_X1       Fall  0.7010 0.0200 0.0200 0.90204  3.74571  4.64775           1       47.6563                | 
|    M64/i_1/i_721/A              FA_X1         Fall  0.7010 0.0000 0.0200          3.6056                                                    | 
|    M64/i_1/i_721/CO             FA_X1         Fall  0.7840 0.0830 0.0160 0.507527 3.47198  3.97951           1       47.6563                | 
|    M64/i_1/i_748/B              FA_X1         Fall  0.7840 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_748/CO             FA_X1         Fall  0.8690 0.0850 0.0170 0.837931 3.47198  4.30992           1       47.6563                | 
|    M64/i_1/i_767/B              FA_X1         Fall  0.8690 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_767/CO             FA_X1         Fall  0.9520 0.0830 0.0150 0.499015 2.76208  3.26109           1       20.3237                | 
|    M64/i_1/i_787/CI             FA_X1         Fall  0.9520 0.0000 0.0150          2.66475                                                   | 
|    M64/i_1/i_787/CO             FA_X1         Fall  1.0300 0.0780 0.0180 2.70084  2.76208  5.46292           1       30.4799                | 
|    M64/i_1/i_805/CI             FA_X1         Fall  1.0300 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_805/CO             FA_X1         Fall  1.1060 0.0760 0.0160 1.00668  2.76208  3.76876           1       46.5848                | 
|    M64/i_1/i_821/CI             FA_X1         Fall  1.1060 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_821/S              FA_X1         Rise  1.2250 0.1190 0.0160 0.725778 3.47198  4.19776           1       46.5848                | 
|    M64/i_1/i_823/B              FA_X1         Rise  1.2250 0.0000 0.0160          3.47199                                                   | 
|    M64/i_1/i_823/CO             FA_X1         Rise  1.3480 0.1230 0.0900 30.8415  3.47198  34.3135           1       46.2054                | 
|    M64/i_1/i_838/B              FA_X1         Rise  1.3650 0.0170 0.0890          3.47199                                                   | 
|    M64/i_1/i_838/S              FA_X1         Fall  1.5310 0.1660 0.0590 37.4473  5.00505  42.4524           3       51.6295                | 
|    M64/i_1/i_2241/A2            NOR2_X1       Fall  1.5410 0.0100 0.0590          1.56385                                                   | 
|    M64/i_1/i_2241/ZN            NOR2_X1       Rise  1.6100 0.0690 0.0380 0.985608 5.05197  6.03758           3       36.8527                | 
|    M64/i_1/i_2237/A1            NOR3_X1       Rise  1.6100 0.0000 0.0380          1.76357                                                   | 
|    M64/i_1/i_2237/ZN            NOR3_X1       Fall  1.6280 0.0180 0.0150 0.762111 3.34143  4.10354           2       36.8527                | 
|    M64/i_1/i_2198/A             OAI21_X1      Fall  1.6280 0.0000 0.0150          1.51857                                                   | 
|    M64/i_1/i_2198/ZN            OAI21_X1      Rise  1.6530 0.0250 0.0220 0.725778 1.67072  2.39649           1       38.9286                | 
|    M64/i_1/i_2195/A             OAI21_X1      Rise  1.6530 0.0000 0.0220          1.67072                                                   | 
|    M64/i_1/i_2195/ZN            OAI21_X1      Fall  1.6760 0.0230 0.0140 0.725778 1.62635  2.35213           1       36.8527                | 
|    M64/i_1/i_2194/A             AOI21_X1      Fall  1.6760 0.0000 0.0140          1.53534                                                   | 
|    M64/i_1/i_2194/ZN            AOI21_X1      Rise  1.7320 0.0560 0.0390 2.93156  1.63022  4.56178           1       36.8527                | 
|    M64/i_1/i_2187/A             OAI221_X1     Rise  1.7320 0.0000 0.0390          1.63022                                                   | 
|    M64/i_1/i_2187/ZN            OAI221_X1     Fall  1.7790 0.0470 0.0280 0.42588  3.40189  3.82777           1       62.0424                | 
|    M64/i_1/CLOCK_opt_ipo_c363/A BUF_X4        Fall  1.7790 0.0000 0.0280          3.0037                                                    | 
|    M64/i_1/CLOCK_opt_ipo_c363/Z BUF_X4        Fall  1.8210 0.0420 0.0140 40.6939  6.17136  46.8653           1       62.0424                | 
|    M64/i_1/i_2186/A2            NOR3_X4       Fall  1.8360 0.0150 0.0210          5.43031                                                   | 
|    M64/i_1/i_2186/ZN            NOR3_X4       Rise  1.8870 0.0510 0.0280 1.03939  5.49545  6.53484           3       55.1116                | 
|    M64/i_1/i_2180/A3            NOR3_X1       Rise  1.8870 0.0000 0.0280          1.6163                                                    | 
|    M64/i_1/i_2180/ZN            NOR3_X1       Fall  1.9060 0.0190 0.0120 0.42588  3.29331  3.71919           1       55.1116                | 
|    M64/i_1/sgo__sro_c233/A1     NOR2_X2       Fall  1.9060 0.0000 0.0120          2.69887                                                   | 
|    M64/i_1/sgo__sro_c233/ZN     NOR2_X2       Rise  1.9400 0.0340 0.0240 1.45043  5.49545  6.94587           3       55.1116                | 
|    M64/i_1/i_2166/A3            NOR3_X1       Rise  1.9400 0.0000 0.0240          1.6163                                                    | 
|    M64/i_1/i_2166/ZN            NOR3_X1       Fall  1.9590 0.0190 0.0110 0.510272 3.61496  4.12523           1       56.8192                | 
|    M64/i_1/i_2158/A4            NOR4_X2       Fall  1.9590 0.0000 0.0110          3.49679                                                   | 
|    M64/i_1/i_2158/ZN            NOR4_X2       Rise  2.0550 0.0960 0.0580 1.0723   5.49545  6.56775           3       62.9241                | 
|    M64/i_1/i_2151/A3            NOR3_X1       Rise  2.0550 0.0000 0.0580          1.6163                                                    | 
|    M64/i_1/i_2151/ZN            NOR3_X1       Fall  2.0730 0.0180 0.0160 0.42588  1.63691  2.06279           1       62.9241                | 
|    M64/i_1/i_2142/A4            OR4_X2        Fall  2.0730 0.0000 0.0160          1.58724                                                   | 
|    M64/i_1/i_2142/ZN            OR4_X2        Fall  2.1900 0.1170 0.0190 1.32248  5.56529  6.88777           2       62.9241                | 
|    M64/i_1/i_2141/B2            OAI22_X2      Fall  2.1900 0.0000 0.0190          3.20412                                                   | 
|    M64/i_1/i_2141/ZN            OAI22_X2      Rise  2.2410 0.0510 0.0340 1.10881  3.90961  5.01842           2       72.5744                | 
|    M64/i_1/i_2138/A             XNOR2_X1      Rise  2.2410 0.0000 0.0340          2.23275                                                   | 
|    M64/i_1/i_2138/ZN            XNOR2_X1      Rise  2.2860 0.0450 0.0180 0.501123 1.12828  1.6294            1       72.5744                | 
|    M64/i_1/p_0[62]                            Rise  2.2860 0.0000                                                                           | 
|    M64/c_reg[62]/D              DFFR_X1       Rise  2.2860 0.0000 0.0180          1.12828                                     MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[62]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1420 0.0040 0.0570          1.42116                                     mF            | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2600 0.1180 0.0910 74.1101  30.8244  104.934           35      45.5302  mF   K/M      | 
|    M64/c_reg[62]/CK       DFFR_X1   Rise  0.2680 0.0080 0.0910          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2680 2.2680 | 
| library setup check                       | -0.0350 2.2330 | 
| data required time                        |  2.2330        | 
|                                           |                | 
| data required time                        |  2.2330        | 
| data arrival time                         | -2.2860        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     | -0.0480        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[63]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[63] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.8260 0.0020 0.0100          3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8890 0.0630 0.0390 0.42588  6.10536  6.53124           1       55.1116                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8890 0.0000 0.0390          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.9060 0.0170 0.0140 1.03939  5.49545  6.53484           3       55.1116                | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.9060 0.0000 0.0140          1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9730 0.0670 0.0410 0.42588  3.29331  3.71919           1       55.1116                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9730 0.0000 0.0410          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9900 0.0170 0.0130 1.45043  5.49545  6.94587           3       55.1116                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9900 0.0000 0.0130          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  2.0600 0.0700 0.0440 0.510272 3.61496  4.12523           1       56.8192                | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  2.0600 0.0000 0.0440          3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0830 0.0230 0.0160 1.0723   5.49545  6.56775           3       62.9241                | 
|    M64/i_1/i_2151/A3         NOR3_X1       Fall  2.0830 0.0000 0.0160          1.55272                                                   | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Rise  2.1380 0.0550 0.0290 0.42588  1.63691  2.06279           1       62.9241                | 
|    M64/i_1/i_2142/A4         OR4_X2        Rise  2.1380 0.0000 0.0290          1.63691                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Rise  2.1770 0.0390 0.0120 1.32248  5.56529  6.88777           2       62.9241                | 
|    M64/i_1/i_2141/B2         OAI22_X2      Rise  2.1770 0.0000 0.0120          3.33315                                                   | 
|    M64/i_1/i_2141/ZN         OAI22_X2      Fall  2.2010 0.0240 0.0130 1.10881  3.90961  5.01842           2       72.5744                | 
|    M64/i_1/i_2140/B2         AOI21_X1      Fall  2.2010 0.0000 0.0130          1.40993                                                   | 
|    M64/i_1/i_2140/ZN         AOI21_X1      Rise  2.2340 0.0330 0.0220 0.617526 1.12828  1.7458            1       72.5744                | 
|    M64/i_1/p_0[63]                         Rise  2.2340 0.0000                                                                           | 
|    M64/c_reg[63]/D           DFFR_X1       Rise  2.2340 0.0000 0.0220          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[63]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1420 0.0040 0.0570          1.42116                                     mF            | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2600 0.1180 0.0910 74.1101  30.8244  104.934           35      45.5302  mF   K/M      | 
|    M64/c_reg[63]/CK       DFFR_X1   Rise  0.2680 0.0080 0.0910          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2680 2.2680 | 
| library setup check                       | -0.0360 2.2320 | 
| data required time                        |  2.2320        | 
|                                           |                | 
| data required time                        |  2.2320        | 
| data arrival time                         | -2.2340        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0030        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[61] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.8260 0.0020 0.0100          3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8890 0.0630 0.0390 0.42588  6.10536  6.53124           1       55.1116                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8890 0.0000 0.0390          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.9060 0.0170 0.0140 1.03939  5.49545  6.53484           3       55.1116                | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.9060 0.0000 0.0140          1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9730 0.0670 0.0410 0.42588  3.29331  3.71919           1       55.1116                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9730 0.0000 0.0410          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9900 0.0170 0.0130 1.45043  5.49545  6.94587           3       55.1116                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9900 0.0000 0.0130          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  2.0600 0.0700 0.0440 0.510272 3.61496  4.12523           1       56.8192                | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  2.0600 0.0000 0.0440          3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0830 0.0230 0.0160 1.0723   5.49545  6.56775           3       62.9241                | 
|    M64/i_1/i_2151/A3         NOR3_X1       Fall  2.0830 0.0000 0.0160          1.55272                                                   | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Rise  2.1380 0.0550 0.0290 0.42588  1.63691  2.06279           1       62.9241                | 
|    M64/i_1/i_2142/A4         OR4_X2        Rise  2.1380 0.0000 0.0290          1.63691                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Rise  2.1770 0.0390 0.0120 1.32248  5.56529  6.88777           2       62.9241                | 
|    M64/i_1/i_2136/A          XOR2_X1       Rise  2.1770 0.0000 0.0120          2.23214                                                   | 
|    M64/i_1/i_2136/Z          XOR2_X1       Rise  2.2240 0.0470 0.0210 0.42588  1.12828  1.55416           1       56.8192                | 
|    M64/i_1/p_0[61]                         Rise  2.2240 0.0000                                                                           | 
|    M64/c_reg[61]/D           DFFR_X1       Rise  2.2240 0.0000 0.0210          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[61]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1420 0.0040 0.0570          1.42116                                     mF            | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2600 0.1180 0.0910 74.1101  30.8244  104.934           35      45.5302  mF   K/M      | 
|    M64/c_reg[61]/CK       DFFR_X1   Rise  0.2680 0.0080 0.0910          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2680 2.2680 | 
| library setup check                       | -0.0360 2.2320 | 
| data required time                        |  2.2320        | 
|                                           |                | 
| data required time                        |  2.2320        | 
| data arrival time                         | -2.2240        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0130        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[47]/D 
  
 Path Start Point : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[47] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1490 0.0060 0.0590          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0420 0.0140 28.6508  1.42116  30.072            1       61.2946  mFA  K/M      | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1950 0.0040 0.0140          1.42116                                     mF            | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2700 0.0750 0.0650 44.5434  30.3889  74.9323           32      61.0045  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[28]/CK       DFF_X1        Rise  0.3030 0.0330 0.0710          0.949653                                    MmF           | 
|    inRegB/Q_reg[28]/Q        DFF_X1        Fall  0.4040 0.1010 0.0090 0.780632 3.25089  4.03152           1       52.1726  MF            | 
|    inRegB/Q[28]                            Fall  0.4040 0.0000                                                                           | 
|    M64/b[28]                               Fall  0.4040 0.0000                                                                           | 
|    M64/i_1/b[28]                           Fall  0.4040 0.0000                                                                           | 
|    M64/i_1/i_2440/A          INV_X2        Fall  0.4040 0.0000 0.0090          2.94332                                                   | 
|    M64/i_1/i_2440/ZN         INV_X2        Rise  0.4890 0.0850 0.1120 75.3073  21.0449  96.3522           13      34.1667                | 
|    M64/i_1/i_1056/A1         NOR2_X1       Rise  0.5760 0.0870 0.1420          1.71447                                                   | 
|    M64/i_1/i_1056/ZN         NOR2_X1       Fall  0.5950 0.0190 0.0320 1.29967  3.74571  5.04538           1       54.4085                | 
|    M64/i_1/i_351/A           FA_X1         Fall  0.5950 0.0000 0.0320          3.6056                                                    | 
|    M64/i_1/i_351/CO          FA_X1         Fall  0.6810 0.0860 0.0150 0.462384 2.76208  3.22446           1       53.6384                | 
|    M64/i_1/i_390/CI          FA_X1         Fall  0.6810 0.0000 0.0150          2.66475                                                   | 
|    M64/i_1/i_390/CO          FA_X1         Fall  0.7550 0.0740 0.0160 0.772668 2.76208  3.53475           1       53.6384                | 
|    M64/i_1/i_419/CI          FA_X1         Fall  0.7550 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_419/S           FA_X1         Fall  0.8580 0.1030 0.0220 4.16273  3.47198  7.63472           1       53.6384                | 
|    M64/i_1/i_424/B           FA_X1         Fall  0.8590 0.0010 0.0220          3.39955                                                   | 
|    M64/i_1/i_424/CO          FA_X1         Fall  0.9470 0.0880 0.0180 1.01048  3.74571  4.75619           1       57.6897                | 
|    M64/i_1/i_457/A           FA_X1         Fall  0.9470 0.0000 0.0180          3.6056                                                    | 
|    M64/i_1/i_457/S           FA_X1         Fall  1.0830 0.1360 0.0350 16.5484  3.47198  20.0204           1       51.1384                | 
|    M64/i_1/i_461/B           FA_X1         Fall  1.0890 0.0060 0.0350          3.39955                                                   | 
|    M64/i_1/i_461/CO          FA_X1         Fall  1.1800 0.0910 0.0160 0.462384 3.47198  3.93437           1       67.1652                | 
|    M64/i_1/i_492/B           FA_X1         Fall  1.1800 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_492/S           FA_X1         Rise  1.3090 0.1290 0.0170 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Rise  1.3090 0.0000 0.0170          2.76208                                                   | 
|    M64/i_1/i_493/S           FA_X1         Fall  1.4380 0.1290 0.0430 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Fall  1.4480 0.0100 0.0430          3.34175                                                   | 
|    M64/i_1/i_494/S           HA_X1         Fall  1.5230 0.0750 0.0210 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Fall  1.5230 0.0000 0.0210          3.17833                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Rise  1.5590 0.0360 0.0180 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Rise  1.5590 0.0000 0.0180          1.70023                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Fall  1.5720 0.0130 0.0080 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Fall  1.5720 0.0000 0.0080          1.56203                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Rise  1.5950 0.0230 0.0190 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Rise  1.5950 0.0000 0.0190          1.74594                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Rise  1.6200 0.0250 0.0080 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Rise  1.6200 0.0000 0.0080          1.74594                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Rise  1.6420 0.0220 0.0080 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Rise  1.6420 0.0000 0.0080          0.941939                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Rise  1.6720 0.0300 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/sgo__sro_c220/C1  OAI221_X1     Rise  1.6720 0.0000 0.0120          1.56968                                                   | 
|    M64/i_1/sgo__sro_c220/ZN  OAI221_X1     Fall  1.7020 0.0300 0.0290 0.42588  3.43046  3.85634           1       57.3103                | 
|    M64/i_1/i_2251/A2         NOR3_X2       Fall  1.7020 0.0000 0.0290          3.04029                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Rise  1.7700 0.0680 0.0410 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Rise  1.7700 0.0000 0.0410          6.58518                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Rise  1.8010 0.0310 0.0130 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Rise  1.8190 0.0180 0.0220          1.66205                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Fall  1.8370 0.0180 0.0180 0.42588  1.70023  2.12611           1       56.0379                | 
|    M64/i_1/i_2097/A          INV_X1        Fall  1.8370 0.0000 0.0180          1.54936                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Rise  1.9390 0.1020 0.1050 35.2238  5.48089  40.7047           3       56.0379                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Rise  1.9630 0.0240 0.1040          1.57189                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Fall  1.9930 0.0300 0.0270 0.501124 1.70023  2.20135           1       62.0424                | 
|    M64/i_1/i_2095/A          INV_X1        Fall  1.9930 0.0000 0.0270          1.54936                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Rise  2.0280 0.0350 0.0210 1.6304   5.48089  7.11129           3       62.0424                | 
|    M64/i_1/i_2094/B2         OAI21_X1      Rise  2.0280 0.0000 0.0210          1.57189                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Fall  2.0560 0.0280 0.0210 1.50678  3.84836  5.35515           2       57.8906                | 
|    M64/i_1/i_2092/B2         OAI22_X1      Fall  2.0560 0.0000 0.0210          1.55047                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Rise  2.1150 0.0590 0.0400 0.53449  3.35061  3.8851            2       38.9286                | 
|    M64/i_1/i_2091/A          INV_X1        Rise  2.1150 0.0000 0.0400          1.70023                                                   | 
|    M64/i_1/i_2091/ZN         INV_X1        Fall  2.1340 0.0190 0.0140 1.2985   3.84775  5.14625           2       38.9286                | 
|    M64/i_1/i_2085/B2         OAI22_X1      Fall  2.1340 0.0000 0.0140          1.55047                                                   | 
|    M64/i_1/i_2085/ZN         OAI22_X1      Rise  2.1850 0.0510 0.0360 0.42588  2.57361  2.99949           1       38.9286                | 
|    M64/i_1/i_2084/B          XNOR2_X1      Rise  2.1850 0.0000 0.0360          2.57361                                                   | 
|    M64/i_1/i_2084/ZN         XNOR2_X1      Rise  2.2290 0.0440 0.0180 0.42588  1.12828  1.55416           1       38.9286                | 
|    M64/i_1/p_0[47]                         Rise  2.2290 0.0000                                                                           | 
|    M64/c_reg[47]/D           DFFR_X1       Rise  2.2290 0.0000 0.0180          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[47]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1420 0.0040 0.0570          1.42116                                     mF            | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2600 0.1180 0.0910 74.1101  30.8244  104.934           35      45.5302  mF   K/M      | 
|    M64/c_reg[47]/CK       DFFR_X1   Rise  0.2870 0.0270 0.0910          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2870 2.2870 | 
| library setup check                       | -0.0350 2.2520 | 
| data required time                        |  2.2520        | 
|                                           |                | 
| data required time                        |  2.2520        | 
| data arrival time                         | -2.2290        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[59] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.8260 0.0020 0.0100          3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8890 0.0630 0.0390 0.42588  6.10536  6.53124           1       55.1116                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8890 0.0000 0.0390          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.9060 0.0170 0.0140 1.03939  5.49545  6.53484           3       55.1116                | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.9060 0.0000 0.0140          1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9730 0.0670 0.0410 0.42588  3.29331  3.71919           1       55.1116                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9730 0.0000 0.0410          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9900 0.0170 0.0130 1.45043  5.49545  6.94587           3       55.1116                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9900 0.0000 0.0130          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  2.0600 0.0700 0.0440 0.510272 3.61496  4.12523           1       56.8192                | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  2.0600 0.0000 0.0440          3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0830 0.0230 0.0160 1.0723   5.49545  6.56775           3       62.9241                | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  2.0830 0.0000 0.0160          1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.1350 0.0520 0.0430 0.760296 5.5188   6.27909           3       62.9241                | 
|    M64/i_1/i_2127/B2         OAI22_X1      Rise  2.1350 0.0000 0.0430          1.61561                                                   | 
|    M64/i_1/i_2127/ZN         OAI22_X1      Fall  2.1680 0.0330 0.0150 0.499295 2.57361  3.0729            1       62.9241                | 
|    M64/i_1/i_2126/B          XNOR2_X1      Fall  2.1680 0.0000 0.0150          2.36817                                                   | 
|    M64/i_1/i_2126/ZN         XNOR2_X1      Rise  2.2020 0.0340 0.0180 0.507528 1.12828  1.6358            1       78.125                 | 
|    M64/i_1/p_0[59]                         Rise  2.2020 0.0000                                                                           | 
|    M64/c_reg[59]/D           DFFR_X1       Rise  2.2020 0.0000 0.0180          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[59]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1420 0.0040 0.0570          1.40591                                     mF            | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2520 0.1100 0.0950 47.1901  25.5402  72.7303           29      57.6897  mF   K/M      | 
|    M64/c_reg[59]/CK       DFFR_X1   Rise  0.2880 0.0360 0.0970          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2880 2.2880 | 
| library setup check                       | -0.0360 2.2520 | 
| data required time                        |  2.2520        | 
|                                           |                | 
| data required time                        |  2.2520        | 
| data arrival time                         | -2.2020        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[60] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.8260 0.0020 0.0100          3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8890 0.0630 0.0390 0.42588  6.10536  6.53124           1       55.1116                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8890 0.0000 0.0390          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.9060 0.0170 0.0140 1.03939  5.49545  6.53484           3       55.1116                | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.9060 0.0000 0.0140          1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9730 0.0670 0.0410 0.42588  3.29331  3.71919           1       55.1116                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9730 0.0000 0.0410          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9900 0.0170 0.0130 1.45043  5.49545  6.94587           3       55.1116                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9900 0.0000 0.0130          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  2.0600 0.0700 0.0440 0.510272 3.61496  4.12523           1       56.8192                | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  2.0600 0.0000 0.0440          3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0830 0.0230 0.0160 1.0723   5.49545  6.56775           3       62.9241                | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  2.0830 0.0000 0.0160          1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.1350 0.0520 0.0430 0.760296 5.5188   6.27909           3       62.9241                | 
|    M64/i_1/i_2130/A1         OAI22_X1      Rise  2.1350 0.0000 0.0430          1.67104                                                   | 
|    M64/i_1/i_2130/ZN         OAI22_X1      Fall  2.1640 0.0290 0.0170 0.499295 2.57361  3.0729            1       62.9241                | 
|    M64/i_1/i_2129/B          XNOR2_X1      Fall  2.1640 0.0000 0.0170          2.36817                                                   | 
|    M64/i_1/i_2129/ZN         XNOR2_X1      Rise  2.1980 0.0340 0.0180 0.42588  1.12828  1.55416           1       78.125                 | 
|    M64/i_1/p_0[60]                         Rise  2.1980 0.0000                                                                           | 
|    M64/c_reg[60]/D           DFFR_X1       Rise  2.1980 0.0000 0.0180          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[60]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1420 0.0040 0.0570          1.40591                                     mF            | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2520 0.1100 0.0950 47.1901  25.5402  72.7303           29      57.6897  mF   K/M      | 
|    M64/c_reg[60]/CK       DFFR_X1   Rise  0.2880 0.0360 0.0970          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2880 2.2880 | 
| library setup check                       | -0.0360 2.2520 | 
| data required time                        |  2.2520        | 
|                                           |                | 
| data required time                        |  2.2520        | 
| data arrival time                         | -2.1980        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[58]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[58] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2215/A3         NOR3_X2       Fall  1.8260 0.0020 0.0100          3.31987                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X2       Rise  1.8890 0.0630 0.0390 0.42588  6.10536  6.53124           1       55.1116                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.8890 0.0000 0.0390          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.9060 0.0170 0.0140 1.03939  5.49545  6.53484           3       55.1116                | 
|    M64/i_1/i_2180/A3         NOR3_X1       Fall  1.9060 0.0000 0.0140          1.55272                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X1       Rise  1.9730 0.0670 0.0410 0.42588  3.29331  3.71919           1       55.1116                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.9730 0.0000 0.0410          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.9900 0.0170 0.0130 1.45043  5.49545  6.94587           3       55.1116                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.9900 0.0000 0.0130          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  2.0600 0.0700 0.0440 0.510272 3.61496  4.12523           1       56.8192                | 
|    M64/i_1/i_2158/A4         NOR4_X2       Rise  2.0600 0.0000 0.0440          3.61496                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X2       Fall  2.0830 0.0230 0.0160 1.0723   5.49545  6.56775           3       62.9241                | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  2.0830 0.0000 0.0160          1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.1350 0.0520 0.0430 0.760296 5.5188   6.27909           3       62.9241                | 
|    M64/i_1/i_2125/A          XOR2_X1       Rise  2.1350 0.0000 0.0430          2.23214                                                   | 
|    M64/i_1/i_2125/Z          XOR2_X1       Rise  2.1870 0.0520 0.0210 0.42588  1.12828  1.55416           1       62.9241                | 
|    M64/i_1/p_0[58]                         Rise  2.1870 0.0000                                                                           | 
|    M64/c_reg[58]/D           DFFR_X1       Rise  2.1870 0.0000 0.0210          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[58]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_17/A CLKBUF_X2 Rise  0.1420 0.0040 0.0570          1.40591                                     mF            | 
|    M64/CTS_L3_c_tid0_17/Z CLKBUF_X2 Rise  0.2520 0.1100 0.0950 47.1901  25.5402  72.7303           29      57.6897  mF   K/M      | 
|    M64/c_reg[58]/CK       DFFR_X1   Rise  0.2880 0.0360 0.0970          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2880 2.2880 | 
| library setup check                       | -0.0370 2.2510 | 
| data required time                        |  2.2510        | 
|                                           |                | 
| data required time                        |  2.2510        | 
| data arrival time                         | -2.1870        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[48] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.8400 0.0160 0.0170          1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8720 0.0320 0.0210 0.42588  1.70023  2.12611           1       56.0379                | 
|    M64/i_1/i_2097/A          INV_X1        Rise  1.8720 0.0000 0.0210          1.70023                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Fall  1.9210 0.0490 0.0470 35.2238  5.48089  40.7047           3       56.0379                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.9470 0.0260 0.0520          1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9960 0.0490 0.0240 0.501124 1.70023  2.20135           1       62.0424                | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9960 0.0000 0.0240          1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  2.0160 0.0200 0.0120 1.6304   5.48089  7.11129           3       62.0424                | 
|    M64/i_1/i_2094/B2         OAI21_X1      Fall  2.0160 0.0000 0.0120          1.55833                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Rise  2.0680 0.0520 0.0350 1.50678  3.84836  5.35515           2       57.8906                | 
|    M64/i_1/i_2092/B2         OAI22_X1      Rise  2.0680 0.0000 0.0350          1.61561                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Fall  2.1010 0.0330 0.0160 0.53449  3.35061  3.8851            2       38.9286                | 
|    M64/i_1/i_2089/A3         NAND3_X1      Fall  2.1010 0.0000 0.0160          1.48627                                                   | 
|    M64/i_1/i_2089/ZN         NAND3_X1      Rise  2.1260 0.0250 0.0130 0.473031 1.67072  2.14375           1       38.9286                | 
|    M64/i_1/i_2088/A          OAI21_X1      Rise  2.1260 0.0000 0.0130          1.67072                                                   | 
|    M64/i_1/i_2088/ZN         OAI21_X1      Fall  2.1480 0.0220 0.0120 0.42588  2.57361  2.99949           1       38.9286                | 
|    M64/i_1/i_2087/B          XNOR2_X1      Fall  2.1480 0.0000 0.0120          2.36817                                                   | 
|    M64/i_1/i_2087/ZN         XNOR2_X1      Rise  2.1820 0.0340 0.0210 0.801567 1.12828  1.92984           1       38.9286                | 
|    M64/i_1/p_0[48]                         Rise  2.1820 0.0000                                                                           | 
|    M64/c_reg[48]/D           DFFR_X1       Rise  2.1820 0.0000 0.0210          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[48]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1420 0.0040 0.0570          1.42116                                     mF            | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2600 0.1180 0.0910 74.1101  30.8244  104.934           35      45.5302  mF   K/M      | 
|    M64/c_reg[48]/CK       DFFR_X1   Rise  0.2870 0.0270 0.0910          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2870 2.2870 | 
| library setup check                       | -0.0360 2.2510 | 
| data required time                        |  2.2510        | 
|                                           |                | 
| data required time                        |  2.2510        | 
| data arrival time                         | -2.1820        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[46]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[46] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.8400 0.0160 0.0170          1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8720 0.0320 0.0210 0.42588  1.70023  2.12611           1       56.0379                | 
|    M64/i_1/i_2097/A          INV_X1        Rise  1.8720 0.0000 0.0210          1.70023                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Fall  1.9210 0.0490 0.0470 35.2238  5.48089  40.7047           3       56.0379                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.9470 0.0260 0.0520          1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9960 0.0490 0.0240 0.501124 1.70023  2.20135           1       62.0424                | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9960 0.0000 0.0240          1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  2.0160 0.0200 0.0120 1.6304   5.48089  7.11129           3       62.0424                | 
|    M64/i_1/i_2094/B2         OAI21_X1      Fall  2.0160 0.0000 0.0120          1.55833                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Rise  2.0680 0.0520 0.0350 1.50678  3.84836  5.35515           2       57.8906                | 
|    M64/i_1/i_2092/B2         OAI22_X1      Rise  2.0680 0.0000 0.0350          1.61561                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Fall  2.1010 0.0330 0.0160 0.53449  3.35061  3.8851            2       38.9286                | 
|    M64/i_1/i_2091/A          INV_X1        Fall  2.1010 0.0000 0.0160          1.54936                                                   | 
|    M64/i_1/i_2091/ZN         INV_X1        Rise  2.1260 0.0250 0.0150 1.2985   3.84775  5.14625           2       38.9286                | 
|    M64/i_1/i_2083/A          XOR2_X1       Rise  2.1260 0.0000 0.0150          2.23214                                                   | 
|    M64/i_1/i_2083/Z          XOR2_X1       Rise  2.1750 0.0490 0.0220 0.675324 1.12828  1.8036            1       38.9286                | 
|    M64/i_1/p_0[46]                         Rise  2.1750 0.0000                                                                           | 
|    M64/c_reg[46]/D           DFFR_X1       Rise  2.1750 0.0000 0.0220          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[46]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1420 0.0040 0.0570          1.42116                                     mF            | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2600 0.1180 0.0910 74.1101  30.8244  104.934           35      45.5302  mF   K/M      | 
|    M64/c_reg[46]/CK       DFFR_X1   Rise  0.2870 0.0270 0.0910          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2870 2.2870 | 
| library setup check                       | -0.0360 2.2510 | 
| data required time                        |  2.2510        | 
|                                           |                | 
| data required time                        |  2.2510        | 
| data arrival time                         | -2.1750        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[44]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[44] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 4.02567  0.77983  4.8055            1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0560 0.0560 0.0360 4.78718  9.36509  14.1523           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0560 0.0000 0.0360          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1430 0.0870 0.0590 27.813   18.7454  46.5584           4       74.9777  mF   K/M      | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1430 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1470 0.0040 0.0590          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1890 0.0420 0.0140 27.9692  1.42116  29.3903           1       45.5302  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1910 0.0020 0.0140          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2750 0.0840 0.0670 45.3292  30.3889  75.7181           32      56.0379  mF   K/M      | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2790 0.0040 0.0670          0.949653                                    MmF           | 
|    inRegA/Q_reg[24]/Q        DFF_X1        Fall  0.3790 0.1000 0.0080 0.506612 3.25089  3.7575            1       53.6384  MF            | 
|    inRegA/Q[24]                            Fall  0.3790 0.0000                                                                           | 
|    M64/a[24]                               Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/a[24]                           Fall  0.3790 0.0000                                                                           | 
|    M64/i_1/i_2404/A          INV_X2        Fall  0.3790 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2404/ZN         INV_X2        Rise  0.4800 0.1010 0.0900 26.2371  50.3202  76.5573           31      58.2813                | 
|    M64/i_1/sgo__L1_c203/A    CLKBUF_X1     Rise  0.4890 0.0090 0.0900          0.77983                                                   | 
|    M64/i_1/sgo__L1_c203/Z    CLKBUF_X1     Rise  0.5470 0.0580 0.0160 0.888263 3.30269  4.19095           2       70.9152                | 
|    M64/i_1/i_1864/A2         NOR2_X1       Rise  0.5470 0.0000 0.0160          1.65135                                                   | 
|    M64/i_1/i_1864/ZN         NOR2_X1       Fall  0.5630 0.0160 0.0190 0.780273 3.74571  4.52598           1       70.9152                | 
|    M64/i_1/i_308/A           FA_X1         Fall  0.5630 0.0000 0.0190          3.6056                                                    | 
|    M64/i_1/i_308/CO          FA_X1         Fall  0.6450 0.0820 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_334/B           FA_X1         Fall  0.6450 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_334/CO          FA_X1         Fall  0.7290 0.0840 0.0160 0.462384 3.47198  3.93437           1       63.3929                | 
|    M64/i_1/i_364/B           FA_X1         Fall  0.7290 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_364/CO          FA_X1         Fall  0.8120 0.0830 0.0160 0.675324 2.76208  3.4374            1       63.3929                | 
|    M64/i_1/i_397/CI          FA_X1         Fall  0.8120 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_397/CO          FA_X1         Fall  0.8880 0.0760 0.0170 0.588627 3.74571  4.33434           1       63.3929                | 
|    M64/i_1/i_427/A           FA_X1         Fall  0.8880 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_427/CO          FA_X1         Fall  0.9680 0.0800 0.0160 0.805298 2.76208  3.56738           1       59.4978                | 
|    M64/i_1/i_458/CI          FA_X1         Fall  0.9680 0.0000 0.0160          2.66475                                                   | 
|    M64/i_1/i_458/CO          FA_X1         Fall  1.0440 0.0760 0.0170 0.462384 3.74571  4.20809           1       67.1652                | 
|    M64/i_1/i_490/A           FA_X1         Fall  1.0440 0.0000 0.0170          3.6056                                                    | 
|    M64/i_1/i_490/S           FA_X1         Rise  1.1630 0.1190 0.0150 0.530829 2.76208  3.29291           1       59.4978                | 
|    M64/i_1/i_492/CI          FA_X1         Rise  1.1630 0.0000 0.0150          2.76208                                                   | 
|    M64/i_1/i_492/S           FA_X1         Fall  1.2610 0.0980 0.0180 1.85137  2.76208  4.61344           1       59.4978                | 
|    M64/i_1/i_493/CI          FA_X1         Fall  1.2610 0.0000 0.0180          2.66475                                                   | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.4290 0.1680 0.0690 23.0147  3.44779  26.4624           1       56.0379                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.4380 0.0090 0.0690          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.5140 0.0760 0.0400 0.50193  5.04715  5.54908           2       55.1116                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.5140 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.5300 0.0160 0.0120 1.19214  3.3177   4.50984           2       55.1116                | 
|    M64/i_1/i_2305/A          INV_X1        Fall  1.5300 0.0000 0.0120          1.54936                                                   | 
|    M64/i_1/i_2305/ZN         INV_X1        Rise  1.5490 0.0190 0.0120 0.473031 3.261    3.73403           2       55.1116                | 
|    M64/i_1/i_2300/A1         NAND3_X1      Rise  1.5490 0.0000 0.0120          1.59029                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X1      Fall  1.5770 0.0280 0.0180 1.44218  3.32253  4.76471           2       56.8192                | 
|    M64/i_1/i_2298/A1         OR2_X2        Fall  1.5770 0.0000 0.0180          1.41515                                                   | 
|    M64/i_1/i_2298/ZN         OR2_X2        Fall  1.6230 0.0460 0.0090 0.473031 2.69275  3.16579           2       56.8192                | 
|    M64/i_1/i_2288/A1         OR2_X2        Fall  1.6230 0.0000 0.0090          1.41515                                                   | 
|    M64/i_1/i_2288/ZN         OR2_X2        Fall  1.6650 0.0420 0.0090 0.878017 2.59732  3.47533           2       56.8192                | 
|    M64/i_1/i_2287/A2         OR2_X1        Fall  1.6650 0.0000 0.0090          0.895446                                                  | 
|    M64/i_1/i_2287/ZN         OR2_X1        Fall  1.7200 0.0550 0.0120 0.557698 3.33325  3.89094           2       57.3103                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.7200 0.0000 0.0120          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.7720 0.0520 0.0430 0.498379 3.44279  3.94117           1       57.3103                | 
|    M64/i_1/i_2251/A3         NOR3_X2       Rise  1.7720 0.0000 0.0430          3.44279                                                   | 
|    M64/i_1/i_2251/ZN         NOR3_X2       Fall  1.7940 0.0220 0.0160 0.42588  6.58518  7.01106           1       57.3103                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X8        Fall  1.7940 0.0000 0.0160          5.81013                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X8        Fall  1.8240 0.0300 0.0070 27.7493  11.0823  38.8316           4       57.3103                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.8400 0.0160 0.0170          1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.8720 0.0320 0.0210 0.42588  1.70023  2.12611           1       56.0379                | 
|    M64/i_1/i_2097/A          INV_X1        Rise  1.8720 0.0000 0.0210          1.70023                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Fall  1.9210 0.0490 0.0470 35.2238  5.48089  40.7047           3       56.0379                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.9470 0.0260 0.0520          1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.9960 0.0490 0.0240 0.501124 1.70023  2.20135           1       62.0424                | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.9960 0.0000 0.0240          1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  2.0160 0.0200 0.0120 1.6304   5.48089  7.11129           3       62.0424                | 
|    M64/i_1/i_2079/B2         AOI21_X1      Fall  2.0160 0.0000 0.0120          1.40993                                                   | 
|    M64/i_1/i_2079/ZN         AOI21_X1      Rise  2.0640 0.0480 0.0360 0.956709 3.80404  4.76075           2       57.8906                | 
|    M64/i_1/i_2078/B2         OAI21_X1      Rise  2.0640 0.0000 0.0360          1.57189                                                   | 
|    M64/i_1/i_2078/ZN         OAI21_X1      Fall  2.0880 0.0240 0.0150 0.42588  1.70023  2.12611           1       57.8906                | 
|    M64/i_1/i_2077/A          INV_X1        Fall  2.0880 0.0000 0.0150          1.54936                                                   | 
|    M64/i_1/i_2077/ZN         INV_X1        Rise  2.1120 0.0240 0.0140 1.026    3.80404  4.83003           2       57.8906                | 
|    M64/i_1/i_2075/B2         OAI21_X1      Rise  2.1120 0.0000 0.0140          1.57189                                                   | 
|    M64/i_1/i_2075/ZN         OAI21_X1      Fall  2.1330 0.0210 0.0120 0.42588  2.57361  2.99949           1       57.8906                | 
|    M64/i_1/i_2074/B          XNOR2_X1      Fall  2.1330 0.0000 0.0120          2.36817                                                   | 
|    M64/i_1/i_2074/ZN         XNOR2_X1      Rise  2.1700 0.0370 0.0220 1.32357  1.12828  2.45185           1       57.8906                | 
|    M64/i_1/p_0[44]                         Rise  2.1700 0.0000                                                                           | 
|    M64/c_reg[44]/D           DFFR_X1       Rise  2.1700 0.0000 0.0220          1.12828                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[44]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.0000 4.02567  0.699202 4.72487           1       45.5302  c    K/M      | 
|    M64/clk_CTS_0_PP_10              Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A CLKBUF_X1 Rise  0.0000 0.0000 0.0000          0.77983                                     mF            | 
|    M64/CTS_L1_c_tid0_77/Z CLKBUF_X1 Rise  0.0540 0.0540 0.0330 4.78718  8.44227  13.2295           2       41.7299  mF   K/M      | 
|    M64/CTS_L2_c_tid0_64/A CLKBUF_X2 Rise  0.0540 0.0000 0.0330          1.40591                                     mF            | 
|    M64/CTS_L2_c_tid0_64/Z CLKBUF_X2 Rise  0.1380 0.0840 0.0570 27.813   16.8952  44.7082           4       74.9777  mF   K/M      | 
|    M64/CTS_L3_c_tid0_59/A CLKBUF_X3 Rise  0.1420 0.0040 0.0570          1.42116                                     mF            | 
|    M64/CTS_L3_c_tid0_59/Z CLKBUF_X3 Rise  0.2600 0.1180 0.0910 74.1101  30.8244  104.934           35      45.5302  mF   K/M      | 
|    M64/c_reg[44]/CK       DFFR_X1   Rise  0.2870 0.0270 0.0910          0.976605                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2870 2.2870 | 
| library setup check                       | -0.0360 2.2510 | 
| data required time                        |  2.2510        | 
|                                           |                | 
| data required time                        |  2.2510        | 
| data arrival time                         | -2.1700        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 2079M, PVMEM - 2939M)
