# ğŸŒŸ Week 12 â€“ Pipeline Hazards & Performance âœ¨

_â€œA graceful dance through the stages of MIPS... but beware of hazards lurking between the lines\~!â€_ ğŸ’ƒğŸ§™â€â™€ï¸

---

## ğŸ§© 4.10.1 â€“ **One Memory = One Problem?!** ğŸ˜±ğŸ’¾

> â€œWhat happens when code & data fight over the same memory crystal?â€ ğŸ’¥ğŸ“–ğŸ”®

### ğŸ”¹ ğŸ§  **Key Assumptions:**

- âœ… **Perfect Branch Prediction** (no control hazards ğŸ’ƒ)
- âŒ **No delay slots**
- ğŸ’¥ **Only ONE memory** for both **instructions + data** â—
- ğŸ“š **Data access wins** the conflict (because we _need_ our precious values\~)

---

### ğŸ”¸ MIPS Code Breakdown

```assembly
sw r16, 12(r6)     # Store â†’ MEM access â—
lw r16, 8(r6)      # Load  â†’ MEM access â—
beq r5, r4, Label  # Branch (but perfectly predicted ğŸ§ âœ¨)
add r5, r1, r4     # Just ALU
slt r5, r15, r4    # Another ALU op
```

### ğŸ§® Letâ€™s Calculate\~! ğŸ’«

1. **Ideal Pipeline Execution (No Hazards):**
   â¤ 5 instructions need: `5 + 5 - 1 = 9 cycles` â³

2. **Structural Hazards Detected:**

   - ğŸ§± `sw` + next `lw` â†’ conflict! (MEM vs IF)
   - ğŸ§± `lw` + next `beq` â†’ another conflict!
     âœ¨ **= 2 total stalls** ğŸ›‘ğŸ›‘

3. **Adjusted Total Cycles:**
   âœ”ï¸ `9 + 2 = 11 cycles`

4. **Clock Cycle Time:**
   ğŸ”§ Max latency stage = **IF = 200ps**

5. **Final Execution Time:**
   ğŸ•’ `11 Ã— 200ps = 2200ps` ğŸ’¥

---

### â“ Can we fix it with NOPs?

> â€œJust sprinkle in a few NOPs... right? ğŸ˜…â€

**Nope! ğŸš«**
Even if we insert NOPs, _they still need to be fetched!_ Which means...
â†’ â— Instruction memory is still blocked during MEM access
â†’ NOPs don't solve this kind of hazard ğŸ˜¢

ğŸ’¡ **Real fix?** Use **separate instruction + data memory** (aka **Harvard architecture**!) ğŸ§™â€â™€ï¸âœ¨

---

### ğŸ’– TL;DR

- âœ¨ Total Time: **2200ps**
- ğŸ”¥ Stalls from MEM/IF conflicts = **2**
- ğŸ› ï¸ NOPs wonâ€™t help here ğŸ’”
- ğŸ’¡ Use split memory to avoid this forever\~

---

## ğŸš© 4.10.3 â€“ **Branch Stalls: ID vs EX Decision** ğŸ¯

_â€œShould we peek into the future early, or wait a bit longer?â€_ ğŸ”®

---

### ğŸ”¸ Concepts

- **Stall-on-branch**: Don't fetch next instr. until the branch is resolved â—
- **No delay slots** (like stepping carefully so we donâ€™t trip\~)
- ğŸ” Compare decision point:

  - EX stage â†’ â±ï¸ resolved _late_
  - ID stage â†’ ğŸ§  resolved _early_

---

### ğŸ”¢ Calculation Time! ğŸ§™â€â™€ï¸

| Case           | Total Cycles          |
| -------------- | --------------------- |
| ğŸ§  ID decision | 9 + 1 = **10** cycles |
| â±ï¸ EX decision | 9 + 2 = **11** cycles |

### ğŸš€ Speedup

> `Speedup = Old / New = 11 / 10 = **1.10x**` ğŸ‰âœ¨

---

### ğŸ’– TL;DR

- â›” EX stage causes a **2-cycle** delay
- ğŸ§  ID stage only delays **1 cycle**
- â­ **Speedup = 1.10x** = smoother execution\~!

---

## ğŸ”§ 4.10.5 â€“ **Latency Shift & Speed Magic** âœ¨â±ï¸

_â€œWhat if we trained our ID stage to think faster... or at least think \_earlier_?â€\_ ğŸ’¡

---

### ğŸ§  Changes When Moving Branch Decision

- ğŸ”¼ ID latency increases by 50%: `120 â†’ 180 ps`
- ğŸ”½ EX latency decreases by 10ps: `150 â†’ 140 ps`

---

### ğŸ› ï¸ Pipeline Clock (still ruled by slowest stage)

| Stage    | EX Decision | ID Decision |
| -------- | ----------- | ----------- |
| IF       | 200 ps      | 200 ps      |
| ID       | 120 ps      | **180 ps**  |
| EX       | 150 ps      | **140 ps**  |
| MEM      | 190 ps      | 190 ps      |
| WB       | 100 ps      | 100 ps      |
| ğŸ”” Clock | **200 ps**  | **200 ps**  |

ğŸ’¡ Max stage remains **200ps** (no change)

---

### â±ï¸ Total Time Comparison

| Decision Point | Cycles | Total Time          |
| -------------- | ------ | ------------------- |
| EX             | 11     | 11Ã—200 = **2200ps** |
| ID             | 10     | 10Ã—200 = **2000ps** |

âœ¨ **Speedup = 2200 / 2000 = 1.10x** again\~!

---

### ğŸ’– TL;DR

- Clock doesnâ€™t change (still ruled by IF = 200ps)
- ID shift saves 1 cycle despite ID getting slower
- â­ Still achieves a sweet **1.10x speedup**\~!
