$date
	Sat Sep 13 23:54:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a6_tb $end
$var wire 16 ! dout [15:0] $end
$var reg 7 " address [6:0] $end
$var reg 1 # clk $end
$var reg 16 $ din [15:0] $end
$var reg 1 % we $end
$scope module M $end
$var wire 7 & address [6:0] $end
$var wire 1 # clk $end
$var wire 16 ' din [15:0] $end
$var wire 16 ( dout [15:0] $end
$var wire 1 % we $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000 )
b0 (
b10101111101011 '
b101011 &
1%
b10101111101011 $
0#
b101011 "
b0 !
$end
#5
b10101111101011 !
b10101111101011 (
1#
#10
0#
b1001111110001101 $
b1001111110001101 '
b0 !
b0 (
b1011111 "
b1011111 &
#15
b1001111110001101 !
b1001111110001101 (
1#
#20
0#
b101 $
b101 '
b0 !
b0 (
b1100110 "
b1100110 &
#25
b101 !
b101 (
1#
#30
0#
b10011000000110 $
b10011000000110 '
b0 !
b0 (
b1011011 "
b1011011 &
#35
b10011000000110 !
b10011000000110 (
1#
#40
0#
b1001111111011111 $
b1001111111011111 '
b0 !
b0 (
b1111 "
b1111 &
#45
b1001111111011111 !
b1001111111011111 (
1#
#50
0#
b111001001 $
b111001001 '
b0 !
b0 (
b1000001 "
b1000001 &
0%
#55
1#
#60
0#
b101000111011110 $
b101000111011110 '
b111011 "
b111011 &
#65
1#
#70
0#
b1110 $
b1110 '
b10011000000110 !
b10011000000110 (
b1011011 "
b1011011 &
#75
1#
#80
0#
b1000 $
b1000 '
b0 !
b0 (
b100011 "
b100011 &
#85
1#
#90
0#
