<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\xorlfsr\tang_xorlfsr\impl\gwsynthesis\tang_xorlfsr.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\james\OneDrive\verilog\hardware_accel\xorlfsr\tang_xorlfsr\src\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul 09 08:21:28 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>560</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>424</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>dataclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dataclk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>dataclk</td>
<td>100.000(MHz)</td>
<td>335.983(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>dataclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dataclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.024</td>
<td>mylfsr_7/outputbit_s0/Q</td>
<td>dataout_7_s2/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.941</td>
</tr>
<tr>
<td>2</td>
<td>7.190</td>
<td>mylfsr_6/outputbit_s0/Q</td>
<td>dataout_6_s1/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.775</td>
</tr>
<tr>
<td>3</td>
<td>7.241</td>
<td>mylfsr_3/outputbit_s0/Q</td>
<td>dataout_3_s1/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.724</td>
</tr>
<tr>
<td>4</td>
<td>7.279</td>
<td>mylfsr_2/outputbit_s0/Q</td>
<td>dataout_2_s1/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.686</td>
</tr>
<tr>
<td>5</td>
<td>7.307</td>
<td>seeddatabuffer[0]_4_s0/Q</td>
<td>mylfsr_0/theactualregister_5_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.658</td>
</tr>
<tr>
<td>6</td>
<td>7.313</td>
<td>seeddatabuffer[0]_3_s0/Q</td>
<td>mylfsr_0/theactualregister_4_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.652</td>
</tr>
<tr>
<td>7</td>
<td>7.321</td>
<td>seeddatabuffer[0]_5_s0/Q</td>
<td>seeddatabuffer[0]_13_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.644</td>
</tr>
<tr>
<td>8</td>
<td>7.365</td>
<td>seeddatabuffer[0]_5_s0/Q</td>
<td>mylfsr_0/theactualregister_6_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.600</td>
</tr>
<tr>
<td>9</td>
<td>7.389</td>
<td>seeddatabuffer[0]_6_s0/Q</td>
<td>mylfsr_0/theactualregister_7_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.576</td>
</tr>
<tr>
<td>10</td>
<td>7.423</td>
<td>mylfsr_0/outputbit_s0/Q</td>
<td>dataout_0_s1/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.542</td>
</tr>
<tr>
<td>11</td>
<td>7.491</td>
<td>seeddatabuffer[0]_3_s0/Q</td>
<td>seeddatabuffer[0]_11_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.474</td>
</tr>
<tr>
<td>12</td>
<td>7.501</td>
<td>seeddatabuffer[0]_1_s0/Q</td>
<td>mylfsr_0/theactualregister_2_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.464</td>
</tr>
<tr>
<td>13</td>
<td>7.528</td>
<td>mylfsr_4/outputbit_s0/Q</td>
<td>dataout_4_s1/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.437</td>
</tr>
<tr>
<td>14</td>
<td>7.557</td>
<td>seeddatabuffer[0]_0_s0/Q</td>
<td>mylfsr_0/theactualregister_1_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>15</td>
<td>7.557</td>
<td>seeddatabuffer[0]_2_s0/Q</td>
<td>mylfsr_0/theactualregister_3_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.408</td>
</tr>
<tr>
<td>16</td>
<td>7.561</td>
<td>seeddatabuffer[0]_4_s0/Q</td>
<td>seeddatabuffer[0]_12_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.404</td>
</tr>
<tr>
<td>17</td>
<td>7.567</td>
<td>seeddatabuffer[0]_6_s0/Q</td>
<td>seeddatabuffer[0]_14_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.398</td>
</tr>
<tr>
<td>18</td>
<td>7.591</td>
<td>seeddatabuffer[2]_15_s0/Q</td>
<td>mylfsr_2/theactualregister_0_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.374</td>
</tr>
<tr>
<td>19</td>
<td>7.662</td>
<td>seeddatabuffer[0]_7_s0/Q</td>
<td>mylfsr_0/theactualregister_8_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.303</td>
</tr>
<tr>
<td>20</td>
<td>7.667</td>
<td>seeddatabuffer[0]_2_s0/Q</td>
<td>seeddatabuffer[0]_10_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.298</td>
</tr>
<tr>
<td>21</td>
<td>7.669</td>
<td>seeddatabuffer[0]_1_s0/Q</td>
<td>seeddatabuffer[0]_9_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.296</td>
</tr>
<tr>
<td>22</td>
<td>7.756</td>
<td>seeddatabuffer[0]_0_s0/Q</td>
<td>seeddatabuffer[0]_8_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.209</td>
</tr>
<tr>
<td>23</td>
<td>7.760</td>
<td>seeddatabuffer[5]_15_s0/Q</td>
<td>mylfsr_5/theactualregister_0_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.205</td>
</tr>
<tr>
<td>24</td>
<td>7.955</td>
<td>seeddatabuffer[4]_15_s0/Q</td>
<td>mylfsr_4/theactualregister_0_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.010</td>
</tr>
<tr>
<td>25</td>
<td>7.965</td>
<td>mylfsr_5/outputbit_s0/Q</td>
<td>dataout_5_s1/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.000</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.542</td>
<td>mylfsr_6/theactualregister_15_s0/Q</td>
<td>mylfsr_6/outputbit_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>2</td>
<td>0.542</td>
<td>seeddatabuffer[1]_8_s0/Q</td>
<td>seeddatabuffer[2]_0_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>3</td>
<td>0.542</td>
<td>seeddatabuffer[1]_13_s0/Q</td>
<td>seeddatabuffer[2]_5_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>4</td>
<td>0.542</td>
<td>seeddatabuffer[2]_7_s0/Q</td>
<td>seeddatabuffer[2]_15_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>5</td>
<td>0.542</td>
<td>seeddatabuffer[3]_5_s0/Q</td>
<td>seeddatabuffer[3]_13_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>6</td>
<td>0.542</td>
<td>seeddatabuffer[3]_8_s0/Q</td>
<td>seeddatabuffer[4]_0_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>7</td>
<td>0.542</td>
<td>seeddatabuffer[3]_9_s0/Q</td>
<td>seeddatabuffer[4]_1_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>8</td>
<td>0.542</td>
<td>seeddatabuffer[3]_10_s0/Q</td>
<td>seeddatabuffer[4]_2_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>9</td>
<td>0.542</td>
<td>seeddatabuffer[3]_14_s0/Q</td>
<td>seeddatabuffer[4]_6_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>10</td>
<td>0.542</td>
<td>seeddatabuffer[3]_15_s0/Q</td>
<td>seeddatabuffer[4]_7_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>11</td>
<td>0.542</td>
<td>seeddatabuffer[4]_3_s0/Q</td>
<td>seeddatabuffer[4]_11_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>12</td>
<td>0.542</td>
<td>seeddatabuffer[4]_4_s0/Q</td>
<td>seeddatabuffer[4]_12_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>13</td>
<td>0.542</td>
<td>seeddatabuffer[4]_11_s0/Q</td>
<td>seeddatabuffer[5]_3_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>14</td>
<td>0.542</td>
<td>seeddatabuffer[4]_13_s0/Q</td>
<td>seeddatabuffer[5]_5_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>15</td>
<td>0.542</td>
<td>seeddatabuffer[5]_0_s0/Q</td>
<td>seeddatabuffer[5]_8_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>16</td>
<td>0.542</td>
<td>seeddatabuffer[5]_1_s0/Q</td>
<td>seeddatabuffer[5]_9_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>17</td>
<td>0.542</td>
<td>seeddatabuffer[5]_5_s0/Q</td>
<td>seeddatabuffer[5]_13_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>18</td>
<td>0.542</td>
<td>seeddatabuffer[5]_7_s0/Q</td>
<td>seeddatabuffer[5]_15_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>19</td>
<td>0.542</td>
<td>seeddatabuffer[6]_5_s0/Q</td>
<td>seeddatabuffer[6]_13_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>20</td>
<td>0.542</td>
<td>seeddatabuffer[6]_8_s0/Q</td>
<td>seeddatabuffer[7]_0_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>21</td>
<td>0.542</td>
<td>seeddatabuffer[7]_1_s0/Q</td>
<td>seeddatabuffer[7]_9_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>22</td>
<td>0.542</td>
<td>seeddatabuffer[7]_2_s0/Q</td>
<td>seeddatabuffer[7]_10_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>23</td>
<td>0.542</td>
<td>seeddatabuffer[7]_4_s0/Q</td>
<td>seeddatabuffer[7]_12_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>24</td>
<td>0.542</td>
<td>seeddatabuffer[7]_6_s0/Q</td>
<td>seeddatabuffer[7]_14_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>25</td>
<td>0.546</td>
<td>seeddatabuffer[2]_6_s0/Q</td>
<td>seeddatabuffer[2]_14_s0/D</td>
<td>dataclk:[R]</td>
<td>dataclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[7]_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[7]_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[7]_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[7]_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[6]_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[4]_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[0]_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>mylfsr_6/theactualregister_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>mylfsr_6/outputbit_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.183</td>
<td>4.183</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dataclk</td>
<td>seeddatabuffer[0]_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_7/outputbit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataout_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>mylfsr_7/outputbit_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td style=" font-weight:bold;">mylfsr_7/outputbit_s0/Q</td>
</tr>
<tr>
<td>2.877</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>n156_s0/I0</td>
</tr>
<tr>
<td>3.330</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" background: #97FFFF;">n156_s0/F</td>
</tr>
<tr>
<td>5.097</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR49[B]</td>
<td style=" font-weight:bold;">dataout_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[B]</td>
<td>dataout_7_s2/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[B]</td>
<td>dataout_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.401%; route: 2.256, 76.711%; tC2Q: 0.232, 7.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_6/outputbit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataout_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>mylfsr_6/outputbit_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">mylfsr_6/outputbit_s0/Q</td>
</tr>
<tr>
<td>2.541</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td>n155_s0/I0</td>
</tr>
<tr>
<td>3.058</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">n155_s0/F</td>
</tr>
<tr>
<td>4.931</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">dataout_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>dataout_6_s1/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR45[A]</td>
<td>dataout_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 18.633%; route: 2.026, 73.005%; tC2Q: 0.232, 8.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_3/outputbit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataout_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>mylfsr_3/outputbit_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">mylfsr_3/outputbit_s0/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C25[0][A]</td>
<td>n152_s0/I0</td>
</tr>
<tr>
<td>3.925</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C25[0][A]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">dataout_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>dataout_3_s1/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>dataout_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.375%; route: 1.937, 71.108%; tC2Q: 0.232, 8.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_2/outputbit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataout_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>mylfsr_2/outputbit_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">mylfsr_2/outputbit_s0/Q</td>
</tr>
<tr>
<td>3.641</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C32[0][A]</td>
<td>n151_s0/I0</td>
</tr>
<tr>
<td>4.158</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C32[0][A]</td>
<td style=" background: #97FFFF;">n151_s0/F</td>
</tr>
<tr>
<td>4.842</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB42[B]</td>
<td style=" font-weight:bold;">dataout_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>dataout_2_s1/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB42[B]</td>
<td>dataout_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 19.248%; route: 1.937, 72.114%; tC2Q: 0.232, 8.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>seeddatabuffer[0]_4_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_4_s0/Q</td>
</tr>
<tr>
<td>4.265</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>mylfsr_0/n21_s0/I1</td>
</tr>
<tr>
<td>4.814</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" background: #97FFFF;">mylfsr_0/n21_s0/F</td>
</tr>
<tr>
<td>4.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>mylfsr_0/theactualregister_5_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>mylfsr_0/theactualregister_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 20.652%; route: 1.877, 70.621%; tC2Q: 0.232, 8.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>seeddatabuffer[0]_3_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_3_s0/Q</td>
</tr>
<tr>
<td>4.259</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>mylfsr_0/n22_s0/I1</td>
</tr>
<tr>
<td>4.808</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">mylfsr_0/n22_s0/F</td>
</tr>
<tr>
<td>4.808</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>mylfsr_0/theactualregister_4_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>mylfsr_0/theactualregister_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 20.699%; route: 1.871, 70.554%; tC2Q: 0.232, 8.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>seeddatabuffer[0]_5_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_5_s0/Q</td>
</tr>
<tr>
<td>4.800</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>seeddatabuffer[0]_13_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>seeddatabuffer[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.412, 91.224%; tC2Q: 0.232, 8.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>seeddatabuffer[0]_5_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_5_s0/Q</td>
</tr>
<tr>
<td>4.186</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>mylfsr_0/n20_s0/I1</td>
</tr>
<tr>
<td>4.756</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">mylfsr_0/n20_s0/F</td>
</tr>
<tr>
<td>4.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>mylfsr_0/theactualregister_6_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>mylfsr_0/theactualregister_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 21.924%; route: 1.798, 69.153%; tC2Q: 0.232, 8.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td>seeddatabuffer[0]_6_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_6_s0/Q</td>
</tr>
<tr>
<td>4.183</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>mylfsr_0/n19_s0/I1</td>
</tr>
<tr>
<td>4.732</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">mylfsr_0/n19_s0/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>mylfsr_0/theactualregister_7_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>mylfsr_0/theactualregister_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 21.315%; route: 1.795, 69.678%; tC2Q: 0.232, 9.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_0/outputbit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataout_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>mylfsr_0/outputbit_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">mylfsr_0/outputbit_s0/Q</td>
</tr>
<tr>
<td>2.541</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td>n149_s0/I0</td>
</tr>
<tr>
<td>3.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][B]</td>
<td style=" background: #97FFFF;">n149_s0/F</td>
</tr>
<tr>
<td>4.698</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[B]</td>
<td style=" font-weight:bold;">dataout_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[B]</td>
<td>dataout_0_s1/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT30[B]</td>
<td>dataout_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 21.836%; route: 1.755, 69.036%; tC2Q: 0.232, 9.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>seeddatabuffer[0]_3_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_3_s0/Q</td>
</tr>
<tr>
<td>4.630</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>seeddatabuffer[0]_11_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>seeddatabuffer[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 90.624%; tC2Q: 0.232, 9.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>seeddatabuffer[0]_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>mylfsr_0/n24_s0/I1</td>
</tr>
<tr>
<td>4.620</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" background: #97FFFF;">mylfsr_0/n24_s0/F</td>
</tr>
<tr>
<td>4.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>mylfsr_0/theactualregister_2_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>mylfsr_0/theactualregister_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 18.752%; route: 1.770, 71.832%; tC2Q: 0.232, 9.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_4/outputbit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataout_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>mylfsr_4/outputbit_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">mylfsr_4/outputbit_s0/Q</td>
</tr>
<tr>
<td>2.541</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>n153_s0/I0</td>
</tr>
<tr>
<td>3.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" background: #97FFFF;">n153_s0/F</td>
</tr>
<tr>
<td>4.593</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">dataout_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>dataout_4_s1/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>dataout_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 22.775%; route: 1.650, 67.704%; tC2Q: 0.232, 9.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[A]</td>
<td>seeddatabuffer[0]_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB18[A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_0_s0/Q</td>
</tr>
<tr>
<td>3.995</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>mylfsr_0/n25_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">mylfsr_0/n25_s0/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>mylfsr_0/theactualregister_1_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>mylfsr_0/theactualregister_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 23.667%; route: 1.606, 66.701%; tC2Q: 0.232, 9.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>seeddatabuffer[0]_2_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_2_s0/Q</td>
</tr>
<tr>
<td>3.994</td>
<td>1.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>mylfsr_0/n23_s0/I1</td>
</tr>
<tr>
<td>4.564</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">mylfsr_0/n23_s0/F</td>
</tr>
<tr>
<td>4.564</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>mylfsr_0/theactualregister_3_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>mylfsr_0/theactualregister_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 23.672%; route: 1.606, 66.694%; tC2Q: 0.232, 9.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>seeddatabuffer[0]_4_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_4_s0/Q</td>
</tr>
<tr>
<td>4.560</td>
<td>2.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>seeddatabuffer[0]_12_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>seeddatabuffer[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.172, 90.348%; tC2Q: 0.232, 9.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td>seeddatabuffer[0]_6_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_6_s0/Q</td>
</tr>
<tr>
<td>4.554</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>seeddatabuffer[0]_14_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>seeddatabuffer[0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.166, 90.324%; tC2Q: 0.232, 9.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[2]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_2/theactualregister_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>seeddatabuffer[2]_15_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C26[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[2]_15_s0/Q</td>
</tr>
<tr>
<td>3.030</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>mylfsr_2/n26_s2/I0</td>
</tr>
<tr>
<td>3.547</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">mylfsr_2/n26_s2/F</td>
</tr>
<tr>
<td>3.960</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>mylfsr_2/n26_s0/I1</td>
</tr>
<tr>
<td>4.530</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">mylfsr_2/n26_s0/F</td>
</tr>
<tr>
<td>4.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">mylfsr_2/theactualregister_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>mylfsr_2/theactualregister_0_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>mylfsr_2/theactualregister_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 45.787%; route: 1.055, 44.440%; tC2Q: 0.232, 9.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_0/theactualregister_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>seeddatabuffer[0]_7_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_7_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>mylfsr_0/n18_s0/I1</td>
</tr>
<tr>
<td>4.459</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">mylfsr_0/n18_s0/F</td>
</tr>
<tr>
<td>4.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">mylfsr_0/theactualregister_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>mylfsr_0/theactualregister_8_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>mylfsr_0/theactualregister_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 24.749%; route: 1.501, 65.177%; tC2Q: 0.232, 10.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>seeddatabuffer[0]_2_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_2_s0/Q</td>
</tr>
<tr>
<td>4.454</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>seeddatabuffer[0]_10_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>seeddatabuffer[0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 89.906%; tC2Q: 0.232, 10.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>seeddatabuffer[0]_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_1_s0/Q</td>
</tr>
<tr>
<td>4.452</td>
<td>2.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>seeddatabuffer[0]_9_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>seeddatabuffer[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.064, 89.896%; tC2Q: 0.232, 10.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[A]</td>
<td>seeddatabuffer[0]_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOB18[A]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_0_s0/Q</td>
</tr>
<tr>
<td>4.366</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[0]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>seeddatabuffer[0]_8_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>seeddatabuffer[0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.977, 89.500%; tC2Q: 0.232, 10.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[5]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_5/theactualregister_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>seeddatabuffer[5]_15_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_15_s0/Q</td>
</tr>
<tr>
<td>3.240</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>mylfsr_5/n26_s2/I0</td>
</tr>
<tr>
<td>3.810</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">mylfsr_5/n26_s2/F</td>
</tr>
<tr>
<td>3.812</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>mylfsr_5/n26_s0/I1</td>
</tr>
<tr>
<td>4.361</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">mylfsr_5/n26_s0/F</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">mylfsr_5/theactualregister_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>mylfsr_5/theactualregister_0_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>mylfsr_5/theactualregister_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 50.757%; route: 0.854, 38.719%; tC2Q: 0.232, 10.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[4]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_4/theactualregister_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>seeddatabuffer[4]_15_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_15_s0/Q</td>
</tr>
<tr>
<td>3.240</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>mylfsr_4/n26_s2/I0</td>
</tr>
<tr>
<td>3.702</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">mylfsr_4/n26_s2/F</td>
</tr>
<tr>
<td>3.704</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>mylfsr_4/n26_s0/I1</td>
</tr>
<tr>
<td>4.166</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">mylfsr_4/n26_s0/F</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">mylfsr_4/theactualregister_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>mylfsr_4/theactualregister_0_s0/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>mylfsr_4/theactualregister_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.924, 45.979%; route: 0.854, 42.476%; tC2Q: 0.232, 11.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_5/outputbit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dataout_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>mylfsr_5/outputbit_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">mylfsr_5/outputbit_s0/Q</td>
</tr>
<tr>
<td>2.541</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>n154_s0/I0</td>
</tr>
<tr>
<td>3.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n154_s0/F</td>
</tr>
<tr>
<td>4.156</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT34[B]</td>
<td style=" font-weight:bold;">dataout_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>12.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td>dataout_5_s1/CLK</td>
</tr>
<tr>
<td>12.121</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[B]</td>
<td>dataout_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 27.751%; route: 1.213, 60.648%; tC2Q: 0.232, 11.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>mylfsr_6/theactualregister_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mylfsr_6/outputbit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>mylfsr_6/theactualregister_15_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td style=" font-weight:bold;">mylfsr_6/theactualregister_15_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">mylfsr_6/outputbit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>mylfsr_6/outputbit_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>mylfsr_6/outputbit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[1]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>seeddatabuffer[1]_8_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[1]_8_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[2]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>seeddatabuffer[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>seeddatabuffer[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[1]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>seeddatabuffer[1]_13_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C28[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[1]_13_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[2]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>seeddatabuffer[2]_5_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>seeddatabuffer[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[2]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[2]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>seeddatabuffer[2]_7_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C26[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[2]_7_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[2]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>seeddatabuffer[2]_15_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>seeddatabuffer[2]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[3]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[3]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>seeddatabuffer[3]_5_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[3]_5_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[3]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>seeddatabuffer[3]_13_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>seeddatabuffer[3]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[3]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>seeddatabuffer[3]_8_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C25[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[3]_8_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>seeddatabuffer[4]_0_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>seeddatabuffer[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[3]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>seeddatabuffer[3]_9_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[3]_9_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>seeddatabuffer[4]_1_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>seeddatabuffer[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[3]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td>seeddatabuffer[3]_10_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[3]_10_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>seeddatabuffer[4]_2_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>seeddatabuffer[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[3]_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[4]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>seeddatabuffer[3]_14_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[3]_14_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>seeddatabuffer[4]_6_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>seeddatabuffer[4]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[3]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[4]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>seeddatabuffer[3]_15_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[3]_15_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>seeddatabuffer[4]_7_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>seeddatabuffer[4]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[4]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[4]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>seeddatabuffer[4]_3_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C27[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_3_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>seeddatabuffer[4]_11_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>seeddatabuffer[4]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[4]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[4]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>seeddatabuffer[4]_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_4_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>seeddatabuffer[4]_12_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>seeddatabuffer[4]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[4]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>seeddatabuffer[4]_11_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_11_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>seeddatabuffer[5]_3_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>seeddatabuffer[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[4]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[5]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>seeddatabuffer[4]_13_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C30[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[4]_13_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>seeddatabuffer[5]_5_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>seeddatabuffer[5]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[5]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>seeddatabuffer[5]_0_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_0_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>seeddatabuffer[5]_8_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>seeddatabuffer[5]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[5]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[5]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>seeddatabuffer[5]_1_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_1_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>seeddatabuffer[5]_9_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>seeddatabuffer[5]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[5]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[5]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>seeddatabuffer[5]_5_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C30[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_5_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>seeddatabuffer[5]_13_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>seeddatabuffer[5]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[5]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[5]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>seeddatabuffer[5]_7_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C26[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_7_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[5]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>seeddatabuffer[5]_15_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>seeddatabuffer[5]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[6]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[6]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td>seeddatabuffer[6]_5_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[6]_5_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[6]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>seeddatabuffer[6]_13_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>seeddatabuffer[6]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[6]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[7]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>seeddatabuffer[6]_8_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[6]_8_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>seeddatabuffer[7]_0_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>seeddatabuffer[7]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[7]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>seeddatabuffer[7]_1_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_1_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>seeddatabuffer[7]_9_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>seeddatabuffer[7]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[7]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[7]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td>seeddatabuffer[7]_2_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_2_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>seeddatabuffer[7]_10_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>seeddatabuffer[7]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[7]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[7]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>seeddatabuffer[7]_4_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_4_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>seeddatabuffer[7]_12_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>seeddatabuffer[7]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[7]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[7]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>seeddatabuffer[7]_6_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_6_s0/Q</td>
</tr>
<tr>
<td>2.254</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[7]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>seeddatabuffer[7]_14_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>seeddatabuffer[7]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>seeddatabuffer[2]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>seeddatabuffer[2]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dataclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dataclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td>seeddatabuffer[2]_6_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td style=" font-weight:bold;">seeddatabuffer[2]_6_s0/Q</td>
</tr>
<tr>
<td>2.257</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">seeddatabuffer[2]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>272</td>
<td>IOR49[A]</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>1.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>seeddatabuffer[2]_14_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>seeddatabuffer[2]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 63.893%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[7]_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[7]_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[7]_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[7]_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[7]_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[7]_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[7]_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[7]_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[7]_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[7]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[7]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[7]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[6]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[6]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[6]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[4]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[4]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[4]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[0]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[0]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[0]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mylfsr_6/theactualregister_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>mylfsr_6/theactualregister_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>mylfsr_6/theactualregister_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mylfsr_6/outputbit_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>mylfsr_6/outputbit_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>mylfsr_6/outputbit_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dataclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>seeddatabuffer[0]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>7.518</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>seeddatabuffer[0]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dataclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dataclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>dataclk_ibuf/O</td>
</tr>
<tr>
<td>11.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>seeddatabuffer[0]_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>272</td>
<td>dataclk_d</td>
<td>7.024</td>
<td>1.830</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[3][10]</td>
<td>8.300</td>
<td>0.527</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[3][12]</td>
<td>8.389</td>
<td>0.547</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[3][13]</td>
<td>8.281</td>
<td>0.547</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[4][10]</td>
<td>8.059</td>
<td>1.016</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[4][12]</td>
<td>8.121</td>
<td>0.783</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[4][13]</td>
<td>8.714</td>
<td>0.527</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[5][10]</td>
<td>8.390</td>
<td>0.773</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[5][12]</td>
<td>8.300</td>
<td>0.770</td>
</tr>
<tr>
<td>3</td>
<td>seeddatabuffer[5][13]</td>
<td>7.970</td>
<td>1.057</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R25C26</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C25</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C26</td>
<td>79.17%</td>
</tr>
<tr>
<td>R26C26</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R27C29</td>
<td>77.78%</td>
</tr>
<tr>
<td>R27C31</td>
<td>77.78%</td>
</tr>
<tr>
<td>R26C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R26C31</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
