Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = erro_2.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/VHDL/erros_2/impl1 (searchpath added)
-p D:/RTL_FPGA/VHDL/erros_2 (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/VHDL/erros_2/erro_2.vhd
NGD file = erros_2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/RTL_FPGA/VHDL/erros_2/impl1". VHDL-1504
Analyzing VHDL file d:/rtl_fpga/vhdl/erros_2/erro_2.vhd. VHDL-1481
INFO - synthesis: d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(4): analyzing entity erro_2. VHDL-1012
INFO - synthesis: d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(12): analyzing architecture behaviour. VHDL-1010
unit erro_2 is not yet analyzed. VHDL-1485
WARNING - synthesis: Net saida has following drivers :
unit erro_2 is not yet analyzed. VHDL-1485
d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(4): executing erro_2(behaviour)

WARNING - synthesis: Net saida has following drivers :
	 instance i5

	 instance i4

ERROR - synthesis: d:/rtl_fpga/vhdl/erros_2/erro_2.vhd(18): net saida is constantly driven from multiple places at instance i4, on port o. VDB-1000
