|DE0_NANO
KEY[0] => mips:mips_0.reset
KEY[1] => ~NO_FANOUT~
CLOCK_50 => clkDiv:clkDiv_0.clock
LED[0] <= led_s[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= led_s[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= led_s[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= led_s[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= led_s[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= led_s[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= led_s[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= led_s[7].DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0
reset => datapath:datapath_c.reset
clk => datapath:datapath_c.clk
MemAddress[0] <= datapath:datapath_c.MemAddress[0]
MemAddress[1] <= datapath:datapath_c.MemAddress[1]
MemAddress[2] <= datapath:datapath_c.MemAddress[2]
MemAddress[3] <= datapath:datapath_c.MemAddress[3]
MemAddress[4] <= datapath:datapath_c.MemAddress[4]
MemAddress[5] <= datapath:datapath_c.MemAddress[5]
MemAddress[6] <= datapath:datapath_c.MemAddress[6]
MemAddress[7] <= datapath:datapath_c.MemAddress[7]
MemAddress[8] <= datapath:datapath_c.MemAddress[8]
MemAddress[9] <= datapath:datapath_c.MemAddress[9]
MemAddress[10] <= datapath:datapath_c.MemAddress[10]
MemAddress[11] <= datapath:datapath_c.MemAddress[11]
MemAddress[12] <= datapath:datapath_c.MemAddress[12]
MemAddress[13] <= datapath:datapath_c.MemAddress[13]
MemAddress[14] <= datapath:datapath_c.MemAddress[14]
MemAddress[15] <= datapath:datapath_c.MemAddress[15]
MemAddress[16] <= datapath:datapath_c.MemAddress[16]
MemAddress[17] <= datapath:datapath_c.MemAddress[17]
MemAddress[18] <= datapath:datapath_c.MemAddress[18]
MemAddress[19] <= datapath:datapath_c.MemAddress[19]
MemAddress[20] <= datapath:datapath_c.MemAddress[20]
MemAddress[21] <= datapath:datapath_c.MemAddress[21]
MemAddress[22] <= datapath:datapath_c.MemAddress[22]
MemAddress[23] <= datapath:datapath_c.MemAddress[23]
MemAddress[24] <= datapath:datapath_c.MemAddress[24]
MemAddress[25] <= datapath:datapath_c.MemAddress[25]
MemAddress[26] <= datapath:datapath_c.MemAddress[26]
MemAddress[27] <= datapath:datapath_c.MemAddress[27]
MemAddress[28] <= datapath:datapath_c.MemAddress[28]
MemAddress[29] <= datapath:datapath_c.MemAddress[29]
MemAddress[30] <= datapath:datapath_c.MemAddress[30]
MemAddress[31] <= datapath:datapath_c.MemAddress[31]
MemData[0] <= datapath:datapath_c.MemData[0]
MemData[1] <= datapath:datapath_c.MemData[1]
MemData[2] <= datapath:datapath_c.MemData[2]
MemData[3] <= datapath:datapath_c.MemData[3]
MemData[4] <= datapath:datapath_c.MemData[4]
MemData[5] <= datapath:datapath_c.MemData[5]
MemData[6] <= datapath:datapath_c.MemData[6]
MemData[7] <= datapath:datapath_c.MemData[7]
MemData[8] <= datapath:datapath_c.MemData[8]
MemData[9] <= datapath:datapath_c.MemData[9]
MemData[10] <= datapath:datapath_c.MemData[10]
MemData[11] <= datapath:datapath_c.MemData[11]
MemData[12] <= datapath:datapath_c.MemData[12]
MemData[13] <= datapath:datapath_c.MemData[13]
MemData[14] <= datapath:datapath_c.MemData[14]
MemData[15] <= datapath:datapath_c.MemData[15]
MemData[16] <= datapath:datapath_c.MemData[16]
MemData[17] <= datapath:datapath_c.MemData[17]
MemData[18] <= datapath:datapath_c.MemData[18]
MemData[19] <= datapath:datapath_c.MemData[19]
MemData[20] <= datapath:datapath_c.MemData[20]
MemData[21] <= datapath:datapath_c.MemData[21]
MemData[22] <= datapath:datapath_c.MemData[22]
MemData[23] <= datapath:datapath_c.MemData[23]
MemData[24] <= datapath:datapath_c.MemData[24]
MemData[25] <= datapath:datapath_c.MemData[25]
MemData[26] <= datapath:datapath_c.MemData[26]
MemData[27] <= datapath:datapath_c.MemData[27]
MemData[28] <= datapath:datapath_c.MemData[28]
MemData[29] <= datapath:datapath_c.MemData[29]
MemData[30] <= datapath:datapath_c.MemData[30]
MemData[31] <= datapath:datapath_c.MemData[31]
MemEna <= datapath:datapath_c.MemEna


|DE0_NANO|mips:mips_0|controller:controller_c
Op[0] => maindec:maindec_c.Op[0]
Op[1] => maindec:maindec_c.Op[1]
Op[2] => maindec:maindec_c.Op[2]
Op[3] => maindec:maindec_c.Op[3]
Op[4] => maindec:maindec_c.Op[4]
Op[5] => maindec:maindec_c.Op[5]
Funct[0] => aludec:aludec_c.funct[0]
Funct[1] => aludec:aludec_c.funct[1]
Funct[2] => aludec:aludec_c.funct[2]
Funct[3] => aludec:aludec_c.funct[3]
Funct[4] => aludec:aludec_c.funct[4]
Funct[5] => aludec:aludec_c.funct[5]
MemToReg <= maindec:maindec_c.MemToReg
MemWrite <= maindec:maindec_c.MemWrite
Branch <= maindec:maindec_c.Branch
AluSrc <= maindec:maindec_c.AluSrc
RegDst <= maindec:maindec_c.RegDst
RegWrite <= maindec:maindec_c.RegWrite
Jump <= maindec:maindec_c.Jump
AluControl[0] <= aludec:aludec_c.alucontrol[0]
AluControl[1] <= aludec:aludec_c.alucontrol[1]
AluControl[2] <= aludec:aludec_c.alucontrol[2]


|DE0_NANO|mips:mips_0|controller:controller_c|maindec:maindec_c
Op[0] => ~NO_FANOUT~
Op[1] => Mux0.IN19
Op[1] => Mux1.IN10
Op[1] => Mux5.IN5
Op[1] => Mux6.IN10
Op[2] => Mux0.IN18
Op[2] => Mux1.IN9
Op[2] => Mux6.IN9
Op[2] => Branch.DATAIN
Op[2] => AluOp[0].DATAIN
Op[3] => Mux0.IN17
Op[3] => Mux1.IN8
Op[3] => Mux2.IN5
Op[3] => Mux3.IN5
Op[3] => Mux4.IN5
Op[3] => Mux6.IN8
Op[4] => ~NO_FANOUT~
Op[5] => Mux0.IN16
Op[5] => Mux2.IN4
Op[5] => Mux3.IN4
Op[5] => Mux4.IN4
Op[5] => Mux5.IN4
RegDst <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
AluOp[0] <= Op[2].DB_MAX_OUTPUT_PORT_TYPE
AluOp[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Op[2].DB_MAX_OUTPUT_PORT_TYPE
AluSrc <= Mux2.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|controller:controller_c|aludec:aludec_c
funct[0] => Mux0.IN5
funct[1] => alucontrol.DATAA
funct[2] => alucontrol.DATAA
funct[3] => Mux0.IN4
funct[4] => ~NO_FANOUT~
funct[5] => ~NO_FANOUT~
aluop[0] => Equal0.IN1
aluop[0] => Equal1.IN1
aluop[1] => Equal0.IN0
aluop[1] => Equal1.IN0
alucontrol[0] <= alucontrol.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[1] <= alucontrol.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[2] <= alucontrol.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c
Jump => deex:decode_execute_C.JumpD
clk => fetch:fetch_c.clk
clk => ifde:fetch_decode_c.clk
clk => decode:decode_c.clk
clk => deex:decode_execute_C.clk
clk => exme:execute_memory_c.clk
clk => memory:memory_c.clk
clk => mewb:memory_writeback_c.clk
reset => fetch:fetch_c.reset
reset => ifde:fetch_decode_c.reset
reset => deex:decode_execute_C.reset
reset => exme:execute_memory_c.reset
reset => mewb:memory_writeback_c.reset
RegWrite => deex:decode_execute_C.RegWriteD
AluSrc => deex:decode_execute_C.AluSrcD
RegDst => deex:decode_execute_C.RegDstD
MemWrite => deex:decode_execute_C.MemWriteD
Branch => deex:decode_execute_C.BranchD
MemToReg => deex:decode_execute_C.MemToRegD
AluControl[0] => deex:decode_execute_C.AluControlD[0]
AluControl[1] => deex:decode_execute_C.AluControlD[1]
AluControl[2] => deex:decode_execute_C.AluControlD[2]
Instr[0] <= ifde:fetch_decode_c.InstrD[0]
Instr[1] <= ifde:fetch_decode_c.InstrD[1]
Instr[2] <= ifde:fetch_decode_c.InstrD[2]
Instr[3] <= ifde:fetch_decode_c.InstrD[3]
Instr[4] <= ifde:fetch_decode_c.InstrD[4]
Instr[5] <= ifde:fetch_decode_c.InstrD[5]
Instr[6] <= ifde:fetch_decode_c.InstrD[6]
Instr[7] <= ifde:fetch_decode_c.InstrD[7]
Instr[8] <= ifde:fetch_decode_c.InstrD[8]
Instr[9] <= ifde:fetch_decode_c.InstrD[9]
Instr[10] <= ifde:fetch_decode_c.InstrD[10]
Instr[11] <= ifde:fetch_decode_c.InstrD[11]
Instr[12] <= ifde:fetch_decode_c.InstrD[12]
Instr[13] <= ifde:fetch_decode_c.InstrD[13]
Instr[14] <= ifde:fetch_decode_c.InstrD[14]
Instr[15] <= ifde:fetch_decode_c.InstrD[15]
Instr[16] <= ifde:fetch_decode_c.InstrD[16]
Instr[17] <= ifde:fetch_decode_c.InstrD[17]
Instr[18] <= ifde:fetch_decode_c.InstrD[18]
Instr[19] <= ifde:fetch_decode_c.InstrD[19]
Instr[20] <= ifde:fetch_decode_c.InstrD[20]
Instr[21] <= ifde:fetch_decode_c.InstrD[21]
Instr[22] <= ifde:fetch_decode_c.InstrD[22]
Instr[23] <= ifde:fetch_decode_c.InstrD[23]
Instr[24] <= ifde:fetch_decode_c.InstrD[24]
Instr[25] <= ifde:fetch_decode_c.InstrD[25]
Instr[26] <= ifde:fetch_decode_c.InstrD[26]
Instr[27] <= ifde:fetch_decode_c.InstrD[27]
Instr[28] <= ifde:fetch_decode_c.InstrD[28]
Instr[29] <= ifde:fetch_decode_c.InstrD[29]
Instr[30] <= ifde:fetch_decode_c.InstrD[30]
Instr[31] <= ifde:fetch_decode_c.InstrD[31]
MemData[0] <= memory:memory_c.WriteDataOut[0]
MemData[1] <= memory:memory_c.WriteDataOut[1]
MemData[2] <= memory:memory_c.WriteDataOut[2]
MemData[3] <= memory:memory_c.WriteDataOut[3]
MemData[4] <= memory:memory_c.WriteDataOut[4]
MemData[5] <= memory:memory_c.WriteDataOut[5]
MemData[6] <= memory:memory_c.WriteDataOut[6]
MemData[7] <= memory:memory_c.WriteDataOut[7]
MemData[8] <= memory:memory_c.WriteDataOut[8]
MemData[9] <= memory:memory_c.WriteDataOut[9]
MemData[10] <= memory:memory_c.WriteDataOut[10]
MemData[11] <= memory:memory_c.WriteDataOut[11]
MemData[12] <= memory:memory_c.WriteDataOut[12]
MemData[13] <= memory:memory_c.WriteDataOut[13]
MemData[14] <= memory:memory_c.WriteDataOut[14]
MemData[15] <= memory:memory_c.WriteDataOut[15]
MemData[16] <= memory:memory_c.WriteDataOut[16]
MemData[17] <= memory:memory_c.WriteDataOut[17]
MemData[18] <= memory:memory_c.WriteDataOut[18]
MemData[19] <= memory:memory_c.WriteDataOut[19]
MemData[20] <= memory:memory_c.WriteDataOut[20]
MemData[21] <= memory:memory_c.WriteDataOut[21]
MemData[22] <= memory:memory_c.WriteDataOut[22]
MemData[23] <= memory:memory_c.WriteDataOut[23]
MemData[24] <= memory:memory_c.WriteDataOut[24]
MemData[25] <= memory:memory_c.WriteDataOut[25]
MemData[26] <= memory:memory_c.WriteDataOut[26]
MemData[27] <= memory:memory_c.WriteDataOut[27]
MemData[28] <= memory:memory_c.WriteDataOut[28]
MemData[29] <= memory:memory_c.WriteDataOut[29]
MemData[30] <= memory:memory_c.WriteDataOut[30]
MemData[31] <= memory:memory_c.WriteDataOut[31]
MemAddress[0] <= memory:memory_c.AluResultOut[0]
MemAddress[1] <= memory:memory_c.AluResultOut[1]
MemAddress[2] <= memory:memory_c.AluResultOut[2]
MemAddress[3] <= memory:memory_c.AluResultOut[3]
MemAddress[4] <= memory:memory_c.AluResultOut[4]
MemAddress[5] <= memory:memory_c.AluResultOut[5]
MemAddress[6] <= memory:memory_c.AluResultOut[6]
MemAddress[7] <= memory:memory_c.AluResultOut[7]
MemAddress[8] <= memory:memory_c.AluResultOut[8]
MemAddress[9] <= memory:memory_c.AluResultOut[9]
MemAddress[10] <= memory:memory_c.AluResultOut[10]
MemAddress[11] <= memory:memory_c.AluResultOut[11]
MemAddress[12] <= memory:memory_c.AluResultOut[12]
MemAddress[13] <= memory:memory_c.AluResultOut[13]
MemAddress[14] <= memory:memory_c.AluResultOut[14]
MemAddress[15] <= memory:memory_c.AluResultOut[15]
MemAddress[16] <= memory:memory_c.AluResultOut[16]
MemAddress[17] <= memory:memory_c.AluResultOut[17]
MemAddress[18] <= memory:memory_c.AluResultOut[18]
MemAddress[19] <= memory:memory_c.AluResultOut[19]
MemAddress[20] <= memory:memory_c.AluResultOut[20]
MemAddress[21] <= memory:memory_c.AluResultOut[21]
MemAddress[22] <= memory:memory_c.AluResultOut[22]
MemAddress[23] <= memory:memory_c.AluResultOut[23]
MemAddress[24] <= memory:memory_c.AluResultOut[24]
MemAddress[25] <= memory:memory_c.AluResultOut[25]
MemAddress[26] <= memory:memory_c.AluResultOut[26]
MemAddress[27] <= memory:memory_c.AluResultOut[27]
MemAddress[28] <= memory:memory_c.AluResultOut[28]
MemAddress[29] <= memory:memory_c.AluResultOut[29]
MemAddress[30] <= memory:memory_c.AluResultOut[30]
MemAddress[31] <= memory:memory_c.AluResultOut[31]
MemEna <= memory:memory_c.MemWriteEna


|DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c
PCBranch[0] => mux2:PCMux.d1[0]
PCBranch[1] => mux2:PCMux.d1[1]
PCBranch[2] => mux2:PCMux.d1[2]
PCBranch[3] => mux2:PCMux.d1[3]
PCBranch[4] => mux2:PCMux.d1[4]
PCBranch[5] => mux2:PCMux.d1[5]
PCBranch[6] => mux2:PCMux.d1[6]
PCBranch[7] => mux2:PCMux.d1[7]
PCBranch[8] => mux2:PCMux.d1[8]
PCBranch[9] => mux2:PCMux.d1[9]
PCBranch[10] => mux2:PCMux.d1[10]
PCBranch[11] => mux2:PCMux.d1[11]
PCBranch[12] => mux2:PCMux.d1[12]
PCBranch[13] => mux2:PCMux.d1[13]
PCBranch[14] => mux2:PCMux.d1[14]
PCBranch[15] => mux2:PCMux.d1[15]
PCBranch[16] => mux2:PCMux.d1[16]
PCBranch[17] => mux2:PCMux.d1[17]
PCBranch[18] => mux2:PCMux.d1[18]
PCBranch[19] => mux2:PCMux.d1[19]
PCBranch[20] => mux2:PCMux.d1[20]
PCBranch[21] => mux2:PCMux.d1[21]
PCBranch[22] => mux2:PCMux.d1[22]
PCBranch[23] => mux2:PCMux.d1[23]
PCBranch[24] => mux2:PCMux.d1[24]
PCBranch[25] => mux2:PCMux.d1[25]
PCBranch[26] => mux2:PCMux.d1[26]
PCBranch[27] => mux2:PCMux.d1[27]
PCBranch[28] => mux2:PCMux.d1[28]
PCBranch[29] => mux2:PCMux.d1[29]
PCBranch[30] => mux2:PCMux.d1[30]
PCBranch[31] => mux2:PCMux.d1[31]
PCSrc => mux2:PCMux.s
Jump => mux2:JumpMux.s
reset => flopr:PCFF.reset
clk => flopr:PCFF.clk
PCPlus4[0] <= adder:PCAdder.y[0]
PCPlus4[1] <= adder:PCAdder.y[1]
PCPlus4[2] <= adder:PCAdder.y[2]
PCPlus4[3] <= adder:PCAdder.y[3]
PCPlus4[4] <= adder:PCAdder.y[4]
PCPlus4[5] <= adder:PCAdder.y[5]
PCPlus4[6] <= adder:PCAdder.y[6]
PCPlus4[7] <= adder:PCAdder.y[7]
PCPlus4[8] <= adder:PCAdder.y[8]
PCPlus4[9] <= adder:PCAdder.y[9]
PCPlus4[10] <= adder:PCAdder.y[10]
PCPlus4[11] <= adder:PCAdder.y[11]
PCPlus4[12] <= adder:PCAdder.y[12]
PCPlus4[13] <= adder:PCAdder.y[13]
PCPlus4[14] <= adder:PCAdder.y[14]
PCPlus4[15] <= adder:PCAdder.y[15]
PCPlus4[16] <= adder:PCAdder.y[16]
PCPlus4[17] <= adder:PCAdder.y[17]
PCPlus4[18] <= adder:PCAdder.y[18]
PCPlus4[19] <= adder:PCAdder.y[19]
PCPlus4[20] <= adder:PCAdder.y[20]
PCPlus4[21] <= adder:PCAdder.y[21]
PCPlus4[22] <= adder:PCAdder.y[22]
PCPlus4[23] <= adder:PCAdder.y[23]
PCPlus4[24] <= adder:PCAdder.y[24]
PCPlus4[25] <= adder:PCAdder.y[25]
PCPlus4[26] <= adder:PCAdder.y[26]
PCPlus4[27] <= adder:PCAdder.y[27]
PCPlus4[28] <= adder:PCAdder.y[28]
PCPlus4[29] <= adder:PCAdder.y[29]
PCPlus4[30] <= adder:PCAdder.y[30]
PCPlus4[31] <= adder:PCAdder.y[31]
Instr[0] <= imem:IMemory.q[0]
Instr[1] <= imem:IMemory.q[1]
Instr[2] <= imem:IMemory.q[2]
Instr[3] <= imem:IMemory.q[3]
Instr[4] <= imem:IMemory.q[4]
Instr[5] <= imem:IMemory.q[5]
Instr[6] <= imem:IMemory.q[6]
Instr[7] <= imem:IMemory.q[7]
Instr[8] <= imem:IMemory.q[8]
Instr[9] <= imem:IMemory.q[9]
Instr[10] <= imem:IMemory.q[10]
Instr[11] <= imem:IMemory.q[11]
Instr[12] <= imem:IMemory.q[12]
Instr[13] <= imem:IMemory.q[13]
Instr[14] <= imem:IMemory.q[14]
Instr[15] <= imem:IMemory.q[15]
Instr[16] <= imem:IMemory.q[16]
Instr[17] <= imem:IMemory.q[17]
Instr[18] <= imem:IMemory.q[18]
Instr[19] <= imem:IMemory.q[19]
Instr[20] <= imem:IMemory.q[20]
Instr[21] <= imem:IMemory.q[21]
Instr[22] <= imem:IMemory.q[22]
Instr[23] <= imem:IMemory.q[23]
Instr[24] <= imem:IMemory.q[24]
Instr[25] <= imem:IMemory.q[25]
Instr[26] <= imem:IMemory.q[26]
Instr[27] <= imem:IMemory.q[27]
Instr[28] <= imem:IMemory.q[28]
Instr[29] <= imem:IMemory.q[29]
Instr[30] <= imem:IMemory.q[30]
Instr[31] <= imem:IMemory.q[31]


|DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:PCMux
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|mux2:JumpMux
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|flopr:PCFF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|imem:IMemory
address[0] => rom.RADDR
address[1] => rom.RADDR1
address[2] => rom.RADDR2
address[3] => rom.RADDR3
address[4] => rom.RADDR4
address[5] => rom.RADDR5
q[0] <= rom.DATAOUT
q[1] <= rom.DATAOUT1
q[2] <= rom.DATAOUT2
q[3] <= rom.DATAOUT3
q[4] <= rom.DATAOUT4
q[5] <= rom.DATAOUT5
q[6] <= rom.DATAOUT6
q[7] <= rom.DATAOUT7
q[8] <= rom.DATAOUT8
q[9] <= rom.DATAOUT9
q[10] <= rom.DATAOUT10
q[11] <= rom.DATAOUT11
q[12] <= rom.DATAOUT12
q[13] <= rom.DATAOUT13
q[14] <= rom.DATAOUT14
q[15] <= rom.DATAOUT15
q[16] <= rom.DATAOUT16
q[17] <= rom.DATAOUT17
q[18] <= rom.DATAOUT18
q[19] <= rom.DATAOUT19
q[20] <= rom.DATAOUT20
q[21] <= rom.DATAOUT21
q[22] <= rom.DATAOUT22
q[23] <= rom.DATAOUT23
q[24] <= rom.DATAOUT24
q[25] <= rom.DATAOUT25
q[26] <= rom.DATAOUT26
q[27] <= rom.DATAOUT27
q[28] <= rom.DATAOUT28
q[29] <= rom.DATAOUT29
q[30] <= rom.DATAOUT30
q[31] <= rom.DATAOUT31


|DE0_NANO|mips:mips_0|datapath:datapath_c|fetch:fetch_c|adder:PCAdder
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c
reset => flopr:Instr_FF.reset
reset => flopr:PCPlus_FF.reset
clk => flopr:Instr_FF.clk
clk => flopr:PCPlus_FF.clk
InstrF[0] => flopr:Instr_FF.d[0]
InstrF[1] => flopr:Instr_FF.d[1]
InstrF[2] => flopr:Instr_FF.d[2]
InstrF[3] => flopr:Instr_FF.d[3]
InstrF[4] => flopr:Instr_FF.d[4]
InstrF[5] => flopr:Instr_FF.d[5]
InstrF[6] => flopr:Instr_FF.d[6]
InstrF[7] => flopr:Instr_FF.d[7]
InstrF[8] => flopr:Instr_FF.d[8]
InstrF[9] => flopr:Instr_FF.d[9]
InstrF[10] => flopr:Instr_FF.d[10]
InstrF[11] => flopr:Instr_FF.d[11]
InstrF[12] => flopr:Instr_FF.d[12]
InstrF[13] => flopr:Instr_FF.d[13]
InstrF[14] => flopr:Instr_FF.d[14]
InstrF[15] => flopr:Instr_FF.d[15]
InstrF[16] => flopr:Instr_FF.d[16]
InstrF[17] => flopr:Instr_FF.d[17]
InstrF[18] => flopr:Instr_FF.d[18]
InstrF[19] => flopr:Instr_FF.d[19]
InstrF[20] => flopr:Instr_FF.d[20]
InstrF[21] => flopr:Instr_FF.d[21]
InstrF[22] => flopr:Instr_FF.d[22]
InstrF[23] => flopr:Instr_FF.d[23]
InstrF[24] => flopr:Instr_FF.d[24]
InstrF[25] => flopr:Instr_FF.d[25]
InstrF[26] => flopr:Instr_FF.d[26]
InstrF[27] => flopr:Instr_FF.d[27]
InstrF[28] => flopr:Instr_FF.d[28]
InstrF[29] => flopr:Instr_FF.d[29]
InstrF[30] => flopr:Instr_FF.d[30]
InstrF[31] => flopr:Instr_FF.d[31]
PCPlus4F[0] => flopr:PCPlus_FF.d[0]
PCPlus4F[1] => flopr:PCPlus_FF.d[1]
PCPlus4F[2] => flopr:PCPlus_FF.d[2]
PCPlus4F[3] => flopr:PCPlus_FF.d[3]
PCPlus4F[4] => flopr:PCPlus_FF.d[4]
PCPlus4F[5] => flopr:PCPlus_FF.d[5]
PCPlus4F[6] => flopr:PCPlus_FF.d[6]
PCPlus4F[7] => flopr:PCPlus_FF.d[7]
PCPlus4F[8] => flopr:PCPlus_FF.d[8]
PCPlus4F[9] => flopr:PCPlus_FF.d[9]
PCPlus4F[10] => flopr:PCPlus_FF.d[10]
PCPlus4F[11] => flopr:PCPlus_FF.d[11]
PCPlus4F[12] => flopr:PCPlus_FF.d[12]
PCPlus4F[13] => flopr:PCPlus_FF.d[13]
PCPlus4F[14] => flopr:PCPlus_FF.d[14]
PCPlus4F[15] => flopr:PCPlus_FF.d[15]
PCPlus4F[16] => flopr:PCPlus_FF.d[16]
PCPlus4F[17] => flopr:PCPlus_FF.d[17]
PCPlus4F[18] => flopr:PCPlus_FF.d[18]
PCPlus4F[19] => flopr:PCPlus_FF.d[19]
PCPlus4F[20] => flopr:PCPlus_FF.d[20]
PCPlus4F[21] => flopr:PCPlus_FF.d[21]
PCPlus4F[22] => flopr:PCPlus_FF.d[22]
PCPlus4F[23] => flopr:PCPlus_FF.d[23]
PCPlus4F[24] => flopr:PCPlus_FF.d[24]
PCPlus4F[25] => flopr:PCPlus_FF.d[25]
PCPlus4F[26] => flopr:PCPlus_FF.d[26]
PCPlus4F[27] => flopr:PCPlus_FF.d[27]
PCPlus4F[28] => flopr:PCPlus_FF.d[28]
PCPlus4F[29] => flopr:PCPlus_FF.d[29]
PCPlus4F[30] => flopr:PCPlus_FF.d[30]
PCPlus4F[31] => flopr:PCPlus_FF.d[31]
InstrD[0] <= flopr:Instr_FF.q[0]
InstrD[1] <= flopr:Instr_FF.q[1]
InstrD[2] <= flopr:Instr_FF.q[2]
InstrD[3] <= flopr:Instr_FF.q[3]
InstrD[4] <= flopr:Instr_FF.q[4]
InstrD[5] <= flopr:Instr_FF.q[5]
InstrD[6] <= flopr:Instr_FF.q[6]
InstrD[7] <= flopr:Instr_FF.q[7]
InstrD[8] <= flopr:Instr_FF.q[8]
InstrD[9] <= flopr:Instr_FF.q[9]
InstrD[10] <= flopr:Instr_FF.q[10]
InstrD[11] <= flopr:Instr_FF.q[11]
InstrD[12] <= flopr:Instr_FF.q[12]
InstrD[13] <= flopr:Instr_FF.q[13]
InstrD[14] <= flopr:Instr_FF.q[14]
InstrD[15] <= flopr:Instr_FF.q[15]
InstrD[16] <= flopr:Instr_FF.q[16]
InstrD[17] <= flopr:Instr_FF.q[17]
InstrD[18] <= flopr:Instr_FF.q[18]
InstrD[19] <= flopr:Instr_FF.q[19]
InstrD[20] <= flopr:Instr_FF.q[20]
InstrD[21] <= flopr:Instr_FF.q[21]
InstrD[22] <= flopr:Instr_FF.q[22]
InstrD[23] <= flopr:Instr_FF.q[23]
InstrD[24] <= flopr:Instr_FF.q[24]
InstrD[25] <= flopr:Instr_FF.q[25]
InstrD[26] <= flopr:Instr_FF.q[26]
InstrD[27] <= flopr:Instr_FF.q[27]
InstrD[28] <= flopr:Instr_FF.q[28]
InstrD[29] <= flopr:Instr_FF.q[29]
InstrD[30] <= flopr:Instr_FF.q[30]
InstrD[31] <= flopr:Instr_FF.q[31]
PCPlus4D[0] <= flopr:PCPlus_FF.q[0]
PCPlus4D[1] <= flopr:PCPlus_FF.q[1]
PCPlus4D[2] <= flopr:PCPlus_FF.q[2]
PCPlus4D[3] <= flopr:PCPlus_FF.q[3]
PCPlus4D[4] <= flopr:PCPlus_FF.q[4]
PCPlus4D[5] <= flopr:PCPlus_FF.q[5]
PCPlus4D[6] <= flopr:PCPlus_FF.q[6]
PCPlus4D[7] <= flopr:PCPlus_FF.q[7]
PCPlus4D[8] <= flopr:PCPlus_FF.q[8]
PCPlus4D[9] <= flopr:PCPlus_FF.q[9]
PCPlus4D[10] <= flopr:PCPlus_FF.q[10]
PCPlus4D[11] <= flopr:PCPlus_FF.q[11]
PCPlus4D[12] <= flopr:PCPlus_FF.q[12]
PCPlus4D[13] <= flopr:PCPlus_FF.q[13]
PCPlus4D[14] <= flopr:PCPlus_FF.q[14]
PCPlus4D[15] <= flopr:PCPlus_FF.q[15]
PCPlus4D[16] <= flopr:PCPlus_FF.q[16]
PCPlus4D[17] <= flopr:PCPlus_FF.q[17]
PCPlus4D[18] <= flopr:PCPlus_FF.q[18]
PCPlus4D[19] <= flopr:PCPlus_FF.q[19]
PCPlus4D[20] <= flopr:PCPlus_FF.q[20]
PCPlus4D[21] <= flopr:PCPlus_FF.q[21]
PCPlus4D[22] <= flopr:PCPlus_FF.q[22]
PCPlus4D[23] <= flopr:PCPlus_FF.q[23]
PCPlus4D[24] <= flopr:PCPlus_FF.q[24]
PCPlus4D[25] <= flopr:PCPlus_FF.q[25]
PCPlus4D[26] <= flopr:PCPlus_FF.q[26]
PCPlus4D[27] <= flopr:PCPlus_FF.q[27]
PCPlus4D[28] <= flopr:PCPlus_FF.q[28]
PCPlus4D[29] <= flopr:PCPlus_FF.q[29]
PCPlus4D[30] <= flopr:PCPlus_FF.q[30]
PCPlus4D[31] <= flopr:PCPlus_FF.q[31]


|DE0_NANO|mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:Instr_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|ifde:fetch_decode_c|flopr:PCPlus_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c
clk => regfile:registers.clk
RegWrite => regfile:registers.we3
WriteReg[0] => regfile:registers.wa3[0]
WriteReg[1] => regfile:registers.wa3[1]
WriteReg[2] => regfile:registers.wa3[2]
WriteReg[3] => regfile:registers.wa3[3]
WriteReg[4] => regfile:registers.wa3[4]
Instr[0] => signext:signextend.a[0]
Instr[1] => signext:signextend.a[1]
Instr[2] => signext:signextend.a[2]
Instr[3] => signext:signextend.a[3]
Instr[4] => signext:signextend.a[4]
Instr[5] => signext:signextend.a[5]
Instr[6] => signext:signextend.a[6]
Instr[7] => signext:signextend.a[7]
Instr[8] => signext:signextend.a[8]
Instr[9] => signext:signextend.a[9]
Instr[10] => signext:signextend.a[10]
Instr[11] => signext:signextend.a[11]
Instr[12] => signext:signextend.a[12]
Instr[13] => signext:signextend.a[13]
Instr[14] => signext:signextend.a[14]
Instr[15] => signext:signextend.a[15]
Instr[16] => regfile:registers.ra2[0]
Instr[17] => regfile:registers.ra2[1]
Instr[18] => regfile:registers.ra2[2]
Instr[19] => regfile:registers.ra2[3]
Instr[20] => regfile:registers.ra2[4]
Instr[21] => regfile:registers.ra1[0]
Instr[22] => regfile:registers.ra1[1]
Instr[23] => regfile:registers.ra1[2]
Instr[24] => regfile:registers.ra1[3]
Instr[25] => regfile:registers.ra1[4]
Instr[26] => ~NO_FANOUT~
Instr[27] => ~NO_FANOUT~
Instr[28] => ~NO_FANOUT~
Instr[29] => ~NO_FANOUT~
Instr[30] => ~NO_FANOUT~
Instr[31] => ~NO_FANOUT~
Result[0] => regfile:registers.wd3[0]
Result[1] => regfile:registers.wd3[1]
Result[2] => regfile:registers.wd3[2]
Result[3] => regfile:registers.wd3[3]
Result[4] => regfile:registers.wd3[4]
Result[5] => regfile:registers.wd3[5]
Result[6] => regfile:registers.wd3[6]
Result[7] => regfile:registers.wd3[7]
Result[8] => regfile:registers.wd3[8]
Result[9] => regfile:registers.wd3[9]
Result[10] => regfile:registers.wd3[10]
Result[11] => regfile:registers.wd3[11]
Result[12] => regfile:registers.wd3[12]
Result[13] => regfile:registers.wd3[13]
Result[14] => regfile:registers.wd3[14]
Result[15] => regfile:registers.wd3[15]
Result[16] => regfile:registers.wd3[16]
Result[17] => regfile:registers.wd3[17]
Result[18] => regfile:registers.wd3[18]
Result[19] => regfile:registers.wd3[19]
Result[20] => regfile:registers.wd3[20]
Result[21] => regfile:registers.wd3[21]
Result[22] => regfile:registers.wd3[22]
Result[23] => regfile:registers.wd3[23]
Result[24] => regfile:registers.wd3[24]
Result[25] => regfile:registers.wd3[25]
Result[26] => regfile:registers.wd3[26]
Result[27] => regfile:registers.wd3[27]
Result[28] => regfile:registers.wd3[28]
Result[29] => regfile:registers.wd3[29]
Result[30] => regfile:registers.wd3[30]
Result[31] => regfile:registers.wd3[31]
rd1[0] <= regfile:registers.rd1[0]
rd1[1] <= regfile:registers.rd1[1]
rd1[2] <= regfile:registers.rd1[2]
rd1[3] <= regfile:registers.rd1[3]
rd1[4] <= regfile:registers.rd1[4]
rd1[5] <= regfile:registers.rd1[5]
rd1[6] <= regfile:registers.rd1[6]
rd1[7] <= regfile:registers.rd1[7]
rd1[8] <= regfile:registers.rd1[8]
rd1[9] <= regfile:registers.rd1[9]
rd1[10] <= regfile:registers.rd1[10]
rd1[11] <= regfile:registers.rd1[11]
rd1[12] <= regfile:registers.rd1[12]
rd1[13] <= regfile:registers.rd1[13]
rd1[14] <= regfile:registers.rd1[14]
rd1[15] <= regfile:registers.rd1[15]
rd1[16] <= regfile:registers.rd1[16]
rd1[17] <= regfile:registers.rd1[17]
rd1[18] <= regfile:registers.rd1[18]
rd1[19] <= regfile:registers.rd1[19]
rd1[20] <= regfile:registers.rd1[20]
rd1[21] <= regfile:registers.rd1[21]
rd1[22] <= regfile:registers.rd1[22]
rd1[23] <= regfile:registers.rd1[23]
rd1[24] <= regfile:registers.rd1[24]
rd1[25] <= regfile:registers.rd1[25]
rd1[26] <= regfile:registers.rd1[26]
rd1[27] <= regfile:registers.rd1[27]
rd1[28] <= regfile:registers.rd1[28]
rd1[29] <= regfile:registers.rd1[29]
rd1[30] <= regfile:registers.rd1[30]
rd1[31] <= regfile:registers.rd1[31]
rd2[0] <= regfile:registers.rd2[0]
rd2[1] <= regfile:registers.rd2[1]
rd2[2] <= regfile:registers.rd2[2]
rd2[3] <= regfile:registers.rd2[3]
rd2[4] <= regfile:registers.rd2[4]
rd2[5] <= regfile:registers.rd2[5]
rd2[6] <= regfile:registers.rd2[6]
rd2[7] <= regfile:registers.rd2[7]
rd2[8] <= regfile:registers.rd2[8]
rd2[9] <= regfile:registers.rd2[9]
rd2[10] <= regfile:registers.rd2[10]
rd2[11] <= regfile:registers.rd2[11]
rd2[12] <= regfile:registers.rd2[12]
rd2[13] <= regfile:registers.rd2[13]
rd2[14] <= regfile:registers.rd2[14]
rd2[15] <= regfile:registers.rd2[15]
rd2[16] <= regfile:registers.rd2[16]
rd2[17] <= regfile:registers.rd2[17]
rd2[18] <= regfile:registers.rd2[18]
rd2[19] <= regfile:registers.rd2[19]
rd2[20] <= regfile:registers.rd2[20]
rd2[21] <= regfile:registers.rd2[21]
rd2[22] <= regfile:registers.rd2[22]
rd2[23] <= regfile:registers.rd2[23]
rd2[24] <= regfile:registers.rd2[24]
rd2[25] <= regfile:registers.rd2[25]
rd2[26] <= regfile:registers.rd2[26]
rd2[27] <= regfile:registers.rd2[27]
rd2[28] <= regfile:registers.rd2[28]
rd2[29] <= regfile:registers.rd2[29]
rd2[30] <= regfile:registers.rd2[30]
rd2[31] <= regfile:registers.rd2[31]
Signlmm[0] <= signext:signextend.y[0]
Signlmm[1] <= signext:signextend.y[1]
Signlmm[2] <= signext:signextend.y[2]
Signlmm[3] <= signext:signextend.y[3]
Signlmm[4] <= signext:signextend.y[4]
Signlmm[5] <= signext:signextend.y[5]
Signlmm[6] <= signext:signextend.y[6]
Signlmm[7] <= signext:signextend.y[7]
Signlmm[8] <= signext:signextend.y[8]
Signlmm[9] <= signext:signextend.y[9]
Signlmm[10] <= signext:signextend.y[10]
Signlmm[11] <= signext:signextend.y[11]
Signlmm[12] <= signext:signextend.y[12]
Signlmm[13] <= signext:signextend.y[13]
Signlmm[14] <= signext:signextend.y[14]
Signlmm[15] <= signext:signextend.y[15]
Signlmm[16] <= signext:signextend.y[16]
Signlmm[17] <= signext:signextend.y[17]
Signlmm[18] <= signext:signextend.y[18]
Signlmm[19] <= signext:signextend.y[19]
Signlmm[20] <= signext:signextend.y[20]
Signlmm[21] <= signext:signextend.y[21]
Signlmm[22] <= signext:signextend.y[22]
Signlmm[23] <= signext:signextend.y[23]
Signlmm[24] <= signext:signextend.y[24]
Signlmm[25] <= signext:signextend.y[25]
Signlmm[26] <= signext:signextend.y[26]
Signlmm[27] <= signext:signextend.y[27]
Signlmm[28] <= signext:signextend.y[28]
Signlmm[29] <= signext:signextend.y[29]
Signlmm[30] <= signext:signextend.y[30]
Signlmm[31] <= signext:signextend.y[31]


|DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c|signext:signextend
a[0] => y[0].DATAIN
a[1] => y[1].DATAIN
a[2] => y[2].DATAIN
a[3] => y[3].DATAIN
a[4] => y[4].DATAIN
a[5] => y[5].DATAIN
a[6] => y[6].DATAIN
a[7] => y[7].DATAIN
a[8] => y[8].DATAIN
a[9] => y[9].DATAIN
a[10] => y[10].DATAIN
a[11] => y[11].DATAIN
a[12] => y[12].DATAIN
a[13] => y[13].DATAIN
a[14] => y[14].DATAIN
a[15] => y[15].DATAIN
a[15] => y[31].DATAIN
a[15] => y[30].DATAIN
a[15] => y[29].DATAIN
a[15] => y[28].DATAIN
a[15] => y[27].DATAIN
a[15] => y[26].DATAIN
a[15] => y[25].DATAIN
a[15] => y[24].DATAIN
a[15] => y[23].DATAIN
a[15] => y[22].DATAIN
a[15] => y[21].DATAIN
a[15] => y[20].DATAIN
a[15] => y[19].DATAIN
a[15] => y[18].DATAIN
a[15] => y[17].DATAIN
a[15] => y[16].DATAIN
y[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= a[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|decode:decode_c|regfile:registers
we3 => memory~37.DATAIN
we3 => memory.WE
clk => memory~37.CLK
clk => memory~0.CLK
clk => memory~1.CLK
clk => memory~2.CLK
clk => memory~3.CLK
clk => memory~4.CLK
clk => memory~5.CLK
clk => memory~6.CLK
clk => memory~7.CLK
clk => memory~8.CLK
clk => memory~9.CLK
clk => memory~10.CLK
clk => memory~11.CLK
clk => memory~12.CLK
clk => memory~13.CLK
clk => memory~14.CLK
clk => memory~15.CLK
clk => memory~16.CLK
clk => memory~17.CLK
clk => memory~18.CLK
clk => memory~19.CLK
clk => memory~20.CLK
clk => memory~21.CLK
clk => memory~22.CLK
clk => memory~23.CLK
clk => memory~24.CLK
clk => memory~25.CLK
clk => memory~26.CLK
clk => memory~27.CLK
clk => memory~28.CLK
clk => memory~29.CLK
clk => memory~30.CLK
clk => memory~31.CLK
clk => memory~32.CLK
clk => memory~33.CLK
clk => memory~34.CLK
clk => memory~35.CLK
clk => memory~36.CLK
clk => memory.CLK0
wd3[0] => memory~36.DATAIN
wd3[0] => memory.DATAIN
wd3[1] => memory~35.DATAIN
wd3[1] => memory.DATAIN1
wd3[2] => memory~34.DATAIN
wd3[2] => memory.DATAIN2
wd3[3] => memory~33.DATAIN
wd3[3] => memory.DATAIN3
wd3[4] => memory~32.DATAIN
wd3[4] => memory.DATAIN4
wd3[5] => memory~31.DATAIN
wd3[5] => memory.DATAIN5
wd3[6] => memory~30.DATAIN
wd3[6] => memory.DATAIN6
wd3[7] => memory~29.DATAIN
wd3[7] => memory.DATAIN7
wd3[8] => memory~28.DATAIN
wd3[8] => memory.DATAIN8
wd3[9] => memory~27.DATAIN
wd3[9] => memory.DATAIN9
wd3[10] => memory~26.DATAIN
wd3[10] => memory.DATAIN10
wd3[11] => memory~25.DATAIN
wd3[11] => memory.DATAIN11
wd3[12] => memory~24.DATAIN
wd3[12] => memory.DATAIN12
wd3[13] => memory~23.DATAIN
wd3[13] => memory.DATAIN13
wd3[14] => memory~22.DATAIN
wd3[14] => memory.DATAIN14
wd3[15] => memory~21.DATAIN
wd3[15] => memory.DATAIN15
wd3[16] => memory~20.DATAIN
wd3[16] => memory.DATAIN16
wd3[17] => memory~19.DATAIN
wd3[17] => memory.DATAIN17
wd3[18] => memory~18.DATAIN
wd3[18] => memory.DATAIN18
wd3[19] => memory~17.DATAIN
wd3[19] => memory.DATAIN19
wd3[20] => memory~16.DATAIN
wd3[20] => memory.DATAIN20
wd3[21] => memory~15.DATAIN
wd3[21] => memory.DATAIN21
wd3[22] => memory~14.DATAIN
wd3[22] => memory.DATAIN22
wd3[23] => memory~13.DATAIN
wd3[23] => memory.DATAIN23
wd3[24] => memory~12.DATAIN
wd3[24] => memory.DATAIN24
wd3[25] => memory~11.DATAIN
wd3[25] => memory.DATAIN25
wd3[26] => memory~10.DATAIN
wd3[26] => memory.DATAIN26
wd3[27] => memory~9.DATAIN
wd3[27] => memory.DATAIN27
wd3[28] => memory~8.DATAIN
wd3[28] => memory.DATAIN28
wd3[29] => memory~7.DATAIN
wd3[29] => memory.DATAIN29
wd3[30] => memory~6.DATAIN
wd3[30] => memory.DATAIN30
wd3[31] => memory~5.DATAIN
wd3[31] => memory.DATAIN31
ra1[0] => Equal0.IN4
ra1[0] => memory.RADDR
ra1[1] => Equal0.IN3
ra1[1] => memory.RADDR1
ra1[2] => Equal0.IN2
ra1[2] => memory.RADDR2
ra1[3] => Equal0.IN1
ra1[3] => memory.RADDR3
ra1[4] => Equal0.IN0
ra1[4] => memory.RADDR4
ra2[0] => Equal1.IN4
ra2[0] => memory.PORTBRADDR
ra2[1] => Equal1.IN3
ra2[1] => memory.PORTBRADDR1
ra2[2] => Equal1.IN2
ra2[2] => memory.PORTBRADDR2
ra2[3] => Equal1.IN1
ra2[3] => memory.PORTBRADDR3
ra2[4] => Equal1.IN0
ra2[4] => memory.PORTBRADDR4
wa3[0] => memory~4.DATAIN
wa3[0] => memory.WADDR
wa3[1] => memory~3.DATAIN
wa3[1] => memory.WADDR1
wa3[2] => memory~2.DATAIN
wa3[2] => memory.WADDR2
wa3[3] => memory~1.DATAIN
wa3[3] => memory.WADDR3
wa3[4] => memory~0.DATAIN
wa3[4] => memory.WADDR4
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C
reset => flopr:RD1_FF.reset
reset => flopr:RD2_FF.reset
reset => flopr:PCPlus_FF.reset
reset => flopr:Signlmm_FF.reset
reset => flopr:Rt_FF.reset
reset => flopr:Rd_FF.reset
reset => flopr:AluControl_FF.reset
reset => flopr1:Jump_FF.reset
reset => flopr1:Branch_FF.reset
reset => flopr1:AluSrc_FF.reset
reset => flopr1:RegDst_FF.reset
reset => flopr1:RegWrite_FF.reset
reset => flopr1:MemToReg_FF.reset
reset => flopr1:MemWrite_FF.reset
clk => flopr:RD1_FF.clk
clk => flopr:RD2_FF.clk
clk => flopr:PCPlus_FF.clk
clk => flopr:Signlmm_FF.clk
clk => flopr:Rt_FF.clk
clk => flopr:Rd_FF.clk
clk => flopr:AluControl_FF.clk
clk => flopr1:Jump_FF.clk
clk => flopr1:Branch_FF.clk
clk => flopr1:AluSrc_FF.clk
clk => flopr1:RegDst_FF.clk
clk => flopr1:RegWrite_FF.clk
clk => flopr1:MemToReg_FF.clk
clk => flopr1:MemWrite_FF.clk
RtD[0] => flopr:Rt_FF.d[0]
RtD[1] => flopr:Rt_FF.d[1]
RtD[2] => flopr:Rt_FF.d[2]
RtD[3] => flopr:Rt_FF.d[3]
RtD[4] => flopr:Rt_FF.d[4]
RdD[0] => flopr:Rd_FF.d[0]
RdD[1] => flopr:Rd_FF.d[1]
RdD[2] => flopr:Rd_FF.d[2]
RdD[3] => flopr:Rd_FF.d[3]
RdD[4] => flopr:Rd_FF.d[4]
RtE[0] <= flopr:Rt_FF.q[0]
RtE[1] <= flopr:Rt_FF.q[1]
RtE[2] <= flopr:Rt_FF.q[2]
RtE[3] <= flopr:Rt_FF.q[3]
RtE[4] <= flopr:Rt_FF.q[4]
RdE[0] <= flopr:Rd_FF.q[0]
RdE[1] <= flopr:Rd_FF.q[1]
RdE[2] <= flopr:Rd_FF.q[2]
RdE[3] <= flopr:Rd_FF.q[3]
RdE[4] <= flopr:Rd_FF.q[4]
AluControlD[0] => flopr:AluControl_FF.d[0]
AluControlD[1] => flopr:AluControl_FF.d[1]
AluControlD[2] => flopr:AluControl_FF.d[2]
AluControlE[0] <= flopr:AluControl_FF.q[0]
AluControlE[1] <= flopr:AluControl_FF.q[1]
AluControlE[2] <= flopr:AluControl_FF.q[2]
PCPlus4D[0] => flopr:PCPlus_FF.d[0]
PCPlus4D[1] => flopr:PCPlus_FF.d[1]
PCPlus4D[2] => flopr:PCPlus_FF.d[2]
PCPlus4D[3] => flopr:PCPlus_FF.d[3]
PCPlus4D[4] => flopr:PCPlus_FF.d[4]
PCPlus4D[5] => flopr:PCPlus_FF.d[5]
PCPlus4D[6] => flopr:PCPlus_FF.d[6]
PCPlus4D[7] => flopr:PCPlus_FF.d[7]
PCPlus4D[8] => flopr:PCPlus_FF.d[8]
PCPlus4D[9] => flopr:PCPlus_FF.d[9]
PCPlus4D[10] => flopr:PCPlus_FF.d[10]
PCPlus4D[11] => flopr:PCPlus_FF.d[11]
PCPlus4D[12] => flopr:PCPlus_FF.d[12]
PCPlus4D[13] => flopr:PCPlus_FF.d[13]
PCPlus4D[14] => flopr:PCPlus_FF.d[14]
PCPlus4D[15] => flopr:PCPlus_FF.d[15]
PCPlus4D[16] => flopr:PCPlus_FF.d[16]
PCPlus4D[17] => flopr:PCPlus_FF.d[17]
PCPlus4D[18] => flopr:PCPlus_FF.d[18]
PCPlus4D[19] => flopr:PCPlus_FF.d[19]
PCPlus4D[20] => flopr:PCPlus_FF.d[20]
PCPlus4D[21] => flopr:PCPlus_FF.d[21]
PCPlus4D[22] => flopr:PCPlus_FF.d[22]
PCPlus4D[23] => flopr:PCPlus_FF.d[23]
PCPlus4D[24] => flopr:PCPlus_FF.d[24]
PCPlus4D[25] => flopr:PCPlus_FF.d[25]
PCPlus4D[26] => flopr:PCPlus_FF.d[26]
PCPlus4D[27] => flopr:PCPlus_FF.d[27]
PCPlus4D[28] => flopr:PCPlus_FF.d[28]
PCPlus4D[29] => flopr:PCPlus_FF.d[29]
PCPlus4D[30] => flopr:PCPlus_FF.d[30]
PCPlus4D[31] => flopr:PCPlus_FF.d[31]
RD1D[0] => flopr:RD1_FF.d[0]
RD1D[1] => flopr:RD1_FF.d[1]
RD1D[2] => flopr:RD1_FF.d[2]
RD1D[3] => flopr:RD1_FF.d[3]
RD1D[4] => flopr:RD1_FF.d[4]
RD1D[5] => flopr:RD1_FF.d[5]
RD1D[6] => flopr:RD1_FF.d[6]
RD1D[7] => flopr:RD1_FF.d[7]
RD1D[8] => flopr:RD1_FF.d[8]
RD1D[9] => flopr:RD1_FF.d[9]
RD1D[10] => flopr:RD1_FF.d[10]
RD1D[11] => flopr:RD1_FF.d[11]
RD1D[12] => flopr:RD1_FF.d[12]
RD1D[13] => flopr:RD1_FF.d[13]
RD1D[14] => flopr:RD1_FF.d[14]
RD1D[15] => flopr:RD1_FF.d[15]
RD1D[16] => flopr:RD1_FF.d[16]
RD1D[17] => flopr:RD1_FF.d[17]
RD1D[18] => flopr:RD1_FF.d[18]
RD1D[19] => flopr:RD1_FF.d[19]
RD1D[20] => flopr:RD1_FF.d[20]
RD1D[21] => flopr:RD1_FF.d[21]
RD1D[22] => flopr:RD1_FF.d[22]
RD1D[23] => flopr:RD1_FF.d[23]
RD1D[24] => flopr:RD1_FF.d[24]
RD1D[25] => flopr:RD1_FF.d[25]
RD1D[26] => flopr:RD1_FF.d[26]
RD1D[27] => flopr:RD1_FF.d[27]
RD1D[28] => flopr:RD1_FF.d[28]
RD1D[29] => flopr:RD1_FF.d[29]
RD1D[30] => flopr:RD1_FF.d[30]
RD1D[31] => flopr:RD1_FF.d[31]
RD2D[0] => flopr:RD2_FF.d[0]
RD2D[1] => flopr:RD2_FF.d[1]
RD2D[2] => flopr:RD2_FF.d[2]
RD2D[3] => flopr:RD2_FF.d[3]
RD2D[4] => flopr:RD2_FF.d[4]
RD2D[5] => flopr:RD2_FF.d[5]
RD2D[6] => flopr:RD2_FF.d[6]
RD2D[7] => flopr:RD2_FF.d[7]
RD2D[8] => flopr:RD2_FF.d[8]
RD2D[9] => flopr:RD2_FF.d[9]
RD2D[10] => flopr:RD2_FF.d[10]
RD2D[11] => flopr:RD2_FF.d[11]
RD2D[12] => flopr:RD2_FF.d[12]
RD2D[13] => flopr:RD2_FF.d[13]
RD2D[14] => flopr:RD2_FF.d[14]
RD2D[15] => flopr:RD2_FF.d[15]
RD2D[16] => flopr:RD2_FF.d[16]
RD2D[17] => flopr:RD2_FF.d[17]
RD2D[18] => flopr:RD2_FF.d[18]
RD2D[19] => flopr:RD2_FF.d[19]
RD2D[20] => flopr:RD2_FF.d[20]
RD2D[21] => flopr:RD2_FF.d[21]
RD2D[22] => flopr:RD2_FF.d[22]
RD2D[23] => flopr:RD2_FF.d[23]
RD2D[24] => flopr:RD2_FF.d[24]
RD2D[25] => flopr:RD2_FF.d[25]
RD2D[26] => flopr:RD2_FF.d[26]
RD2D[27] => flopr:RD2_FF.d[27]
RD2D[28] => flopr:RD2_FF.d[28]
RD2D[29] => flopr:RD2_FF.d[29]
RD2D[30] => flopr:RD2_FF.d[30]
RD2D[31] => flopr:RD2_FF.d[31]
SignlmmD[0] => flopr:Signlmm_FF.d[0]
SignlmmD[1] => flopr:Signlmm_FF.d[1]
SignlmmD[2] => flopr:Signlmm_FF.d[2]
SignlmmD[3] => flopr:Signlmm_FF.d[3]
SignlmmD[4] => flopr:Signlmm_FF.d[4]
SignlmmD[5] => flopr:Signlmm_FF.d[5]
SignlmmD[6] => flopr:Signlmm_FF.d[6]
SignlmmD[7] => flopr:Signlmm_FF.d[7]
SignlmmD[8] => flopr:Signlmm_FF.d[8]
SignlmmD[9] => flopr:Signlmm_FF.d[9]
SignlmmD[10] => flopr:Signlmm_FF.d[10]
SignlmmD[11] => flopr:Signlmm_FF.d[11]
SignlmmD[12] => flopr:Signlmm_FF.d[12]
SignlmmD[13] => flopr:Signlmm_FF.d[13]
SignlmmD[14] => flopr:Signlmm_FF.d[14]
SignlmmD[15] => flopr:Signlmm_FF.d[15]
SignlmmD[16] => flopr:Signlmm_FF.d[16]
SignlmmD[17] => flopr:Signlmm_FF.d[17]
SignlmmD[18] => flopr:Signlmm_FF.d[18]
SignlmmD[19] => flopr:Signlmm_FF.d[19]
SignlmmD[20] => flopr:Signlmm_FF.d[20]
SignlmmD[21] => flopr:Signlmm_FF.d[21]
SignlmmD[22] => flopr:Signlmm_FF.d[22]
SignlmmD[23] => flopr:Signlmm_FF.d[23]
SignlmmD[24] => flopr:Signlmm_FF.d[24]
SignlmmD[25] => flopr:Signlmm_FF.d[25]
SignlmmD[26] => flopr:Signlmm_FF.d[26]
SignlmmD[27] => flopr:Signlmm_FF.d[27]
SignlmmD[28] => flopr:Signlmm_FF.d[28]
SignlmmD[29] => flopr:Signlmm_FF.d[29]
SignlmmD[30] => flopr:Signlmm_FF.d[30]
SignlmmD[31] => flopr:Signlmm_FF.d[31]
PCPlus4E[0] <= flopr:PCPlus_FF.q[0]
PCPlus4E[1] <= flopr:PCPlus_FF.q[1]
PCPlus4E[2] <= flopr:PCPlus_FF.q[2]
PCPlus4E[3] <= flopr:PCPlus_FF.q[3]
PCPlus4E[4] <= flopr:PCPlus_FF.q[4]
PCPlus4E[5] <= flopr:PCPlus_FF.q[5]
PCPlus4E[6] <= flopr:PCPlus_FF.q[6]
PCPlus4E[7] <= flopr:PCPlus_FF.q[7]
PCPlus4E[8] <= flopr:PCPlus_FF.q[8]
PCPlus4E[9] <= flopr:PCPlus_FF.q[9]
PCPlus4E[10] <= flopr:PCPlus_FF.q[10]
PCPlus4E[11] <= flopr:PCPlus_FF.q[11]
PCPlus4E[12] <= flopr:PCPlus_FF.q[12]
PCPlus4E[13] <= flopr:PCPlus_FF.q[13]
PCPlus4E[14] <= flopr:PCPlus_FF.q[14]
PCPlus4E[15] <= flopr:PCPlus_FF.q[15]
PCPlus4E[16] <= flopr:PCPlus_FF.q[16]
PCPlus4E[17] <= flopr:PCPlus_FF.q[17]
PCPlus4E[18] <= flopr:PCPlus_FF.q[18]
PCPlus4E[19] <= flopr:PCPlus_FF.q[19]
PCPlus4E[20] <= flopr:PCPlus_FF.q[20]
PCPlus4E[21] <= flopr:PCPlus_FF.q[21]
PCPlus4E[22] <= flopr:PCPlus_FF.q[22]
PCPlus4E[23] <= flopr:PCPlus_FF.q[23]
PCPlus4E[24] <= flopr:PCPlus_FF.q[24]
PCPlus4E[25] <= flopr:PCPlus_FF.q[25]
PCPlus4E[26] <= flopr:PCPlus_FF.q[26]
PCPlus4E[27] <= flopr:PCPlus_FF.q[27]
PCPlus4E[28] <= flopr:PCPlus_FF.q[28]
PCPlus4E[29] <= flopr:PCPlus_FF.q[29]
PCPlus4E[30] <= flopr:PCPlus_FF.q[30]
PCPlus4E[31] <= flopr:PCPlus_FF.q[31]
RD1E[0] <= flopr:RD1_FF.q[0]
RD1E[1] <= flopr:RD1_FF.q[1]
RD1E[2] <= flopr:RD1_FF.q[2]
RD1E[3] <= flopr:RD1_FF.q[3]
RD1E[4] <= flopr:RD1_FF.q[4]
RD1E[5] <= flopr:RD1_FF.q[5]
RD1E[6] <= flopr:RD1_FF.q[6]
RD1E[7] <= flopr:RD1_FF.q[7]
RD1E[8] <= flopr:RD1_FF.q[8]
RD1E[9] <= flopr:RD1_FF.q[9]
RD1E[10] <= flopr:RD1_FF.q[10]
RD1E[11] <= flopr:RD1_FF.q[11]
RD1E[12] <= flopr:RD1_FF.q[12]
RD1E[13] <= flopr:RD1_FF.q[13]
RD1E[14] <= flopr:RD1_FF.q[14]
RD1E[15] <= flopr:RD1_FF.q[15]
RD1E[16] <= flopr:RD1_FF.q[16]
RD1E[17] <= flopr:RD1_FF.q[17]
RD1E[18] <= flopr:RD1_FF.q[18]
RD1E[19] <= flopr:RD1_FF.q[19]
RD1E[20] <= flopr:RD1_FF.q[20]
RD1E[21] <= flopr:RD1_FF.q[21]
RD1E[22] <= flopr:RD1_FF.q[22]
RD1E[23] <= flopr:RD1_FF.q[23]
RD1E[24] <= flopr:RD1_FF.q[24]
RD1E[25] <= flopr:RD1_FF.q[25]
RD1E[26] <= flopr:RD1_FF.q[26]
RD1E[27] <= flopr:RD1_FF.q[27]
RD1E[28] <= flopr:RD1_FF.q[28]
RD1E[29] <= flopr:RD1_FF.q[29]
RD1E[30] <= flopr:RD1_FF.q[30]
RD1E[31] <= flopr:RD1_FF.q[31]
RD2E[0] <= flopr:RD2_FF.q[0]
RD2E[1] <= flopr:RD2_FF.q[1]
RD2E[2] <= flopr:RD2_FF.q[2]
RD2E[3] <= flopr:RD2_FF.q[3]
RD2E[4] <= flopr:RD2_FF.q[4]
RD2E[5] <= flopr:RD2_FF.q[5]
RD2E[6] <= flopr:RD2_FF.q[6]
RD2E[7] <= flopr:RD2_FF.q[7]
RD2E[8] <= flopr:RD2_FF.q[8]
RD2E[9] <= flopr:RD2_FF.q[9]
RD2E[10] <= flopr:RD2_FF.q[10]
RD2E[11] <= flopr:RD2_FF.q[11]
RD2E[12] <= flopr:RD2_FF.q[12]
RD2E[13] <= flopr:RD2_FF.q[13]
RD2E[14] <= flopr:RD2_FF.q[14]
RD2E[15] <= flopr:RD2_FF.q[15]
RD2E[16] <= flopr:RD2_FF.q[16]
RD2E[17] <= flopr:RD2_FF.q[17]
RD2E[18] <= flopr:RD2_FF.q[18]
RD2E[19] <= flopr:RD2_FF.q[19]
RD2E[20] <= flopr:RD2_FF.q[20]
RD2E[21] <= flopr:RD2_FF.q[21]
RD2E[22] <= flopr:RD2_FF.q[22]
RD2E[23] <= flopr:RD2_FF.q[23]
RD2E[24] <= flopr:RD2_FF.q[24]
RD2E[25] <= flopr:RD2_FF.q[25]
RD2E[26] <= flopr:RD2_FF.q[26]
RD2E[27] <= flopr:RD2_FF.q[27]
RD2E[28] <= flopr:RD2_FF.q[28]
RD2E[29] <= flopr:RD2_FF.q[29]
RD2E[30] <= flopr:RD2_FF.q[30]
RD2E[31] <= flopr:RD2_FF.q[31]
SignlmmE[0] <= flopr:Signlmm_FF.q[0]
SignlmmE[1] <= flopr:Signlmm_FF.q[1]
SignlmmE[2] <= flopr:Signlmm_FF.q[2]
SignlmmE[3] <= flopr:Signlmm_FF.q[3]
SignlmmE[4] <= flopr:Signlmm_FF.q[4]
SignlmmE[5] <= flopr:Signlmm_FF.q[5]
SignlmmE[6] <= flopr:Signlmm_FF.q[6]
SignlmmE[7] <= flopr:Signlmm_FF.q[7]
SignlmmE[8] <= flopr:Signlmm_FF.q[8]
SignlmmE[9] <= flopr:Signlmm_FF.q[9]
SignlmmE[10] <= flopr:Signlmm_FF.q[10]
SignlmmE[11] <= flopr:Signlmm_FF.q[11]
SignlmmE[12] <= flopr:Signlmm_FF.q[12]
SignlmmE[13] <= flopr:Signlmm_FF.q[13]
SignlmmE[14] <= flopr:Signlmm_FF.q[14]
SignlmmE[15] <= flopr:Signlmm_FF.q[15]
SignlmmE[16] <= flopr:Signlmm_FF.q[16]
SignlmmE[17] <= flopr:Signlmm_FF.q[17]
SignlmmE[18] <= flopr:Signlmm_FF.q[18]
SignlmmE[19] <= flopr:Signlmm_FF.q[19]
SignlmmE[20] <= flopr:Signlmm_FF.q[20]
SignlmmE[21] <= flopr:Signlmm_FF.q[21]
SignlmmE[22] <= flopr:Signlmm_FF.q[22]
SignlmmE[23] <= flopr:Signlmm_FF.q[23]
SignlmmE[24] <= flopr:Signlmm_FF.q[24]
SignlmmE[25] <= flopr:Signlmm_FF.q[25]
SignlmmE[26] <= flopr:Signlmm_FF.q[26]
SignlmmE[27] <= flopr:Signlmm_FF.q[27]
SignlmmE[28] <= flopr:Signlmm_FF.q[28]
SignlmmE[29] <= flopr:Signlmm_FF.q[29]
SignlmmE[30] <= flopr:Signlmm_FF.q[30]
SignlmmE[31] <= flopr:Signlmm_FF.q[31]
RegWriteD => flopr1:RegWrite_FF.d
MemToRegD => flopr1:MemToReg_FF.d
MemWriteD => flopr1:MemWrite_FF.d
JumpD => flopr1:Jump_FF.d
BranchD => flopr1:Branch_FF.d
AluSrcD => flopr1:AluSrc_FF.d
RegDstD => flopr1:RegDst_FF.d
RegWriteE <= flopr1:RegWrite_FF.q
MemToRegE <= flopr1:MemToReg_FF.q
MemWriteE <= flopr1:MemWrite_FF.q
JumpE <= flopr1:Jump_FF.q
BranchE <= flopr1:Branch_FF.q
AluSrcE <= flopr1:AluSrc_FF.q
RegDstE <= flopr1:RegDst_FF.q


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD1_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:RD2_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:PCPlus_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Signlmm_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rt_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:Rd_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr:AluControl_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:Jump_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:Branch_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:AluSrc_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegDst_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:RegWrite_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemToReg_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|deex:decode_execute_C|flopr1:MemWrite_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c
rd1[0] => alu:MipsAlu.a[0]
rd1[1] => alu:MipsAlu.a[1]
rd1[2] => alu:MipsAlu.a[2]
rd1[3] => alu:MipsAlu.a[3]
rd1[4] => alu:MipsAlu.a[4]
rd1[5] => alu:MipsAlu.a[5]
rd1[6] => alu:MipsAlu.a[6]
rd1[7] => alu:MipsAlu.a[7]
rd1[8] => alu:MipsAlu.a[8]
rd1[9] => alu:MipsAlu.a[9]
rd1[10] => alu:MipsAlu.a[10]
rd1[11] => alu:MipsAlu.a[11]
rd1[12] => alu:MipsAlu.a[12]
rd1[13] => alu:MipsAlu.a[13]
rd1[14] => alu:MipsAlu.a[14]
rd1[15] => alu:MipsAlu.a[15]
rd1[16] => alu:MipsAlu.a[16]
rd1[17] => alu:MipsAlu.a[17]
rd1[18] => alu:MipsAlu.a[18]
rd1[19] => alu:MipsAlu.a[19]
rd1[20] => alu:MipsAlu.a[20]
rd1[21] => alu:MipsAlu.a[21]
rd1[22] => alu:MipsAlu.a[22]
rd1[23] => alu:MipsAlu.a[23]
rd1[24] => alu:MipsAlu.a[24]
rd1[25] => alu:MipsAlu.a[25]
rd1[26] => alu:MipsAlu.a[26]
rd1[27] => alu:MipsAlu.a[27]
rd1[28] => alu:MipsAlu.a[28]
rd1[29] => alu:MipsAlu.a[29]
rd1[30] => alu:MipsAlu.a[30]
rd1[31] => alu:MipsAlu.a[31]
rd2[0] => mux2:AluMux.d0[0]
rd2[0] => WriteData[0].DATAIN
rd2[1] => mux2:AluMux.d0[1]
rd2[1] => WriteData[1].DATAIN
rd2[2] => mux2:AluMux.d0[2]
rd2[2] => WriteData[2].DATAIN
rd2[3] => mux2:AluMux.d0[3]
rd2[3] => WriteData[3].DATAIN
rd2[4] => mux2:AluMux.d0[4]
rd2[4] => WriteData[4].DATAIN
rd2[5] => mux2:AluMux.d0[5]
rd2[5] => WriteData[5].DATAIN
rd2[6] => mux2:AluMux.d0[6]
rd2[6] => WriteData[6].DATAIN
rd2[7] => mux2:AluMux.d0[7]
rd2[7] => WriteData[7].DATAIN
rd2[8] => mux2:AluMux.d0[8]
rd2[8] => WriteData[8].DATAIN
rd2[9] => mux2:AluMux.d0[9]
rd2[9] => WriteData[9].DATAIN
rd2[10] => mux2:AluMux.d0[10]
rd2[10] => WriteData[10].DATAIN
rd2[11] => mux2:AluMux.d0[11]
rd2[11] => WriteData[11].DATAIN
rd2[12] => mux2:AluMux.d0[12]
rd2[12] => WriteData[12].DATAIN
rd2[13] => mux2:AluMux.d0[13]
rd2[13] => WriteData[13].DATAIN
rd2[14] => mux2:AluMux.d0[14]
rd2[14] => WriteData[14].DATAIN
rd2[15] => mux2:AluMux.d0[15]
rd2[15] => WriteData[15].DATAIN
rd2[16] => mux2:AluMux.d0[16]
rd2[16] => WriteData[16].DATAIN
rd2[17] => mux2:AluMux.d0[17]
rd2[17] => WriteData[17].DATAIN
rd2[18] => mux2:AluMux.d0[18]
rd2[18] => WriteData[18].DATAIN
rd2[19] => mux2:AluMux.d0[19]
rd2[19] => WriteData[19].DATAIN
rd2[20] => mux2:AluMux.d0[20]
rd2[20] => WriteData[20].DATAIN
rd2[21] => mux2:AluMux.d0[21]
rd2[21] => WriteData[21].DATAIN
rd2[22] => mux2:AluMux.d0[22]
rd2[22] => WriteData[22].DATAIN
rd2[23] => mux2:AluMux.d0[23]
rd2[23] => WriteData[23].DATAIN
rd2[24] => mux2:AluMux.d0[24]
rd2[24] => WriteData[24].DATAIN
rd2[25] => mux2:AluMux.d0[25]
rd2[25] => WriteData[25].DATAIN
rd2[26] => mux2:AluMux.d0[26]
rd2[26] => WriteData[26].DATAIN
rd2[27] => mux2:AluMux.d0[27]
rd2[27] => WriteData[27].DATAIN
rd2[28] => mux2:AluMux.d0[28]
rd2[28] => WriteData[28].DATAIN
rd2[29] => mux2:AluMux.d0[29]
rd2[29] => WriteData[29].DATAIN
rd2[30] => mux2:AluMux.d0[30]
rd2[30] => WriteData[30].DATAIN
rd2[31] => mux2:AluMux.d0[31]
rd2[31] => WriteData[31].DATAIN
Signlmm[0] => mux2:AluMux.d1[0]
Signlmm[0] => sl2:Shift2.a[0]
Signlmm[1] => mux2:AluMux.d1[1]
Signlmm[1] => sl2:Shift2.a[1]
Signlmm[2] => mux2:AluMux.d1[2]
Signlmm[2] => sl2:Shift2.a[2]
Signlmm[3] => mux2:AluMux.d1[3]
Signlmm[3] => sl2:Shift2.a[3]
Signlmm[4] => mux2:AluMux.d1[4]
Signlmm[4] => sl2:Shift2.a[4]
Signlmm[5] => mux2:AluMux.d1[5]
Signlmm[5] => sl2:Shift2.a[5]
Signlmm[6] => mux2:AluMux.d1[6]
Signlmm[6] => sl2:Shift2.a[6]
Signlmm[7] => mux2:AluMux.d1[7]
Signlmm[7] => sl2:Shift2.a[7]
Signlmm[8] => mux2:AluMux.d1[8]
Signlmm[8] => sl2:Shift2.a[8]
Signlmm[9] => mux2:AluMux.d1[9]
Signlmm[9] => sl2:Shift2.a[9]
Signlmm[10] => mux2:AluMux.d1[10]
Signlmm[10] => sl2:Shift2.a[10]
Signlmm[11] => mux2:AluMux.d1[11]
Signlmm[11] => sl2:Shift2.a[11]
Signlmm[12] => mux2:AluMux.d1[12]
Signlmm[12] => sl2:Shift2.a[12]
Signlmm[13] => mux2:AluMux.d1[13]
Signlmm[13] => sl2:Shift2.a[13]
Signlmm[14] => mux2:AluMux.d1[14]
Signlmm[14] => sl2:Shift2.a[14]
Signlmm[15] => mux2:AluMux.d1[15]
Signlmm[15] => sl2:Shift2.a[15]
Signlmm[16] => mux2:AluMux.d1[16]
Signlmm[16] => sl2:Shift2.a[16]
Signlmm[17] => mux2:AluMux.d1[17]
Signlmm[17] => sl2:Shift2.a[17]
Signlmm[18] => mux2:AluMux.d1[18]
Signlmm[18] => sl2:Shift2.a[18]
Signlmm[19] => mux2:AluMux.d1[19]
Signlmm[19] => sl2:Shift2.a[19]
Signlmm[20] => mux2:AluMux.d1[20]
Signlmm[20] => sl2:Shift2.a[20]
Signlmm[21] => mux2:AluMux.d1[21]
Signlmm[21] => sl2:Shift2.a[21]
Signlmm[22] => mux2:AluMux.d1[22]
Signlmm[22] => sl2:Shift2.a[22]
Signlmm[23] => mux2:AluMux.d1[23]
Signlmm[23] => sl2:Shift2.a[23]
Signlmm[24] => mux2:AluMux.d1[24]
Signlmm[24] => sl2:Shift2.a[24]
Signlmm[25] => mux2:AluMux.d1[25]
Signlmm[25] => sl2:Shift2.a[25]
Signlmm[26] => mux2:AluMux.d1[26]
Signlmm[26] => sl2:Shift2.a[26]
Signlmm[27] => mux2:AluMux.d1[27]
Signlmm[27] => sl2:Shift2.a[27]
Signlmm[28] => mux2:AluMux.d1[28]
Signlmm[28] => sl2:Shift2.a[28]
Signlmm[29] => mux2:AluMux.d1[29]
Signlmm[29] => sl2:Shift2.a[29]
Signlmm[30] => mux2:AluMux.d1[30]
Signlmm[30] => sl2:Shift2.a[30]
Signlmm[31] => mux2:AluMux.d1[31]
Signlmm[31] => sl2:Shift2.a[31]
PCPlus4[0] => adder:PcAdder.a[0]
PCPlus4[1] => adder:PcAdder.a[1]
PCPlus4[2] => adder:PcAdder.a[2]
PCPlus4[3] => adder:PcAdder.a[3]
PCPlus4[4] => adder:PcAdder.a[4]
PCPlus4[5] => adder:PcAdder.a[5]
PCPlus4[6] => adder:PcAdder.a[6]
PCPlus4[7] => adder:PcAdder.a[7]
PCPlus4[8] => adder:PcAdder.a[8]
PCPlus4[9] => adder:PcAdder.a[9]
PCPlus4[10] => adder:PcAdder.a[10]
PCPlus4[11] => adder:PcAdder.a[11]
PCPlus4[12] => adder:PcAdder.a[12]
PCPlus4[13] => adder:PcAdder.a[13]
PCPlus4[14] => adder:PcAdder.a[14]
PCPlus4[15] => adder:PcAdder.a[15]
PCPlus4[16] => adder:PcAdder.a[16]
PCPlus4[17] => adder:PcAdder.a[17]
PCPlus4[18] => adder:PcAdder.a[18]
PCPlus4[19] => adder:PcAdder.a[19]
PCPlus4[20] => adder:PcAdder.a[20]
PCPlus4[21] => adder:PcAdder.a[21]
PCPlus4[22] => adder:PcAdder.a[22]
PCPlus4[23] => adder:PcAdder.a[23]
PCPlus4[24] => adder:PcAdder.a[24]
PCPlus4[25] => adder:PcAdder.a[25]
PCPlus4[26] => adder:PcAdder.a[26]
PCPlus4[27] => adder:PcAdder.a[27]
PCPlus4[28] => adder:PcAdder.a[28]
PCPlus4[29] => adder:PcAdder.a[29]
PCPlus4[30] => adder:PcAdder.a[30]
PCPlus4[31] => adder:PcAdder.a[31]
AluSrc => mux2:AluMux.s
RegDst => mux2:RegMux.s
AluControl[0] => alu:MipsAlu.alucontrol[0]
AluControl[1] => alu:MipsAlu.alucontrol[1]
AluControl[2] => alu:MipsAlu.alucontrol[2]
RtE[0] => mux2:RegMux.d0[0]
RtE[1] => mux2:RegMux.d0[1]
RtE[2] => mux2:RegMux.d0[2]
RtE[3] => mux2:RegMux.d0[3]
RtE[4] => mux2:RegMux.d0[4]
RdE[0] => mux2:RegMux.d1[0]
RdE[1] => mux2:RegMux.d1[1]
RdE[2] => mux2:RegMux.d1[2]
RdE[3] => mux2:RegMux.d1[3]
RdE[4] => mux2:RegMux.d1[4]
Zero <= alu:MipsAlu.zero
WriteReg[0] <= mux2:RegMux.y[0]
WriteReg[1] <= mux2:RegMux.y[1]
WriteReg[2] <= mux2:RegMux.y[2]
WriteReg[3] <= mux2:RegMux.y[3]
WriteReg[4] <= mux2:RegMux.y[4]
WriteData[0] <= rd2[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= rd2[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= rd2[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= rd2[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= rd2[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= rd2[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= rd2[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= rd2[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= rd2[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= rd2[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= rd2[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= rd2[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= rd2[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= rd2[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= rd2[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= rd2[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= rd2[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= rd2[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= rd2[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= rd2[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= rd2[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= rd2[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= rd2[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= rd2[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= rd2[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= rd2[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= rd2[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= rd2[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= rd2[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= rd2[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= rd2[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= rd2[31].DB_MAX_OUTPUT_PORT_TYPE
AluResult[0] <= alu:MipsAlu.result[0]
AluResult[1] <= alu:MipsAlu.result[1]
AluResult[2] <= alu:MipsAlu.result[2]
AluResult[3] <= alu:MipsAlu.result[3]
AluResult[4] <= alu:MipsAlu.result[4]
AluResult[5] <= alu:MipsAlu.result[5]
AluResult[6] <= alu:MipsAlu.result[6]
AluResult[7] <= alu:MipsAlu.result[7]
AluResult[8] <= alu:MipsAlu.result[8]
AluResult[9] <= alu:MipsAlu.result[9]
AluResult[10] <= alu:MipsAlu.result[10]
AluResult[11] <= alu:MipsAlu.result[11]
AluResult[12] <= alu:MipsAlu.result[12]
AluResult[13] <= alu:MipsAlu.result[13]
AluResult[14] <= alu:MipsAlu.result[14]
AluResult[15] <= alu:MipsAlu.result[15]
AluResult[16] <= alu:MipsAlu.result[16]
AluResult[17] <= alu:MipsAlu.result[17]
AluResult[18] <= alu:MipsAlu.result[18]
AluResult[19] <= alu:MipsAlu.result[19]
AluResult[20] <= alu:MipsAlu.result[20]
AluResult[21] <= alu:MipsAlu.result[21]
AluResult[22] <= alu:MipsAlu.result[22]
AluResult[23] <= alu:MipsAlu.result[23]
AluResult[24] <= alu:MipsAlu.result[24]
AluResult[25] <= alu:MipsAlu.result[25]
AluResult[26] <= alu:MipsAlu.result[26]
AluResult[27] <= alu:MipsAlu.result[27]
AluResult[28] <= alu:MipsAlu.result[28]
AluResult[29] <= alu:MipsAlu.result[29]
AluResult[30] <= alu:MipsAlu.result[30]
AluResult[31] <= alu:MipsAlu.result[31]
PCBranch[0] <= adder:PcAdder.y[0]
PCBranch[1] <= adder:PcAdder.y[1]
PCBranch[2] <= adder:PcAdder.y[2]
PCBranch[3] <= adder:PcAdder.y[3]
PCBranch[4] <= adder:PcAdder.y[4]
PCBranch[5] <= adder:PcAdder.y[5]
PCBranch[6] <= adder:PcAdder.y[6]
PCBranch[7] <= adder:PcAdder.y[7]
PCBranch[8] <= adder:PcAdder.y[8]
PCBranch[9] <= adder:PcAdder.y[9]
PCBranch[10] <= adder:PcAdder.y[10]
PCBranch[11] <= adder:PcAdder.y[11]
PCBranch[12] <= adder:PcAdder.y[12]
PCBranch[13] <= adder:PcAdder.y[13]
PCBranch[14] <= adder:PcAdder.y[14]
PCBranch[15] <= adder:PcAdder.y[15]
PCBranch[16] <= adder:PcAdder.y[16]
PCBranch[17] <= adder:PcAdder.y[17]
PCBranch[18] <= adder:PcAdder.y[18]
PCBranch[19] <= adder:PcAdder.y[19]
PCBranch[20] <= adder:PcAdder.y[20]
PCBranch[21] <= adder:PcAdder.y[21]
PCBranch[22] <= adder:PcAdder.y[22]
PCBranch[23] <= adder:PcAdder.y[23]
PCBranch[24] <= adder:PcAdder.y[24]
PCBranch[25] <= adder:PcAdder.y[25]
PCBranch[26] <= adder:PcAdder.y[26]
PCBranch[27] <= adder:PcAdder.y[27]
PCBranch[28] <= adder:PcAdder.y[28]
PCBranch[29] <= adder:PcAdder.y[29]
PCBranch[30] <= adder:PcAdder.y[30]
PCBranch[31] <= adder:PcAdder.y[31]


|DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:RegMux
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|mux2:AluMux
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|sl2:Shift2
a[0] => y[2].DATAIN
a[1] => y[3].DATAIN
a[2] => y[4].DATAIN
a[3] => y[5].DATAIN
a[4] => y[6].DATAIN
a[5] => y[7].DATAIN
a[6] => y[8].DATAIN
a[7] => y[9].DATAIN
a[8] => y[10].DATAIN
a[9] => y[11].DATAIN
a[10] => y[12].DATAIN
a[11] => y[13].DATAIN
a[12] => y[14].DATAIN
a[13] => y[15].DATAIN
a[14] => y[16].DATAIN
a[15] => y[17].DATAIN
a[16] => y[18].DATAIN
a[17] => y[19].DATAIN
a[18] => y[20].DATAIN
a[19] => y[21].DATAIN
a[20] => y[22].DATAIN
a[21] => y[23].DATAIN
a[22] => y[24].DATAIN
a[23] => y[25].DATAIN
a[24] => y[26].DATAIN
a[25] => y[27].DATAIN
a[26] => y[28].DATAIN
a[27] => y[29].DATAIN
a[28] => y[30].DATAIN
a[29] => y[31].DATAIN
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
y[0] <= <GND>
y[1] <= <GND>
y[2] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= a[29].DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|alu:MipsAlu
a[0] => aux.IN0
a[0] => aux.IN0
a[0] => Add0.IN32
a[0] => aux.IN0
a[0] => aux.IN0
a[0] => Add1.IN64
a[0] => LessThan0.IN32
a[1] => aux.IN0
a[1] => aux.IN0
a[1] => Add0.IN31
a[1] => aux.IN0
a[1] => aux.IN0
a[1] => Add1.IN63
a[1] => LessThan0.IN31
a[2] => aux.IN0
a[2] => aux.IN0
a[2] => Add0.IN30
a[2] => aux.IN0
a[2] => aux.IN0
a[2] => Add1.IN62
a[2] => LessThan0.IN30
a[3] => aux.IN0
a[3] => aux.IN0
a[3] => Add0.IN29
a[3] => aux.IN0
a[3] => aux.IN0
a[3] => Add1.IN61
a[3] => LessThan0.IN29
a[4] => aux.IN0
a[4] => aux.IN0
a[4] => Add0.IN28
a[4] => aux.IN0
a[4] => aux.IN0
a[4] => Add1.IN60
a[4] => LessThan0.IN28
a[5] => aux.IN0
a[5] => aux.IN0
a[5] => Add0.IN27
a[5] => aux.IN0
a[5] => aux.IN0
a[5] => Add1.IN59
a[5] => LessThan0.IN27
a[6] => aux.IN0
a[6] => aux.IN0
a[6] => Add0.IN26
a[6] => aux.IN0
a[6] => aux.IN0
a[6] => Add1.IN58
a[6] => LessThan0.IN26
a[7] => aux.IN0
a[7] => aux.IN0
a[7] => Add0.IN25
a[7] => aux.IN0
a[7] => aux.IN0
a[7] => Add1.IN57
a[7] => LessThan0.IN25
a[8] => aux.IN0
a[8] => aux.IN0
a[8] => Add0.IN24
a[8] => aux.IN0
a[8] => aux.IN0
a[8] => Add1.IN56
a[8] => LessThan0.IN24
a[9] => aux.IN0
a[9] => aux.IN0
a[9] => Add0.IN23
a[9] => aux.IN0
a[9] => aux.IN0
a[9] => Add1.IN55
a[9] => LessThan0.IN23
a[10] => aux.IN0
a[10] => aux.IN0
a[10] => Add0.IN22
a[10] => aux.IN0
a[10] => aux.IN0
a[10] => Add1.IN54
a[10] => LessThan0.IN22
a[11] => aux.IN0
a[11] => aux.IN0
a[11] => Add0.IN21
a[11] => aux.IN0
a[11] => aux.IN0
a[11] => Add1.IN53
a[11] => LessThan0.IN21
a[12] => aux.IN0
a[12] => aux.IN0
a[12] => Add0.IN20
a[12] => aux.IN0
a[12] => aux.IN0
a[12] => Add1.IN52
a[12] => LessThan0.IN20
a[13] => aux.IN0
a[13] => aux.IN0
a[13] => Add0.IN19
a[13] => aux.IN0
a[13] => aux.IN0
a[13] => Add1.IN51
a[13] => LessThan0.IN19
a[14] => aux.IN0
a[14] => aux.IN0
a[14] => Add0.IN18
a[14] => aux.IN0
a[14] => aux.IN0
a[14] => Add1.IN50
a[14] => LessThan0.IN18
a[15] => aux.IN0
a[15] => aux.IN0
a[15] => Add0.IN17
a[15] => aux.IN0
a[15] => aux.IN0
a[15] => Add1.IN49
a[15] => LessThan0.IN17
a[16] => aux.IN0
a[16] => aux.IN0
a[16] => Add0.IN16
a[16] => aux.IN0
a[16] => aux.IN0
a[16] => Add1.IN48
a[16] => LessThan0.IN16
a[17] => aux.IN0
a[17] => aux.IN0
a[17] => Add0.IN15
a[17] => aux.IN0
a[17] => aux.IN0
a[17] => Add1.IN47
a[17] => LessThan0.IN15
a[18] => aux.IN0
a[18] => aux.IN0
a[18] => Add0.IN14
a[18] => aux.IN0
a[18] => aux.IN0
a[18] => Add1.IN46
a[18] => LessThan0.IN14
a[19] => aux.IN0
a[19] => aux.IN0
a[19] => Add0.IN13
a[19] => aux.IN0
a[19] => aux.IN0
a[19] => Add1.IN45
a[19] => LessThan0.IN13
a[20] => aux.IN0
a[20] => aux.IN0
a[20] => Add0.IN12
a[20] => aux.IN0
a[20] => aux.IN0
a[20] => Add1.IN44
a[20] => LessThan0.IN12
a[21] => aux.IN0
a[21] => aux.IN0
a[21] => Add0.IN11
a[21] => aux.IN0
a[21] => aux.IN0
a[21] => Add1.IN43
a[21] => LessThan0.IN11
a[22] => aux.IN0
a[22] => aux.IN0
a[22] => Add0.IN10
a[22] => aux.IN0
a[22] => aux.IN0
a[22] => Add1.IN42
a[22] => LessThan0.IN10
a[23] => aux.IN0
a[23] => aux.IN0
a[23] => Add0.IN9
a[23] => aux.IN0
a[23] => aux.IN0
a[23] => Add1.IN41
a[23] => LessThan0.IN9
a[24] => aux.IN0
a[24] => aux.IN0
a[24] => Add0.IN8
a[24] => aux.IN0
a[24] => aux.IN0
a[24] => Add1.IN40
a[24] => LessThan0.IN8
a[25] => aux.IN0
a[25] => aux.IN0
a[25] => Add0.IN7
a[25] => aux.IN0
a[25] => aux.IN0
a[25] => Add1.IN39
a[25] => LessThan0.IN7
a[26] => aux.IN0
a[26] => aux.IN0
a[26] => Add0.IN6
a[26] => aux.IN0
a[26] => aux.IN0
a[26] => Add1.IN38
a[26] => LessThan0.IN6
a[27] => aux.IN0
a[27] => aux.IN0
a[27] => Add0.IN5
a[27] => aux.IN0
a[27] => aux.IN0
a[27] => Add1.IN37
a[27] => LessThan0.IN5
a[28] => aux.IN0
a[28] => aux.IN0
a[28] => Add0.IN4
a[28] => aux.IN0
a[28] => aux.IN0
a[28] => Add1.IN36
a[28] => LessThan0.IN4
a[29] => aux.IN0
a[29] => aux.IN0
a[29] => Add0.IN3
a[29] => aux.IN0
a[29] => aux.IN0
a[29] => Add1.IN35
a[29] => LessThan0.IN3
a[30] => aux.IN0
a[30] => aux.IN0
a[30] => Add0.IN2
a[30] => aux.IN0
a[30] => aux.IN0
a[30] => Add1.IN34
a[30] => LessThan0.IN2
a[31] => aux.IN0
a[31] => aux.IN0
a[31] => Add0.IN1
a[31] => aux.IN0
a[31] => aux.IN0
a[31] => Add1.IN33
a[31] => LessThan0.IN1
b[0] => aux.IN1
b[0] => aux.IN1
b[0] => Add0.IN64
b[0] => LessThan0.IN64
b[0] => Add1.IN32
b[0] => aux.IN1
b[0] => aux.IN1
b[1] => aux.IN1
b[1] => aux.IN1
b[1] => Add0.IN63
b[1] => LessThan0.IN63
b[1] => Add1.IN31
b[1] => aux.IN1
b[1] => aux.IN1
b[2] => aux.IN1
b[2] => aux.IN1
b[2] => Add0.IN62
b[2] => LessThan0.IN62
b[2] => Add1.IN30
b[2] => aux.IN1
b[2] => aux.IN1
b[3] => aux.IN1
b[3] => aux.IN1
b[3] => Add0.IN61
b[3] => LessThan0.IN61
b[3] => Add1.IN29
b[3] => aux.IN1
b[3] => aux.IN1
b[4] => aux.IN1
b[4] => aux.IN1
b[4] => Add0.IN60
b[4] => LessThan0.IN60
b[4] => Add1.IN28
b[4] => aux.IN1
b[4] => aux.IN1
b[5] => aux.IN1
b[5] => aux.IN1
b[5] => Add0.IN59
b[5] => LessThan0.IN59
b[5] => Add1.IN27
b[5] => aux.IN1
b[5] => aux.IN1
b[6] => aux.IN1
b[6] => aux.IN1
b[6] => Add0.IN58
b[6] => LessThan0.IN58
b[6] => Add1.IN26
b[6] => aux.IN1
b[6] => aux.IN1
b[7] => aux.IN1
b[7] => aux.IN1
b[7] => Add0.IN57
b[7] => LessThan0.IN57
b[7] => Add1.IN25
b[7] => aux.IN1
b[7] => aux.IN1
b[8] => aux.IN1
b[8] => aux.IN1
b[8] => Add0.IN56
b[8] => LessThan0.IN56
b[8] => Add1.IN24
b[8] => aux.IN1
b[8] => aux.IN1
b[9] => aux.IN1
b[9] => aux.IN1
b[9] => Add0.IN55
b[9] => LessThan0.IN55
b[9] => Add1.IN23
b[9] => aux.IN1
b[9] => aux.IN1
b[10] => aux.IN1
b[10] => aux.IN1
b[10] => Add0.IN54
b[10] => LessThan0.IN54
b[10] => Add1.IN22
b[10] => aux.IN1
b[10] => aux.IN1
b[11] => aux.IN1
b[11] => aux.IN1
b[11] => Add0.IN53
b[11] => LessThan0.IN53
b[11] => Add1.IN21
b[11] => aux.IN1
b[11] => aux.IN1
b[12] => aux.IN1
b[12] => aux.IN1
b[12] => Add0.IN52
b[12] => LessThan0.IN52
b[12] => Add1.IN20
b[12] => aux.IN1
b[12] => aux.IN1
b[13] => aux.IN1
b[13] => aux.IN1
b[13] => Add0.IN51
b[13] => LessThan0.IN51
b[13] => Add1.IN19
b[13] => aux.IN1
b[13] => aux.IN1
b[14] => aux.IN1
b[14] => aux.IN1
b[14] => Add0.IN50
b[14] => LessThan0.IN50
b[14] => Add1.IN18
b[14] => aux.IN1
b[14] => aux.IN1
b[15] => aux.IN1
b[15] => aux.IN1
b[15] => Add0.IN49
b[15] => LessThan0.IN49
b[15] => Add1.IN17
b[15] => aux.IN1
b[15] => aux.IN1
b[16] => aux.IN1
b[16] => aux.IN1
b[16] => Add0.IN48
b[16] => LessThan0.IN48
b[16] => Add1.IN16
b[16] => aux.IN1
b[16] => aux.IN1
b[17] => aux.IN1
b[17] => aux.IN1
b[17] => Add0.IN47
b[17] => LessThan0.IN47
b[17] => Add1.IN15
b[17] => aux.IN1
b[17] => aux.IN1
b[18] => aux.IN1
b[18] => aux.IN1
b[18] => Add0.IN46
b[18] => LessThan0.IN46
b[18] => Add1.IN14
b[18] => aux.IN1
b[18] => aux.IN1
b[19] => aux.IN1
b[19] => aux.IN1
b[19] => Add0.IN45
b[19] => LessThan0.IN45
b[19] => Add1.IN13
b[19] => aux.IN1
b[19] => aux.IN1
b[20] => aux.IN1
b[20] => aux.IN1
b[20] => Add0.IN44
b[20] => LessThan0.IN44
b[20] => Add1.IN12
b[20] => aux.IN1
b[20] => aux.IN1
b[21] => aux.IN1
b[21] => aux.IN1
b[21] => Add0.IN43
b[21] => LessThan0.IN43
b[21] => Add1.IN11
b[21] => aux.IN1
b[21] => aux.IN1
b[22] => aux.IN1
b[22] => aux.IN1
b[22] => Add0.IN42
b[22] => LessThan0.IN42
b[22] => Add1.IN10
b[22] => aux.IN1
b[22] => aux.IN1
b[23] => aux.IN1
b[23] => aux.IN1
b[23] => Add0.IN41
b[23] => LessThan0.IN41
b[23] => Add1.IN9
b[23] => aux.IN1
b[23] => aux.IN1
b[24] => aux.IN1
b[24] => aux.IN1
b[24] => Add0.IN40
b[24] => LessThan0.IN40
b[24] => Add1.IN8
b[24] => aux.IN1
b[24] => aux.IN1
b[25] => aux.IN1
b[25] => aux.IN1
b[25] => Add0.IN39
b[25] => LessThan0.IN39
b[25] => Add1.IN7
b[25] => aux.IN1
b[25] => aux.IN1
b[26] => aux.IN1
b[26] => aux.IN1
b[26] => Add0.IN38
b[26] => LessThan0.IN38
b[26] => Add1.IN6
b[26] => aux.IN1
b[26] => aux.IN1
b[27] => aux.IN1
b[27] => aux.IN1
b[27] => Add0.IN37
b[27] => LessThan0.IN37
b[27] => Add1.IN5
b[27] => aux.IN1
b[27] => aux.IN1
b[28] => aux.IN1
b[28] => aux.IN1
b[28] => Add0.IN36
b[28] => LessThan0.IN36
b[28] => Add1.IN4
b[28] => aux.IN1
b[28] => aux.IN1
b[29] => aux.IN1
b[29] => aux.IN1
b[29] => Add0.IN35
b[29] => LessThan0.IN35
b[29] => Add1.IN3
b[29] => aux.IN1
b[29] => aux.IN1
b[30] => aux.IN1
b[30] => aux.IN1
b[30] => Add0.IN34
b[30] => LessThan0.IN34
b[30] => Add1.IN2
b[30] => aux.IN1
b[30] => aux.IN1
b[31] => aux.IN1
b[31] => aux.IN1
b[31] => Add0.IN33
b[31] => LessThan0.IN33
b[31] => Add1.IN1
b[31] => aux.IN1
b[31] => aux.IN1
alucontrol[0] => Mux0.IN10
alucontrol[0] => Mux1.IN10
alucontrol[0] => Mux2.IN10
alucontrol[0] => Mux3.IN10
alucontrol[0] => Mux4.IN10
alucontrol[0] => Mux5.IN10
alucontrol[0] => Mux6.IN10
alucontrol[0] => Mux7.IN10
alucontrol[0] => Mux8.IN10
alucontrol[0] => Mux9.IN10
alucontrol[0] => Mux10.IN10
alucontrol[0] => Mux11.IN10
alucontrol[0] => Mux12.IN10
alucontrol[0] => Mux13.IN10
alucontrol[0] => Mux14.IN10
alucontrol[0] => Mux15.IN10
alucontrol[0] => Mux16.IN10
alucontrol[0] => Mux17.IN10
alucontrol[0] => Mux18.IN10
alucontrol[0] => Mux19.IN10
alucontrol[0] => Mux20.IN10
alucontrol[0] => Mux21.IN10
alucontrol[0] => Mux22.IN10
alucontrol[0] => Mux23.IN10
alucontrol[0] => Mux24.IN10
alucontrol[0] => Mux25.IN10
alucontrol[0] => Mux26.IN10
alucontrol[0] => Mux27.IN10
alucontrol[0] => Mux28.IN10
alucontrol[0] => Mux29.IN10
alucontrol[0] => Mux30.IN10
alucontrol[0] => Mux31.IN10
alucontrol[1] => Mux0.IN9
alucontrol[1] => Mux1.IN9
alucontrol[1] => Mux2.IN9
alucontrol[1] => Mux3.IN9
alucontrol[1] => Mux4.IN9
alucontrol[1] => Mux5.IN9
alucontrol[1] => Mux6.IN9
alucontrol[1] => Mux7.IN9
alucontrol[1] => Mux8.IN9
alucontrol[1] => Mux9.IN9
alucontrol[1] => Mux10.IN9
alucontrol[1] => Mux11.IN9
alucontrol[1] => Mux12.IN9
alucontrol[1] => Mux13.IN9
alucontrol[1] => Mux14.IN9
alucontrol[1] => Mux15.IN9
alucontrol[1] => Mux16.IN9
alucontrol[1] => Mux17.IN9
alucontrol[1] => Mux18.IN9
alucontrol[1] => Mux19.IN9
alucontrol[1] => Mux20.IN9
alucontrol[1] => Mux21.IN9
alucontrol[1] => Mux22.IN9
alucontrol[1] => Mux23.IN9
alucontrol[1] => Mux24.IN9
alucontrol[1] => Mux25.IN9
alucontrol[1] => Mux26.IN9
alucontrol[1] => Mux27.IN9
alucontrol[1] => Mux28.IN9
alucontrol[1] => Mux29.IN9
alucontrol[1] => Mux30.IN9
alucontrol[1] => Mux31.IN9
alucontrol[2] => Mux0.IN8
alucontrol[2] => Mux1.IN8
alucontrol[2] => Mux2.IN8
alucontrol[2] => Mux3.IN8
alucontrol[2] => Mux4.IN8
alucontrol[2] => Mux5.IN8
alucontrol[2] => Mux6.IN8
alucontrol[2] => Mux7.IN8
alucontrol[2] => Mux8.IN8
alucontrol[2] => Mux9.IN8
alucontrol[2] => Mux10.IN8
alucontrol[2] => Mux11.IN8
alucontrol[2] => Mux12.IN8
alucontrol[2] => Mux13.IN8
alucontrol[2] => Mux14.IN8
alucontrol[2] => Mux15.IN8
alucontrol[2] => Mux16.IN8
alucontrol[2] => Mux17.IN8
alucontrol[2] => Mux18.IN8
alucontrol[2] => Mux19.IN8
alucontrol[2] => Mux20.IN8
alucontrol[2] => Mux21.IN8
alucontrol[2] => Mux22.IN8
alucontrol[2] => Mux23.IN8
alucontrol[2] => Mux24.IN8
alucontrol[2] => Mux25.IN8
alucontrol[2] => Mux26.IN8
alucontrol[2] => Mux27.IN8
alucontrol[2] => Mux28.IN8
alucontrol[2] => Mux29.IN8
alucontrol[2] => Mux30.IN8
alucontrol[2] => Mux31.IN8
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|execute:execute_c|adder:PcAdder
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c
ZeroE => flopr1:Zero_FF.d
reset => flopr1:Zero_FF.reset
reset => flopr:AluOut_FF.reset
reset => flopr:PCBranch_FF.reset
reset => flopr:WriteData_FF.reset
reset => flopr:WriteReg_FF.reset
reset => flopr1:RegWrite_FF.reset
reset => flopr1:MemToReg_FF.reset
reset => flopr1:MemWrite_FF.reset
reset => flopr1:Jump_FF.reset
reset => flopr1:Branch_FF.reset
clk => flopr1:Zero_FF.clk
clk => flopr:AluOut_FF.clk
clk => flopr:PCBranch_FF.clk
clk => flopr:WriteData_FF.clk
clk => flopr:WriteReg_FF.clk
clk => flopr1:RegWrite_FF.clk
clk => flopr1:MemToReg_FF.clk
clk => flopr1:MemWrite_FF.clk
clk => flopr1:Jump_FF.clk
clk => flopr1:Branch_FF.clk
RegWriteE => flopr1:RegWrite_FF.d
MemToRegE => flopr1:MemToReg_FF.d
MemWriteE => flopr1:MemWrite_FF.d
JumpE => flopr1:Jump_FF.d
BranchE => flopr1:Branch_FF.d
WriteRegE[0] => flopr:WriteReg_FF.d[0]
WriteRegE[1] => flopr:WriteReg_FF.d[1]
WriteRegE[2] => flopr:WriteReg_FF.d[2]
WriteRegE[3] => flopr:WriteReg_FF.d[3]
WriteRegE[4] => flopr:WriteReg_FF.d[4]
AluOutE[0] => flopr:AluOut_FF.d[0]
AluOutE[1] => flopr:AluOut_FF.d[1]
AluOutE[2] => flopr:AluOut_FF.d[2]
AluOutE[3] => flopr:AluOut_FF.d[3]
AluOutE[4] => flopr:AluOut_FF.d[4]
AluOutE[5] => flopr:AluOut_FF.d[5]
AluOutE[6] => flopr:AluOut_FF.d[6]
AluOutE[7] => flopr:AluOut_FF.d[7]
AluOutE[8] => flopr:AluOut_FF.d[8]
AluOutE[9] => flopr:AluOut_FF.d[9]
AluOutE[10] => flopr:AluOut_FF.d[10]
AluOutE[11] => flopr:AluOut_FF.d[11]
AluOutE[12] => flopr:AluOut_FF.d[12]
AluOutE[13] => flopr:AluOut_FF.d[13]
AluOutE[14] => flopr:AluOut_FF.d[14]
AluOutE[15] => flopr:AluOut_FF.d[15]
AluOutE[16] => flopr:AluOut_FF.d[16]
AluOutE[17] => flopr:AluOut_FF.d[17]
AluOutE[18] => flopr:AluOut_FF.d[18]
AluOutE[19] => flopr:AluOut_FF.d[19]
AluOutE[20] => flopr:AluOut_FF.d[20]
AluOutE[21] => flopr:AluOut_FF.d[21]
AluOutE[22] => flopr:AluOut_FF.d[22]
AluOutE[23] => flopr:AluOut_FF.d[23]
AluOutE[24] => flopr:AluOut_FF.d[24]
AluOutE[25] => flopr:AluOut_FF.d[25]
AluOutE[26] => flopr:AluOut_FF.d[26]
AluOutE[27] => flopr:AluOut_FF.d[27]
AluOutE[28] => flopr:AluOut_FF.d[28]
AluOutE[29] => flopr:AluOut_FF.d[29]
AluOutE[30] => flopr:AluOut_FF.d[30]
AluOutE[31] => flopr:AluOut_FF.d[31]
WriteDataE[0] => flopr:WriteData_FF.d[0]
WriteDataE[1] => flopr:WriteData_FF.d[1]
WriteDataE[2] => flopr:WriteData_FF.d[2]
WriteDataE[3] => flopr:WriteData_FF.d[3]
WriteDataE[4] => flopr:WriteData_FF.d[4]
WriteDataE[5] => flopr:WriteData_FF.d[5]
WriteDataE[6] => flopr:WriteData_FF.d[6]
WriteDataE[7] => flopr:WriteData_FF.d[7]
WriteDataE[8] => flopr:WriteData_FF.d[8]
WriteDataE[9] => flopr:WriteData_FF.d[9]
WriteDataE[10] => flopr:WriteData_FF.d[10]
WriteDataE[11] => flopr:WriteData_FF.d[11]
WriteDataE[12] => flopr:WriteData_FF.d[12]
WriteDataE[13] => flopr:WriteData_FF.d[13]
WriteDataE[14] => flopr:WriteData_FF.d[14]
WriteDataE[15] => flopr:WriteData_FF.d[15]
WriteDataE[16] => flopr:WriteData_FF.d[16]
WriteDataE[17] => flopr:WriteData_FF.d[17]
WriteDataE[18] => flopr:WriteData_FF.d[18]
WriteDataE[19] => flopr:WriteData_FF.d[19]
WriteDataE[20] => flopr:WriteData_FF.d[20]
WriteDataE[21] => flopr:WriteData_FF.d[21]
WriteDataE[22] => flopr:WriteData_FF.d[22]
WriteDataE[23] => flopr:WriteData_FF.d[23]
WriteDataE[24] => flopr:WriteData_FF.d[24]
WriteDataE[25] => flopr:WriteData_FF.d[25]
WriteDataE[26] => flopr:WriteData_FF.d[26]
WriteDataE[27] => flopr:WriteData_FF.d[27]
WriteDataE[28] => flopr:WriteData_FF.d[28]
WriteDataE[29] => flopr:WriteData_FF.d[29]
WriteDataE[30] => flopr:WriteData_FF.d[30]
WriteDataE[31] => flopr:WriteData_FF.d[31]
PCBranchE[0] => flopr:PCBranch_FF.d[0]
PCBranchE[1] => flopr:PCBranch_FF.d[1]
PCBranchE[2] => flopr:PCBranch_FF.d[2]
PCBranchE[3] => flopr:PCBranch_FF.d[3]
PCBranchE[4] => flopr:PCBranch_FF.d[4]
PCBranchE[5] => flopr:PCBranch_FF.d[5]
PCBranchE[6] => flopr:PCBranch_FF.d[6]
PCBranchE[7] => flopr:PCBranch_FF.d[7]
PCBranchE[8] => flopr:PCBranch_FF.d[8]
PCBranchE[9] => flopr:PCBranch_FF.d[9]
PCBranchE[10] => flopr:PCBranch_FF.d[10]
PCBranchE[11] => flopr:PCBranch_FF.d[11]
PCBranchE[12] => flopr:PCBranch_FF.d[12]
PCBranchE[13] => flopr:PCBranch_FF.d[13]
PCBranchE[14] => flopr:PCBranch_FF.d[14]
PCBranchE[15] => flopr:PCBranch_FF.d[15]
PCBranchE[16] => flopr:PCBranch_FF.d[16]
PCBranchE[17] => flopr:PCBranch_FF.d[17]
PCBranchE[18] => flopr:PCBranch_FF.d[18]
PCBranchE[19] => flopr:PCBranch_FF.d[19]
PCBranchE[20] => flopr:PCBranch_FF.d[20]
PCBranchE[21] => flopr:PCBranch_FF.d[21]
PCBranchE[22] => flopr:PCBranch_FF.d[22]
PCBranchE[23] => flopr:PCBranch_FF.d[23]
PCBranchE[24] => flopr:PCBranch_FF.d[24]
PCBranchE[25] => flopr:PCBranch_FF.d[25]
PCBranchE[26] => flopr:PCBranch_FF.d[26]
PCBranchE[27] => flopr:PCBranch_FF.d[27]
PCBranchE[28] => flopr:PCBranch_FF.d[28]
PCBranchE[29] => flopr:PCBranch_FF.d[29]
PCBranchE[30] => flopr:PCBranch_FF.d[30]
PCBranchE[31] => flopr:PCBranch_FF.d[31]
ZeroM <= flopr1:Zero_FF.q
WriteRegM[0] <= flopr:WriteReg_FF.q[0]
WriteRegM[1] <= flopr:WriteReg_FF.q[1]
WriteRegM[2] <= flopr:WriteReg_FF.q[2]
WriteRegM[3] <= flopr:WriteReg_FF.q[3]
WriteRegM[4] <= flopr:WriteReg_FF.q[4]
RegWriteM <= flopr1:RegWrite_FF.q
MemToRegM <= flopr1:MemToReg_FF.q
MemWriteM <= flopr1:MemWrite_FF.q
JumpM <= flopr1:Jump_FF.q
BranchM <= flopr1:Branch_FF.q
AluOutM[0] <= flopr:AluOut_FF.q[0]
AluOutM[1] <= flopr:AluOut_FF.q[1]
AluOutM[2] <= flopr:AluOut_FF.q[2]
AluOutM[3] <= flopr:AluOut_FF.q[3]
AluOutM[4] <= flopr:AluOut_FF.q[4]
AluOutM[5] <= flopr:AluOut_FF.q[5]
AluOutM[6] <= flopr:AluOut_FF.q[6]
AluOutM[7] <= flopr:AluOut_FF.q[7]
AluOutM[8] <= flopr:AluOut_FF.q[8]
AluOutM[9] <= flopr:AluOut_FF.q[9]
AluOutM[10] <= flopr:AluOut_FF.q[10]
AluOutM[11] <= flopr:AluOut_FF.q[11]
AluOutM[12] <= flopr:AluOut_FF.q[12]
AluOutM[13] <= flopr:AluOut_FF.q[13]
AluOutM[14] <= flopr:AluOut_FF.q[14]
AluOutM[15] <= flopr:AluOut_FF.q[15]
AluOutM[16] <= flopr:AluOut_FF.q[16]
AluOutM[17] <= flopr:AluOut_FF.q[17]
AluOutM[18] <= flopr:AluOut_FF.q[18]
AluOutM[19] <= flopr:AluOut_FF.q[19]
AluOutM[20] <= flopr:AluOut_FF.q[20]
AluOutM[21] <= flopr:AluOut_FF.q[21]
AluOutM[22] <= flopr:AluOut_FF.q[22]
AluOutM[23] <= flopr:AluOut_FF.q[23]
AluOutM[24] <= flopr:AluOut_FF.q[24]
AluOutM[25] <= flopr:AluOut_FF.q[25]
AluOutM[26] <= flopr:AluOut_FF.q[26]
AluOutM[27] <= flopr:AluOut_FF.q[27]
AluOutM[28] <= flopr:AluOut_FF.q[28]
AluOutM[29] <= flopr:AluOut_FF.q[29]
AluOutM[30] <= flopr:AluOut_FF.q[30]
AluOutM[31] <= flopr:AluOut_FF.q[31]
WriteDataM[0] <= flopr:WriteData_FF.q[0]
WriteDataM[1] <= flopr:WriteData_FF.q[1]
WriteDataM[2] <= flopr:WriteData_FF.q[2]
WriteDataM[3] <= flopr:WriteData_FF.q[3]
WriteDataM[4] <= flopr:WriteData_FF.q[4]
WriteDataM[5] <= flopr:WriteData_FF.q[5]
WriteDataM[6] <= flopr:WriteData_FF.q[6]
WriteDataM[7] <= flopr:WriteData_FF.q[7]
WriteDataM[8] <= flopr:WriteData_FF.q[8]
WriteDataM[9] <= flopr:WriteData_FF.q[9]
WriteDataM[10] <= flopr:WriteData_FF.q[10]
WriteDataM[11] <= flopr:WriteData_FF.q[11]
WriteDataM[12] <= flopr:WriteData_FF.q[12]
WriteDataM[13] <= flopr:WriteData_FF.q[13]
WriteDataM[14] <= flopr:WriteData_FF.q[14]
WriteDataM[15] <= flopr:WriteData_FF.q[15]
WriteDataM[16] <= flopr:WriteData_FF.q[16]
WriteDataM[17] <= flopr:WriteData_FF.q[17]
WriteDataM[18] <= flopr:WriteData_FF.q[18]
WriteDataM[19] <= flopr:WriteData_FF.q[19]
WriteDataM[20] <= flopr:WriteData_FF.q[20]
WriteDataM[21] <= flopr:WriteData_FF.q[21]
WriteDataM[22] <= flopr:WriteData_FF.q[22]
WriteDataM[23] <= flopr:WriteData_FF.q[23]
WriteDataM[24] <= flopr:WriteData_FF.q[24]
WriteDataM[25] <= flopr:WriteData_FF.q[25]
WriteDataM[26] <= flopr:WriteData_FF.q[26]
WriteDataM[27] <= flopr:WriteData_FF.q[27]
WriteDataM[28] <= flopr:WriteData_FF.q[28]
WriteDataM[29] <= flopr:WriteData_FF.q[29]
WriteDataM[30] <= flopr:WriteData_FF.q[30]
WriteDataM[31] <= flopr:WriteData_FF.q[31]
PCBranchM[0] <= flopr:PCBranch_FF.q[0]
PCBranchM[1] <= flopr:PCBranch_FF.q[1]
PCBranchM[2] <= flopr:PCBranch_FF.q[2]
PCBranchM[3] <= flopr:PCBranch_FF.q[3]
PCBranchM[4] <= flopr:PCBranch_FF.q[4]
PCBranchM[5] <= flopr:PCBranch_FF.q[5]
PCBranchM[6] <= flopr:PCBranch_FF.q[6]
PCBranchM[7] <= flopr:PCBranch_FF.q[7]
PCBranchM[8] <= flopr:PCBranch_FF.q[8]
PCBranchM[9] <= flopr:PCBranch_FF.q[9]
PCBranchM[10] <= flopr:PCBranch_FF.q[10]
PCBranchM[11] <= flopr:PCBranch_FF.q[11]
PCBranchM[12] <= flopr:PCBranch_FF.q[12]
PCBranchM[13] <= flopr:PCBranch_FF.q[13]
PCBranchM[14] <= flopr:PCBranch_FF.q[14]
PCBranchM[15] <= flopr:PCBranch_FF.q[15]
PCBranchM[16] <= flopr:PCBranch_FF.q[16]
PCBranchM[17] <= flopr:PCBranch_FF.q[17]
PCBranchM[18] <= flopr:PCBranch_FF.q[18]
PCBranchM[19] <= flopr:PCBranch_FF.q[19]
PCBranchM[20] <= flopr:PCBranch_FF.q[20]
PCBranchM[21] <= flopr:PCBranch_FF.q[21]
PCBranchM[22] <= flopr:PCBranch_FF.q[22]
PCBranchM[23] <= flopr:PCBranch_FF.q[23]
PCBranchM[24] <= flopr:PCBranch_FF.q[24]
PCBranchM[25] <= flopr:PCBranch_FF.q[25]
PCBranchM[26] <= flopr:PCBranch_FF.q[26]
PCBranchM[27] <= flopr:PCBranch_FF.q[27]
PCBranchM[28] <= flopr:PCBranch_FF.q[28]
PCBranchM[29] <= flopr:PCBranch_FF.q[29]
PCBranchM[30] <= flopr:PCBranch_FF.q[30]
PCBranchM[31] <= flopr:PCBranch_FF.q[31]


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Zero_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:AluOut_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:PCBranch_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteData_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr:WriteReg_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:RegWrite_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemToReg_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:MemWrite_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Jump_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|exme:execute_memory_c|flopr1:Branch_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|memory:memory_c
AluResultIn[0] => dmem:mem.a[0]
AluResultIn[0] => AluResultOut[0].DATAIN
AluResultIn[1] => dmem:mem.a[1]
AluResultIn[1] => AluResultOut[1].DATAIN
AluResultIn[2] => dmem:mem.a[2]
AluResultIn[2] => AluResultOut[2].DATAIN
AluResultIn[3] => dmem:mem.a[3]
AluResultIn[3] => AluResultOut[3].DATAIN
AluResultIn[4] => dmem:mem.a[4]
AluResultIn[4] => AluResultOut[4].DATAIN
AluResultIn[5] => dmem:mem.a[5]
AluResultIn[5] => AluResultOut[5].DATAIN
AluResultIn[6] => dmem:mem.a[6]
AluResultIn[6] => AluResultOut[6].DATAIN
AluResultIn[7] => dmem:mem.a[7]
AluResultIn[7] => AluResultOut[7].DATAIN
AluResultIn[8] => dmem:mem.a[8]
AluResultIn[8] => AluResultOut[8].DATAIN
AluResultIn[9] => dmem:mem.a[9]
AluResultIn[9] => AluResultOut[9].DATAIN
AluResultIn[10] => dmem:mem.a[10]
AluResultIn[10] => AluResultOut[10].DATAIN
AluResultIn[11] => dmem:mem.a[11]
AluResultIn[11] => AluResultOut[11].DATAIN
AluResultIn[12] => dmem:mem.a[12]
AluResultIn[12] => AluResultOut[12].DATAIN
AluResultIn[13] => dmem:mem.a[13]
AluResultIn[13] => AluResultOut[13].DATAIN
AluResultIn[14] => dmem:mem.a[14]
AluResultIn[14] => AluResultOut[14].DATAIN
AluResultIn[15] => dmem:mem.a[15]
AluResultIn[15] => AluResultOut[15].DATAIN
AluResultIn[16] => dmem:mem.a[16]
AluResultIn[16] => AluResultOut[16].DATAIN
AluResultIn[17] => dmem:mem.a[17]
AluResultIn[17] => AluResultOut[17].DATAIN
AluResultIn[18] => dmem:mem.a[18]
AluResultIn[18] => AluResultOut[18].DATAIN
AluResultIn[19] => dmem:mem.a[19]
AluResultIn[19] => AluResultOut[19].DATAIN
AluResultIn[20] => dmem:mem.a[20]
AluResultIn[20] => AluResultOut[20].DATAIN
AluResultIn[21] => dmem:mem.a[21]
AluResultIn[21] => AluResultOut[21].DATAIN
AluResultIn[22] => dmem:mem.a[22]
AluResultIn[22] => AluResultOut[22].DATAIN
AluResultIn[23] => dmem:mem.a[23]
AluResultIn[23] => AluResultOut[23].DATAIN
AluResultIn[24] => dmem:mem.a[24]
AluResultIn[24] => AluResultOut[24].DATAIN
AluResultIn[25] => dmem:mem.a[25]
AluResultIn[25] => AluResultOut[25].DATAIN
AluResultIn[26] => dmem:mem.a[26]
AluResultIn[26] => AluResultOut[26].DATAIN
AluResultIn[27] => dmem:mem.a[27]
AluResultIn[27] => AluResultOut[27].DATAIN
AluResultIn[28] => dmem:mem.a[28]
AluResultIn[28] => AluResultOut[28].DATAIN
AluResultIn[29] => dmem:mem.a[29]
AluResultIn[29] => AluResultOut[29].DATAIN
AluResultIn[30] => dmem:mem.a[30]
AluResultIn[30] => AluResultOut[30].DATAIN
AluResultIn[31] => dmem:mem.a[31]
AluResultIn[31] => AluResultOut[31].DATAIN
WriteData[0] => dmem:mem.wd[0]
WriteData[0] => WriteDataOut[0].DATAIN
WriteData[1] => dmem:mem.wd[1]
WriteData[1] => WriteDataOut[1].DATAIN
WriteData[2] => dmem:mem.wd[2]
WriteData[2] => WriteDataOut[2].DATAIN
WriteData[3] => dmem:mem.wd[3]
WriteData[3] => WriteDataOut[3].DATAIN
WriteData[4] => dmem:mem.wd[4]
WriteData[4] => WriteDataOut[4].DATAIN
WriteData[5] => dmem:mem.wd[5]
WriteData[5] => WriteDataOut[5].DATAIN
WriteData[6] => dmem:mem.wd[6]
WriteData[6] => WriteDataOut[6].DATAIN
WriteData[7] => dmem:mem.wd[7]
WriteData[7] => WriteDataOut[7].DATAIN
WriteData[8] => dmem:mem.wd[8]
WriteData[8] => WriteDataOut[8].DATAIN
WriteData[9] => dmem:mem.wd[9]
WriteData[9] => WriteDataOut[9].DATAIN
WriteData[10] => dmem:mem.wd[10]
WriteData[10] => WriteDataOut[10].DATAIN
WriteData[11] => dmem:mem.wd[11]
WriteData[11] => WriteDataOut[11].DATAIN
WriteData[12] => dmem:mem.wd[12]
WriteData[12] => WriteDataOut[12].DATAIN
WriteData[13] => dmem:mem.wd[13]
WriteData[13] => WriteDataOut[13].DATAIN
WriteData[14] => dmem:mem.wd[14]
WriteData[14] => WriteDataOut[14].DATAIN
WriteData[15] => dmem:mem.wd[15]
WriteData[15] => WriteDataOut[15].DATAIN
WriteData[16] => dmem:mem.wd[16]
WriteData[16] => WriteDataOut[16].DATAIN
WriteData[17] => dmem:mem.wd[17]
WriteData[17] => WriteDataOut[17].DATAIN
WriteData[18] => dmem:mem.wd[18]
WriteData[18] => WriteDataOut[18].DATAIN
WriteData[19] => dmem:mem.wd[19]
WriteData[19] => WriteDataOut[19].DATAIN
WriteData[20] => dmem:mem.wd[20]
WriteData[20] => WriteDataOut[20].DATAIN
WriteData[21] => dmem:mem.wd[21]
WriteData[21] => WriteDataOut[21].DATAIN
WriteData[22] => dmem:mem.wd[22]
WriteData[22] => WriteDataOut[22].DATAIN
WriteData[23] => dmem:mem.wd[23]
WriteData[23] => WriteDataOut[23].DATAIN
WriteData[24] => dmem:mem.wd[24]
WriteData[24] => WriteDataOut[24].DATAIN
WriteData[25] => dmem:mem.wd[25]
WriteData[25] => WriteDataOut[25].DATAIN
WriteData[26] => dmem:mem.wd[26]
WriteData[26] => WriteDataOut[26].DATAIN
WriteData[27] => dmem:mem.wd[27]
WriteData[27] => WriteDataOut[27].DATAIN
WriteData[28] => dmem:mem.wd[28]
WriteData[28] => WriteDataOut[28].DATAIN
WriteData[29] => dmem:mem.wd[29]
WriteData[29] => WriteDataOut[29].DATAIN
WriteData[30] => dmem:mem.wd[30]
WriteData[30] => WriteDataOut[30].DATAIN
WriteData[31] => dmem:mem.wd[31]
WriteData[31] => WriteDataOut[31].DATAIN
MemWrite => dmem:mem.we
MemWrite => MemWriteEna.DATAIN
clk => dmem:mem.clk
Branch => PCSrc.IN0
Zero => PCSrc.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[0] <= AluResultIn[0].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[1] <= AluResultIn[1].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[2] <= AluResultIn[2].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[3] <= AluResultIn[3].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[4] <= AluResultIn[4].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[5] <= AluResultIn[5].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[6] <= AluResultIn[6].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[7] <= AluResultIn[7].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[8] <= AluResultIn[8].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[9] <= AluResultIn[9].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[10] <= AluResultIn[10].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[11] <= AluResultIn[11].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[12] <= AluResultIn[12].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[13] <= AluResultIn[13].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[14] <= AluResultIn[14].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[15] <= AluResultIn[15].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[16] <= AluResultIn[16].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[17] <= AluResultIn[17].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[18] <= AluResultIn[18].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[19] <= AluResultIn[19].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[20] <= AluResultIn[20].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[21] <= AluResultIn[21].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[22] <= AluResultIn[22].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[23] <= AluResultIn[23].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[24] <= AluResultIn[24].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[25] <= AluResultIn[25].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[26] <= AluResultIn[26].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[27] <= AluResultIn[27].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[28] <= AluResultIn[28].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[29] <= AluResultIn[29].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[30] <= AluResultIn[30].DB_MAX_OUTPUT_PORT_TYPE
AluResultOut[31] <= AluResultIn[31].DB_MAX_OUTPUT_PORT_TYPE
ReadData[0] <= dmem:mem.rd[0]
ReadData[1] <= dmem:mem.rd[1]
ReadData[2] <= dmem:mem.rd[2]
ReadData[3] <= dmem:mem.rd[3]
ReadData[4] <= dmem:mem.rd[4]
ReadData[5] <= dmem:mem.rd[5]
ReadData[6] <= dmem:mem.rd[6]
ReadData[7] <= dmem:mem.rd[7]
ReadData[8] <= dmem:mem.rd[8]
ReadData[9] <= dmem:mem.rd[9]
ReadData[10] <= dmem:mem.rd[10]
ReadData[11] <= dmem:mem.rd[11]
ReadData[12] <= dmem:mem.rd[12]
ReadData[13] <= dmem:mem.rd[13]
ReadData[14] <= dmem:mem.rd[14]
ReadData[15] <= dmem:mem.rd[15]
ReadData[16] <= dmem:mem.rd[16]
ReadData[17] <= dmem:mem.rd[17]
ReadData[18] <= dmem:mem.rd[18]
ReadData[19] <= dmem:mem.rd[19]
ReadData[20] <= dmem:mem.rd[20]
ReadData[21] <= dmem:mem.rd[21]
ReadData[22] <= dmem:mem.rd[22]
ReadData[23] <= dmem:mem.rd[23]
ReadData[24] <= dmem:mem.rd[24]
ReadData[25] <= dmem:mem.rd[25]
ReadData[26] <= dmem:mem.rd[26]
ReadData[27] <= dmem:mem.rd[27]
ReadData[28] <= dmem:mem.rd[28]
ReadData[29] <= dmem:mem.rd[29]
ReadData[30] <= dmem:mem.rd[30]
ReadData[31] <= dmem:mem.rd[31]
WriteDataOut[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteDataOut[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
MemWriteEna <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|memory:memory_c|dmem:mem
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ram~5.DATAIN
a[2] => ram.WADDR
a[2] => ram.RADDR
a[3] => ram~4.DATAIN
a[3] => ram.WADDR1
a[3] => ram.RADDR1
a[4] => ram~3.DATAIN
a[4] => ram.WADDR2
a[4] => ram.RADDR2
a[5] => ram~2.DATAIN
a[5] => ram.WADDR3
a[5] => ram.RADDR3
a[6] => ram~1.DATAIN
a[6] => ram.WADDR4
a[6] => ram.RADDR4
a[7] => ram~0.DATAIN
a[7] => ram.WADDR5
a[7] => ram.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
wd[0] => ram~37.DATAIN
wd[0] => ram.DATAIN
wd[1] => ram~36.DATAIN
wd[1] => ram.DATAIN1
wd[2] => ram~35.DATAIN
wd[2] => ram.DATAIN2
wd[3] => ram~34.DATAIN
wd[3] => ram.DATAIN3
wd[4] => ram~33.DATAIN
wd[4] => ram.DATAIN4
wd[5] => ram~32.DATAIN
wd[5] => ram.DATAIN5
wd[6] => ram~31.DATAIN
wd[6] => ram.DATAIN6
wd[7] => ram~30.DATAIN
wd[7] => ram.DATAIN7
wd[8] => ram~29.DATAIN
wd[8] => ram.DATAIN8
wd[9] => ram~28.DATAIN
wd[9] => ram.DATAIN9
wd[10] => ram~27.DATAIN
wd[10] => ram.DATAIN10
wd[11] => ram~26.DATAIN
wd[11] => ram.DATAIN11
wd[12] => ram~25.DATAIN
wd[12] => ram.DATAIN12
wd[13] => ram~24.DATAIN
wd[13] => ram.DATAIN13
wd[14] => ram~23.DATAIN
wd[14] => ram.DATAIN14
wd[15] => ram~22.DATAIN
wd[15] => ram.DATAIN15
wd[16] => ram~21.DATAIN
wd[16] => ram.DATAIN16
wd[17] => ram~20.DATAIN
wd[17] => ram.DATAIN17
wd[18] => ram~19.DATAIN
wd[18] => ram.DATAIN18
wd[19] => ram~18.DATAIN
wd[19] => ram.DATAIN19
wd[20] => ram~17.DATAIN
wd[20] => ram.DATAIN20
wd[21] => ram~16.DATAIN
wd[21] => ram.DATAIN21
wd[22] => ram~15.DATAIN
wd[22] => ram.DATAIN22
wd[23] => ram~14.DATAIN
wd[23] => ram.DATAIN23
wd[24] => ram~13.DATAIN
wd[24] => ram.DATAIN24
wd[25] => ram~12.DATAIN
wd[25] => ram.DATAIN25
wd[26] => ram~11.DATAIN
wd[26] => ram.DATAIN26
wd[27] => ram~10.DATAIN
wd[27] => ram.DATAIN27
wd[28] => ram~9.DATAIN
wd[28] => ram.DATAIN28
wd[29] => ram~8.DATAIN
wd[29] => ram.DATAIN29
wd[30] => ram~7.DATAIN
wd[30] => ram.DATAIN30
wd[31] => ram~6.DATAIN
wd[31] => ram.DATAIN31
we => ram~38.DATAIN
we => ram.WE
clk => ram~38.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram.CLK0
rd[0] <= ram.DATAOUT
rd[1] <= ram.DATAOUT1
rd[2] <= ram.DATAOUT2
rd[3] <= ram.DATAOUT3
rd[4] <= ram.DATAOUT4
rd[5] <= ram.DATAOUT5
rd[6] <= ram.DATAOUT6
rd[7] <= ram.DATAOUT7
rd[8] <= ram.DATAOUT8
rd[9] <= ram.DATAOUT9
rd[10] <= ram.DATAOUT10
rd[11] <= ram.DATAOUT11
rd[12] <= ram.DATAOUT12
rd[13] <= ram.DATAOUT13
rd[14] <= ram.DATAOUT14
rd[15] <= ram.DATAOUT15
rd[16] <= ram.DATAOUT16
rd[17] <= ram.DATAOUT17
rd[18] <= ram.DATAOUT18
rd[19] <= ram.DATAOUT19
rd[20] <= ram.DATAOUT20
rd[21] <= ram.DATAOUT21
rd[22] <= ram.DATAOUT22
rd[23] <= ram.DATAOUT23
rd[24] <= ram.DATAOUT24
rd[25] <= ram.DATAOUT25
rd[26] <= ram.DATAOUT26
rd[27] <= ram.DATAOUT27
rd[28] <= ram.DATAOUT28
rd[29] <= ram.DATAOUT29
rd[30] <= ram.DATAOUT30
rd[31] <= ram.DATAOUT31


|DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c
reset => flopr:AluOut_FF.reset
reset => flopr:ReadData_FF.reset
reset => flopr:WriteReg_FF.reset
reset => flopr1:RegWrite_FF.reset
reset => flopr1:MemToReg_FF.reset
clk => flopr:AluOut_FF.clk
clk => flopr:ReadData_FF.clk
clk => flopr:WriteReg_FF.clk
clk => flopr1:RegWrite_FF.clk
clk => flopr1:MemToReg_FF.clk
RegWriteM => flopr1:RegWrite_FF.d
MemToRegM => flopr1:MemToReg_FF.d
WriteRegM[0] => flopr:WriteReg_FF.d[0]
WriteRegM[1] => flopr:WriteReg_FF.d[1]
WriteRegM[2] => flopr:WriteReg_FF.d[2]
WriteRegM[3] => flopr:WriteReg_FF.d[3]
WriteRegM[4] => flopr:WriteReg_FF.d[4]
AluOutM[0] => flopr:AluOut_FF.d[0]
AluOutM[1] => flopr:AluOut_FF.d[1]
AluOutM[2] => flopr:AluOut_FF.d[2]
AluOutM[3] => flopr:AluOut_FF.d[3]
AluOutM[4] => flopr:AluOut_FF.d[4]
AluOutM[5] => flopr:AluOut_FF.d[5]
AluOutM[6] => flopr:AluOut_FF.d[6]
AluOutM[7] => flopr:AluOut_FF.d[7]
AluOutM[8] => flopr:AluOut_FF.d[8]
AluOutM[9] => flopr:AluOut_FF.d[9]
AluOutM[10] => flopr:AluOut_FF.d[10]
AluOutM[11] => flopr:AluOut_FF.d[11]
AluOutM[12] => flopr:AluOut_FF.d[12]
AluOutM[13] => flopr:AluOut_FF.d[13]
AluOutM[14] => flopr:AluOut_FF.d[14]
AluOutM[15] => flopr:AluOut_FF.d[15]
AluOutM[16] => flopr:AluOut_FF.d[16]
AluOutM[17] => flopr:AluOut_FF.d[17]
AluOutM[18] => flopr:AluOut_FF.d[18]
AluOutM[19] => flopr:AluOut_FF.d[19]
AluOutM[20] => flopr:AluOut_FF.d[20]
AluOutM[21] => flopr:AluOut_FF.d[21]
AluOutM[22] => flopr:AluOut_FF.d[22]
AluOutM[23] => flopr:AluOut_FF.d[23]
AluOutM[24] => flopr:AluOut_FF.d[24]
AluOutM[25] => flopr:AluOut_FF.d[25]
AluOutM[26] => flopr:AluOut_FF.d[26]
AluOutM[27] => flopr:AluOut_FF.d[27]
AluOutM[28] => flopr:AluOut_FF.d[28]
AluOutM[29] => flopr:AluOut_FF.d[29]
AluOutM[30] => flopr:AluOut_FF.d[30]
AluOutM[31] => flopr:AluOut_FF.d[31]
ReadDataM[0] => flopr:ReadData_FF.d[0]
ReadDataM[1] => flopr:ReadData_FF.d[1]
ReadDataM[2] => flopr:ReadData_FF.d[2]
ReadDataM[3] => flopr:ReadData_FF.d[3]
ReadDataM[4] => flopr:ReadData_FF.d[4]
ReadDataM[5] => flopr:ReadData_FF.d[5]
ReadDataM[6] => flopr:ReadData_FF.d[6]
ReadDataM[7] => flopr:ReadData_FF.d[7]
ReadDataM[8] => flopr:ReadData_FF.d[8]
ReadDataM[9] => flopr:ReadData_FF.d[9]
ReadDataM[10] => flopr:ReadData_FF.d[10]
ReadDataM[11] => flopr:ReadData_FF.d[11]
ReadDataM[12] => flopr:ReadData_FF.d[12]
ReadDataM[13] => flopr:ReadData_FF.d[13]
ReadDataM[14] => flopr:ReadData_FF.d[14]
ReadDataM[15] => flopr:ReadData_FF.d[15]
ReadDataM[16] => flopr:ReadData_FF.d[16]
ReadDataM[17] => flopr:ReadData_FF.d[17]
ReadDataM[18] => flopr:ReadData_FF.d[18]
ReadDataM[19] => flopr:ReadData_FF.d[19]
ReadDataM[20] => flopr:ReadData_FF.d[20]
ReadDataM[21] => flopr:ReadData_FF.d[21]
ReadDataM[22] => flopr:ReadData_FF.d[22]
ReadDataM[23] => flopr:ReadData_FF.d[23]
ReadDataM[24] => flopr:ReadData_FF.d[24]
ReadDataM[25] => flopr:ReadData_FF.d[25]
ReadDataM[26] => flopr:ReadData_FF.d[26]
ReadDataM[27] => flopr:ReadData_FF.d[27]
ReadDataM[28] => flopr:ReadData_FF.d[28]
ReadDataM[29] => flopr:ReadData_FF.d[29]
ReadDataM[30] => flopr:ReadData_FF.d[30]
ReadDataM[31] => flopr:ReadData_FF.d[31]
RegWriteW <= flopr1:RegWrite_FF.q
MemToRegW <= flopr1:MemToReg_FF.q
WriteRegW[0] <= flopr:WriteReg_FF.q[0]
WriteRegW[1] <= flopr:WriteReg_FF.q[1]
WriteRegW[2] <= flopr:WriteReg_FF.q[2]
WriteRegW[3] <= flopr:WriteReg_FF.q[3]
WriteRegW[4] <= flopr:WriteReg_FF.q[4]
AluOutW[0] <= flopr:AluOut_FF.q[0]
AluOutW[1] <= flopr:AluOut_FF.q[1]
AluOutW[2] <= flopr:AluOut_FF.q[2]
AluOutW[3] <= flopr:AluOut_FF.q[3]
AluOutW[4] <= flopr:AluOut_FF.q[4]
AluOutW[5] <= flopr:AluOut_FF.q[5]
AluOutW[6] <= flopr:AluOut_FF.q[6]
AluOutW[7] <= flopr:AluOut_FF.q[7]
AluOutW[8] <= flopr:AluOut_FF.q[8]
AluOutW[9] <= flopr:AluOut_FF.q[9]
AluOutW[10] <= flopr:AluOut_FF.q[10]
AluOutW[11] <= flopr:AluOut_FF.q[11]
AluOutW[12] <= flopr:AluOut_FF.q[12]
AluOutW[13] <= flopr:AluOut_FF.q[13]
AluOutW[14] <= flopr:AluOut_FF.q[14]
AluOutW[15] <= flopr:AluOut_FF.q[15]
AluOutW[16] <= flopr:AluOut_FF.q[16]
AluOutW[17] <= flopr:AluOut_FF.q[17]
AluOutW[18] <= flopr:AluOut_FF.q[18]
AluOutW[19] <= flopr:AluOut_FF.q[19]
AluOutW[20] <= flopr:AluOut_FF.q[20]
AluOutW[21] <= flopr:AluOut_FF.q[21]
AluOutW[22] <= flopr:AluOut_FF.q[22]
AluOutW[23] <= flopr:AluOut_FF.q[23]
AluOutW[24] <= flopr:AluOut_FF.q[24]
AluOutW[25] <= flopr:AluOut_FF.q[25]
AluOutW[26] <= flopr:AluOut_FF.q[26]
AluOutW[27] <= flopr:AluOut_FF.q[27]
AluOutW[28] <= flopr:AluOut_FF.q[28]
AluOutW[29] <= flopr:AluOut_FF.q[29]
AluOutW[30] <= flopr:AluOut_FF.q[30]
AluOutW[31] <= flopr:AluOut_FF.q[31]
ReadDataW[0] <= flopr:ReadData_FF.q[0]
ReadDataW[1] <= flopr:ReadData_FF.q[1]
ReadDataW[2] <= flopr:ReadData_FF.q[2]
ReadDataW[3] <= flopr:ReadData_FF.q[3]
ReadDataW[4] <= flopr:ReadData_FF.q[4]
ReadDataW[5] <= flopr:ReadData_FF.q[5]
ReadDataW[6] <= flopr:ReadData_FF.q[6]
ReadDataW[7] <= flopr:ReadData_FF.q[7]
ReadDataW[8] <= flopr:ReadData_FF.q[8]
ReadDataW[9] <= flopr:ReadData_FF.q[9]
ReadDataW[10] <= flopr:ReadData_FF.q[10]
ReadDataW[11] <= flopr:ReadData_FF.q[11]
ReadDataW[12] <= flopr:ReadData_FF.q[12]
ReadDataW[13] <= flopr:ReadData_FF.q[13]
ReadDataW[14] <= flopr:ReadData_FF.q[14]
ReadDataW[15] <= flopr:ReadData_FF.q[15]
ReadDataW[16] <= flopr:ReadData_FF.q[16]
ReadDataW[17] <= flopr:ReadData_FF.q[17]
ReadDataW[18] <= flopr:ReadData_FF.q[18]
ReadDataW[19] <= flopr:ReadData_FF.q[19]
ReadDataW[20] <= flopr:ReadData_FF.q[20]
ReadDataW[21] <= flopr:ReadData_FF.q[21]
ReadDataW[22] <= flopr:ReadData_FF.q[22]
ReadDataW[23] <= flopr:ReadData_FF.q[23]
ReadDataW[24] <= flopr:ReadData_FF.q[24]
ReadDataW[25] <= flopr:ReadData_FF.q[25]
ReadDataW[26] <= flopr:ReadData_FF.q[26]
ReadDataW[27] <= flopr:ReadData_FF.q[27]
ReadDataW[28] <= flopr:ReadData_FF.q[28]
ReadDataW[29] <= flopr:ReadData_FF.q[29]
ReadDataW[30] <= flopr:ReadData_FF.q[30]
ReadDataW[31] <= flopr:ReadData_FF.q[31]


|DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:AluOut_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:ReadData_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr:WriteReg_FF
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:RegWrite_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|mewb:memory_writeback_c|flopr1:MemToReg_FF
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
reset => q~reg0.ACLR
clk => q~reg0.CLK


|DE0_NANO|mips:mips_0|datapath:datapath_c|writeback:writeback_c
AluResult[0] => mux2:mux.d0[0]
AluResult[1] => mux2:mux.d0[1]
AluResult[2] => mux2:mux.d0[2]
AluResult[3] => mux2:mux.d0[3]
AluResult[4] => mux2:mux.d0[4]
AluResult[5] => mux2:mux.d0[5]
AluResult[6] => mux2:mux.d0[6]
AluResult[7] => mux2:mux.d0[7]
AluResult[8] => mux2:mux.d0[8]
AluResult[9] => mux2:mux.d0[9]
AluResult[10] => mux2:mux.d0[10]
AluResult[11] => mux2:mux.d0[11]
AluResult[12] => mux2:mux.d0[12]
AluResult[13] => mux2:mux.d0[13]
AluResult[14] => mux2:mux.d0[14]
AluResult[15] => mux2:mux.d0[15]
AluResult[16] => mux2:mux.d0[16]
AluResult[17] => mux2:mux.d0[17]
AluResult[18] => mux2:mux.d0[18]
AluResult[19] => mux2:mux.d0[19]
AluResult[20] => mux2:mux.d0[20]
AluResult[21] => mux2:mux.d0[21]
AluResult[22] => mux2:mux.d0[22]
AluResult[23] => mux2:mux.d0[23]
AluResult[24] => mux2:mux.d0[24]
AluResult[25] => mux2:mux.d0[25]
AluResult[26] => mux2:mux.d0[26]
AluResult[27] => mux2:mux.d0[27]
AluResult[28] => mux2:mux.d0[28]
AluResult[29] => mux2:mux.d0[29]
AluResult[30] => mux2:mux.d0[30]
AluResult[31] => mux2:mux.d0[31]
ReadData[0] => mux2:mux.d1[0]
ReadData[1] => mux2:mux.d1[1]
ReadData[2] => mux2:mux.d1[2]
ReadData[3] => mux2:mux.d1[3]
ReadData[4] => mux2:mux.d1[4]
ReadData[5] => mux2:mux.d1[5]
ReadData[6] => mux2:mux.d1[6]
ReadData[7] => mux2:mux.d1[7]
ReadData[8] => mux2:mux.d1[8]
ReadData[9] => mux2:mux.d1[9]
ReadData[10] => mux2:mux.d1[10]
ReadData[11] => mux2:mux.d1[11]
ReadData[12] => mux2:mux.d1[12]
ReadData[13] => mux2:mux.d1[13]
ReadData[14] => mux2:mux.d1[14]
ReadData[15] => mux2:mux.d1[15]
ReadData[16] => mux2:mux.d1[16]
ReadData[17] => mux2:mux.d1[17]
ReadData[18] => mux2:mux.d1[18]
ReadData[19] => mux2:mux.d1[19]
ReadData[20] => mux2:mux.d1[20]
ReadData[21] => mux2:mux.d1[21]
ReadData[22] => mux2:mux.d1[22]
ReadData[23] => mux2:mux.d1[23]
ReadData[24] => mux2:mux.d1[24]
ReadData[25] => mux2:mux.d1[25]
ReadData[26] => mux2:mux.d1[26]
ReadData[27] => mux2:mux.d1[27]
ReadData[28] => mux2:mux.d1[28]
ReadData[29] => mux2:mux.d1[29]
ReadData[30] => mux2:mux.d1[30]
ReadData[31] => mux2:mux.d1[31]
MemToReg => mux2:mux.s
Result[0] <= mux2:mux.y[0]
Result[1] <= mux2:mux.y[1]
Result[2] <= mux2:mux.y[2]
Result[3] <= mux2:mux.y[3]
Result[4] <= mux2:mux.y[4]
Result[5] <= mux2:mux.y[5]
Result[6] <= mux2:mux.y[6]
Result[7] <= mux2:mux.y[7]
Result[8] <= mux2:mux.y[8]
Result[9] <= mux2:mux.y[9]
Result[10] <= mux2:mux.y[10]
Result[11] <= mux2:mux.y[11]
Result[12] <= mux2:mux.y[12]
Result[13] <= mux2:mux.y[13]
Result[14] <= mux2:mux.y[14]
Result[15] <= mux2:mux.y[15]
Result[16] <= mux2:mux.y[16]
Result[17] <= mux2:mux.y[17]
Result[18] <= mux2:mux.y[18]
Result[19] <= mux2:mux.y[19]
Result[20] <= mux2:mux.y[20]
Result[21] <= mux2:mux.y[21]
Result[22] <= mux2:mux.y[22]
Result[23] <= mux2:mux.y[23]
Result[24] <= mux2:mux.y[24]
Result[25] <= mux2:mux.y[25]
Result[26] <= mux2:mux.y[26]
Result[27] <= mux2:mux.y[27]
Result[28] <= mux2:mux.y[28]
Result[29] <= mux2:mux.y[29]
Result[30] <= mux2:mux.y[30]
Result[31] <= mux2:mux.y[31]


|DE0_NANO|mips:mips_0|datapath:datapath_c|writeback:writeback_c|mux2:mux
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE0_NANO|clkDiv:clkDiv_0
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]
q[16] <= lpm_counter:LPM_COUNTER_component.q[16]
q[17] <= lpm_counter:LPM_COUNTER_component.q[17]
q[18] <= lpm_counter:LPM_COUNTER_component.q[18]
q[19] <= lpm_counter:LPM_COUNTER_component.q[19]
q[20] <= lpm_counter:LPM_COUNTER_component.q[20]
q[21] <= lpm_counter:LPM_COUNTER_component.q[21]
q[22] <= lpm_counter:LPM_COUNTER_component.q[22]


|DE0_NANO|clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component
clock => cntr_rqh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rqh:auto_generated.q[0]
q[1] <= cntr_rqh:auto_generated.q[1]
q[2] <= cntr_rqh:auto_generated.q[2]
q[3] <= cntr_rqh:auto_generated.q[3]
q[4] <= cntr_rqh:auto_generated.q[4]
q[5] <= cntr_rqh:auto_generated.q[5]
q[6] <= cntr_rqh:auto_generated.q[6]
q[7] <= cntr_rqh:auto_generated.q[7]
q[8] <= cntr_rqh:auto_generated.q[8]
q[9] <= cntr_rqh:auto_generated.q[9]
q[10] <= cntr_rqh:auto_generated.q[10]
q[11] <= cntr_rqh:auto_generated.q[11]
q[12] <= cntr_rqh:auto_generated.q[12]
q[13] <= cntr_rqh:auto_generated.q[13]
q[14] <= cntr_rqh:auto_generated.q[14]
q[15] <= cntr_rqh:auto_generated.q[15]
q[16] <= cntr_rqh:auto_generated.q[16]
q[17] <= cntr_rqh:auto_generated.q[17]
q[18] <= cntr_rqh:auto_generated.q[18]
q[19] <= cntr_rqh:auto_generated.q[19]
q[20] <= cntr_rqh:auto_generated.q[20]
q[21] <= cntr_rqh:auto_generated.q[21]
q[22] <= cntr_rqh:auto_generated.q[22]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_NANO|clkDiv:clkDiv_0|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE


