dwords_per_loop	,	V_156
CB_SF_EXPORT_NORM	,	V_10
sq_tex_resource_word1	,	V_55
sq_tex_resource_word0	,	V_54
num_ps_gprs	,	V_85
vs_offset	,	V_33
upper_32_bits	,	F_12
num_es_stack_entries	,	V_97
dev	,	V_138
CHIP_RV620	,	V_48
PACKET2	,	F_52
PACKET3	,	F_7
sq_tex_resource_word4	,	V_56
CHIP_RV740	,	V_103
height	,	V_148
num_gpu_pages	,	V_146
unlikely	,	F_57
num_vs_gprs	,	V_86
num_es_gprs	,	V_89
RADEON_GPU_PAGE_SIZE	,	V_164
radeon_fence	,	V_157
input	,	V_111
SQ_ENDIAN_8IN32	,	V_44
size	,	V_26
sq_gpr_resource_mgmt_2	,	V_81
sq_gpr_resource_mgmt_1	,	V_80
CHIP_RV610	,	V_47
CHIP_RV730	,	V_102
"blit_rectangle: h=%d, w=%d, pages=%d\n"	,	L_6
r600_blit_prepare_copy	,	F_76
NUM_ES_GPRS	,	F_39
shader_obj	,	V_125
PACKET3_INDIRECT_BUFFER	,	V_109
num_es_threads	,	V_93
r600_blit_init	,	F_49
radeon_bo_pin	,	F_62
mutex_init	,	F_50
src_gpu_addr	,	V_158
PACKET3_CB_ACTION_ENA	,	V_167
result	,	V_112
PA_SC_SCREEN_SCISSOR_TL	,	V_67
PACKET3_SH_ACTION_ENA	,	V_42
rdev	,	V_2
NUM_VS_THREADS	,	F_41
cp_set_surface_sync	,	F_8
sq_thread_resource_mgmt	,	V_82
SQ_VTXC_ENDIAN_SWAP	,	F_15
memcpy_toio	,	F_59
"rectangle w=%d h=%d\n"	,	L_8
num_gs_threads	,	V_92
h	,	V_5
real_vram_size	,	V_140
uint32_t	,	T_3
i	,	V_113
CB_COLOR0_VIEW	,	V_20
r7xx_default_state	,	V_134
r	,	V_117
num_temp_gprs	,	V_87
NUM_GS_STACK_ENTRIES	,	F_46
w	,	V_4
PACKET3_SET_CONFIG_REG	,	V_70
CHIP_RV710	,	V_51
ring_size_per_loop	,	V_123
SQ_PGM_CF_OFFSET_VS	,	V_36
radeon_ring_lock	,	F_77
radeon_bo_kmap	,	F_58
SQ_PGM_START_VS	,	V_34
S_038010_REQUEST_SIZE	,	F_23
radeon_device	,	V_1
NUM_ES_THREADS	,	F_43
ES_PRIO	,	F_34
radeon_ib_free	,	F_72
NUM_GS_GPRS	,	F_38
PACKET3_SET_RESOURCE	,	V_45
r6xx_default_size	,	V_129
CB_FORMAT	,	F_3
set_tex_resource	,	F_16
CB_ARRAY_MODE	,	F_5
ARRAY_1D_TILED_THIN1	,	V_11
CB_COLOR0_INFO	,	V_21
num_vs_threads	,	V_91
VGT_PRIMITIVE_TYPE	,	V_71
CB_COLOR0_TILE	,	V_22
i2f	,	F_48
S_038000_PITCH	,	F_19
S_038004_DATA_FORMAT	,	F_21
DI_SRC_SEL_AUTO_INDEX	,	V_78
mc_addr	,	V_27
CB_COLOR0_MASK	,	V_24
DX9_CONSTS	,	V_105
vb	,	V_161
CB_COLOR0_BASE	,	V_13
VS_PRIO	,	F_32
radeon_bo_unpin	,	F_66
DRM_ERROR	,	F_54
ring_size_common	,	V_122
SQ_TEX_VTX_VALID_BUFFER	,	V_46
x1	,	V_64
x2	,	V_65
CHIP_RV770	,	V_17
RADEON_GEM_DOMAIN_VRAM	,	V_133
num_ps_stack_entries	,	V_94
"r600 failed to allocate shader\n"	,	L_1
sq_vtx_constant_word2	,	V_43
SQ_PGM_EXPORTS_PS	,	V_40
BUG_ON	,	F_75
gpu_addr	,	V_6
CHIP_RV635	,	V_100
GS_PRIO	,	F_33
PACKET3_DRAW_INDEX_AUTO	,	V_77
SQ_VTXC_BASE_ADDR_HI	,	F_11
SQ_VTXC_STRIDE	,	F_13
RECT_UNIT_H	,	V_152
PA_SC_GENERIC_SCISSOR_TL	,	V_68
DI_PT_RECTLIST	,	V_73
PACKET3_VC_ACTION_ENA	,	V_53
dev_err	,	F_63
"emitting copy %16llx %16llx %d %d\n"	,	L_7
shader_gpu_addr	,	V_32
RECT_UNIT_W	,	V_153
cpu_to_le32	,	F_51
state_len	,	V_107
y2	,	V_66
r600_blit_done_copy	,	F_78
SQ_PGM_RESOURCES_PS	,	V_39
PACKET3_SET_CONFIG_REG_OFFSET	,	V_72
NUM_VS_GPRS	,	F_36
radeon_ttm_set_active_vram_size	,	F_64
SQ_TEX_VTX_VALID_TEXTURE	,	V_63
sq_stack_resource_mgmt_2	,	V_84
sq_stack_resource_mgmt_1	,	V_83
V_038000_ARRAY_1D_TILED_THIN1	,	V_58
NUM_PS_THREADS	,	F_40
NUM_CLAUSE_TEMP_GPRS	,	F_37
ptr	,	V_118
ps_offset	,	V_37
__BIG_ENDIAN	,	F_14
PACKET3_TC_ACTION_ENA	,	V_52
dst_gpu_addr	,	V_159
SQ_CONFIG	,	V_110
PACKET3_SET_CONTEXT_REG_OFFSET	,	V_14
CHIP_RV630	,	V_99
DRM_DEBUG	,	F_55
family	,	V_15
max_pages	,	V_149
PA_SC_WINDOW_SCISSOR_TL	,	V_69
"failed to map blit object %d\n"	,	L_3
r600_blit_create_rect	,	F_73
set_render_target	,	F_1
num_vs_stack_entries	,	V_95
S_038000_DIM	,	F_17
slice	,	V_9
PACKET3_SURFACE_SYNC	,	V_29
SQ_PGM_RESOURCES_VS	,	V_35
pitch	,	V_8
radeon_bo_create	,	F_53
vb_ib	,	V_142
radeon_bo_kunmap	,	F_60
sync_type	,	V_25
NUM_GS_THREADS	,	F_42
r600_blit	,	V_31
S_038000_TEX_WIDTH	,	F_20
"r6xx blit allocated bo %08x vs %08x ps %08x\n"	,	L_2
DI_INDEX_SIZE_16_BIT	,	V_75
S_038000_TILE_MODE	,	F_18
radeon_ib_get	,	F_69
radeon_ring_unlock_commit	,	F_79
PAGE_SIZE	,	V_132
"(%d) pin blit object failed\n"	,	L_4
r6xx_vs_size	,	V_130
ring_size	,	V_154
COLOR_8_8_8_8	,	V_166
mutex	,	V_127
vb_total	,	V_143
ALIGN	,	F_2
r6xx_ps_size	,	V_131
size_in_bytes	,	V_162
S_038010_DST_SEL_W	,	F_27
"failed to get IB for vertex buffer\n"	,	L_5
obj_size	,	V_116
r6xx_ps	,	V_137
radeon_fence_emit	,	F_71
ALU_INST_PREFER_VECTOR	,	V_106
PACKET3_SURFACE_BASE_UPDATE	,	V_18
V_038000_SQ_TEX_DIM_2D	,	V_57
r600_vb_ib_get	,	F_68
fraction	,	V_115
num_gs_gprs	,	V_88
CB_SOURCE_FORMAT	,	F_4
PACKET3_SET_CONTEXT_REG	,	V_12
max_dim	,	V_124
width	,	V_147
NUM_PS_STACK_ENTRIES	,	F_44
draw_auto	,	F_29
CHIP_RV670	,	V_101
NUM_VS_STACK_ENTRIES	,	F_45
num_gs_stack_entries	,	V_96
cb_color_info	,	V_7
FMT_8_8_8_8	,	V_165
sq_config	,	V_79
PS_PRIO	,	F_31
pages	,	V_150
u32	,	T_2
mc	,	V_139
PACKET3_NUM_INSTANCES	,	V_76
r600_blit_fini	,	F_65
vb_gpu_addr	,	V_160
exponent	,	V_114
dwords	,	V_98
S_038004_TEX_HEIGHT	,	F_22
S_038010_DST_SEL_Z	,	F_26
r600_vb_ib_put	,	F_70
S_038010_DST_SEL_X	,	F_24
num_ps_threads	,	V_90
NUM_ES_STACK_ENTRIES	,	F_47
S_038010_DST_SEL_Y	,	F_25
r6xx_vs	,	V_136
PACKET3_CB0_DEST_BASE_ENA	,	V_168
format	,	V_3
radeon_ring_write	,	F_6
done	,	V_126
radeon_bo_unref	,	F_67
pages_per_loop	,	V_163
sq_pgm_resources	,	V_30
rect_order	,	V_151
vb_used	,	V_144
CHIP_RS780	,	V_49
state_offset	,	V_108
set_vtx_resource	,	F_10
CB_COLOR0_SIZE	,	V_19
SQ_PGM_START_PS	,	V_38
SQ_PGM_CF_OFFSET_PS	,	V_41
packet2s	,	V_119
num_loops	,	V_155
set_scissors	,	F_28
CB_COLOR0_FRAG	,	V_23
PACKET3_INDEX_TYPE	,	V_74
VC_ENABLE	,	V_104
r7xx_default_size	,	V_128
primitives	,	V_121
r6xx_default_state	,	V_135
visible_vram_size	,	V_141
SQ_SEL_W	,	V_62
SQ_SEL_X	,	V_59
radeon_bo_reserve	,	F_56
SQ_SEL_Y	,	V_60
SQ_SEL_Z	,	V_61
r600_kms_blit_copy	,	F_80
set_shaders	,	F_9
WARN_ON	,	F_74
NUM_PS_GPRS	,	F_35
num_packet2s	,	V_120
u64	,	T_1
cp_coher_size	,	V_28
radeon_bo_unreserve	,	F_61
CHIP_RS880	,	V_50
set_default_state	,	F_30
fence	,	V_145
CHIP_R600	,	V_16
