# This is a comment. It will not be executed by the make command.

# Define variables to be used in the makefile
CC = gcc
CFLAGS = -Wall -g
SRC_DIR = src
OBJ_DIR = obj
BIN_DIR = bin

# Default target
all: $(BIN_DIR)/program

# Compile source files
$(OBJ_DIR)/%.o: $(SRC_DIR)/%.c
	$(CC) -c $< -o $@ $(CFLAGS)

# Link object files
$(BIN_DIR)/program: $(OBJ_DIR)/main.o $(OBJ_DIR)/util.o
	$(CC) $^ -o $@

# Clean command to remove object and binary files
clean:
	rm -rf $(OBJ_DIR)/*.o
	rm -rf $(BIN_DIR)/*

# This target will run the program
run:
	./$(BIN_DIR)/program

# PHONY rule so that 'make clean' can run even if a file named 'clean' exists
.PHONY: clean

# .NOTPARALLEL rule to ensure make commands run serially, not in parallel
.NOTPARALLEL:

# .SILENT rule to suppress output of make commands
.SILENT: