From 9e95dffed51f4ed7b0e0ce47c198a9f15b9c1079 Mon Sep 17 00:00:00 2001
From: Eric Ruei <e-ruei1@ti.com>
Date: Tue, 12 Dec 2017 15:38:22 -0500
Subject: [PATCH 127/127] arm: dts: am571x-idk: add pruss_eth sync/latch
 control pins

Signed-off-by: Eric Ruei <e-ruei1@ti.com>
---
 arch/arm/boot/dts/am571x-idk.dts         | 27 +++++++++++++++++++++++++++
 arch/arm/boot/dts/am57xx-idk-common.dtsi |  2 +-
 2 files changed, 28 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/am571x-idk.dts b/arch/arm/boot/dts/am571x-idk.dts
index 4ff6f0c..d2451ce 100644
--- a/arch/arm/boot/dts/am571x-idk.dts
+++ b/arch/arm/boot/dts/am571x-idk.dts
@@ -298,6 +298,16 @@
 	pinctrl-5 = <&pps1_timer15_latch_off>;
 };
 
+&pruss1_eth {
+	pinctrl-names = "sync_latch";
+	pinctrl-0 = <&pr1_edc_sync_latch>;
+};
+
+&pruss2_eth {
+	pinctrl-names = "sync_latch";
+	pinctrl-0 = <&pr2_edc_sync_latch>;
+};
+
 &dra7_pmx_core {
 	pps1_timer16_pwm_on: pps1_timer16_pwm_on {
 		pinctrl-single,pins = <
@@ -335,4 +345,21 @@
 		>;
 	};
 
+	pr1_edc_sync_latch: pr1_edc_sync_latch {
+		pinctrl-single,pins = <
+			/* pr1/sync0 */
+			DRA7XX_CORE_IOPAD(0x3724, PIN_OUTPUT | MUX_MODE13)
+			/* pr1/latch0 */
+			DRA7XX_CORE_IOPAD(0x3694, PIN_INPUT  | MUX_MODE12)
+		>;
+	};
+
+	pr2_edc_sync_latch: pr2_edc_sync_latch {
+		pinctrl-single,pins = <
+			/* pr2/sync0 */
+			DRA7XX_CORE_IOPAD(0x3728, PIN_OUTPUT | MUX_MODE13)
+			/* pr2/latch0 */
+			DRA7XX_CORE_IOPAD(0x3698, PIN_INPUT  | MUX_MODE12)
+		>;
+	};
 };
diff --git a/arch/arm/boot/dts/am57xx-idk-common.dtsi b/arch/arm/boot/dts/am57xx-idk-common.dtsi
index ad288bd..af9c6b0 100644
--- a/arch/arm/boot/dts/am57xx-idk-common.dtsi
+++ b/arch/arm/boot/dts/am57xx-idk-common.dtsi
@@ -158,7 +158,7 @@
 	};
 
 	/* Dual-MAC Ethernet application node on PRU-ICSS2 */
-	pruss2_eth {
+	pruss2_eth: pruss2_eth {
 		compatible = "ti,am57-prueth";
 		pruss = <&pruss2>;
 		sram = <&ocmcram1>;
-- 
1.9.1

