Running in Lattice mode

                               Synplify Pro (R) 

              Version U-2023.03LR-SP1-2 for win64 - Mar 07, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\radiant\2023.2\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\2023.2\synpbase
Hostname:    MS_DHOLMES
Date:        Tue Jul 23 09:46:01 2024
Version:     U-2023.03LR-SP1-2

Arguments:   -product synplify_base -batch LPM_design_LPM_design_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Tue Jul 23 09:46:04 2024

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srr"
Running: LPM_design in foreground

Running proj_1|LPM_design

Running Flow: compile (Compile) on proj_1|LPM_design
# Tue Jul 23 09:46:04 2024

Running Flow: compile_flow (Compile Process) on proj_1|LPM_design
# Tue Jul 23 09:46:04 2024

Running: compiler (Compile Input) on proj_1|LPM_design
# Tue Jul 23 09:46:04 2024
Copied C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\synwork\LPM_design_LPM_design_comp.srs to C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srs

compiler completed
# Tue Jul 23 09:46:08 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|LPM_design
# Tue Jul 23 09:46:08 2024

multi_srs_gen completed
# Tue Jul 23 09:46:08 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\synwork\LPM_design_LPM_design_mult.srs to C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srs
Copied C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srr to C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srf
Complete: Compile Process on proj_1|LPM_design

Running: premap (Premap) on proj_1|LPM_design
# Tue Jul 23 09:46:08 2024

premap completed with warnings
# Tue Jul 23 09:46:10 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|LPM_design

Running Flow: map (Map) on proj_1|LPM_design
# Tue Jul 23 09:46:10 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|LPM_design
# Tue Jul 23 09:46:10 2024
Copied C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\synwork\LPM_design_LPM_design_m.srm to C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srm

fpga_mapper completed with warnings
# Tue Jul 23 09:46:13 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|LPM_design
Copied C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srr to C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\LPM_design_LPM_design.srf
Complete: Logic Synthesis on proj_1|LPM_design
TCL script complete: "LPM_design_LPM_design_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\proj_1.prj
batch mode default:no
