

================================================================
== Vivado HLS Report for 'kick'
================================================================
* Date:           Tue Nov  7 14:40:43 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        astroSim
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   26|   26|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|        23|          1|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 1
  Pipeline-0: II = 1, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	25  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	2  / true
25 --> 
* FSM state operations: 

 <State 1>: 0.60ns
ST_1: p_int_8_vz_read_2 (55)  [1/1] 0.00ns
:0  %p_int_8_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_8_vz_read)

ST_1: p_int_7_vz_read_2 (56)  [1/1] 0.00ns
:1  %p_int_7_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_7_vz_read)

ST_1: p_int_6_vz_read_2 (57)  [1/1] 0.00ns
:2  %p_int_6_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_6_vz_read)

ST_1: p_int_5_vz_read_2 (58)  [1/1] 0.00ns
:3  %p_int_5_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_5_vz_read)

ST_1: p_int_4_vz_read_2 (59)  [1/1] 0.00ns
:4  %p_int_4_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_4_vz_read)

ST_1: p_int_3_vz_read_2 (60)  [1/1] 0.00ns
:5  %p_int_3_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_3_vz_read)

ST_1: p_int_2_vz_read21 (61)  [1/1] 0.00ns
:6  %p_int_2_vz_read21 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_2_vz_read)

ST_1: p_int_1_vz_read_2 (62)  [1/1] 0.00ns
:7  %p_int_1_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_1_vz_read)

ST_1: p_int_0_vz_read_2 (63)  [1/1] 0.00ns
:8  %p_int_0_vz_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_0_vz_read)

ST_1: p_int_8_vy_read_2 (64)  [1/1] 0.00ns
:9  %p_int_8_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_8_vy_read)

ST_1: p_int_7_vy_read_2 (65)  [1/1] 0.00ns
:10  %p_int_7_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_7_vy_read)

ST_1: p_int_6_vy_read_2 (66)  [1/1] 0.00ns
:11  %p_int_6_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_6_vy_read)

ST_1: p_int_5_vy_read_2 (67)  [1/1] 0.00ns
:12  %p_int_5_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_5_vy_read)

ST_1: p_int_4_vy_read_2 (68)  [1/1] 0.00ns
:13  %p_int_4_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_4_vy_read)

ST_1: p_int_3_vy_read_2 (69)  [1/1] 0.00ns
:14  %p_int_3_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_3_vy_read)

ST_1: p_int_2_vy_read_2 (70)  [1/1] 0.00ns
:15  %p_int_2_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_2_vy_read)

ST_1: p_int_1_vy_read11 (71)  [1/1] 0.00ns
:16  %p_int_1_vy_read11 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_1_vy_read)

ST_1: p_int_0_vy_read_2 (72)  [1/1] 0.00ns
:17  %p_int_0_vy_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_0_vy_read)

ST_1: p_int_8_vx_read_2 (73)  [1/1] 0.00ns
:18  %p_int_8_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_8_vx_read)

ST_1: p_int_7_vx_read_2 (74)  [1/1] 0.00ns
:19  %p_int_7_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_7_vx_read)

ST_1: p_int_6_vx_read_2 (75)  [1/1] 0.00ns
:20  %p_int_6_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_6_vx_read)

ST_1: p_int_5_vx_read_2 (76)  [1/1] 0.00ns
:21  %p_int_5_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_5_vx_read)

ST_1: p_int_4_vx_read_2 (77)  [1/1] 0.00ns
:22  %p_int_4_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_4_vx_read)

ST_1: p_int_3_vx_read_2 (78)  [1/1] 0.00ns
:23  %p_int_3_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_3_vx_read)

ST_1: p_int_2_vx_read_2 (79)  [1/1] 0.00ns
:24  %p_int_2_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_2_vx_read)

ST_1: p_int_1_vx_read_2 (80)  [1/1] 0.00ns
:25  %p_int_1_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_1_vx_read)

ST_1: p_int_0_vx_read_2 (81)  [1/1] 0.00ns
:26  %p_int_0_vx_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_int_0_vx_read)

ST_1: StgValue_53 (82)  [1/1] 0.60ns  loc: astro.c:93
:27  br label %1


 <State 2>: 1.03ns
ST_2: p_int_vx (84)  [1/1] 0.00ns  loc: astro.c:96
:0  %p_int_vx = phi i64 [ %p_int_0_vx_read_2, %0 ], [ %p_int_vx_1, %_ifconv ]

ST_2: p_int_vx9 (85)  [1/1] 0.00ns  loc: astro.c:96
:1  %p_int_vx9 = phi i64 [ %p_int_1_vx_read_2, %0 ], [ %p_int_vx12_1, %_ifconv ]

ST_2: p_int_vx2 (86)  [1/1] 0.00ns  loc: astro.c:96
:2  %p_int_vx2 = phi i64 [ %p_int_2_vx_read_2, %0 ], [ %p_int_vx2_1, %_ifconv ]

ST_2: p_int_vx3 (87)  [1/1] 0.00ns  loc: astro.c:96
:3  %p_int_vx3 = phi i64 [ %p_int_3_vx_read_2, %0 ], [ %p_int_vx3_1, %_ifconv ]

ST_2: p_int_vx4 (88)  [1/1] 0.00ns  loc: astro.c:96
:4  %p_int_vx4 = phi i64 [ %p_int_4_vx_read_2, %0 ], [ %p_int_vx4_1, %_ifconv ]

ST_2: p_int_vx5 (89)  [1/1] 0.00ns  loc: astro.c:96
:5  %p_int_vx5 = phi i64 [ %p_int_5_vx_read_2, %0 ], [ %p_int_vx5_1, %_ifconv ]

ST_2: p_int_vx6 (90)  [1/1] 0.00ns  loc: astro.c:96
:6  %p_int_vx6 = phi i64 [ %p_int_6_vx_read_2, %0 ], [ %p_int_vx6_1, %_ifconv ]

ST_2: p_int_vx7 (91)  [1/1] 0.00ns  loc: astro.c:96
:7  %p_int_vx7 = phi i64 [ %p_int_7_vx_read_2, %0 ], [ %p_int_vx7_1, %_ifconv ]

ST_2: p_int_vx8 (92)  [1/1] 0.00ns  loc: astro.c:96
:8  %p_int_vx8 = phi i64 [ %p_int_8_vx_read_2, %0 ], [ %p_int_vx8_1, %_ifconv ]

ST_2: p_int_vy (93)  [1/1] 0.00ns  loc: astro.c:97
:9  %p_int_vy = phi i64 [ %p_int_0_vy_read_2, %0 ], [ %p_int_vy_1, %_ifconv ]

ST_2: p_int_vy9 (94)  [1/1] 0.00ns  loc: astro.c:97
:10  %p_int_vy9 = phi i64 [ %p_int_1_vy_read11, %0 ], [ %p_int_vy9_1, %_ifconv ]

ST_2: p_int_vy3 (95)  [1/1] 0.00ns  loc: astro.c:97
:11  %p_int_vy3 = phi i64 [ %p_int_2_vy_read_2, %0 ], [ %p_int_vy10_1, %_ifconv ]

ST_2: p_int_vy4 (96)  [1/1] 0.00ns  loc: astro.c:97
:12  %p_int_vy4 = phi i64 [ %p_int_3_vy_read_2, %0 ], [ %p_int_vy1114_1, %_ifconv ]

ST_2: p_int_vy5 (97)  [1/1] 0.00ns  loc: astro.c:97
:13  %p_int_vy5 = phi i64 [ %p_int_4_vy_read_2, %0 ], [ %p_int_vy12_1, %_ifconv ]

ST_2: p_int_vy6 (98)  [1/1] 0.00ns  loc: astro.c:97
:14  %p_int_vy6 = phi i64 [ %p_int_5_vy_read_2, %0 ], [ %p_int_vy13_1, %_ifconv ]

ST_2: p_int_vy7 (99)  [1/1] 0.00ns  loc: astro.c:97
:15  %p_int_vy7 = phi i64 [ %p_int_6_vy_read_2, %0 ], [ %p_int_vy14_1, %_ifconv ]

ST_2: p_int_vy8 (100)  [1/1] 0.00ns  loc: astro.c:97
:16  %p_int_vy8 = phi i64 [ %p_int_7_vy_read_2, %0 ], [ %p_int_vy15_1, %_ifconv ]

ST_2: p_int_vy1 (101)  [1/1] 0.00ns  loc: astro.c:97
:17  %p_int_vy1 = phi i64 [ %p_int_8_vy_read_2, %0 ], [ %p_int_vy16_1, %_ifconv ]

ST_2: p_int_vz (102)  [1/1] 0.00ns  loc: astro.c:98
:18  %p_int_vz = phi i64 [ %p_int_0_vz_read_2, %0 ], [ %p_int_vz_1, %_ifconv ]

ST_2: p_int_vz3 (103)  [1/1] 0.00ns  loc: astro.c:98
:19  %p_int_vz3 = phi i64 [ %p_int_1_vz_read_2, %0 ], [ %p_int_vz17_1, %_ifconv ]

ST_2: p_int_vz4 (104)  [1/1] 0.00ns  loc: astro.c:98
:20  %p_int_vz4 = phi i64 [ %p_int_2_vz_read21, %0 ], [ %p_int_vz18_1, %_ifconv ]

ST_2: p_int_vz5 (105)  [1/1] 0.00ns  loc: astro.c:98
:21  %p_int_vz5 = phi i64 [ %p_int_3_vz_read_2, %0 ], [ %p_int_vz19_1, %_ifconv ]

ST_2: p_int_vz6 (106)  [1/1] 0.00ns  loc: astro.c:98
:22  %p_int_vz6 = phi i64 [ %p_int_4_vz_read_2, %0 ], [ %p_int_vz20_1, %_ifconv ]

ST_2: p_int_vz7 (107)  [1/1] 0.00ns  loc: astro.c:98
:23  %p_int_vz7 = phi i64 [ %p_int_5_vz_read_2, %0 ], [ %p_int_vz2126_1, %_ifconv ]

ST_2: p_int_vz8 (108)  [1/1] 0.00ns  loc: astro.c:98
:24  %p_int_vz8 = phi i64 [ %p_int_6_vz_read_2, %0 ], [ %p_int_vz22_1, %_ifconv ]

ST_2: p_int_vz9 (109)  [1/1] 0.00ns  loc: astro.c:98
:25  %p_int_vz9 = phi i64 [ %p_int_7_vz_read_2, %0 ], [ %p_int_vz23_1, %_ifconv ]

ST_2: p_int_vz1 (110)  [1/1] 0.00ns  loc: astro.c:98
:26  %p_int_vz1 = phi i64 [ %p_int_8_vz_read_2, %0 ], [ %p_int_vz24_1, %_ifconv ]

ST_2: i (111)  [1/1] 0.00ns  loc: astro.c:93
:27  %i = phi i4 [ 0, %0 ], [ %i_3_2, %_ifconv ]

ST_2: tmp (112)  [1/1] 0.39ns  loc: astro.c:93
:28  %tmp = icmp eq i4 %i, -7

ST_2: StgValue_83 (113)  [1/1] 0.00ns  loc: astro.c:93
:29  br i1 %tmp, label %2, label %_ifconv

ST_2: sel_tmp (121)  [1/1] 0.39ns  loc: astro.c:96
_ifconv:6  %sel_tmp = icmp eq i4 %i, 0

ST_2: sel_tmp2 (123)  [1/1] 0.39ns  loc: astro.c:96
_ifconv:8  %sel_tmp2 = icmp eq i4 %i, 3

ST_2: i_3_2 (240)  [1/1] 1.03ns  loc: astro.c:93
_ifconv:125  %i_3_2 = add i4 %i, 3


 <State 3>: 8.73ns
ST_3: p_ax_6_load (118)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:3  %p_ax_6_load = load double* @p_ax_6, align 16

ST_3: p_ax_0_load (119)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:4  %p_ax_0_load = load double* @p_ax_0, align 16

ST_3: p_ax_3_load (120)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:5  %p_ax_3_load = load double* @p_ax_3, align 16

ST_3: sel_tmp1 (122)  [1/1] 0.00ns  loc: astro.c:96 (grouped into LUT with out node p_ax_load_0_phi)
_ifconv:7  %sel_tmp1 = select i1 %sel_tmp, double %p_ax_0_load, double %p_ax_6_load

ST_3: p_ax_load_0_phi (124)  [1/1] 0.07ns  loc: astro.c:96 (out node of the LUT)
_ifconv:9  %p_ax_load_0_phi = select i1 %sel_tmp2, double %p_ax_3_load, double %sel_tmp1

ST_3: tmp_s (125)  [4/4] 8.66ns  loc: astro.c:96
_ifconv:10  %tmp_s = fmul double %p_ax_load_0_phi, 1.000000e-02

ST_3: p_ay_6_load (133)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:18  %p_ay_6_load = load double* @p_ay_6, align 8

ST_3: p_ay_0_load (134)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:19  %p_ay_0_load = load double* @p_ay_0, align 8

ST_3: p_ay_3_load (135)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:20  %p_ay_3_load = load double* @p_ay_3, align 8

ST_3: sel_tmp5 (136)  [1/1] 0.00ns  loc: astro.c:97 (grouped into LUT with out node p_ay_load_0_phi)
_ifconv:21  %sel_tmp5 = select i1 %sel_tmp, double %p_ay_0_load, double %p_ay_6_load

ST_3: p_ay_load_0_phi (137)  [1/1] 0.07ns  loc: astro.c:97 (out node of the LUT)
_ifconv:22  %p_ay_load_0_phi = select i1 %sel_tmp2, double %p_ay_3_load, double %sel_tmp5

ST_3: tmp_16 (138)  [4/4] 8.66ns  loc: astro.c:97
_ifconv:23  %tmp_16 = fmul double %p_ay_load_0_phi, 1.000000e-02

ST_3: p_az_6_load (146)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:31  %p_az_6_load = load double* @p_az_6, align 16

ST_3: p_az_0_load (147)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:32  %p_az_0_load = load double* @p_az_0, align 16

ST_3: p_az_3_load (148)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:33  %p_az_3_load = load double* @p_az_3, align 16

ST_3: sel_tmp9 (149)  [1/1] 0.00ns  loc: astro.c:98 (grouped into LUT with out node p_az_load_0_phi)
_ifconv:34  %sel_tmp9 = select i1 %sel_tmp, double %p_az_0_load, double %p_az_6_load

ST_3: p_az_load_0_phi (150)  [1/1] 0.07ns  loc: astro.c:98 (out node of the LUT)
_ifconv:35  %p_az_load_0_phi = select i1 %sel_tmp2, double %p_az_3_load, double %sel_tmp9

ST_3: tmp_20 (151)  [4/4] 8.66ns  loc: astro.c:98
_ifconv:36  %tmp_20 = fmul double %p_az_load_0_phi, 1.000000e-02

ST_3: p_ax_7_load (161)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:46  %p_ax_7_load = load double* @p_ax_7, align 16

ST_3: p_ax_1_load (162)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:47  %p_ax_1_load = load double* @p_ax_1, align 16

ST_3: p_ax_4_load (163)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:48  %p_ax_4_load = load double* @p_ax_4, align 16

ST_3: sel_tmp13 (164)  [1/1] 0.00ns  loc: astro.c:96 (grouped into LUT with out node p_ax_load_1_phi)
_ifconv:49  %sel_tmp13 = select i1 %sel_tmp, double %p_ax_1_load, double %p_ax_7_load

ST_3: p_ax_load_1_phi (165)  [1/1] 0.07ns  loc: astro.c:96 (out node of the LUT)
_ifconv:50  %p_ax_load_1_phi = select i1 %sel_tmp2, double %p_ax_4_load, double %sel_tmp13

ST_3: tmp_25_1 (166)  [4/4] 8.66ns  loc: astro.c:96
_ifconv:51  %tmp_25_1 = fmul double %p_ax_load_1_phi, 1.000000e-02

ST_3: p_ay_7_load (174)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:59  %p_ay_7_load = load double* @p_ay_7, align 8

ST_3: p_ay_1_load (175)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:60  %p_ay_1_load = load double* @p_ay_1, align 8

ST_3: p_ay_4_load (176)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:61  %p_ay_4_load = load double* @p_ay_4, align 8

ST_3: sel_tmp17 (177)  [1/1] 0.00ns  loc: astro.c:97 (grouped into LUT with out node p_ay_load_1_phi)
_ifconv:62  %sel_tmp17 = select i1 %sel_tmp, double %p_ay_1_load, double %p_ay_7_load

ST_3: p_ay_load_1_phi (178)  [1/1] 0.07ns  loc: astro.c:97 (out node of the LUT)
_ifconv:63  %p_ay_load_1_phi = select i1 %sel_tmp2, double %p_ay_4_load, double %sel_tmp17

ST_3: tmp_29_1 (179)  [4/4] 8.66ns  loc: astro.c:97
_ifconv:64  %tmp_29_1 = fmul double %p_ay_load_1_phi, 1.000000e-02

ST_3: p_az_7_load (187)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:72  %p_az_7_load = load double* @p_az_7, align 16

ST_3: p_az_1_load (188)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:73  %p_az_1_load = load double* @p_az_1, align 16

ST_3: p_az_4_load (189)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:74  %p_az_4_load = load double* @p_az_4, align 16

ST_3: sel_tmp20 (190)  [1/1] 0.00ns  loc: astro.c:98 (grouped into LUT with out node p_az_load_1_phi)
_ifconv:75  %sel_tmp20 = select i1 %sel_tmp, double %p_az_1_load, double %p_az_7_load

ST_3: p_az_load_1_phi (191)  [1/1] 0.07ns  loc: astro.c:98 (out node of the LUT)
_ifconv:76  %p_az_load_1_phi = select i1 %sel_tmp2, double %p_az_4_load, double %sel_tmp20

ST_3: tmp_33_1 (192)  [4/4] 8.66ns  loc: astro.c:98
_ifconv:77  %tmp_33_1 = fmul double %p_az_load_1_phi, 1.000000e-02

ST_3: p_ax_8_load (201)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:86  %p_ax_8_load = load double* @p_ax_8, align 16

ST_3: p_ax_2_load (202)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:87  %p_ax_2_load = load double* @p_ax_2, align 16

ST_3: p_ax_5_load (203)  [1/1] 0.00ns  loc: astro.c:96
_ifconv:88  %p_ax_5_load = load double* @p_ax_5, align 16

ST_3: sel_tmp21 (204)  [1/1] 0.00ns  loc: astro.c:96 (grouped into LUT with out node p_ax_load_2_phi)
_ifconv:89  %sel_tmp21 = select i1 %sel_tmp, double %p_ax_2_load, double %p_ax_8_load

ST_3: p_ax_load_2_phi (205)  [1/1] 0.07ns  loc: astro.c:96 (out node of the LUT)
_ifconv:90  %p_ax_load_2_phi = select i1 %sel_tmp2, double %p_ax_5_load, double %sel_tmp21

ST_3: tmp_25_2 (206)  [4/4] 8.66ns  loc: astro.c:96
_ifconv:91  %tmp_25_2 = fmul double %p_ax_load_2_phi, 1.000000e-02

ST_3: p_ay_8_load (214)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:99  %p_ay_8_load = load double* @p_ay_8, align 8

ST_3: p_ay_2_load (215)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:100  %p_ay_2_load = load double* @p_ay_2, align 8

ST_3: p_ay_5_load (216)  [1/1] 0.00ns  loc: astro.c:97
_ifconv:101  %p_ay_5_load = load double* @p_ay_5, align 8

ST_3: sel_tmp22 (217)  [1/1] 0.00ns  loc: astro.c:97 (grouped into LUT with out node p_ay_load_2_phi)
_ifconv:102  %sel_tmp22 = select i1 %sel_tmp, double %p_ay_2_load, double %p_ay_8_load

ST_3: p_ay_load_2_phi (218)  [1/1] 0.07ns  loc: astro.c:97 (out node of the LUT)
_ifconv:103  %p_ay_load_2_phi = select i1 %sel_tmp2, double %p_ay_5_load, double %sel_tmp22

ST_3: tmp_29_2 (219)  [4/4] 8.66ns  loc: astro.c:97
_ifconv:104  %tmp_29_2 = fmul double %p_ay_load_2_phi, 1.000000e-02

ST_3: p_az_8_load (227)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:112  %p_az_8_load = load double* @p_az_8, align 16

ST_3: p_az_2_load (228)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:113  %p_az_2_load = load double* @p_az_2, align 16

ST_3: p_az_5_load (229)  [1/1] 0.00ns  loc: astro.c:98
_ifconv:114  %p_az_5_load = load double* @p_az_5, align 16

ST_3: sel_tmp23 (230)  [1/1] 0.00ns  loc: astro.c:98 (grouped into LUT with out node p_az_load_2_phi)
_ifconv:115  %sel_tmp23 = select i1 %sel_tmp, double %p_az_2_load, double %p_az_8_load

ST_3: p_az_load_2_phi (231)  [1/1] 0.07ns  loc: astro.c:98 (out node of the LUT)
_ifconv:116  %p_az_load_2_phi = select i1 %sel_tmp2, double %p_az_5_load, double %sel_tmp23

ST_3: tmp_33_2 (232)  [4/4] 8.66ns  loc: astro.c:98
_ifconv:117  %tmp_33_2 = fmul double %p_az_load_2_phi, 1.000000e-02


 <State 4>: 8.66ns
ST_4: tmp_s (125)  [3/4] 8.66ns  loc: astro.c:96
_ifconv:10  %tmp_s = fmul double %p_ax_load_0_phi, 1.000000e-02

ST_4: tmp_16 (138)  [3/4] 8.66ns  loc: astro.c:97
_ifconv:23  %tmp_16 = fmul double %p_ay_load_0_phi, 1.000000e-02

ST_4: tmp_20 (151)  [3/4] 8.66ns  loc: astro.c:98
_ifconv:36  %tmp_20 = fmul double %p_az_load_0_phi, 1.000000e-02

ST_4: tmp_25_1 (166)  [3/4] 8.66ns  loc: astro.c:96
_ifconv:51  %tmp_25_1 = fmul double %p_ax_load_1_phi, 1.000000e-02

ST_4: tmp_29_1 (179)  [3/4] 8.66ns  loc: astro.c:97
_ifconv:64  %tmp_29_1 = fmul double %p_ay_load_1_phi, 1.000000e-02

ST_4: tmp_33_1 (192)  [3/4] 8.66ns  loc: astro.c:98
_ifconv:77  %tmp_33_1 = fmul double %p_az_load_1_phi, 1.000000e-02

ST_4: tmp_25_2 (206)  [3/4] 8.66ns  loc: astro.c:96
_ifconv:91  %tmp_25_2 = fmul double %p_ax_load_2_phi, 1.000000e-02

ST_4: tmp_29_2 (219)  [3/4] 8.66ns  loc: astro.c:97
_ifconv:104  %tmp_29_2 = fmul double %p_ay_load_2_phi, 1.000000e-02

ST_4: tmp_33_2 (232)  [3/4] 8.66ns  loc: astro.c:98
_ifconv:117  %tmp_33_2 = fmul double %p_az_load_2_phi, 1.000000e-02


 <State 5>: 8.66ns
ST_5: tmp_s (125)  [2/4] 8.66ns  loc: astro.c:96
_ifconv:10  %tmp_s = fmul double %p_ax_load_0_phi, 1.000000e-02

ST_5: tmp_16 (138)  [2/4] 8.66ns  loc: astro.c:97
_ifconv:23  %tmp_16 = fmul double %p_ay_load_0_phi, 1.000000e-02

ST_5: tmp_20 (151)  [2/4] 8.66ns  loc: astro.c:98
_ifconv:36  %tmp_20 = fmul double %p_az_load_0_phi, 1.000000e-02

ST_5: tmp_25_1 (166)  [2/4] 8.66ns  loc: astro.c:96
_ifconv:51  %tmp_25_1 = fmul double %p_ax_load_1_phi, 1.000000e-02

ST_5: tmp_29_1 (179)  [2/4] 8.66ns  loc: astro.c:97
_ifconv:64  %tmp_29_1 = fmul double %p_ay_load_1_phi, 1.000000e-02

ST_5: tmp_33_1 (192)  [2/4] 8.66ns  loc: astro.c:98
_ifconv:77  %tmp_33_1 = fmul double %p_az_load_1_phi, 1.000000e-02

ST_5: tmp_25_2 (206)  [2/4] 8.66ns  loc: astro.c:96
_ifconv:91  %tmp_25_2 = fmul double %p_ax_load_2_phi, 1.000000e-02

ST_5: tmp_29_2 (219)  [2/4] 8.66ns  loc: astro.c:97
_ifconv:104  %tmp_29_2 = fmul double %p_ay_load_2_phi, 1.000000e-02

ST_5: tmp_33_2 (232)  [2/4] 8.66ns  loc: astro.c:98
_ifconv:117  %tmp_33_2 = fmul double %p_az_load_2_phi, 1.000000e-02


 <State 6>: 8.66ns
ST_6: tmp_s (125)  [1/4] 8.66ns  loc: astro.c:96
_ifconv:10  %tmp_s = fmul double %p_ax_load_0_phi, 1.000000e-02

ST_6: tmp_16 (138)  [1/4] 8.66ns  loc: astro.c:97
_ifconv:23  %tmp_16 = fmul double %p_ay_load_0_phi, 1.000000e-02

ST_6: tmp_20 (151)  [1/4] 8.66ns  loc: astro.c:98
_ifconv:36  %tmp_20 = fmul double %p_az_load_0_phi, 1.000000e-02

ST_6: tmp_25_1 (166)  [1/4] 8.66ns  loc: astro.c:96
_ifconv:51  %tmp_25_1 = fmul double %p_ax_load_1_phi, 1.000000e-02

ST_6: tmp_29_1 (179)  [1/4] 8.66ns  loc: astro.c:97
_ifconv:64  %tmp_29_1 = fmul double %p_ay_load_1_phi, 1.000000e-02

ST_6: tmp_33_1 (192)  [1/4] 8.66ns  loc: astro.c:98
_ifconv:77  %tmp_33_1 = fmul double %p_az_load_1_phi, 1.000000e-02

ST_6: tmp_25_2 (206)  [1/4] 8.66ns  loc: astro.c:96
_ifconv:91  %tmp_25_2 = fmul double %p_ax_load_2_phi, 1.000000e-02

ST_6: tmp_29_2 (219)  [1/4] 8.66ns  loc: astro.c:97
_ifconv:104  %tmp_29_2 = fmul double %p_ay_load_2_phi, 1.000000e-02

ST_6: tmp_33_2 (232)  [1/4] 8.66ns  loc: astro.c:98
_ifconv:117  %tmp_33_2 = fmul double %p_az_load_2_phi, 1.000000e-02


 <State 7>: 7.11ns
ST_7: tmp_13 (126)  [17/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_7: tmp_17 (139)  [17/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_7: tmp_21 (152)  [17/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_7: tmp_26_1 (167)  [17/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_7: tmp_30_1 (180)  [17/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_7: tmp_34_1 (193)  [17/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_7: tmp_26_2 (207)  [17/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_7: tmp_30_2 (220)  [17/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_7: tmp_34_2 (233)  [17/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 8>: 7.11ns
ST_8: tmp_13 (126)  [16/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_8: tmp_17 (139)  [16/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_8: tmp_21 (152)  [16/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_8: tmp_26_1 (167)  [16/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_8: tmp_30_1 (180)  [16/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_8: tmp_34_1 (193)  [16/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_8: tmp_26_2 (207)  [16/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_8: tmp_30_2 (220)  [16/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_8: tmp_34_2 (233)  [16/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 9>: 7.11ns
ST_9: tmp_13 (126)  [15/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_9: tmp_17 (139)  [15/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_9: tmp_21 (152)  [15/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_9: tmp_26_1 (167)  [15/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_9: tmp_30_1 (180)  [15/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_9: tmp_34_1 (193)  [15/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_9: tmp_26_2 (207)  [15/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_9: tmp_30_2 (220)  [15/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_9: tmp_34_2 (233)  [15/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 10>: 7.11ns
ST_10: tmp_13 (126)  [14/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_10: tmp_17 (139)  [14/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_10: tmp_21 (152)  [14/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_10: tmp_26_1 (167)  [14/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_10: tmp_30_1 (180)  [14/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_10: tmp_34_1 (193)  [14/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_10: tmp_26_2 (207)  [14/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_10: tmp_30_2 (220)  [14/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_10: tmp_34_2 (233)  [14/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 11>: 7.11ns
ST_11: tmp_13 (126)  [13/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_11: tmp_17 (139)  [13/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_11: tmp_21 (152)  [13/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_11: tmp_26_1 (167)  [13/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_11: tmp_30_1 (180)  [13/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_11: tmp_34_1 (193)  [13/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_11: tmp_26_2 (207)  [13/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_11: tmp_30_2 (220)  [13/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_11: tmp_34_2 (233)  [13/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 12>: 7.11ns
ST_12: tmp_13 (126)  [12/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_12: tmp_17 (139)  [12/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_12: tmp_21 (152)  [12/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_12: tmp_26_1 (167)  [12/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_12: tmp_30_1 (180)  [12/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_12: tmp_34_1 (193)  [12/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_12: tmp_26_2 (207)  [12/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_12: tmp_30_2 (220)  [12/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_12: tmp_34_2 (233)  [12/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 13>: 7.11ns
ST_13: tmp_13 (126)  [11/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_13: tmp_17 (139)  [11/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_13: tmp_21 (152)  [11/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_13: tmp_26_1 (167)  [11/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_13: tmp_30_1 (180)  [11/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_13: tmp_34_1 (193)  [11/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_13: tmp_26_2 (207)  [11/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_13: tmp_30_2 (220)  [11/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_13: tmp_34_2 (233)  [11/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 14>: 7.11ns
ST_14: tmp_13 (126)  [10/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_14: tmp_17 (139)  [10/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_14: tmp_21 (152)  [10/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_14: tmp_26_1 (167)  [10/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_14: tmp_30_1 (180)  [10/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_14: tmp_34_1 (193)  [10/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_14: tmp_26_2 (207)  [10/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_14: tmp_30_2 (220)  [10/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_14: tmp_34_2 (233)  [10/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 15>: 7.11ns
ST_15: tmp_13 (126)  [9/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_15: tmp_17 (139)  [9/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_15: tmp_21 (152)  [9/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_15: tmp_26_1 (167)  [9/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_15: tmp_30_1 (180)  [9/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_15: tmp_34_1 (193)  [9/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_15: tmp_26_2 (207)  [9/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_15: tmp_30_2 (220)  [9/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_15: tmp_34_2 (233)  [9/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 16>: 7.11ns
ST_16: tmp_13 (126)  [8/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_16: tmp_17 (139)  [8/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_16: tmp_21 (152)  [8/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_16: tmp_26_1 (167)  [8/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_16: tmp_30_1 (180)  [8/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_16: tmp_34_1 (193)  [8/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_16: tmp_26_2 (207)  [8/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_16: tmp_30_2 (220)  [8/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_16: tmp_34_2 (233)  [8/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 17>: 7.11ns
ST_17: tmp_13 (126)  [7/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_17: tmp_17 (139)  [7/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_17: tmp_21 (152)  [7/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_17: tmp_26_1 (167)  [7/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_17: tmp_30_1 (180)  [7/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_17: tmp_34_1 (193)  [7/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_17: tmp_26_2 (207)  [7/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_17: tmp_30_2 (220)  [7/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_17: tmp_34_2 (233)  [7/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 18>: 7.11ns
ST_18: tmp_13 (126)  [6/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_18: tmp_17 (139)  [6/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_18: tmp_21 (152)  [6/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_18: tmp_26_1 (167)  [6/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_18: tmp_30_1 (180)  [6/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_18: tmp_34_1 (193)  [6/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_18: tmp_26_2 (207)  [6/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_18: tmp_30_2 (220)  [6/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_18: tmp_34_2 (233)  [6/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 19>: 7.11ns
ST_19: tmp_13 (126)  [5/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_19: tmp_17 (139)  [5/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_19: tmp_21 (152)  [5/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_19: tmp_26_1 (167)  [5/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_19: tmp_30_1 (180)  [5/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_19: tmp_34_1 (193)  [5/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_19: tmp_26_2 (207)  [5/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_19: tmp_30_2 (220)  [5/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_19: tmp_34_2 (233)  [5/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 20>: 7.11ns
ST_20: tmp_13 (126)  [4/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_20: tmp_17 (139)  [4/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_20: tmp_21 (152)  [4/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_20: tmp_26_1 (167)  [4/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_20: tmp_30_1 (180)  [4/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_20: tmp_34_1 (193)  [4/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_20: tmp_26_2 (207)  [4/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_20: tmp_30_2 (220)  [4/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_20: tmp_34_2 (233)  [4/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 21>: 7.11ns
ST_21: tmp_13 (126)  [3/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_21: tmp_17 (139)  [3/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_21: tmp_21 (152)  [3/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_21: tmp_26_1 (167)  [3/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_21: tmp_30_1 (180)  [3/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_21: tmp_34_1 (193)  [3/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_21: tmp_26_2 (207)  [3/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_21: tmp_30_2 (220)  [3/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_21: tmp_34_2 (233)  [3/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 22>: 7.11ns
ST_22: tmp_13 (126)  [2/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_22: tmp_17 (139)  [2/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_22: tmp_21 (152)  [2/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_22: tmp_26_1 (167)  [2/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_22: tmp_30_1 (180)  [2/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_22: tmp_34_1 (193)  [2/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_22: tmp_26_2 (207)  [2/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_22: tmp_30_2 (220)  [2/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_22: tmp_34_2 (233)  [2/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 23>: 7.11ns
ST_23: tmp_13 (126)  [1/17] 7.11ns  loc: astro.c:96
_ifconv:11  %tmp_13 = fdiv double %tmp_s, 1.000000e-16

ST_23: tmp_17 (139)  [1/17] 7.11ns  loc: astro.c:97
_ifconv:24  %tmp_17 = fdiv double %tmp_16, 1.000000e-16

ST_23: tmp_21 (152)  [1/17] 7.11ns  loc: astro.c:98
_ifconv:37  %tmp_21 = fdiv double %tmp_20, 1.000000e-16

ST_23: tmp_26_1 (167)  [1/17] 7.11ns  loc: astro.c:96
_ifconv:52  %tmp_26_1 = fdiv double %tmp_25_1, 1.000000e-16

ST_23: tmp_30_1 (180)  [1/17] 7.11ns  loc: astro.c:97
_ifconv:65  %tmp_30_1 = fdiv double %tmp_29_1, 1.000000e-16

ST_23: tmp_34_1 (193)  [1/17] 7.11ns  loc: astro.c:98
_ifconv:78  %tmp_34_1 = fdiv double %tmp_33_1, 1.000000e-16

ST_23: tmp_26_2 (207)  [1/17] 7.11ns  loc: astro.c:96
_ifconv:92  %tmp_26_2 = fdiv double %tmp_25_2, 1.000000e-16

ST_23: tmp_30_2 (220)  [1/17] 7.11ns  loc: astro.c:97
_ifconv:105  %tmp_30_2 = fdiv double %tmp_29_2, 1.000000e-16

ST_23: tmp_34_2 (233)  [1/17] 7.11ns  loc: astro.c:98
_ifconv:118  %tmp_34_2 = fdiv double %tmp_33_2, 1.000000e-16


 <State 24>: 5.87ns
ST_24: empty (115)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_24: tmp_7 (116)  [1/1] 0.00ns  loc: astro.c:93
_ifconv:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_24: StgValue_323 (117)  [1/1] 0.00ns  loc: astro.c:95
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_24: tmp_14 (127)  [1/1] 3.98ns  loc: astro.c:96
_ifconv:12  %tmp_14 = call fastcc i64 @__hls_fptosi_double_(double %tmp_13)

ST_24: p_int_vx_load_0_phi (128)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:13  %p_int_vx_load_0_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx3, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i64 %p_int_vx6, i4 %i)

ST_24: tmp_15 (129)  [1/1] 1.42ns  loc: astro.c:96
_ifconv:14  %tmp_15 = add nsw i64 %tmp_14, %p_int_vx_load_0_phi

ST_24: p_int_vx6_1 (130)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:15  %p_int_vx6_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx6, i64 %tmp_15, i64 %tmp_15, i64 %p_int_vx6, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i64 %tmp_15, i4 %i)

ST_24: p_int_vx3_1 (131)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:16  %p_int_vx3_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %tmp_15, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i64 %p_int_vx3, i4 %i)

ST_24: p_int_vx_1 (132)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:17  %p_int_vx_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_15, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i64 %p_int_vx, i4 %i)

ST_24: tmp_18 (140)  [1/1] 3.98ns  loc: astro.c:97
_ifconv:25  %tmp_18 = call fastcc i64 @__hls_fptosi_double_(double %tmp_17)

ST_24: p_int_vy_load_0_phi (141)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:26  %p_int_vy_load_0_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy4, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i64 %p_int_vy7, i4 %i)

ST_24: tmp_19 (142)  [1/1] 1.42ns  loc: astro.c:97
_ifconv:27  %tmp_19 = add nsw i64 %tmp_18, %p_int_vy_load_0_phi

ST_24: p_int_vy14_1 (143)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:28  %p_int_vy14_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy7, i64 %tmp_19, i64 %tmp_19, i64 %p_int_vy7, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i64 %tmp_19, i4 %i)

ST_24: p_int_vy1114_1 (144)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:29  %p_int_vy1114_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %tmp_19, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i64 %p_int_vy4, i4 %i)

ST_24: p_int_vy_1 (145)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:30  %p_int_vy_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_19, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i64 %p_int_vy, i4 %i)

ST_24: tmp_22 (153)  [1/1] 3.98ns  loc: astro.c:98
_ifconv:38  %tmp_22 = call fastcc i64 @__hls_fptosi_double_(double %tmp_21)

ST_24: p_int_vz_load_0_phi (154)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:39  %p_int_vz_load_0_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz5, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i64 %p_int_vz8, i4 %i)

ST_24: tmp_23 (155)  [1/1] 1.42ns  loc: astro.c:98
_ifconv:40  %tmp_23 = add nsw i64 %tmp_22, %p_int_vz_load_0_phi

ST_24: p_int_vz22_1 (156)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:41  %p_int_vz22_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz8, i64 %tmp_23, i64 %tmp_23, i64 %p_int_vz8, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i64 %tmp_23, i4 %i)

ST_24: p_int_vz19_1 (157)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:42  %p_int_vz19_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %tmp_23, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i64 %p_int_vz5, i4 %i)

ST_24: p_int_vz_1 (158)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:43  %p_int_vz_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_23, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i64 %p_int_vz, i4 %i)

ST_24: empty_9 (159)  [1/1] 0.00ns  loc: astro.c:99
_ifconv:44  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_7)

ST_24: i_3_0_t (160)  [1/1] 1.03ns  loc: astro.c:93
_ifconv:45  %i_3_0_t = add i4 %i, 1

ST_24: tmp_27_1 (168)  [1/1] 3.98ns  loc: astro.c:96
_ifconv:53  %tmp_27_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_26_1)

ST_24: p_int_vx_load_1_phi (169)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:54  %p_int_vx_load_1_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx7, i64 %p_int_vx9, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx4, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i64 %p_int_vx7, i4 %i_3_0_t)

ST_24: tmp_28_1 (170)  [1/1] 1.42ns  loc: astro.c:96
_ifconv:55  %tmp_28_1 = add nsw i64 %tmp_27_1, %p_int_vx_load_1_phi

ST_24: p_int_vx7_1 (171)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:56  %p_int_vx7_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_28_1, i64 %p_int_vx7, i64 %tmp_28_1, i64 %tmp_28_1, i64 %p_int_vx7, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i64 %tmp_28_1, i4 %i_3_0_t)

ST_24: p_int_vx4_1 (172)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:57  %p_int_vx4_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %tmp_28_1, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i64 %p_int_vx4, i4 %i_3_0_t)

ST_24: p_int_vx12_1 (173)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:58  %p_int_vx12_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx9, i64 %tmp_28_1, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i64 %p_int_vx9, i4 %i_3_0_t)

ST_24: tmp_31_1 (181)  [1/1] 3.98ns  loc: astro.c:97
_ifconv:66  %tmp_31_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_30_1)

ST_24: p_int_vy_load_1_phi (182)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:67  %p_int_vy_load_1_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy8, i64 %p_int_vy9, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy5, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i64 %p_int_vy8, i4 %i_3_0_t)

ST_24: tmp_32_1 (183)  [1/1] 1.42ns  loc: astro.c:97
_ifconv:68  %tmp_32_1 = add nsw i64 %tmp_31_1, %p_int_vy_load_1_phi

ST_24: p_int_vy15_1 (184)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:69  %p_int_vy15_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_32_1, i64 %p_int_vy8, i64 %tmp_32_1, i64 %tmp_32_1, i64 %p_int_vy8, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i64 %tmp_32_1, i4 %i_3_0_t)

ST_24: p_int_vy12_1 (185)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:70  %p_int_vy12_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %tmp_32_1, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i64 %p_int_vy5, i4 %i_3_0_t)

ST_24: p_int_vy9_1 (186)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:71  %p_int_vy9_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy9, i64 %tmp_32_1, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i64 %p_int_vy9, i4 %i_3_0_t)

ST_24: tmp_35_1 (194)  [1/1] 3.98ns  loc: astro.c:98
_ifconv:79  %tmp_35_1 = call fastcc i64 @__hls_fptosi_double_(double %tmp_34_1)

ST_24: p_int_vz_load_1_phi (195)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:80  %p_int_vz_load_1_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz9, i64 %p_int_vz3, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz6, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i64 %p_int_vz9, i4 %i_3_0_t)

ST_24: tmp_36_1 (196)  [1/1] 1.42ns  loc: astro.c:98
_ifconv:81  %tmp_36_1 = add nsw i64 %tmp_35_1, %p_int_vz_load_1_phi

ST_24: p_int_vz23_1 (197)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:82  %p_int_vz23_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_36_1, i64 %p_int_vz9, i64 %tmp_36_1, i64 %tmp_36_1, i64 %p_int_vz9, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i64 %tmp_36_1, i4 %i_3_0_t)

ST_24: p_int_vz20_1 (198)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:83  %p_int_vz20_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %tmp_36_1, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i64 %p_int_vz6, i4 %i_3_0_t)

ST_24: p_int_vz17_1 (199)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:84  %p_int_vz17_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz3, i64 %tmp_36_1, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i64 %p_int_vz3, i4 %i_3_0_t)

ST_24: i_3_1_t (200)  [1/1] 1.03ns  loc: astro.c:93
_ifconv:85  %i_3_1_t = add i4 %i, 2

ST_24: tmp_27_2 (208)  [1/1] 3.98ns  loc: astro.c:96
_ifconv:93  %tmp_27_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_26_2)

ST_24: p_int_vx_load_2_phi (209)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:94  %p_int_vx_load_2_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx2, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx5, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i64 %p_int_vx8, i4 %i_3_1_t)

ST_24: tmp_28_2 (210)  [1/1] 1.42ns  loc: astro.c:96
_ifconv:95  %tmp_28_2 = add nsw i64 %tmp_27_2, %p_int_vx_load_2_phi

ST_24: p_int_vx8_1 (211)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:96  %p_int_vx8_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_28_2, i64 %tmp_28_2, i64 %p_int_vx8, i64 %tmp_28_2, i64 %tmp_28_2, i64 %p_int_vx8, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i64 %tmp_28_2, i4 %i_3_1_t)

ST_24: p_int_vx5_1 (212)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:97  %p_int_vx5_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %tmp_28_2, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i64 %p_int_vx5, i4 %i_3_1_t)

ST_24: p_int_vx2_1 (213)  [1/1] 0.46ns  loc: astro.c:96
_ifconv:98  %p_int_vx2_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vx2, i64 %p_int_vx2, i64 %tmp_28_2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i64 %p_int_vx2, i4 %i_3_1_t)

ST_24: tmp_31_2 (221)  [1/1] 3.98ns  loc: astro.c:97
_ifconv:106  %tmp_31_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_30_2)

ST_24: p_int_vy_load_2_phi (222)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:107  %p_int_vy_load_2_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy3, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy6, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i64 %p_int_vy1, i4 %i_3_1_t)

ST_24: tmp_32_2 (223)  [1/1] 1.42ns  loc: astro.c:97
_ifconv:108  %tmp_32_2 = add nsw i64 %tmp_31_2, %p_int_vy_load_2_phi

ST_24: p_int_vy16_1 (224)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:109  %p_int_vy16_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_32_2, i64 %tmp_32_2, i64 %p_int_vy1, i64 %tmp_32_2, i64 %tmp_32_2, i64 %p_int_vy1, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i64 %tmp_32_2, i4 %i_3_1_t)

ST_24: p_int_vy13_1 (225)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:110  %p_int_vy13_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %tmp_32_2, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i64 %p_int_vy6, i4 %i_3_1_t)

ST_24: p_int_vy10_1 (226)  [1/1] 0.46ns  loc: astro.c:97
_ifconv:111  %p_int_vy10_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vy3, i64 %p_int_vy3, i64 %tmp_32_2, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i64 %p_int_vy3, i4 %i_3_1_t)

ST_24: tmp_35_2 (234)  [1/1] 3.98ns  loc: astro.c:98
_ifconv:119  %tmp_35_2 = call fastcc i64 @__hls_fptosi_double_(double %tmp_34_2)

ST_24: p_int_vz_load_2_phi (235)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:120  %p_int_vz_load_2_phi = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz4, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz7, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i64 %p_int_vz1, i4 %i_3_1_t)

ST_24: tmp_36_2 (236)  [1/1] 1.42ns  loc: astro.c:98
_ifconv:121  %tmp_36_2 = add nsw i64 %tmp_35_2, %p_int_vz_load_2_phi

ST_24: p_int_vz24_1 (237)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:122  %p_int_vz24_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %tmp_36_2, i64 %tmp_36_2, i64 %p_int_vz1, i64 %tmp_36_2, i64 %tmp_36_2, i64 %p_int_vz1, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i64 %tmp_36_2, i4 %i_3_1_t)

ST_24: p_int_vz2126_1 (238)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:123  %p_int_vz2126_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %tmp_36_2, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i64 %p_int_vz7, i4 %i_3_1_t)

ST_24: p_int_vz18_1 (239)  [1/1] 0.46ns  loc: astro.c:98
_ifconv:124  %p_int_vz18_1 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 %p_int_vz4, i64 %p_int_vz4, i64 %tmp_36_2, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i64 %p_int_vz4, i4 %i_3_1_t)

ST_24: StgValue_381 (241)  [1/1] 0.00ns  loc: astro.c:93
_ifconv:126  br label %1


 <State 25>: 0.00ns
ST_25: mrv (243)  [1/1] 0.00ns  loc: astro.c:100
:0  %mrv = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } undef, i64 %p_int_vx, 0

ST_25: mrv_1 (244)  [1/1] 0.00ns  loc: astro.c:100
:1  %mrv_1 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv, i64 %p_int_vx9, 1

ST_25: mrv_2 (245)  [1/1] 0.00ns  loc: astro.c:100
:2  %mrv_2 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_1, i64 %p_int_vx2, 2

ST_25: mrv_3 (246)  [1/1] 0.00ns  loc: astro.c:100
:3  %mrv_3 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_2, i64 %p_int_vx3, 3

ST_25: mrv_4 (247)  [1/1] 0.00ns  loc: astro.c:100
:4  %mrv_4 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_3, i64 %p_int_vx4, 4

ST_25: mrv_5 (248)  [1/1] 0.00ns  loc: astro.c:100
:5  %mrv_5 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_4, i64 %p_int_vx5, 5

ST_25: mrv_6 (249)  [1/1] 0.00ns  loc: astro.c:100
:6  %mrv_6 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_5, i64 %p_int_vx6, 6

ST_25: mrv_7 (250)  [1/1] 0.00ns  loc: astro.c:100
:7  %mrv_7 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_6, i64 %p_int_vx7, 7

ST_25: mrv_8 (251)  [1/1] 0.00ns  loc: astro.c:100
:8  %mrv_8 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_7, i64 %p_int_vx8, 8

ST_25: mrv_9 (252)  [1/1] 0.00ns  loc: astro.c:100
:9  %mrv_9 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_8, i64 %p_int_vy, 9

ST_25: mrv_10 (253)  [1/1] 0.00ns  loc: astro.c:100
:10  %mrv_10 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_9, i64 %p_int_vy9, 10

ST_25: mrv_11 (254)  [1/1] 0.00ns  loc: astro.c:100
:11  %mrv_11 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_10, i64 %p_int_vy3, 11

ST_25: mrv_12 (255)  [1/1] 0.00ns  loc: astro.c:100
:12  %mrv_12 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_11, i64 %p_int_vy4, 12

ST_25: mrv_13 (256)  [1/1] 0.00ns  loc: astro.c:100
:13  %mrv_13 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_12, i64 %p_int_vy5, 13

ST_25: mrv_14 (257)  [1/1] 0.00ns  loc: astro.c:100
:14  %mrv_14 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_13, i64 %p_int_vy6, 14

ST_25: mrv_15 (258)  [1/1] 0.00ns  loc: astro.c:100
:15  %mrv_15 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_14, i64 %p_int_vy7, 15

ST_25: mrv_16 (259)  [1/1] 0.00ns  loc: astro.c:100
:16  %mrv_16 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_15, i64 %p_int_vy8, 16

ST_25: mrv_17 (260)  [1/1] 0.00ns  loc: astro.c:100
:17  %mrv_17 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_16, i64 %p_int_vy1, 17

ST_25: mrv_18 (261)  [1/1] 0.00ns  loc: astro.c:100
:18  %mrv_18 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_17, i64 %p_int_vz, 18

ST_25: mrv_19 (262)  [1/1] 0.00ns  loc: astro.c:100
:19  %mrv_19 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_18, i64 %p_int_vz3, 19

ST_25: mrv_20 (263)  [1/1] 0.00ns  loc: astro.c:100
:20  %mrv_20 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_19, i64 %p_int_vz4, 20

ST_25: mrv_21 (264)  [1/1] 0.00ns  loc: astro.c:100
:21  %mrv_21 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_20, i64 %p_int_vz5, 21

ST_25: mrv_22 (265)  [1/1] 0.00ns  loc: astro.c:100
:22  %mrv_22 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_21, i64 %p_int_vz6, 22

ST_25: mrv_23 (266)  [1/1] 0.00ns  loc: astro.c:100
:23  %mrv_23 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_22, i64 %p_int_vz7, 23

ST_25: mrv_24 (267)  [1/1] 0.00ns  loc: astro.c:100
:24  %mrv_24 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_23, i64 %p_int_vz8, 24

ST_25: mrv_25 (268)  [1/1] 0.00ns  loc: astro.c:100
:25  %mrv_25 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_24, i64 %p_int_vz9, 25

ST_25: mrv_26 (269)  [1/1] 0.00ns  loc: astro.c:100
:26  %mrv_26 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_25, i64 %p_int_vz1, 26

ST_25: StgValue_409 (270)  [1/1] 0.00ns  loc: astro.c:100
:27  ret { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %mrv_26



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.605ns
The critical path consists of the following:
	wire read on port 'p_int_8_vz_read' [55]  (0 ns)
	multiplexor before 'phi' operation ('p_int_vx', astro.c:96) with incoming values : ('p_int[0].vx') ('p_int_vx_1', astro.c:96) [84]  (0.605 ns)

 <State 2>: 1.03ns
The critical path consists of the following:
	'phi' operation ('i', astro.c:93) with incoming values : ('i_3_2', astro.c:93) [111]  (0 ns)
	'add' operation ('i_3_2', astro.c:93) [240]  (1.03 ns)

 <State 3>: 8.73ns
The critical path consists of the following:
	'load' operation ('p_ax_6_load', astro.c:96) on global variable 'p_ax_6' [118]  (0 ns)
	'select' operation ('sel_tmp1', astro.c:96) [122]  (0 ns)
	'select' operation ('p_ax_load_0_phi', astro.c:96) [124]  (0.071 ns)
	'dmul' operation ('tmp_s', astro.c:96) [125]  (8.66 ns)

 <State 4>: 8.66ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', astro.c:96) [125]  (8.66 ns)

 <State 5>: 8.66ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', astro.c:96) [125]  (8.66 ns)

 <State 6>: 8.66ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', astro.c:96) [125]  (8.66 ns)

 <State 7>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 8>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 9>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 10>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 11>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 13>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 14>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 15>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 16>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 17>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 18>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 19>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 20>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 21>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 22>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 23>: 7.11ns
The critical path consists of the following:
	'ddiv' operation ('tmp_13', astro.c:96) [126]  (7.11 ns)

 <State 24>: 5.87ns
The critical path consists of the following:
	'call' operation ('tmp_14', astro.c:96) to '__hls_fptosi_double_' [127]  (3.98 ns)
	'add' operation ('tmp_15', astro.c:96) [129]  (1.42 ns)
	'mux' operation ('p_int_vx6_1', astro.c:96) [130]  (0.46 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
