Timing Analyzer report for NNFPGA_CL10LP
Thu Mar 03 19:09:30 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'input_clk'
 14. Slow 1200mV 100C Model Setup: 'output_clk'
 15. Slow 1200mV 100C Model Hold: 'input_clk'
 16. Slow 1200mV 100C Model Hold: 'output_clk'
 17. Slow 1200mV 100C Model Metastability Summary
 18. Slow 1200mV -40C Model Fmax Summary
 19. Slow 1200mV -40C Model Setup Summary
 20. Slow 1200mV -40C Model Hold Summary
 21. Slow 1200mV -40C Model Recovery Summary
 22. Slow 1200mV -40C Model Removal Summary
 23. Slow 1200mV -40C Model Minimum Pulse Width Summary
 24. Slow 1200mV -40C Model Setup: 'input_clk'
 25. Slow 1200mV -40C Model Setup: 'output_clk'
 26. Slow 1200mV -40C Model Hold: 'input_clk'
 27. Slow 1200mV -40C Model Hold: 'output_clk'
 28. Slow 1200mV -40C Model Metastability Summary
 29. Fast 1200mV -40C Model Setup Summary
 30. Fast 1200mV -40C Model Hold Summary
 31. Fast 1200mV -40C Model Recovery Summary
 32. Fast 1200mV -40C Model Removal Summary
 33. Fast 1200mV -40C Model Minimum Pulse Width Summary
 34. Fast 1200mV -40C Model Setup: 'input_clk'
 35. Fast 1200mV -40C Model Setup: 'output_clk'
 36. Fast 1200mV -40C Model Hold: 'output_clk'
 37. Fast 1200mV -40C Model Hold: 'input_clk'
 38. Fast 1200mV -40C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv n40c Model)
 43. Signal Integrity Metrics (Slow 1200mv 100c Model)
 44. Signal Integrity Metrics (Fast 1200mv n40c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NNFPGA_CL10LP                                       ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL120YF484I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 2.50        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;  13.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; NNFPGA_CL10LP.sdc ; OK     ; Thu Mar 03 19:09:25 2022 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------+-----------+
; Clock Name ; Type      ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source ; Targets   ;
+------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------+-----------+
; input_clk  ; Base      ; 13.470 ; 74.24 MHz ; 0.000 ; 6.735 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;        ; { clk }   ;
; output_clk ; Generated ; 13.470 ; 74.24 MHz ; 0.000 ; 6.735 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; input_clk ; clk    ; { clk_o } ;
+------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 77.72 MHz ; 77.72 MHz       ; input_clk  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; input_clk  ; 0.603 ; 0.000           ;
; output_clk ; 8.677 ; 0.000           ;
+------------+-------+-----------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+------------+-------+----------------+
; Clock      ; Slack ; End Point TNS  ;
+------------+-------+----------------+
; input_clk  ; 0.260 ; 0.000          ;
; output_clk ; 0.450 ; 0.000          ;
+------------+-------+----------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+------------+-------+-------------------------------+
; Clock      ; Slack ; End Point TNS                 ;
+------------+-------+-------------------------------+
; input_clk  ; 6.249 ; 0.000                         ;
; output_clk ; 6.636 ; 0.000                         ;
+------------+-------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'input_clk'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.603 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 13.146     ;
; 0.619 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 13.130     ;
; 0.737 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 13.012     ;
; 0.748 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 13.001     ;
; 0.753 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 12.996     ;
; 0.756 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.290      ; 13.002     ;
; 0.767 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.290      ; 12.991     ;
; 0.778 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 12.971     ;
; 0.804 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.946     ;
; 0.904 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.849     ;
; 0.906 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 12.843     ;
; 0.927 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 12.839     ;
; 0.937 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.290      ; 12.821     ;
; 0.938 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 12.828     ;
; 0.948 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 12.813     ;
; 0.953 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.290      ; 12.805     ;
; 0.960 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 12.801     ;
; 0.966 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.784     ;
; 0.987 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.763     ;
; 0.988 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 12.763     ;
; 0.988 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 12.817     ;
; 0.992 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.758     ;
; 0.992 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.352      ; 12.828     ;
; 0.996 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.275      ; 12.747     ;
; 0.998 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.794     ;
; 0.999 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.275      ; 12.744     ;
; 1.014 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.778     ;
; 1.019 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.806     ;
; 1.020 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.805     ;
; 1.027 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.320      ; 12.761     ;
; 1.038 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.715     ;
; 1.042 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.730     ;
; 1.047 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.725     ;
; 1.054 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.285      ; 12.699     ;
; 1.066 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.726     ;
; 1.069 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:1:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.334      ; 12.733     ;
; 1.082 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.710     ;
; 1.082 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 12.679     ;
; 1.085 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[10] ; input_clk    ; input_clk   ; 13.470       ; 0.290      ; 12.673     ;
; 1.093 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.275      ; 12.650     ;
; 1.094 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:31:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.313      ; 12.687     ;
; 1.095 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 12.654     ;
; 1.096 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.275      ; 12.647     ;
; 1.098 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.293      ; 12.663     ;
; 1.099 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.651     ;
; 1.101 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11] ; input_clk    ; input_clk   ; 13.470       ; 0.290      ; 12.657     ;
; 1.102 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:11:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.358      ; 12.724     ;
; 1.105 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:4:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.350      ; 12.713     ;
; 1.106 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.644     ;
; 1.108 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 12.658     ;
; 1.110 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.303      ; 12.661     ;
; 1.113 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.303      ; 12.658     ;
; 1.120 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.630     ;
; 1.124 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.298      ; 12.642     ;
; 1.125 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 12.624     ;
; 1.126 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.646     ;
; 1.130 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.321      ; 12.659     ;
; 1.132 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.660     ;
; 1.136 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.636     ;
; 1.144 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.648     ;
; 1.145 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.627     ;
; 1.146 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.321      ; 12.643     ;
; 1.147 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.327      ; 12.648     ;
; 1.148 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.644     ;
; 1.150 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.622     ;
; 1.151 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.282      ; 12.599     ;
; 1.152 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.316      ; 12.632     ;
; 1.153 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.281      ; 12.596     ;
; 1.153 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 12.589     ;
; 1.156 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.343      ; 12.655     ;
; 1.159 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.666     ;
; 1.160 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.632     ;
; 1.160 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 12.591     ;
; 1.162 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 12.643     ;
; 1.163 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 12.588     ;
; 1.164 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.275      ; 12.579     ;
; 1.166 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.352      ; 12.654     ;
; 1.167 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:3:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.658     ;
; 1.169 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 12.573     ;
; 1.172 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:10:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.358      ; 12.654     ;
; 1.176 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.596     ;
; 1.178 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 12.627     ;
; 1.179 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.343      ; 12.632     ;
; 1.181 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.304      ; 12.591     ;
; 1.182 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.352      ; 12.638     ;
; 1.193 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.632     ;
; 1.194 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.631     ;
; 1.197 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.345      ; 12.616     ;
; 1.199 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:11:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.358      ; 12.627     ;
; 1.199 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:1:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.334      ; 12.603     ;
; 1.200 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.592     ;
; 1.203 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:1:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.334      ; 12.599     ;
; 1.208 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.327      ; 12.587     ;
; 1.209 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.616     ;
; 1.210 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.357      ; 12.615     ;
; 1.210 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:22:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 12.595     ;
; 1.211 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:41:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.376      ; 12.633     ;
; 1.212 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.316      ; 12.572     ;
; 1.212 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.316      ; 12.572     ;
; 1.216 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.324      ; 12.576     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'output_clk'                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 8.677  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a7         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.354      ; 8.037      ;
; 8.710  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a5         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.346      ; 7.996      ;
; 8.713  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a2         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.360      ; 8.007      ;
; 8.914  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a0         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.362      ; 7.808      ;
; 9.075  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a3         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.371      ; 7.656      ;
; 9.090  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a4         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.341      ; 7.611      ;
; 9.225  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a6         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.343      ; 7.478      ;
; 9.300  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.350      ; 7.410      ;
; 9.577  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a9         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.367      ; 7.150      ;
; 9.639  ; r_out[2]~reg0                                                                                                                   ; r_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.680      ; 7.401      ;
; 9.803  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a8         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.367      ; 6.924      ;
; 10.067 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.678      ; 6.971      ;
; 10.205 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.678      ; 6.833      ;
; 10.238 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.678      ; 6.800      ;
; 10.414 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.678      ; 6.624      ;
; 10.694 ; b_out[0]~reg0                                                                                                                   ; b_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.707      ; 6.373      ;
; 10.722 ; b_out[1]~reg0                                                                                                                   ; b_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.707      ; 6.345      ;
; 10.750 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.678      ; 6.288      ;
; 11.017 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.678      ; 6.021      ;
; 11.142 ; r_out[0]~reg0                                                                                                                   ; r_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.691      ; 5.909      ;
; 11.171 ; de_out~reg0                                                                                                                     ; de_out   ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 5.866      ;
; 11.487 ; r_out[3]~reg0                                                                                                                   ; r_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.680      ; 5.553      ;
; 11.646 ; r_out[5]~reg0                                                                                                                   ; r_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.701      ; 5.415      ;
; 11.836 ; b_out[2]~reg0                                                                                                                   ; b_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.691      ; 5.215      ;
; 11.983 ; r_out[4]~reg0                                                                                                                   ; r_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.701      ; 5.078      ;
; 12.018 ; b_out[3]~reg0                                                                                                                   ; b_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.680      ; 5.022      ;
; 12.031 ; b_out[5]~reg0                                                                                                                   ; b_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.691      ; 5.020      ;
; 12.109 ; g_out[7]~reg0                                                                                                                   ; g_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.928      ;
; 12.116 ; r_out[7]~reg0                                                                                                                   ; r_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.921      ;
; 12.120 ; b_out[6]~reg0                                                                                                                   ; b_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.917      ;
; 12.131 ; g_out[4]~reg0                                                                                                                   ; g_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.906      ;
; 12.145 ; g_out[0]~reg0                                                                                                                   ; g_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.701      ; 4.916      ;
; 12.167 ; r_out[6]~reg0                                                                                                                   ; r_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.701      ; 4.894      ;
; 12.195 ; g_out[3]~reg0                                                                                                                   ; g_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.842      ;
; 12.205 ; g_out[1]~reg0                                                                                                                   ; g_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.691      ; 4.846      ;
; 12.213 ; b_out[4]~reg0                                                                                                                   ; b_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.824      ;
; 12.218 ; r_out[1]~reg0                                                                                                                   ; r_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.819      ;
; 12.250 ; b_out[7]~reg0                                                                                                                   ; b_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.677      ; 4.787      ;
; 12.303 ; g_out[2]~reg0                                                                                                                   ; g_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.680      ; 4.737      ;
; 12.353 ; g_out[6]~reg0                                                                                                                   ; g_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.707      ; 4.714      ;
; 12.377 ; g_out[5]~reg0                                                                                                                   ; g_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.707      ; 4.690      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'input_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.260 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][44]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.452      ; 0.935      ;
; 0.277 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][29]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.440      ; 0.940      ;
; 0.278 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][14] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.439      ; 0.940      ;
; 0.281 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][34]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.445      ; 0.949      ;
; 0.289 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][22] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.440      ; 0.952      ;
; 0.316 ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:2:LineMem|rd_address[2]                                                                         ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_gnp1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 0.983      ;
; 0.318 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][7]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 0.997      ;
; 0.318 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][45]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 0.997      ;
; 0.319 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][14]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.450      ; 0.992      ;
; 0.320 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][21] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.440      ; 0.983      ;
; 0.320 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][14] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 0.999      ;
; 0.321 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][25] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 0.993      ;
; 0.322 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][22]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.000      ;
; 0.323 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.459      ; 1.005      ;
; 0.323 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][23]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.001      ;
; 0.323 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][46]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 0.995      ;
; 0.324 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][22] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.458      ; 1.005      ;
; 0.324 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][13]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 0.995      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][48]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 0.993      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][53] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.451      ; 1.000      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][18] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.450      ; 0.999      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][12] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.453      ; 1.002      ;
; 0.327 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][37] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 0.999      ;
; 0.328 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][48]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.005      ;
; 0.328 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][47] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 0.999      ;
; 0.329 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][43]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 0.995      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][33]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.451      ; 1.004      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][16]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 0.995      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.450      ; 1.003      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][39] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 0.995      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][35] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.450      ; 1.004      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][26] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.451      ; 1.005      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][12]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 0.998      ;
; 0.331 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][8]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 0.998      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][48]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 0.998      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 0.999      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][40]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 0.999      ;
; 0.333 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 0.999      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][38] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 0.999      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][46] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.440      ; 0.997      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][51]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.012      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][55]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.012      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][40] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.007      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][21]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.014      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][30]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.008      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][32] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.008      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][7]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.441      ; 1.001      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][8]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.003      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][43] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.445      ; 1.005      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][46]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.004      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][4]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.441      ; 1.002      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.450      ; 1.011      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][3]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a3~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.003      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][26] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.005      ;
; 0.339 ; bBuffer[2]                                                                                                                                           ; NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.011      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][5]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.005      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][11] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.006      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][53] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.011      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][34]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.006      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][17]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.006      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][1]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.012      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][5]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.450      ; 1.014      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][11]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.006      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][38]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.009      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][36]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.009      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][55] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.007      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][54]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.020      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.009      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][31]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.015      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][8]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.456      ; 1.022      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][21] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.458      ; 1.025      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.016      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][28]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.011      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][36] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.016      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][20]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.017      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][48] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.012      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.011      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][43] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.477      ; 1.045      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][20]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.455      ; 1.024      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][16]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.011      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][50] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.012      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][9]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.012      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][11]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.012      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][45]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.450      ; 1.019      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][30] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.024      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][8]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.460      ; 1.030      ;
; 0.347 ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:2:LineMem|rd_address[1]                                                                         ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_gnp1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.014      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.454      ; 1.025      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][19]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.014      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[119][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:8:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.020      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][33] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.448      ; 1.019      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.457      ; 1.028      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][36] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.013      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][7]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.449      ; 1.020      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][11] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.014      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][9]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.014      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][35]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.015      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][37]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.442      ; 1.014      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][49]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.443      ; 1.015      ;
; 0.349 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][12]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.444      ; 1.016      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'output_clk'                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 0.450 ; g_out[5]~reg0                                                                                                                   ; g_out[5] ; input_clk    ; output_clk  ; 0.000        ; 4.040      ; 4.450      ;
; 0.478 ; g_out[6]~reg0                                                                                                                   ; g_out[6] ; input_clk    ; output_clk  ; 0.000        ; 4.040      ; 4.478      ;
; 0.502 ; g_out[2]~reg0                                                                                                                   ; g_out[2] ; input_clk    ; output_clk  ; 0.000        ; 4.015      ; 4.477      ;
; 0.542 ; b_out[7]~reg0                                                                                                                   ; b_out[7] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.514      ;
; 0.583 ; b_out[4]~reg0                                                                                                                   ; b_out[4] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.555      ;
; 0.584 ; g_out[1]~reg0                                                                                                                   ; g_out[1] ; input_clk    ; output_clk  ; 0.000        ; 4.025      ; 4.569      ;
; 0.592 ; g_out[3]~reg0                                                                                                                   ; g_out[3] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.564      ;
; 0.657 ; g_out[0]~reg0                                                                                                                   ; g_out[0] ; input_clk    ; output_clk  ; 0.000        ; 4.035      ; 4.652      ;
; 0.666 ; r_out[6]~reg0                                                                                                                   ; r_out[6] ; input_clk    ; output_clk  ; 0.000        ; 4.035      ; 4.661      ;
; 0.668 ; b_out[6]~reg0                                                                                                                   ; b_out[6] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.640      ;
; 0.668 ; r_out[1]~reg0                                                                                                                   ; r_out[1] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.640      ;
; 0.683 ; g_out[4]~reg0                                                                                                                   ; g_out[4] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.655      ;
; 0.717 ; g_out[7]~reg0                                                                                                                   ; g_out[7] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.689      ;
; 0.727 ; r_out[7]~reg0                                                                                                                   ; r_out[7] ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 4.699      ;
; 0.799 ; b_out[5]~reg0                                                                                                                   ; b_out[5] ; input_clk    ; output_clk  ; 0.000        ; 4.025      ; 4.784      ;
; 0.826 ; b_out[3]~reg0                                                                                                                   ; b_out[3] ; input_clk    ; output_clk  ; 0.000        ; 4.015      ; 4.801      ;
; 0.887 ; r_out[4]~reg0                                                                                                                   ; r_out[4] ; input_clk    ; output_clk  ; 0.000        ; 4.035      ; 4.882      ;
; 0.949 ; b_out[2]~reg0                                                                                                                   ; b_out[2] ; input_clk    ; output_clk  ; 0.000        ; 4.025      ; 4.934      ;
; 1.197 ; r_out[5]~reg0                                                                                                                   ; r_out[5] ; input_clk    ; output_clk  ; 0.000        ; 4.035      ; 5.192      ;
; 1.359 ; r_out[3]~reg0                                                                                                                   ; r_out[3] ; input_clk    ; output_clk  ; 0.000        ; 4.015      ; 5.334      ;
; 1.624 ; de_out~reg0                                                                                                                     ; de_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 5.596      ;
; 1.650 ; r_out[0]~reg0                                                                                                                   ; r_out[0] ; input_clk    ; output_clk  ; 0.000        ; 4.025      ; 5.635      ;
; 1.777 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 5.749      ;
; 1.974 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 5.946      ;
; 2.028 ; b_out[1]~reg0                                                                                                                   ; b_out[1] ; input_clk    ; output_clk  ; 0.000        ; 4.040      ; 6.028      ;
; 2.104 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 6.076      ;
; 2.152 ; b_out[0]~reg0                                                                                                                   ; b_out[0] ; input_clk    ; output_clk  ; 0.000        ; 4.040      ; 6.152      ;
; 2.161 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 6.133      ;
; 2.335 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 6.307      ;
; 2.427 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 4.012      ; 6.399      ;
; 2.889 ; r_out[2]~reg0                                                                                                                   ; r_out[2] ; input_clk    ; output_clk  ; 0.000        ; 4.015      ; 6.864      ;
; 3.023 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a8         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.695      ; 6.678      ;
; 3.166 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a9         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.695      ; 6.821      ;
; 3.456 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.679      ; 7.095      ;
; 3.558 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a6         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.672      ; 7.190      ;
; 3.649 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a4         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.670      ; 7.279      ;
; 3.718 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a3         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.698      ; 7.376      ;
; 3.859 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a0         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.691      ; 7.510      ;
; 4.011 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a2         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.688      ; 7.659      ;
; 4.029 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a5         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.675      ; 7.664      ;
; 4.059 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a7         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.683      ; 7.702      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 89.86 MHz ; 89.86 MHz       ; input_clk  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; input_clk  ; 2.341 ; 0.000           ;
; output_clk ; 9.018 ; 0.000           ;
+------------+-------+-----------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+------------+-------+----------------+
; Clock      ; Slack ; End Point TNS  ;
+------------+-------+----------------+
; input_clk  ; 0.262 ; 0.000          ;
; output_clk ; 0.299 ; 0.000          ;
+------------+-------+----------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+------------+-------+-------------------------------+
; Clock      ; Slack ; End Point TNS                 ;
+------------+-------+-------------------------------+
; input_clk  ; 6.247 ; 0.000                         ;
; output_clk ; 6.611 ; 0.000                         ;
+------------+-------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'input_clk'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.341 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.256      ; 11.385     ;
; 2.358 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.375     ;
; 2.363 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.381     ;
; 2.385 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.256      ; 11.341     ;
; 2.419 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.325     ;
; 2.419 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.325     ;
; 2.420 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.313     ;
; 2.449 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.256      ; 11.277     ;
; 2.477 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.270      ; 11.263     ;
; 2.493 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.256      ; 11.233     ;
; 2.514 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.264      ; 11.220     ;
; 2.520 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.213     ;
; 2.520 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.273      ; 11.223     ;
; 2.537 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.257      ; 11.190     ;
; 2.539 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.270      ; 11.201     ;
; 2.542 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.275      ; 11.203     ;
; 2.546 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.198     ;
; 2.576 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.264      ; 11.158     ;
; 2.578 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.166     ;
; 2.589 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.144     ;
; 2.594 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.244      ; 11.120     ;
; 2.601 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.307      ; 11.176     ;
; 2.619 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.125     ;
; 2.622 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.122     ;
; 2.630 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11] ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.103     ;
; 2.639 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.270      ; 11.101     ;
; 2.645 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.257      ; 11.082     ;
; 2.650 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.094     ;
; 2.652 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.092     ;
; 2.655 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.264      ; 11.079     ;
; 2.663 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 11.101     ;
; 2.678 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.257      ; 11.049     ;
; 2.684 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.060     ;
; 2.684 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 11.108     ;
; 2.687 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.057     ;
; 2.688 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 11.076     ;
; 2.692 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.052     ;
; 2.699 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:11:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.327      ; 11.098     ;
; 2.700 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[10] ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 11.033     ;
; 2.701 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:4:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.321      ; 11.090     ;
; 2.707 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.244      ; 11.007     ;
; 2.708 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.270      ; 11.032     ;
; 2.715 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:1:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.302      ; 11.057     ;
; 2.716 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.028     ;
; 2.721 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.244      ; 10.993     ;
; 2.724 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12] ; input_clk    ; input_clk   ; 13.470       ; 0.264      ; 11.010     ;
; 2.725 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 11.039     ;
; 2.727 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.017     ;
; 2.728 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 11.016     ;
; 2.738 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[9]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 10.995     ;
; 2.739 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.270      ; 11.001     ;
; 2.745 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.329      ; 11.054     ;
; 2.748 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.253      ; 10.975     ;
; 2.749 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.242      ; 10.963     ;
; 2.749 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.307      ; 11.028     ;
; 2.750 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 11.014     ;
; 2.751 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.291      ; 11.010     ;
; 2.753 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 11.011     ;
; 2.753 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.329      ; 11.046     ;
; 2.754 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.295      ; 11.011     ;
; 2.756 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.244      ; 10.958     ;
; 2.763 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.981     ;
; 2.765 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.979     ;
; 2.766 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.273      ; 10.977     ;
; 2.782 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.307      ; 10.995     ;
; 2.784 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.270      ; 10.956     ;
; 2.789 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.955     ;
; 2.791 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.297      ; 10.976     ;
; 2.792 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.952     ;
; 2.792 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.242      ; 10.920     ;
; 2.794 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.950     ;
; 2.795 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 10.969     ;
; 2.799 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.945     ;
; 2.801 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.943     ;
; 2.806 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:41:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.341      ; 11.005     ;
; 2.807 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:11:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.327      ; 10.990     ;
; 2.808 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[8]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 10.925     ;
; 2.812 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.255      ; 10.913     ;
; 2.815 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 10.949     ;
; 2.815 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11] ; input_clk    ; input_clk   ; 13.470       ; 0.244      ; 10.899     ;
; 2.816 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.286      ; 10.940     ;
; 2.819 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:31:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.283      ; 10.934     ;
; 2.819 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.273      ; 10.924     ;
; 2.820 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.294      ; 10.944     ;
; 2.828 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.337      ; 10.979     ;
; 2.828 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.270      ; 10.912     ;
; 2.829 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:35:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.253      ; 10.894     ;
; 2.829 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.915     ;
; 2.830 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:3:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.325      ; 10.965     ;
; 2.830 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:0:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.334      ; 10.974     ;
; 2.832 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.322      ; 10.960     ;
; 2.833 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 10.900     ;
; 2.835 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.297      ; 10.932     ;
; 2.836 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.311      ; 10.945     ;
; 2.836 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.908     ;
; 2.839 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11] ; input_clk    ; input_clk   ; 13.470       ; 0.257      ; 10.888     ;
; 2.840 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13] ; input_clk    ; input_clk   ; 13.470       ; 0.274      ; 10.904     ;
; 2.840 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:11:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14] ; input_clk    ; input_clk   ; 13.470       ; 0.327      ; 10.957     ;
; 2.841 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.255      ; 10.884     ;
; 2.846 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[7]  ; input_clk    ; input_clk   ; 13.470       ; 0.263      ; 10.887     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'output_clk'                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 9.018  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a7         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.750      ; 7.092      ;
; 9.054  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a5         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.743      ; 7.049      ;
; 9.108  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a2         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.757      ; 7.009      ;
; 9.257  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a0         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.760      ; 6.863      ;
; 9.389  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a3         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.767      ; 6.738      ;
; 9.393  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a4         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.737      ; 6.704      ;
; 9.516  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a6         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.740      ; 6.584      ;
; 9.588  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.747      ; 6.519      ;
; 9.855  ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a9         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.764      ; 6.269      ;
; 10.042 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a8         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.764      ; 6.082      ;
; 10.115 ; r_out[2]~reg0                                                                                                                   ; r_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.033      ; 6.278      ;
; 10.381 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.028      ; 6.007      ;
; 10.416 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.028      ; 5.972      ;
; 10.503 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.028      ; 5.885      ;
; 10.671 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.028      ; 5.717      ;
; 10.856 ; b_out[1]~reg0                                                                                                                   ; b_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.057      ; 5.561      ;
; 10.859 ; b_out[0]~reg0                                                                                                                   ; b_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.057      ; 5.558      ;
; 10.956 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.028      ; 5.432      ;
; 11.202 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 3.028      ; 5.186      ;
; 11.222 ; r_out[0]~reg0                                                                                                                   ; r_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.040      ; 5.178      ;
; 11.262 ; de_out~reg0                                                                                                                     ; de_out   ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 5.128      ;
; 11.521 ; r_out[3]~reg0                                                                                                                   ; r_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.033      ; 4.872      ;
; 11.687 ; r_out[5]~reg0                                                                                                                   ; r_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.051      ; 4.724      ;
; 11.887 ; b_out[2]~reg0                                                                                                                   ; b_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.040      ; 4.513      ;
; 11.988 ; r_out[4]~reg0                                                                                                                   ; r_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.051      ; 4.423      ;
; 12.070 ; b_out[3]~reg0                                                                                                                   ; b_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.033      ; 4.323      ;
; 12.083 ; b_out[5]~reg0                                                                                                                   ; b_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.040      ; 4.317      ;
; 12.102 ; r_out[7]~reg0                                                                                                                   ; r_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.288      ;
; 12.140 ; g_out[7]~reg0                                                                                                                   ; g_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.250      ;
; 12.148 ; b_out[6]~reg0                                                                                                                   ; b_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.242      ;
; 12.149 ; r_out[6]~reg0                                                                                                                   ; r_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.051      ; 4.262      ;
; 12.150 ; g_out[4]~reg0                                                                                                                   ; g_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.240      ;
; 12.168 ; g_out[0]~reg0                                                                                                                   ; g_out[0] ; input_clk    ; output_clk  ; 13.470       ; 3.051      ; 4.243      ;
; 12.201 ; r_out[1]~reg0                                                                                                                   ; r_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.189      ;
; 12.215 ; g_out[3]~reg0                                                                                                                   ; g_out[3] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.175      ;
; 12.217 ; g_out[1]~reg0                                                                                                                   ; g_out[1] ; input_clk    ; output_clk  ; 13.470       ; 3.040      ; 4.183      ;
; 12.238 ; b_out[4]~reg0                                                                                                                   ; b_out[4] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.152      ;
; 12.267 ; b_out[7]~reg0                                                                                                                   ; b_out[7] ; input_clk    ; output_clk  ; 13.470       ; 3.030      ; 4.123      ;
; 12.334 ; g_out[2]~reg0                                                                                                                   ; g_out[2] ; input_clk    ; output_clk  ; 13.470       ; 3.033      ; 4.059      ;
; 12.366 ; g_out[6]~reg0                                                                                                                   ; g_out[6] ; input_clk    ; output_clk  ; 13.470       ; 3.057      ; 4.051      ;
; 12.387 ; g_out[5]~reg0                                                                                                                   ; g_out[5] ; input_clk    ; output_clk  ; 13.470       ; 3.057      ; 4.030      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'input_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.262 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][44]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.388      ; 0.845      ;
; 0.278 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][29]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.377      ; 0.850      ;
; 0.280 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][14]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.375      ; 0.850      ;
; 0.281 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][34]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.381      ; 0.857      ;
; 0.290 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][22]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.376      ; 0.861      ;
; 0.312 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][21]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.376      ; 0.883      ;
; 0.316 ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:2:LineMem|rd_address[2]                                                                                                                                                    ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_gnp1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.381      ; 0.892      ;
; 0.319 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][53]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.395      ; 0.909      ;
; 0.325 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][7]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.393      ; 0.913      ;
; 0.325 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][46]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.906      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][22]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.394      ; 0.915      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][13]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.906      ;
; 0.326 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][45]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.913      ;
; 0.327 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][12]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.390      ; 0.912      ;
; 0.328 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][25]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.909      ;
; 0.328 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][14]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.393      ; 0.916      ;
; 0.328 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][14]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.908      ;
; 0.329 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][37]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.910      ;
; 0.330 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][33]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.388      ; 0.913      ;
; 0.330 ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:2:LineMem|rd_address[1]                                                                                                                                                    ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_gnp1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.381      ; 0.906      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][21]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.394      ; 0.921      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][18]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.913      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][23]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.919      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][22]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.919      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][39]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.906      ;
; 0.332 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][26]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.387      ; 0.914      ;
; 0.333 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][20]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.914      ;
; 0.333 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][5]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.387      ; 0.915      ;
; 0.334 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][6]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.908      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][31]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.915      ;
; 0.335 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][9]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.399      ; 0.929      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][53]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.923      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][53]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.387      ; 0.918      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][47]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.915      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][6]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.911      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][38]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.910      ;
; 0.336 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][40]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.916      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][48]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.924      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][48]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.912      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][55]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.924      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][36]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.911      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][17]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.917      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][6]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.387      ; 0.919      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|altshift_taps:dataStorrage_rtl_3|shift_taps_96m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|altshift_taps:dataStorrage_rtl_3|shift_taps_96m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                      ; input_clk    ; input_clk   ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][46]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.912      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][36]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.917      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][7]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.919      ;
; 0.338 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][12]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.913      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][0]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.914      ;
; 0.339 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][43]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.914      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][35]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.915      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][33]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.915      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][33]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.920      ;
; 0.340 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][21]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.927      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][32]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.921      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][30]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.385      ; 0.921      ;
; 0.341 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][9]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.915      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][51]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.929      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][7]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.377      ; 0.914      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][17]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.923      ;
; 0.342 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][37]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.916      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][48]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.917      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][16]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.917      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][35]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.386      ; 0.924      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][54]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.930      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][53]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.922      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][46]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.376      ; 0.914      ;
; 0.343 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][45]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.387      ; 0.925      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][34]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.919      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][19]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.918      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][53]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.395      ; 0.934      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][52]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.378      ; 0.917      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][12]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.919      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][13]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.919      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][0]                                                                              ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.919      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][40]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.918      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][42]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.918      ;
; 0.344 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][43]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.923      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][50]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.919      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][48]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.920      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][9]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.919      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][10]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.920      ;
; 0.345 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][10]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.919      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][37]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.921      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][36]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.920      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][1]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.384      ; 0.925      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][51]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.920      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][4]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.377      ; 0.918      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][26]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.921      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][8]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.399      ; 0.940      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][8]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.920      ;
; 0.346 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][42]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.920      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][38]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a36~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.922      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][20]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.392      ; 0.934      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][48]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.922      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][54]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.395      ; 0.937      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][5]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.921      ;
; 0.347 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][43]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.415      ; 0.957      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][32]                                                                             ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.380      ; 0.923      ;
; 0.348 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][50]                                                                            ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.379      ; 0.922      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'output_clk'                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 0.299 ; g_out[5]~reg0                                                                                                                   ; g_out[5] ; input_clk    ; output_clk  ; 0.000        ; 3.370      ; 3.629      ;
; 0.331 ; g_out[6]~reg0                                                                                                                   ; g_out[6] ; input_clk    ; output_clk  ; 0.000        ; 3.370      ; 3.661      ;
; 0.351 ; g_out[2]~reg0                                                                                                                   ; g_out[2] ; input_clk    ; output_clk  ; 0.000        ; 3.347      ; 3.658      ;
; 0.375 ; b_out[7]~reg0                                                                                                                   ; b_out[7] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.679      ;
; 0.416 ; b_out[4]~reg0                                                                                                                   ; b_out[4] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.720      ;
; 0.418 ; g_out[1]~reg0                                                                                                                   ; g_out[1] ; input_clk    ; output_clk  ; 0.000        ; 3.354      ; 3.732      ;
; 0.418 ; g_out[3]~reg0                                                                                                                   ; g_out[3] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.722      ;
; 0.478 ; b_out[6]~reg0                                                                                                                   ; b_out[6] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.782      ;
; 0.478 ; g_out[0]~reg0                                                                                                                   ; g_out[0] ; input_clk    ; output_clk  ; 0.000        ; 3.365      ; 3.803      ;
; 0.489 ; g_out[4]~reg0                                                                                                                   ; g_out[4] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.793      ;
; 0.525 ; g_out[7]~reg0                                                                                                                   ; g_out[7] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.829      ;
; 0.554 ; r_out[6]~reg0                                                                                                                   ; r_out[6] ; input_clk    ; output_clk  ; 0.000        ; 3.365      ; 3.879      ;
; 0.560 ; r_out[1]~reg0                                                                                                                   ; r_out[1] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.864      ;
; 0.606 ; r_out[7]~reg0                                                                                                                   ; r_out[7] ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 3.910      ;
; 0.608 ; b_out[3]~reg0                                                                                                                   ; b_out[3] ; input_clk    ; output_clk  ; 0.000        ; 3.347      ; 3.915      ;
; 0.610 ; b_out[5]~reg0                                                                                                                   ; b_out[5] ; input_clk    ; output_clk  ; 0.000        ; 3.354      ; 3.924      ;
; 0.733 ; b_out[2]~reg0                                                                                                                   ; b_out[2] ; input_clk    ; output_clk  ; 0.000        ; 3.354      ; 4.047      ;
; 0.755 ; r_out[4]~reg0                                                                                                                   ; r_out[4] ; input_clk    ; output_clk  ; 0.000        ; 3.365      ; 4.080      ;
; 1.012 ; r_out[5]~reg0                                                                                                                   ; r_out[5] ; input_clk    ; output_clk  ; 0.000        ; 3.365      ; 4.337      ;
; 1.132 ; r_out[3]~reg0                                                                                                                   ; r_out[3] ; input_clk    ; output_clk  ; 0.000        ; 3.347      ; 4.439      ;
; 1.286 ; de_out~reg0                                                                                                                     ; de_out   ; input_clk    ; output_clk  ; 0.000        ; 3.344      ; 4.590      ;
; 1.415 ; r_out[0]~reg0                                                                                                                   ; r_out[0] ; input_clk    ; output_clk  ; 0.000        ; 3.354      ; 4.729      ;
; 1.444 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.342      ; 4.746      ;
; 1.634 ; b_out[1]~reg0                                                                                                                   ; b_out[1] ; input_clk    ; output_clk  ; 0.000        ; 3.370      ; 4.964      ;
; 1.654 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.342      ; 4.956      ;
; 1.736 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.342      ; 5.038      ;
; 1.751 ; b_out[0]~reg0                                                                                                                   ; b_out[0] ; input_clk    ; output_clk  ; 0.000        ; 3.370      ; 5.081      ;
; 1.827 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.342      ; 5.129      ;
; 1.956 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.342      ; 5.258      ;
; 2.052 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.342      ; 5.354      ;
; 2.191 ; r_out[2]~reg0                                                                                                                   ; r_out[2] ; input_clk    ; output_clk  ; 0.000        ; 3.347      ; 5.498      ;
; 2.486 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a8         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.084      ; 5.530      ;
; 2.595 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a9         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.084      ; 5.639      ;
; 2.835 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.068      ; 5.863      ;
; 2.938 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a6         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.061      ; 5.959      ;
; 3.007 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a4         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.059      ; 6.026      ;
; 3.077 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a3         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.088      ; 6.125      ;
; 3.204 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a0         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.080      ; 6.244      ;
; 3.319 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a5         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.064      ; 6.343      ;
; 3.336 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a2         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.077      ; 6.373      ;
; 3.339 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a7         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 3.071      ; 6.370      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+------------+--------+----------------+
; Clock      ; Slack  ; End Point TNS  ;
+------------+--------+----------------+
; input_clk  ; 7.463  ; 0.000          ;
; output_clk ; 11.123 ; 0.000          ;
+------------+--------+----------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+------------+-------+----------------+
; Clock      ; Slack ; End Point TNS  ;
+------------+-------+----------------+
; output_clk ; 0.071 ; 0.000          ;
; input_clk  ; 0.078 ; 0.000          ;
+------------+-------+----------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+------------+-------+-------------------------------+
; Clock      ; Slack ; End Point TNS                 ;
+------------+-------+-------------------------------+
; input_clk  ; 5.899 ; 0.000                         ;
; output_clk ; 6.468 ; 0.000                         ;
+------------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'input_clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.463 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.111      ; 6.106      ;
; 7.467 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.111      ; 6.102      ;
; 7.516 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.118      ; 6.060      ;
; 7.520 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.118      ; 6.056      ;
; 7.527 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.111      ; 6.042      ;
; 7.531 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.111      ; 6.038      ;
; 7.546 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 6.025      ;
; 7.550 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 6.021      ;
; 7.556 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.104      ; 6.006      ;
; 7.563 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.148      ; 6.043      ;
; 7.580 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 6.025      ;
; 7.580 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.118      ; 5.996      ;
; 7.584 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 6.021      ;
; 7.584 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.118      ; 5.992      ;
; 7.610 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.961      ;
; 7.614 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.957      ;
; 7.621 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.096      ; 5.933      ;
; 7.624 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.148      ; 5.982      ;
; 7.625 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.096      ; 5.929      ;
; 7.632 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.931      ;
; 7.632 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[5]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.104      ; 5.930      ;
; 7.640 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:8:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.148      ; 5.966      ;
; 7.642 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[4]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.104      ; 5.920      ;
; 7.644 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.961      ;
; 7.648 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.957      ;
; 7.650 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.096      ; 5.904      ;
; 7.652 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:3:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.153      ; 5.959      ;
; 7.654 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.096      ; 5.900      ;
; 7.671 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.132      ; 5.919      ;
; 7.672 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.933      ;
; 7.676 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.929      ;
; 7.680 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.883      ;
; 7.684 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.879      ;
; 7.689 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.125      ; 5.894      ;
; 7.693 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.125      ; 5.890      ;
; 7.696 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.867      ;
; 7.696 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.116      ; 5.878      ;
; 7.698 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.873      ;
; 7.702 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.869      ;
; 7.704 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.901      ;
; 7.707 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:0:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.164      ; 5.915      ;
; 7.707 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.104      ; 5.855      ;
; 7.707 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.131      ; 5.882      ;
; 7.708 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.897      ;
; 7.709 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.137      ; 5.886      ;
; 7.713 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:3:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.153      ; 5.898      ;
; 7.715 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.131      ; 5.874      ;
; 7.721 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.095      ; 5.832      ;
; 7.725 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.095      ; 5.828      ;
; 7.726 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.157      ; 5.889      ;
; 7.728 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.124      ; 5.854      ;
; 7.729 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:3:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.153      ; 5.882      ;
; 7.730 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:33:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.093      ; 5.821      ;
; 7.732 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.124      ; 5.850      ;
; 7.732 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.132      ; 5.858      ;
; 7.733 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.095      ; 5.820      ;
; 7.733 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[6]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.830      ;
; 7.734 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.850      ;
; 7.734 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:33:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.093      ; 5.817      ;
; 7.736 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.869      ;
; 7.737 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.847      ;
; 7.737 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:30:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.095      ; 5.816      ;
; 7.738 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.846      ;
; 7.740 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.865      ;
; 7.741 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.843      ;
; 7.742 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:8:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.157      ; 5.873      ;
; 7.745 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.818      ;
; 7.745 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.111      ; 5.824      ;
; 7.748 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.132      ; 5.842      ;
; 7.749 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[10]  ; input_clk    ; input_clk   ; 13.470       ; 0.111      ; 5.820      ;
; 7.750 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.834      ;
; 7.751 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.172      ; 5.879      ;
; 7.754 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.830      ;
; 7.754 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:0:multiplicatorX|dataOut[4]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.164      ; 5.868      ;
; 7.756 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:4:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.849      ;
; 7.757 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.140      ; 5.841      ;
; 7.757 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[11]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.814      ;
; 7.758 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:28:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.805      ;
; 7.761 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[2]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.802      ;
; 7.761 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.140      ; 5.837      ;
; 7.761 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.823      ;
; 7.761 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:39:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[10]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.810      ;
; 7.763 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:9:multiplicatorX|dataOut[10]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:4:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.172      ; 5.867      ;
; 7.765 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:3:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.152      ; 5.845      ;
; 7.768 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.837      ;
; 7.768 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:0:multiplicatorX|dataOut[2]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.164      ; 5.854      ;
; 7.769 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:15:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.126      ; 5.815      ;
; 7.770 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_staticMultiplier:\multipicators:5:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.137      ; 5.825      ;
; 7.771 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.834      ;
; 7.771 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:3:neuronX|NNFPGA_staticMultiplier:\multipicators:12:multiplicatorX|dataOut[10] ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.131      ; 5.818      ;
; 7.772 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:36:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[12]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.833      ;
; 7.772 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:1:neuronX|NNFPGA_staticMultiplier:\multipicators:38:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.113      ; 5.799      ;
; 7.773 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:1:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.155      ; 5.840      ;
; 7.775 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_staticMultiplier:\multipicators:37:multiplicatorX|dataOut[1]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:2:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.147      ; 5.830      ;
; 7.775 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.788      ;
; 7.776 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:7:neuronX|NNFPGA_staticMultiplier:\multipicators:2:multiplicatorX|dataOut[0]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:9:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16]  ; input_clk    ; input_clk   ; 13.470       ; 0.165      ; 5.847      ;
; 7.777 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_staticMultiplier:\multipicators:1:multiplicatorX|dataOut[1]   ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:6:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.155      ; 5.836      ;
; 7.778 ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:42:multiplicatorX|dataOut[1] ; NNFPGA_neuralNetwork:secondNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[16] ; input_clk    ; input_clk   ; 13.470       ; 0.100      ; 5.780      ;
; 7.781 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:32:multiplicatorX|dataOut[3]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:5:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[13]  ; input_clk    ; input_clk   ; 13.470       ; 0.096      ; 5.773      ;
; 7.783 ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_staticMultiplier:\multipicators:29:multiplicatorX|dataOut[0]  ; NNFPGA_neuralNetwork:firstNetwork|NNFPGA_layer:\layers:0:layerX|NNFPGA_neuron:\neurons:0:neuronX|NNFPGA_treeAdder:treeAdder|dataOut[14]  ; input_clk    ; input_clk   ; 13.470       ; 0.105      ; 5.780      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'output_clk'                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 11.123 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a7         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.895      ; 4.132      ;
; 11.134 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a5         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.888      ; 4.114      ;
; 11.139 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a2         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.904      ; 4.125      ;
; 11.244 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a0         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.907      ; 4.023      ;
; 11.309 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a3         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.914      ; 3.965      ;
; 11.348 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a4         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.883      ; 3.895      ;
; 11.386 ; r_out[2]~reg0                                                                                                                   ; r_out[2] ; input_clk    ; output_clk  ; 13.470       ; 2.062      ; 4.036      ;
; 11.395 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a6         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.885      ; 3.850      ;
; 11.451 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.891      ; 3.800      ;
; 11.556 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a9         ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.910      ; 3.714      ;
; 11.667 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a8         ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 1.910      ; 3.603      ;
; 11.864 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.061      ; 3.557      ;
; 11.928 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.061      ; 3.493      ;
; 11.937 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.061      ; 3.484      ;
; 12.020 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.061      ; 3.401      ;
; 12.105 ; b_out[0]~reg0                                                                                                                   ; b_out[0] ; input_clk    ; output_clk  ; 13.470       ; 2.092      ; 3.347      ;
; 12.174 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; vs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.061      ; 3.247      ;
; 12.176 ; b_out[1]~reg0                                                                                                                   ; b_out[1] ; input_clk    ; output_clk  ; 13.470       ; 2.092      ; 3.276      ;
; 12.294 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; hs_out   ; input_clk    ; output_clk  ; 13.470       ; 2.061      ; 3.127      ;
; 12.313 ; r_out[0]~reg0                                                                                                                   ; r_out[0] ; input_clk    ; output_clk  ; 13.470       ; 2.075      ; 3.122      ;
; 12.408 ; de_out~reg0                                                                                                                     ; de_out   ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 3.010      ;
; 12.529 ; r_out[3]~reg0                                                                                                                   ; r_out[3] ; input_clk    ; output_clk  ; 13.470       ; 2.062      ; 2.893      ;
; 12.600 ; r_out[5]~reg0                                                                                                                   ; r_out[5] ; input_clk    ; output_clk  ; 13.470       ; 2.086      ; 2.846      ;
; 12.766 ; r_out[4]~reg0                                                                                                                   ; r_out[4] ; input_clk    ; output_clk  ; 13.470       ; 2.086      ; 2.680      ;
; 12.768 ; b_out[2]~reg0                                                                                                                   ; b_out[2] ; input_clk    ; output_clk  ; 13.470       ; 2.075      ; 2.667      ;
; 12.843 ; b_out[5]~reg0                                                                                                                   ; b_out[5] ; input_clk    ; output_clk  ; 13.470       ; 2.075      ; 2.592      ;
; 12.868 ; r_out[7]~reg0                                                                                                                   ; r_out[7] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.550      ;
; 12.871 ; b_out[3]~reg0                                                                                                                   ; b_out[3] ; input_clk    ; output_clk  ; 13.470       ; 2.062      ; 2.551      ;
; 12.886 ; r_out[1]~reg0                                                                                                                   ; r_out[1] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.532      ;
; 12.894 ; g_out[7]~reg0                                                                                                                   ; g_out[7] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.524      ;
; 12.914 ; r_out[6]~reg0                                                                                                                   ; r_out[6] ; input_clk    ; output_clk  ; 13.470       ; 2.086      ; 2.532      ;
; 12.931 ; g_out[4]~reg0                                                                                                                   ; g_out[4] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.487      ;
; 12.935 ; b_out[6]~reg0                                                                                                                   ; b_out[6] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.483      ;
; 12.936 ; g_out[0]~reg0                                                                                                                   ; g_out[0] ; input_clk    ; output_clk  ; 13.470       ; 2.086      ; 2.510      ;
; 12.968 ; b_out[4]~reg0                                                                                                                   ; b_out[4] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.450      ;
; 12.968 ; g_out[3]~reg0                                                                                                                   ; g_out[3] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.450      ;
; 12.974 ; g_out[1]~reg0                                                                                                                   ; g_out[1] ; input_clk    ; output_clk  ; 13.470       ; 2.075      ; 2.461      ;
; 13.003 ; g_out[2]~reg0                                                                                                                   ; g_out[2] ; input_clk    ; output_clk  ; 13.470       ; 2.062      ; 2.419      ;
; 13.006 ; b_out[7]~reg0                                                                                                                   ; b_out[7] ; input_clk    ; output_clk  ; 13.470       ; 2.058      ; 2.412      ;
; 13.033 ; g_out[6]~reg0                                                                                                                   ; g_out[6] ; input_clk    ; output_clk  ; 13.470       ; 2.092      ; 2.419      ;
; 13.064 ; g_out[5]~reg0                                                                                                                   ; g_out[5] ; input_clk    ; output_clk  ; 13.470       ; 2.092      ; 2.388      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'output_clk'                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 0.071 ; g_out[5]~reg0                                                                                                                   ; g_out[5] ; input_clk    ; output_clk  ; 0.000        ; 2.263      ; 2.294      ;
; 0.094 ; g_out[6]~reg0                                                                                                                   ; g_out[6] ; input_clk    ; output_clk  ; 0.000        ; 2.263      ; 2.317      ;
; 0.126 ; b_out[7]~reg0                                                                                                                   ; b_out[7] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.316      ;
; 0.130 ; g_out[2]~reg0                                                                                                                   ; g_out[2] ; input_clk    ; output_clk  ; 0.000        ; 2.234      ; 2.324      ;
; 0.155 ; b_out[4]~reg0                                                                                                                   ; b_out[4] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.345      ;
; 0.158 ; g_out[3]~reg0                                                                                                                   ; g_out[3] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.348      ;
; 0.160 ; g_out[1]~reg0                                                                                                                   ; g_out[1] ; input_clk    ; output_clk  ; 0.000        ; 2.246      ; 2.366      ;
; 0.170 ; r_out[6]~reg0                                                                                                                   ; r_out[6] ; input_clk    ; output_clk  ; 0.000        ; 2.257      ; 2.387      ;
; 0.177 ; b_out[6]~reg0                                                                                                                   ; b_out[6] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.367      ;
; 0.179 ; g_out[0]~reg0                                                                                                                   ; g_out[0] ; input_clk    ; output_clk  ; 0.000        ; 2.257      ; 2.396      ;
; 0.181 ; r_out[1]~reg0                                                                                                                   ; r_out[1] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.371      ;
; 0.187 ; g_out[4]~reg0                                                                                                                   ; g_out[4] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.377      ;
; 0.201 ; r_out[7]~reg0                                                                                                                   ; r_out[7] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.391      ;
; 0.218 ; b_out[3]~reg0                                                                                                                   ; b_out[3] ; input_clk    ; output_clk  ; 0.000        ; 2.234      ; 2.412      ;
; 0.221 ; g_out[7]~reg0                                                                                                                   ; g_out[7] ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.411      ;
; 0.250 ; b_out[5]~reg0                                                                                                                   ; b_out[5] ; input_clk    ; output_clk  ; 0.000        ; 2.246      ; 2.456      ;
; 0.275 ; r_out[4]~reg0                                                                                                                   ; r_out[4] ; input_clk    ; output_clk  ; 0.000        ; 2.257      ; 2.492      ;
; 0.316 ; b_out[2]~reg0                                                                                                                   ; b_out[2] ; input_clk    ; output_clk  ; 0.000        ; 2.246      ; 2.522      ;
; 0.417 ; r_out[5]~reg0                                                                                                                   ; r_out[5] ; input_clk    ; output_clk  ; 0.000        ; 2.257      ; 2.634      ;
; 0.484 ; r_out[3]~reg0                                                                                                                   ; r_out[3] ; input_clk    ; output_clk  ; 0.000        ; 2.234      ; 2.678      ;
; 0.619 ; de_out~reg0                                                                                                                     ; de_out   ; input_clk    ; output_clk  ; 0.000        ; 2.230      ; 2.809      ;
; 0.671 ; r_out[0]~reg0                                                                                                                   ; r_out[0] ; input_clk    ; output_clk  ; 0.000        ; 2.246      ; 2.877      ;
; 0.705 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.232      ; 2.897      ;
; 0.788 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[2] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.232      ; 2.980      ;
; 0.809 ; b_out[1]~reg0                                                                                                                   ; b_out[1] ; input_clk    ; output_clk  ; 0.000        ; 2.263      ; 3.032      ;
; 0.851 ; b_out[0]~reg0                                                                                                                   ; b_out[0] ; input_clk    ; output_clk  ; 0.000        ; 2.263      ; 3.074      ;
; 0.865 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.232      ; 3.057      ;
; 0.888 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[1] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.232      ; 3.080      ;
; 0.944 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.232      ; 3.136      ;
; 0.985 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|out_address_reg_b[0] ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.232      ; 3.177      ;
; 1.268 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a8         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.093      ; 3.321      ;
; 1.330 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a9         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.093      ; 3.383      ;
; 1.464 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.075      ; 3.499      ;
; 1.520 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a6         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.069      ; 3.549      ;
; 1.571 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a4         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.067      ; 3.598      ;
; 1.573 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a3         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.097      ; 3.630      ;
; 1.587 ; r_out[2]~reg0                                                                                                                   ; r_out[2] ; input_clk    ; output_clk  ; 0.000        ; 2.234      ; 3.781      ;
; 1.643 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a0         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.090      ; 3.693      ;
; 1.712 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a5         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.072      ; 3.744      ;
; 1.713 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a7         ; hs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.079      ; 3.752      ;
; 1.718 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a2         ; vs_out   ; input_clk    ; output_clk  ; 0.000        ; 2.087      ; 3.765      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'input_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.078 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][44]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.408      ;
; 0.095 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][29]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.215      ; 0.411      ;
; 0.097 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][14] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.213      ; 0.411      ;
; 0.101 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][34]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.214      ; 0.416      ;
; 0.103 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][22] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.214      ; 0.418      ;
; 0.111 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.235      ; 0.447      ;
; 0.113 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][7]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.445      ;
; 0.113 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][45]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.445      ;
; 0.114 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][22] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.233      ; 0.448      ;
; 0.114 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][14]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.442      ;
; 0.114 ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:2:LineMem|rd_address[2]                                                                         ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_gnp1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.437      ;
; 0.115 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][21] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.214      ; 0.430      ;
; 0.115 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][25] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.443      ;
; 0.115 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][14] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.447      ;
; 0.116 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][22]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.448      ;
; 0.116 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][23]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.448      ;
; 0.117 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][12] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.447      ;
; 0.117 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][43] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.254      ; 0.472      ;
; 0.117 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][46]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.444      ;
; 0.118 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][26] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a24~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.448      ;
; 0.118 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][13]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.444      ;
; 0.119 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][48]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.450      ;
; 0.119 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][37] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.445      ;
; 0.119 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][8]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.237      ; 0.457      ;
; 0.119 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][9]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.237      ; 0.457      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.234      ; 0.455      ;
; 0.120 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][18] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.224      ; 0.445      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][55]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.453      ;
; 0.121 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][45] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.240      ; 0.462      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][33]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.224      ; 0.447      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][51]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.230      ; 0.453      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][48]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.444      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][53] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.224      ; 0.447      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][21] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.233      ; 0.456      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][21]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.454      ;
; 0.122 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][20]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.454      ;
; 0.122 ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:2:LineMem|rd_address[1]                                                                         ; NNFPGA_matrixDelay:inputDelay|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_gnp1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.445      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][47] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.445      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.224      ; 0.448      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][8]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.455      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][40] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.449      ;
; 0.123 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][43]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.444      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][54]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.456      ;
; 0.124 ; bBuffer[2]                                                                                                                                           ; NNFPGA_imageClassificationCombiner:imageCombiner|NNFPGA_linemem:imageDataDelay|altsyncram:ram_rtl_0|altsyncram_v1n1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                   ; input_clk    ; input_clk   ; 0.000        ; 0.228      ; 0.453      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][39] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.444      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][43] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.450      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][44] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.254      ; 0.479      ;
; 0.124 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][45]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.452      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][35] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.224      ; 0.450      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][16]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.445      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][20]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.226      ; 0.452      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.446      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][38] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.445      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][12]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a12~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.447      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][8]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.446      ;
; 0.125 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][45] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.254      ; 0.480      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][48]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.446      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][30] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.456      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][11] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.237      ; 0.464      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][40]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a40~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.447      ;
; 0.126 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][46]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.456      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.447      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[74][53]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:5:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.459      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][54]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.234      ; 0.462      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][5]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.223      ; 0.451      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.223      ; 0.451      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][30]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.223      ; 0.451      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][10] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.237      ; 0.465      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][44]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.231      ; 0.459      ;
; 0.127 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][46]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.447      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][23]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a20~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.458      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[179][32] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:12:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.451      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][31] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.458      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][46] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.216      ; 0.445      ;
; 0.128 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[134][44] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:9:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a43~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.240      ; 0.469      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][7]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.216      ; 0.446      ;
; 0.129 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|cntr_01g:cntr1|counter_reg_bit[10]                                    ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1~portb_address_reg0                                                                                                           ; input_clk    ; input_clk   ; 0.000        ; 0.227      ; 0.457      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][17] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.452      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][6]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.449      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][7]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a7~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.455      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][31]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a28~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.223      ; 0.453      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][11] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.450      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][8]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a8~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.449      ;
; 0.129 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[44][45]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:3:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a44~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.229      ; 0.459      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][1]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.453      ;
; 0.130 ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|cntr_01g:cntr1|counter_reg_bit[10]                                    ; NNFPGA_sync:control|altshift_taps:vs_delay_rtl_0|shift_taps_uam:auto_generated|altsyncram_jq81:altsyncram2|ram_block3a1~porta_address_reg0                                                                                                           ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.456      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][53] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a47~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.452      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][36] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.450      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][5]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.223      ; 0.454      ;
; 0.130 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][3]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a3~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.449      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[164][51] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:11:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.452      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][33]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.221      ; 0.453      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[29][4]   ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:2:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0   ; input_clk    ; input_clk   ; 0.000        ; 0.216      ; 0.448      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[209][16] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:14:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a16~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.224      ; 0.456      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[59][34]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:4:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a32~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.218      ; 0.450      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[149][36] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:10:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a0~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.222      ; 0.454      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[104][48] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:7:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.220      ; 0.452      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][49] ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a48~porta_datain_reg0 ; input_clk    ; input_clk   ; 0.000        ; 0.225      ; 0.457      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[89][52]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:6:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a52~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.234      ; 0.466      ;
; 0.131 ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|dataStorrage[194][5]  ; NNFPGA_sparseMatrixDelayMultipleInput:interNetworkDelay_1|NNFPGA_matrixDelayMultipleInput:NNFPGA_matrixDelayMultipleInput_inst|NNFPGA_linemem:\Memory:13:LineMem|altsyncram:ram_rtl_0|altsyncram_hrp1:auto_generated|ram_block1a4~porta_datain_reg0  ; input_clk    ; input_clk   ; 0.000        ; 0.219      ; 0.451      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.603 ; 0.071 ; N/A      ; N/A     ; 5.899               ;
;  input_clk       ; 0.603 ; 0.078 ; N/A      ; N/A     ; 5.899               ;
;  output_clk      ; 8.677 ; 0.071 ; N/A      ; N/A     ; 6.468               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  input_clk       ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  output_clk      ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vs_out        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hs_out        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; de_out        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; enable_in[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; enable_in[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; enable_in[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; vs_in                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hs_in                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; de_in                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; r_in[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; b_in[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; g_in[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; hs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; de_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.09 V              ; -0.0157 V           ; 0.269 V                              ; 0.286 V                              ; 4.27e-09 s                  ; 3.05e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.09 V             ; -0.0157 V          ; 0.269 V                             ; 0.286 V                             ; 4.27e-09 s                 ; 3.05e-09 s                 ; Yes                       ; No                        ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; clk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.49e-09 V                   ; 3.24 V              ; -0.21 V             ; 0.177 V                              ; 0.263 V                              ; 2.71e-10 s                  ; 2.23e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.49e-09 V                  ; 3.24 V             ; -0.21 V            ; 0.177 V                             ; 0.263 V                             ; 2.71e-10 s                 ; 2.23e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; hs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; de_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.08 V              ; -0.0048 V           ; 0.134 V                              ; 0.253 V                              ; 5.72e-09 s                  ; 4.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.85e-06 V                  ; 3.08 V             ; -0.0048 V          ; 0.134 V                             ; 0.253 V                             ; 5.72e-09 s                 ; 4.47e-09 s                 ; Yes                       ; Yes                       ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; clk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.32e-06 V                   ; 3.13 V              ; -0.108 V            ; 0.148 V                              ; 0.141 V                              ; 3.14e-10 s                  ; 4.03e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.32e-06 V                  ; 3.13 V             ; -0.108 V           ; 0.148 V                             ; 0.141 V                             ; 3.14e-10 s                 ; 4.03e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; hs_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; de_out        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; r_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.48 V              ; -0.0214 V           ; 0.322 V                              ; 0.28 V                               ; 3.59e-09 s                  ; 2.79e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.48 V             ; -0.0214 V          ; 0.322 V                             ; 0.28 V                              ; 3.59e-09 s                 ; 2.79e-09 s                 ; No                        ; No                        ;
; r_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; r_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; g_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; g_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; b_out[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; clk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.06e-08 V                   ; 3.75 V              ; -0.275 V            ; 0.43 V                               ; 0.324 V                              ; 1.32e-10 s                  ; 1.98e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.06e-08 V                  ; 3.75 V             ; -0.275 V           ; 0.43 V                              ; 0.324 V                             ; 1.32e-10 s                 ; 1.98e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; input_clk  ; input_clk  ; 94711301 ; 0        ; 0        ; 0        ;
; input_clk  ; output_clk ; 45       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; input_clk  ; input_clk  ; 94711301 ; 0        ; 0        ; 0        ;
; input_clk  ; output_clk ; 45       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------+
; Clock Status Summary                          ;
+--------+------------+-----------+-------------+
; Target ; Clock      ; Type      ; Status      ;
+--------+------------+-----------+-------------+
; clk    ; input_clk  ; Base      ; Constrained ;
; clk_o  ; output_clk ; Generated ; Constrained ;
+--------+------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Mar 03 19:09:23 2022
Info: Command: quartus_sta NNFPGA_CL10LP -c NNFPGA_CL10LP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 12 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'NNFPGA_CL10LP.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 0.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.603               0.000 input_clk 
    Info (332119):     8.677               0.000 output_clk 
Info (332146): Worst-case hold slack is 0.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.260               0.000 input_clk 
    Info (332119):     0.450               0.000 output_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.249               0.000 input_clk 
    Info (332119):     6.636               0.000 output_clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.341               0.000 input_clk 
    Info (332119):     9.018               0.000 output_clk 
Info (332146): Worst-case hold slack is 0.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.262               0.000 input_clk 
    Info (332119):     0.299               0.000 output_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.247               0.000 input_clk 
    Info (332119):     6.611               0.000 output_clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.463               0.000 input_clk 
    Info (332119):    11.123               0.000 output_clk 
Info (332146): Worst-case hold slack is 0.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.071               0.000 output_clk 
    Info (332119):     0.078               0.000 input_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.899               0.000 input_clk 
    Info (332119):     6.468               0.000 output_clk 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5172 megabytes
    Info: Processing ended: Thu Mar 03 19:09:30 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:13


