{
  "3541024568":
  {
    "nodes":
    [
      {
        "name":"example.B0.runOnce"
        , "id":3541089248
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":3546984256
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"example.B1.start"
        , "id":3541047728
        , "start":"2"
        , "end":"4"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":3543193296
            , "start":"3"
            , "end":"3"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0"
                , "Cluster Type":"Stall-Enable"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"0"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":3544404976
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"?"
            , "id":3545921872
            , "start":"3"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/example/example.cpp"
                  , "line":10
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":3543647360
            , "start":"4"
            , "end":"4"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Read"
                , "Width":"1 bit"
                , "Depth":"0"
                , "Stream Name":"call.example"
                , "Stall-free":"No"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/example/example.cpp"
                  , "line":10
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Fused loop example.B2"
        , "id":3541048240
        , "start":"4"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":3543741424
            , "start":"5"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_examples_c0_enter102_example1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"21"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":3544467936
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"8-bit Unsigned Integer Remainder"
                , "id":3548151216
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit Unsigned Integer Remainder"
                    , "Constant Operand":"7 (0x7)"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":18
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Convert"
                , "id":3548700208
                , "start":"14"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer to Floating-point Conversion"
                    , "Start Cycle":"10"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":18
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":3547544544
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Start Cycle":"3"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":19
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Convert"
                , "id":3547544896
                , "start":"12"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer to Floating-point Conversion"
                    , "Start Cycle":"8"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":19
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 -"
                , "id":3548700560
                , "start":"17"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Sub"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FP Compare"
                , "id":3544076112
                , "start":"20"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Compare"
                    , "Start Cycle":"16"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":28
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3544445520
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":16
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'s'"
                , "id":3544076464
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'s'"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 +"
                , "id":3544020688
                , "start":"20"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Add"
                    , "Start Cycle":"16"
                    , "Latency":"3"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":28
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3544021040
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":28
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":3548132112
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3548769520
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/example/example.cpp"
                      , "line":28
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3548240832
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"example.B3"
        , "id":3541048320
        , "start":"26"
        , "end":"28"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"FFwd Dest"
            , "id":3545814768
            , "start":"26"
            , "end":"27"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Start Cycle":"0"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/example/example.cpp"
                  , "line":28
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":3545843216
            , "start":"27"
            , "end":"27"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Write"
                , "Width":"32 bits"
                , "Depth":"0"
                , "Stream Name":"return.example"
                , "Stall-free":"No"
                , "Start Cycle":"1"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/example/example.cpp"
                  , "line":34
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":3545814768
        , "to":3545843216
      }
      , {
        "from":3541048320
        , "to":3541047728
      }
      , {
        "from":3548132112
        , "to":3548769520
      }
      , {
        "from":3544020688
        , "to":3544021040
      }
      , {
        "from":3544076464
        , "to":3544020688
      }
      , {
        "from":3544076464
        , "to":3544021040
      }
      , {
        "from":3541047728
        , "to":3541048240
      }
      , {
        "from":3541089248
        , "to":3541047728
      }
      , {
        "from":3547544896
        , "to":3548700560
      }
      , {
        "from":3544076112
        , "to":3544021040
      }
      , {
        "from":3541048240
        , "to":3541048320
      }
      , {
        "from":3544467936
        , "to":3544445520
      }
      , {
        "from":3544467936
        , "to":3547544544
      }
      , {
        "from":3544467936
        , "to":3548151216
      }
      , {
        "from":3544021040
        , "to":3548769520
      }
      , {
        "from":3548700208
        , "to":3548700560
      }
      , {
        "from":3545921872
        , "to":3543647360
      }
      , {
        "from":3547544544
        , "to":3547544896
      }
      , {
        "from":3548700560
        , "to":3544020688
      }
      , {
        "from":3548700560
        , "to":3544076112
      }
    ]
  }
}
