
C:\Users\caioe\Documentos\micro-vdc\Debug\micro-vdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050a0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08005270  08005270  00015270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080053ec  080053ec  000153ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080053f4  080053f4  000153f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080053f8  080053f8  000153f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000540  20000000  080053fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000e4  20000540  0800593c  00020540  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000624  0800593c  00020624  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020540  2**0
                  CONTENTS, READONLY
 10 .debug_line   000048f3  00000000  00000000  00020570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00009a0f  00000000  00000000  00024e63  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001e50  00000000  00000000  0002e872  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000660  00000000  00000000  000306c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000a70  00000000  00000000  00030d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000037ff  00000000  00000000  00031798  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000026a2  00000000  00000000  00034f97  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  00037639  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000016c4  00000000  00000000  000376b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000540 	.word	0x20000540
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005258 	.word	0x08005258

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000544 	.word	0x20000544
 800020c:	08005258 	.word	0x08005258

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <__aeabi_uldivmod>:
 8000c80:	b953      	cbnz	r3, 8000c98 <__aeabi_uldivmod+0x18>
 8000c82:	b94a      	cbnz	r2, 8000c98 <__aeabi_uldivmod+0x18>
 8000c84:	2900      	cmp	r1, #0
 8000c86:	bf08      	it	eq
 8000c88:	2800      	cmpeq	r0, #0
 8000c8a:	bf1c      	itt	ne
 8000c8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c90:	f04f 30ff 	movne.w	r0, #4294967295
 8000c94:	f000 b97e 	b.w	8000f94 <__aeabi_idiv0>
 8000c98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca0:	f000 f806 	bl	8000cb0 <__udivmoddi4>
 8000ca4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cac:	b004      	add	sp, #16
 8000cae:	4770      	bx	lr

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	460e      	mov	r6, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	9d08      	ldr	r5, [sp, #32]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d150      	bne.n	8000d62 <__udivmoddi4+0xb2>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	d96c      	bls.n	8000da0 <__udivmoddi4+0xf0>
 8000cc6:	fab2 fe82 	clz	lr, r2
 8000cca:	f1be 0f00 	cmp.w	lr, #0
 8000cce:	d00b      	beq.n	8000ce8 <__udivmoddi4+0x38>
 8000cd0:	f1ce 0420 	rsb	r4, lr, #32
 8000cd4:	fa20 f404 	lsr.w	r4, r0, r4
 8000cd8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000cdc:	ea44 0c06 	orr.w	ip, r4, r6
 8000ce0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ce4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	fbbc f0f9 	udiv	r0, ip, r9
 8000cf2:	fa1f f887 	uxth.w	r8, r7
 8000cf6:	fb09 c610 	mls	r6, r9, r0, ip
 8000cfa:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cfe:	fb00 f308 	mul.w	r3, r0, r8
 8000d02:	42b3      	cmp	r3, r6
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x6a>
 8000d06:	19f6      	adds	r6, r6, r7
 8000d08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0c:	f080 8122 	bcs.w	8000f54 <__udivmoddi4+0x2a4>
 8000d10:	42b3      	cmp	r3, r6
 8000d12:	f240 811f 	bls.w	8000f54 <__udivmoddi4+0x2a4>
 8000d16:	3802      	subs	r0, #2
 8000d18:	443e      	add	r6, r7
 8000d1a:	1af6      	subs	r6, r6, r3
 8000d1c:	b2a2      	uxth	r2, r4
 8000d1e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d22:	fb09 6613 	mls	r6, r9, r3, r6
 8000d26:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d2a:	fb03 f808 	mul.w	r8, r3, r8
 8000d2e:	45a0      	cmp	r8, r4
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x96>
 8000d32:	19e4      	adds	r4, r4, r7
 8000d34:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d38:	f080 810a 	bcs.w	8000f50 <__udivmoddi4+0x2a0>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f240 8107 	bls.w	8000f50 <__udivmoddi4+0x2a0>
 8000d42:	3b02      	subs	r3, #2
 8000d44:	443c      	add	r4, r7
 8000d46:	ebc8 0404 	rsb	r4, r8, r4
 8000d4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2d00      	cmp	r5, #0
 8000d52:	d062      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d54:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d58:	2300      	movs	r3, #0
 8000d5a:	602c      	str	r4, [r5, #0]
 8000d5c:	606b      	str	r3, [r5, #4]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0xc6>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d055      	beq.n	8000e16 <__udivmoddi4+0x166>
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000d70:	4608      	mov	r0, r1
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	f040 8090 	bne.w	8000ea0 <__udivmoddi4+0x1f0>
 8000d80:	42b3      	cmp	r3, r6
 8000d82:	d302      	bcc.n	8000d8a <__udivmoddi4+0xda>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f200 80f8 	bhi.w	8000f7a <__udivmoddi4+0x2ca>
 8000d8a:	1a84      	subs	r4, r0, r2
 8000d8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000d90:	2001      	movs	r0, #1
 8000d92:	46b4      	mov	ip, r6
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d040      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da0:	b912      	cbnz	r2, 8000da8 <__udivmoddi4+0xf8>
 8000da2:	2701      	movs	r7, #1
 8000da4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000da8:	fab7 fe87 	clz	lr, r7
 8000dac:	f1be 0f00 	cmp.w	lr, #0
 8000db0:	d135      	bne.n	8000e1e <__udivmoddi4+0x16e>
 8000db2:	1bf3      	subs	r3, r6, r7
 8000db4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc2:	0c22      	lsrs	r2, r4, #16
 8000dc4:	fb08 3610 	mls	r6, r8, r0, r3
 8000dc8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000dcc:	fb0c f300 	mul.w	r3, ip, r0
 8000dd0:	42b3      	cmp	r3, r6
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x134>
 8000dd4:	19f6      	adds	r6, r6, r7
 8000dd6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x132>
 8000ddc:	42b3      	cmp	r3, r6
 8000dde:	f200 80ce 	bhi.w	8000f7e <__udivmoddi4+0x2ce>
 8000de2:	4610      	mov	r0, r2
 8000de4:	1af6      	subs	r6, r6, r3
 8000de6:	b2a2      	uxth	r2, r4
 8000de8:	fbb6 f3f8 	udiv	r3, r6, r8
 8000dec:	fb08 6613 	mls	r6, r8, r3, r6
 8000df0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000df4:	fb0c fc03 	mul.w	ip, ip, r3
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x15c>
 8000dfc:	19e4      	adds	r4, r4, r7
 8000dfe:	f103 32ff 	add.w	r2, r3, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x15a>
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	f200 80b5 	bhi.w	8000f74 <__udivmoddi4+0x2c4>
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	ebcc 0404 	rsb	r4, ip, r4
 8000e10:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e14:	e79c      	b.n	8000d50 <__udivmoddi4+0xa0>
 8000e16:	4629      	mov	r1, r5
 8000e18:	4628      	mov	r0, r5
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	f1ce 0120 	rsb	r1, lr, #32
 8000e22:	fa06 f30e 	lsl.w	r3, r6, lr
 8000e26:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e2a:	fa20 f901 	lsr.w	r9, r0, r1
 8000e2e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e32:	40ce      	lsrs	r6, r1
 8000e34:	ea49 0903 	orr.w	r9, r9, r3
 8000e38:	fbb6 faf8 	udiv	sl, r6, r8
 8000e3c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000e40:	fb08 661a 	mls	r6, r8, sl, r6
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000e4c:	fb0a f20c 	mul.w	r2, sl, ip
 8000e50:	429a      	cmp	r2, r3
 8000e52:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1be>
 8000e58:	19db      	adds	r3, r3, r7
 8000e5a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000e5e:	f080 8087 	bcs.w	8000f70 <__udivmoddi4+0x2c0>
 8000e62:	429a      	cmp	r2, r3
 8000e64:	f240 8084 	bls.w	8000f70 <__udivmoddi4+0x2c0>
 8000e68:	f1aa 0a02 	sub.w	sl, sl, #2
 8000e6c:	443b      	add	r3, r7
 8000e6e:	1a9b      	subs	r3, r3, r2
 8000e70:	fa1f f989 	uxth.w	r9, r9
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000e80:	fb01 f60c 	mul.w	r6, r1, ip
 8000e84:	429e      	cmp	r6, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1e8>
 8000e88:	19db      	adds	r3, r3, r7
 8000e8a:	f101 32ff 	add.w	r2, r1, #4294967295
 8000e8e:	d26b      	bcs.n	8000f68 <__udivmoddi4+0x2b8>
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d969      	bls.n	8000f68 <__udivmoddi4+0x2b8>
 8000e94:	3902      	subs	r1, #2
 8000e96:	443b      	add	r3, r7
 8000e98:	1b9b      	subs	r3, r3, r6
 8000e9a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000e9e:	e78e      	b.n	8000dbe <__udivmoddi4+0x10e>
 8000ea0:	f1c1 0e20 	rsb	lr, r1, #32
 8000ea4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4323      	orrs	r3, r4
 8000eac:	fa20 f70e 	lsr.w	r7, r0, lr
 8000eb0:	fa06 f401 	lsl.w	r4, r6, r1
 8000eb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ebc:	433c      	orrs	r4, r7
 8000ebe:	fbb6 f9fc 	udiv	r9, r6, ip
 8000ec2:	0c27      	lsrs	r7, r4, #16
 8000ec4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000ec8:	fa1f f883 	uxth.w	r8, r3
 8000ecc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000ed0:	fb09 f708 	mul.w	r7, r9, r8
 8000ed4:	42b7      	cmp	r7, r6
 8000ed6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eda:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x242>
 8000ee0:	18f6      	adds	r6, r6, r3
 8000ee2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee6:	d241      	bcs.n	8000f6c <__udivmoddi4+0x2bc>
 8000ee8:	42b7      	cmp	r7, r6
 8000eea:	d93f      	bls.n	8000f6c <__udivmoddi4+0x2bc>
 8000eec:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef0:	441e      	add	r6, r3
 8000ef2:	1bf6      	subs	r6, r6, r7
 8000ef4:	b2a0      	uxth	r0, r4
 8000ef6:	fbb6 f4fc 	udiv	r4, r6, ip
 8000efa:	fb0c 6614 	mls	r6, ip, r4, r6
 8000efe:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000f02:	fb04 f808 	mul.w	r8, r4, r8
 8000f06:	45b8      	cmp	r8, r7
 8000f08:	d907      	bls.n	8000f1a <__udivmoddi4+0x26a>
 8000f0a:	18ff      	adds	r7, r7, r3
 8000f0c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000f10:	d228      	bcs.n	8000f64 <__udivmoddi4+0x2b4>
 8000f12:	45b8      	cmp	r8, r7
 8000f14:	d926      	bls.n	8000f64 <__udivmoddi4+0x2b4>
 8000f16:	3c02      	subs	r4, #2
 8000f18:	441f      	add	r7, r3
 8000f1a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000f1e:	ebc8 0707 	rsb	r7, r8, r7
 8000f22:	fba0 8902 	umull	r8, r9, r0, r2
 8000f26:	454f      	cmp	r7, r9
 8000f28:	4644      	mov	r4, r8
 8000f2a:	464e      	mov	r6, r9
 8000f2c:	d314      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f2e:	d029      	beq.n	8000f84 <__udivmoddi4+0x2d4>
 8000f30:	b365      	cbz	r5, 8000f8c <__udivmoddi4+0x2dc>
 8000f32:	ebba 0304 	subs.w	r3, sl, r4
 8000f36:	eb67 0706 	sbc.w	r7, r7, r6
 8000f3a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f3e:	40cb      	lsrs	r3, r1
 8000f40:	40cf      	lsrs	r7, r1
 8000f42:	ea4e 0303 	orr.w	r3, lr, r3
 8000f46:	e885 0088 	stmia.w	r5, {r3, r7}
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f50:	4613      	mov	r3, r2
 8000f52:	e6f8      	b.n	8000d46 <__udivmoddi4+0x96>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e6e0      	b.n	8000d1a <__udivmoddi4+0x6a>
 8000f58:	ebb8 0402 	subs.w	r4, r8, r2
 8000f5c:	eb69 0603 	sbc.w	r6, r9, r3
 8000f60:	3801      	subs	r0, #1
 8000f62:	e7e5      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f64:	4604      	mov	r4, r0
 8000f66:	e7d8      	b.n	8000f1a <__udivmoddi4+0x26a>
 8000f68:	4611      	mov	r1, r2
 8000f6a:	e795      	b.n	8000e98 <__udivmoddi4+0x1e8>
 8000f6c:	4681      	mov	r9, r0
 8000f6e:	e7c0      	b.n	8000ef2 <__udivmoddi4+0x242>
 8000f70:	468a      	mov	sl, r1
 8000f72:	e77c      	b.n	8000e6e <__udivmoddi4+0x1be>
 8000f74:	3b02      	subs	r3, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e748      	b.n	8000e0c <__udivmoddi4+0x15c>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e70a      	b.n	8000d94 <__udivmoddi4+0xe4>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	443e      	add	r6, r7
 8000f82:	e72f      	b.n	8000de4 <__udivmoddi4+0x134>
 8000f84:	45c2      	cmp	sl, r8
 8000f86:	d3e7      	bcc.n	8000f58 <__udivmoddi4+0x2a8>
 8000f88:	463e      	mov	r6, r7
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x280>
 8000f8c:	4629      	mov	r1, r5
 8000f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f92:	bf00      	nop

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f9c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f9e:	e003      	b.n	8000fa8 <LoopCopyDataInit>

08000fa0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fa2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fa4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fa6:	3104      	adds	r1, #4

08000fa8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fa8:	480b      	ldr	r0, [pc, #44]	; (8000fd8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000fac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000fae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fb0:	d3f6      	bcc.n	8000fa0 <CopyDataInit>
  ldr  r2, =_sbss
 8000fb2:	4a0b      	ldr	r2, [pc, #44]	; (8000fe0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fb4:	e002      	b.n	8000fbc <LoopFillZerobss>

08000fb6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000fb6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000fb8:	f842 3b04 	str.w	r3, [r2], #4

08000fbc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fbc:	4b09      	ldr	r3, [pc, #36]	; (8000fe4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000fbe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000fc0:	d3f9      	bcc.n	8000fb6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000fc2:	f001 f9a1 	bl	8002308 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fc6:	f001 fa47 	bl	8002458 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fca:	f001 f92f 	bl	800222c <main>
  bx  lr    
 8000fce:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fd0:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000fd4:	080053fc 	.word	0x080053fc
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fd8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000fdc:	20000540 	.word	0x20000540
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000fe0:	20000540 	.word	0x20000540
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fe4:	20000624 	.word	0x20000624

08000fe8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC_IRQHandler>
	...

08000fec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fec:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000fee:	4b08      	ldr	r3, [pc, #32]	; (8001010 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff0:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000ff2:	6818      	ldr	r0, [r3, #0]
 8000ff4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ffc:	f000 fa8e 	bl	800151c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001000:	2200      	movs	r2, #0
 8001002:	4621      	mov	r1, r4
 8001004:	f04f 30ff 	mov.w	r0, #4294967295
 8001008:	f000 fa54 	bl	80014b4 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 800100c:	2000      	movs	r0, #0
 800100e:	bd10      	pop	{r4, pc}
 8001010:	20000000 	.word	0x20000000

08001014 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001014:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001016:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <HAL_Init+0x30>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800101e:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001026:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800102e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001030:	2003      	movs	r0, #3
 8001032:	f000 fa2d 	bl	8001490 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001036:	2000      	movs	r0, #0
 8001038:	f7ff ffd8 	bl	8000fec <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800103c:	f001 f925 	bl	800228a <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8001040:	2000      	movs	r0, #0
 8001042:	bd08      	pop	{r3, pc}
 8001044:	40023c00 	.word	0x40023c00

08001048 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001048:	4a02      	ldr	r2, [pc, #8]	; (8001054 <HAL_IncTick+0xc>)
 800104a:	6813      	ldr	r3, [r2, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	6013      	str	r3, [r2, #0]
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	20000594 	.word	0x20000594

08001058 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001058:	4b01      	ldr	r3, [pc, #4]	; (8001060 <HAL_GetTick+0x8>)
 800105a:	6818      	ldr	r0, [r3, #0]
}
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000594 	.word	0x20000594

08001064 <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001064:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001066:	4604      	mov	r4, r0
 8001068:	2800      	cmp	r0, #0
 800106a:	f000 809e 	beq.w	80011aa <HAL_ADC_Init+0x146>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800106e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001070:	b923      	cbnz	r3, 800107c <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001072:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001074:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001078:	f001 f84e 	bl	8002118 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800107c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800107e:	06db      	lsls	r3, r3, #27
 8001080:	f100 808e 	bmi.w	80011a0 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001084:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001086:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800108a:	f023 0302 	bic.w	r3, r3, #2
 800108e:	f043 0302 	orr.w	r3, r3, #2
 8001092:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001094:	4b46      	ldr	r3, [pc, #280]	; (80011b0 <HAL_ADC_Init+0x14c>)
 8001096:	685a      	ldr	r2, [r3, #4]
 8001098:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800109c:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800109e:	6859      	ldr	r1, [r3, #4]
 80010a0:	6862      	ldr	r2, [r4, #4]
 80010a2:	430a      	orrs	r2, r1
 80010a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80010a6:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80010a8:	6921      	ldr	r1, [r4, #16]
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80010aa:	685a      	ldr	r2, [r3, #4]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010ac:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80010ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80010b2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80010ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80010c2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80010c4:	6859      	ldr	r1, [r3, #4]
 80010c6:	68a2      	ldr	r2, [r4, #8]
 80010c8:	430a      	orrs	r2, r1
 80010ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80010d4:	6899      	ldr	r1, [r3, #8]
 80010d6:	68e2      	ldr	r2, [r4, #12]
 80010d8:	430a      	orrs	r2, r1
 80010da:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010dc:	4a35      	ldr	r2, [pc, #212]	; (80011b4 <HAL_ADC_Init+0x150>)
 80010de:	4290      	cmp	r0, r2
 80010e0:	d00e      	beq.n	8001100 <HAL_ADC_Init+0x9c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80010e2:	6899      	ldr	r1, [r3, #8]
 80010e4:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80010e8:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	4302      	orrs	r2, r0
 80010ee:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010f0:	689a      	ldr	r2, [r3, #8]
 80010f2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80010f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80010f8:	6899      	ldr	r1, [r3, #8]
 80010fa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80010fc:	430a      	orrs	r2, r1
 80010fe:	e006      	b.n	800110e <HAL_ADC_Init+0xaa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001100:	689a      	ldr	r2, [r3, #8]
 8001102:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001106:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001108:	689a      	ldr	r2, [r3, #8]
 800110a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800110e:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001110:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001112:	69a1      	ldr	r1, [r4, #24]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001114:	f022 0202 	bic.w	r2, r2, #2
 8001118:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001120:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001122:	6a22      	ldr	r2, [r4, #32]
 8001124:	b19a      	cbz	r2, 800114e <HAL_ADC_Init+0xea>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800112c:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001134:	605a      	str	r2, [r3, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001136:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800113a:	fa92 f2a2 	rbit	r2, r2
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800113e:	fab2 f182 	clz	r1, r2
 8001142:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001144:	6858      	ldr	r0, [r3, #4]
 8001146:	3a01      	subs	r2, #1
 8001148:	408a      	lsls	r2, r1
 800114a:	4302      	orrs	r2, r0
 800114c:	e002      	b.n	8001154 <HAL_ADC_Init+0xf0>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001154:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001158:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800115c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800115e:	69e2      	ldr	r2, [r4, #28]
 8001160:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001162:	3a01      	subs	r2, #1
 8001164:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
 8001168:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800116a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800116c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800116e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001172:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001174:	689a      	ldr	r2, [r3, #8]
 8001176:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800117a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800117c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800117e:	6961      	ldr	r1, [r4, #20]
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001180:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001184:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001186:	689a      	ldr	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001188:	2000      	movs	r0, #0
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800118a:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 800118e:	609a      	str	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001190:	6460      	str	r0, [r4, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001192:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001194:	f023 0303 	bic.w	r3, r3, #3
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6423      	str	r3, [r4, #64]	; 0x40
 800119e:	e000      	b.n	80011a2 <HAL_ADC_Init+0x13e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80011a0:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80011a2:	2300      	movs	r3, #0
 80011a4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80011a8:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80011aa:	2001      	movs	r0, #1
  /* Release Lock */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80011ac:	bd10      	pop	{r4, pc}
 80011ae:	bf00      	nop
 80011b0:	40012300 	.word	0x40012300
 80011b4:	0f000001 	.word	0x0f000001

080011b8 <HAL_ADC_Start>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80011b8:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80011ba:	2300      	movs	r3, #0
 80011bc:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d04d      	beq.n	8001262 <HAL_ADC_Start+0xaa>
 80011c6:	2301      	movs	r3, #1
 80011c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011cc:	6803      	ldr	r3, [r0, #0]
 80011ce:	689a      	ldr	r2, [r3, #8]
 80011d0:	07d1      	lsls	r1, r2, #31
 80011d2:	d503      	bpl.n	80011dc <HAL_ADC_Start+0x24>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80011d4:	689a      	ldr	r2, [r3, #8]
 80011d6:	07d2      	lsls	r2, r2, #31
 80011d8:	d412      	bmi.n	8001200 <HAL_ADC_Start+0x48>
 80011da:	e037      	b.n	800124c <HAL_ADC_Start+0x94>
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011dc:	689a      	ldr	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011de:	4922      	ldr	r1, [pc, #136]	; (8001268 <HAL_ADC_Start+0xb0>)
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011e0:	f042 0201 	orr.w	r2, r2, #1
 80011e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011e6:	4a21      	ldr	r2, [pc, #132]	; (800126c <HAL_ADC_Start+0xb4>)
 80011e8:	6812      	ldr	r2, [r2, #0]
 80011ea:	fbb2 f2f1 	udiv	r2, r2, r1
 80011ee:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    while(counter != 0U)
    {
      counter--;
 80011f2:	9201      	str	r2, [sp, #4]
    __HAL_ADC_ENABLE(hadc);
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
    while(counter != 0U)
 80011f4:	9a01      	ldr	r2, [sp, #4]
 80011f6:	2a00      	cmp	r2, #0
 80011f8:	d0ec      	beq.n	80011d4 <HAL_ADC_Start+0x1c>
    {
      counter--;
 80011fa:	9a01      	ldr	r2, [sp, #4]
 80011fc:	3a01      	subs	r2, #1
 80011fe:	e7f8      	b.n	80011f2 <HAL_ADC_Start+0x3a>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001200:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001202:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001206:	f022 0201 	bic.w	r2, r2, #1
 800120a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800120e:	6402      	str	r2, [r0, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	0551      	lsls	r1, r2, #21
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001214:	bf41      	itttt	mi
 8001216:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8001218:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 800121c:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001220:	6402      	strmi	r2, [r0, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001222:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001224:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001228:	bf1c      	itt	ne
 800122a:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 800122c:	f022 0206 	bicne.w	r2, r2, #6
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001230:	6442      	str	r2, [r0, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001232:	2200      	movs	r2, #0
 8001234:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001238:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800123c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800123e:	4a0c      	ldr	r2, [pc, #48]	; (8001270 <HAL_ADC_Start+0xb8>)
 8001240:	6852      	ldr	r2, [r2, #4]
 8001242:	06d2      	lsls	r2, r2, #27
 8001244:	d004      	beq.n	8001250 <HAL_ADC_Start+0x98>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001246:	4a0b      	ldr	r2, [pc, #44]	; (8001274 <HAL_ADC_Start+0xbc>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d001      	beq.n	8001250 <HAL_ADC_Start+0x98>
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800124c:	2000      	movs	r0, #0
 800124e:	e009      	b.n	8001264 <HAL_ADC_Start+0xac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001250:	6898      	ldr	r0, [r3, #8]
 8001252:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8001256:	d1f9      	bne.n	800124c <HAL_ADC_Start+0x94>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001258:	689a      	ldr	r2, [r3, #8]
 800125a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	e000      	b.n	8001264 <HAL_ADC_Start+0xac>
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001262:	2002      	movs	r0, #2
    }
  }
  
  /* Return function status */
  return HAL_OK;
}
 8001264:	b002      	add	sp, #8
 8001266:	4770      	bx	lr
 8001268:	000f4240 	.word	0x000f4240
 800126c:	20000000 	.word	0x20000000
 8001270:	40012300 	.word	0x40012300
 8001274:	40012000 	.word	0x40012000

08001278 <HAL_ADC_Stop>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001278:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800127c:	2b01      	cmp	r3, #1
 800127e:	d017      	beq.n	80012b0 <HAL_ADC_Stop+0x38>
 8001280:	2301      	movs	r3, #1
 8001282:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001286:	6803      	ldr	r3, [r0, #0]
 8001288:	689a      	ldr	r2, [r3, #8]
 800128a:	f022 0201 	bic.w	r2, r2, #1
 800128e:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	07db      	lsls	r3, r3, #31
 8001294:	d407      	bmi.n	80012a6 <HAL_ADC_Stop+0x2e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001296:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001298:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800129c:	f023 0301 	bic.w	r3, r3, #1
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6403      	str	r3, [r0, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012a6:	2300      	movs	r3, #0
 80012a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80012ac:	4618      	mov	r0, r3
 80012ae:	4770      	bx	lr
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012b0:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 80012b2:	4770      	bx	lr

080012b4 <HAL_ADC_PollForConversion>:
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012b4:	6803      	ldr	r3, [r0, #0]
 80012b6:	689a      	ldr	r2, [r3, #8]
  *         the configuration information for the specified ADC.
  * @param  Timeout: Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80012b8:	b570      	push	{r4, r5, r6, lr}
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012ba:	0556      	lsls	r6, r2, #21
  *         the configuration information for the specified ADC.
  * @param  Timeout: Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80012bc:	4604      	mov	r4, r0
 80012be:	460d      	mov	r5, r1
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012c0:	d50b      	bpl.n	80012da <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80012c2:	689b      	ldr	r3, [r3, #8]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012c4:	05d8      	lsls	r0, r3, #23
 80012c6:	d508      	bpl.n	80012da <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012ca:	f043 0320 	orr.w	r3, r3, #32
 80012ce:	6423      	str	r3, [r4, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80012d0:	2300      	movs	r3, #0
 80012d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    
    return HAL_ERROR;
 80012d6:	2001      	movs	r0, #1
 80012d8:	bd70      	pop	{r4, r5, r6, pc}
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80012da:	f7ff febd 	bl	8001058 <HAL_GetTick>
 80012de:	4606      	mov	r6, r0

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80012e0:	6823      	ldr	r3, [r4, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	0792      	lsls	r2, r2, #30
 80012e6:	d411      	bmi.n	800130c <HAL_ADC_PollForConversion+0x58>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80012e8:	1c69      	adds	r1, r5, #1
 80012ea:	d0fa      	beq.n	80012e2 <HAL_ADC_PollForConversion+0x2e>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80012ec:	b945      	cbnz	r5, 8001300 <HAL_ADC_PollForConversion+0x4c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80012ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f0:	f043 0304 	orr.w	r3, r3, #4
 80012f4:	6423      	str	r3, [r4, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80012f6:	2300      	movs	r3, #0
 80012f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80012fc:	2003      	movs	r0, #3
 80012fe:	bd70      	pop	{r4, r5, r6, pc}
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001300:	f7ff feaa 	bl	8001058 <HAL_GetTick>
 8001304:	1b80      	subs	r0, r0, r6
 8001306:	4285      	cmp	r5, r0
 8001308:	d2ea      	bcs.n	80012e0 <HAL_ADC_PollForConversion+0x2c>
 800130a:	e7f0      	b.n	80012ee <HAL_ADC_PollForConversion+0x3a>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800130c:	f06f 0212 	mvn.w	r2, #18
 8001310:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001312:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001318:	6422      	str	r2, [r4, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800131a:	689a      	ldr	r2, [r3, #8]
 800131c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001320:	d001      	beq.n	8001326 <HAL_ADC_PollForConversion+0x72>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001322:	2000      	movs	r0, #0
 8001324:	bd70      	pop	{r4, r5, r6, pc}
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001326:	69a2      	ldr	r2, [r4, #24]
 8001328:	2a00      	cmp	r2, #0
 800132a:	d1fa      	bne.n	8001322 <HAL_ADC_PollForConversion+0x6e>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800132c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800132e:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001332:	d002      	beq.n	800133a <HAL_ADC_PollForConversion+0x86>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001334:	689b      	ldr	r3, [r3, #8]
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001336:	055b      	lsls	r3, r3, #21
 8001338:	d4f3      	bmi.n	8001322 <HAL_ADC_PollForConversion+0x6e>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800133a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800133c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001340:	6423      	str	r3, [r4, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001342:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001344:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001348:	d1eb      	bne.n	8001322 <HAL_ADC_PollForConversion+0x6e>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800134a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	6423      	str	r3, [r4, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 8001352:	bd70      	pop	{r4, r5, r6, pc}

08001354 <HAL_ADC_GetValue>:
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001354:	6803      	ldr	r3, [r0, #0]
 8001356:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001358:	4770      	bx	lr
	...

0800135c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800135c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800135e:	2300      	movs	r3, #0
 8001360:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001362:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001366:	2b01      	cmp	r3, #1
 8001368:	d069      	beq.n	800143e <HAL_ADC_ConfigChannel+0xe2>
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800136a:	680d      	ldr	r5, [r1, #0]
 800136c:	6804      	ldr	r4, [r0, #0]
 800136e:	688f      	ldr	r7, [r1, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001370:	2301      	movs	r3, #1
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001372:	2d09      	cmp	r5, #9
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001374:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001378:	b2ae      	uxth	r6, r5
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800137a:	d910      	bls.n	800139e <HAL_ADC_ConfigChannel+0x42>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800137c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8001380:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8001384:	f1a2 031e 	sub.w	r3, r2, #30
 8001388:	2207      	movs	r2, #7
 800138a:	409a      	lsls	r2, r3
 800138c:	ea2e 0202 	bic.w	r2, lr, r2
 8001390:	60e2      	str	r2, [r4, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001392:	68e2      	ldr	r2, [r4, #12]
 8001394:	fa07 f303 	lsl.w	r3, r7, r3
 8001398:	4313      	orrs	r3, r2
 800139a:	60e3      	str	r3, [r4, #12]
 800139c:	e00e      	b.n	80013bc <HAL_ADC_ConfigChannel+0x60>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800139e:	6922      	ldr	r2, [r4, #16]
 80013a0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80013a4:	f04f 0e07 	mov.w	lr, #7
 80013a8:	fa0e fe03 	lsl.w	lr, lr, r3
 80013ac:	ea22 020e 	bic.w	r2, r2, lr
 80013b0:	6122      	str	r2, [r4, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013b2:	6922      	ldr	r2, [r4, #16]
 80013b4:	fa07 f303 	lsl.w	r3, r7, r3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	6123      	str	r3, [r4, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013bc:	684b      	ldr	r3, [r1, #4]
 80013be:	2b06      	cmp	r3, #6
 80013c0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80013c4:	d80d      	bhi.n	80013e2 <HAL_ADC_ConfigChannel+0x86>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013c6:	4413      	add	r3, r2
 80013c8:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80013ca:	1f59      	subs	r1, r3, #5
 80013cc:	231f      	movs	r3, #31
 80013ce:	408b      	lsls	r3, r1
 80013d0:	ea27 0303 	bic.w	r3, r7, r3
 80013d4:	6363      	str	r3, [r4, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013d6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80013d8:	fa06 f101 	lsl.w	r1, r6, r1
 80013dc:	4311      	orrs	r1, r2
 80013de:	6361      	str	r1, [r4, #52]	; 0x34
 80013e0:	e01d      	b.n	800141e <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80013e2:	2b0c      	cmp	r3, #12
 80013e4:	d80e      	bhi.n	8001404 <HAL_ADC_ConfigChannel+0xa8>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80013e6:	4413      	add	r3, r2
 80013e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80013ea:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80013ee:	231f      	movs	r3, #31
 80013f0:	4093      	lsls	r3, r2
 80013f2:	ea21 0303 	bic.w	r3, r1, r3
 80013f6:	6323      	str	r3, [r4, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80013f8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80013fa:	fa06 f202 	lsl.w	r2, r6, r2
 80013fe:	431a      	orrs	r2, r3
 8001400:	6322      	str	r2, [r4, #48]	; 0x30
 8001402:	e00c      	b.n	800141e <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001404:	4413      	add	r3, r2
 8001406:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8001408:	3b41      	subs	r3, #65	; 0x41
 800140a:	221f      	movs	r2, #31
 800140c:	409a      	lsls	r2, r3
 800140e:	ea27 0202 	bic.w	r2, r7, r2
 8001412:	62e2      	str	r2, [r4, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001414:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001416:	fa06 f203 	lsl.w	r2, r6, r3
 800141a:	430a      	orrs	r2, r1
 800141c:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800141e:	4b17      	ldr	r3, [pc, #92]	; (800147c <HAL_ADC_ConfigChannel+0x120>)
 8001420:	429c      	cmp	r4, r3
 8001422:	d004      	beq.n	800142e <HAL_ADC_ConfigChannel+0xd2>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001424:	2300      	movs	r3, #0
 8001426:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800142a:	4618      	mov	r0, r3
 800142c:	e023      	b.n	8001476 <HAL_ADC_ConfigChannel+0x11a>
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800142e:	2d12      	cmp	r5, #18
 8001430:	d107      	bne.n	8001442 <HAL_ADC_ConfigChannel+0xe6>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001432:	4a13      	ldr	r2, [pc, #76]	; (8001480 <HAL_ADC_ConfigChannel+0x124>)
 8001434:	6853      	ldr	r3, [r2, #4]
 8001436:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800143a:	6053      	str	r3, [r2, #4]
 800143c:	e7f2      	b.n	8001424 <HAL_ADC_ConfigChannel+0xc8>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800143e:	2002      	movs	r0, #2
 8001440:	e019      	b.n	8001476 <HAL_ADC_ConfigChannel+0x11a>
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <HAL_ADC_ConfigChannel+0x128>)
 8001444:	429d      	cmp	r5, r3
 8001446:	d001      	beq.n	800144c <HAL_ADC_ConfigChannel+0xf0>
 8001448:	2d11      	cmp	r5, #17
 800144a:	d1eb      	bne.n	8001424 <HAL_ADC_ConfigChannel+0xc8>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800144c:	490c      	ldr	r1, [pc, #48]	; (8001480 <HAL_ADC_ConfigChannel+0x124>)
 800144e:	684a      	ldr	r2, [r1, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001450:	429d      	cmp	r5, r3
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001452:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001456:	604a      	str	r2, [r1, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001458:	d1e4      	bne.n	8001424 <HAL_ADC_ConfigChannel+0xc8>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <HAL_ADC_ConfigChannel+0x12c>)
 800145c:	4a0b      	ldr	r2, [pc, #44]	; (800148c <HAL_ADC_ConfigChannel+0x130>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	fbb3 f2f2 	udiv	r2, r3, r2
 8001464:	230a      	movs	r3, #10
 8001466:	4353      	muls	r3, r2
      while(counter != 0U)
      {
        counter--;
 8001468:	9301      	str	r3, [sp, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
      while(counter != 0U)
 800146a:	9b01      	ldr	r3, [sp, #4]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0d9      	beq.n	8001424 <HAL_ADC_ConfigChannel+0xc8>
      {
        counter--;
 8001470:	9b01      	ldr	r3, [sp, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	e7f8      	b.n	8001468 <HAL_ADC_ConfigChannel+0x10c>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 8001476:	b003      	add	sp, #12
 8001478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800147a:	bf00      	nop
 800147c:	40012000 	.word	0x40012000
 8001480:	40012300 	.word	0x40012300
 8001484:	10000012 	.word	0x10000012
 8001488:	20000000 	.word	0x20000000
 800148c:	000f4240 	.word	0x000f4240

08001490 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001490:	4a07      	ldr	r2, [pc, #28]	; (80014b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001492:	68d3      	ldr	r3, [r2, #12]
 8001494:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001498:	041b      	lsls	r3, r3, #16
 800149a:	0c1b      	lsrs	r3, r3, #16
 800149c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80014a0:	0200      	lsls	r0, r0, #8
 80014a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014a6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80014aa:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80014ac:	60d3      	str	r3, [r2, #12]
 80014ae:	4770      	bx	lr
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b4:	4b17      	ldr	r3, [pc, #92]	; (8001514 <HAL_NVIC_SetPriority+0x60>)
 80014b6:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014bc:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014be:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c2:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c4:	2c04      	cmp	r4, #4
 80014c6:	bf28      	it	cs
 80014c8:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ca:	2d06      	cmp	r5, #6

  return (
 80014cc:	f04f 0501 	mov.w	r5, #1
 80014d0:	fa05 f404 	lsl.w	r4, r5, r4
 80014d4:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d8:	bf8c      	ite	hi
 80014da:	3b03      	subhi	r3, #3
 80014dc:	2300      	movls	r3, #0

  return (
 80014de:	400c      	ands	r4, r1
 80014e0:	409c      	lsls	r4, r3
 80014e2:	fa05 f303 	lsl.w	r3, r5, r3
 80014e6:	3b01      	subs	r3, #1
 80014e8:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80014ea:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80014ec:	ea42 0204 	orr.w	r2, r2, r4
 80014f0:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f4:	bfaf      	iteee	ge
 80014f6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fa:	f000 000f 	andlt.w	r0, r0, #15
 80014fe:	4b06      	ldrlt	r3, [pc, #24]	; (8001518 <HAL_NVIC_SetPriority+0x64>)
 8001500:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001502:	bfa5      	ittet	ge
 8001504:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001508:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150a:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001510:	bd30      	pop	{r4, r5, pc}
 8001512:	bf00      	nop
 8001514:	e000ed00 	.word	0xe000ed00
 8001518:	e000ed14 	.word	0xe000ed14

0800151c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800151c:	3801      	subs	r0, #1
 800151e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001522:	d20a      	bcs.n	800153a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001526:	4a07      	ldr	r2, [pc, #28]	; (8001544 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001528:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152a:	21f0      	movs	r1, #240	; 0xf0
 800152c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001530:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001532:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001534:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800153a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000e010 	.word	0xe000e010
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001548:	4b04      	ldr	r3, [pc, #16]	; (800155c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800154a:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800154c:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800154e:	bf0c      	ite	eq
 8001550:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001554:	f022 0204 	bicne.w	r2, r2, #4
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	4770      	bx	lr
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001560:	4770      	bx	lr

08001562 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001562:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001564:	f7ff fffc 	bl	8001560 <HAL_SYSTICK_Callback>
 8001568:	bd08      	pop	{r3, pc}
	...

0800156c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800156c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001570:	4f67      	ldr	r7, [pc, #412]	; (8001710 <HAL_GPIO_Init+0x1a4>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001572:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001574:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8001718 <HAL_GPIO_Init+0x1ac>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001578:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800171c <HAL_GPIO_Init+0x1b0>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800157c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800157e:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001580:	9301      	str	r3, [sp, #4]
 8001582:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001584:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8001586:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001588:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800158a:	ea34 0303 	bics.w	r3, r4, r3
 800158e:	f040 80b7 	bne.w	8001700 <HAL_GPIO_Init+0x194>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001592:	684d      	ldr	r5, [r1, #4]
 8001594:	f025 0a10 	bic.w	sl, r5, #16
 8001598:	f1ba 0f02 	cmp.w	sl, #2
 800159c:	d114      	bne.n	80015c8 <HAL_GPIO_Init+0x5c>
 800159e:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 80015a2:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80015a6:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015aa:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80015ae:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80015b2:	230f      	movs	r3, #15
 80015b4:	fa03 f30b 	lsl.w	r3, r3, fp
 80015b8:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80015bc:	690b      	ldr	r3, [r1, #16]
 80015be:	fa03 f30b 	lsl.w	r3, r3, fp
 80015c2:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 80015c4:	f8c9 3020 	str.w	r3, [r9, #32]
 80015c8:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015cc:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d0:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015d2:	fa09 f90b 	lsl.w	r9, r9, fp
 80015d6:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015da:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015de:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015e2:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015e6:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ea:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015ec:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 80015f0:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015f2:	d80f      	bhi.n	8001614 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015f4:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015f6:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015f8:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015fc:	fa06 f60b 	lsl.w	r6, r6, fp
 8001600:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 8001602:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001604:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001606:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800160a:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800160e:	4096      	lsls	r6, r2
 8001610:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8001612:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001614:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001616:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800161a:	688b      	ldr	r3, [r1, #8]
 800161c:	fa03 f30b 	lsl.w	r3, r3, fp
 8001620:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8001624:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001626:	00eb      	lsls	r3, r5, #3
 8001628:	d56a      	bpl.n	8001700 <HAL_GPIO_Init+0x194>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	9303      	str	r3, [sp, #12]
 800162e:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001632:	4b38      	ldr	r3, [pc, #224]	; (8001714 <HAL_GPIO_Init+0x1a8>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001634:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8001638:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 800163c:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8001640:	f022 0903 	bic.w	r9, r2, #3
 8001644:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 8001648:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 800164c:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8001650:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001652:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001656:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001658:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800165c:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001660:	260f      	movs	r6, #15
 8001662:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001666:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001668:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800166c:	d018      	beq.n	80016a0 <HAL_GPIO_Init+0x134>
 800166e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001672:	4298      	cmp	r0, r3
 8001674:	d016      	beq.n	80016a4 <HAL_GPIO_Init+0x138>
 8001676:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800167a:	4298      	cmp	r0, r3
 800167c:	d014      	beq.n	80016a8 <HAL_GPIO_Init+0x13c>
 800167e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001682:	4298      	cmp	r0, r3
 8001684:	d012      	beq.n	80016ac <HAL_GPIO_Init+0x140>
 8001686:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800168a:	4298      	cmp	r0, r3
 800168c:	d010      	beq.n	80016b0 <HAL_GPIO_Init+0x144>
 800168e:	4540      	cmp	r0, r8
 8001690:	d010      	beq.n	80016b4 <HAL_GPIO_Init+0x148>
 8001692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001696:	4298      	cmp	r0, r3
 8001698:	bf14      	ite	ne
 800169a:	2307      	movne	r3, #7
 800169c:	2306      	moveq	r3, #6
 800169e:	e00a      	b.n	80016b6 <HAL_GPIO_Init+0x14a>
 80016a0:	2300      	movs	r3, #0
 80016a2:	e008      	b.n	80016b6 <HAL_GPIO_Init+0x14a>
 80016a4:	2301      	movs	r3, #1
 80016a6:	e006      	b.n	80016b6 <HAL_GPIO_Init+0x14a>
 80016a8:	2302      	movs	r3, #2
 80016aa:	e004      	b.n	80016b6 <HAL_GPIO_Init+0x14a>
 80016ac:	2303      	movs	r3, #3
 80016ae:	e002      	b.n	80016b6 <HAL_GPIO_Init+0x14a>
 80016b0:	2304      	movs	r3, #4
 80016b2:	e000      	b.n	80016b6 <HAL_GPIO_Init+0x14a>
 80016b4:	2305      	movs	r3, #5
 80016b6:	fa03 f30a 	lsl.w	r3, r3, sl
 80016ba:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016bc:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016c0:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 80016c2:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016c4:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 80016c8:	bf0c      	ite	eq
 80016ca:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 80016cc:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 80016ce:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80016d2:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016d6:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 80016da:	bf0c      	ite	eq
 80016dc:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 80016de:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 80016e0:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016e2:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016e4:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 80016e8:	bf0c      	ite	eq
 80016ea:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 80016ec:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 80016ee:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 80016f2:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016f6:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 80016f8:	bf54      	ite	pl
 80016fa:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80016fc:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 80016fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001700:	3201      	adds	r2, #1
 8001702:	2a10      	cmp	r2, #16
 8001704:	f47f af3e 	bne.w	8001584 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8001708:	b005      	add	sp, #20
 800170a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800170e:	bf00      	nop
 8001710:	40013c00 	.word	0x40013c00
 8001714:	40020000 	.word	0x40020000
 8001718:	40023800 	.word	0x40023800
 800171c:	40021400 	.word	0x40021400

08001720 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001720:	4b55      	ldr	r3, [pc, #340]	; (8001878 <HAL_RCC_ClockConfig+0x158>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	f002 020f 	and.w	r2, r2, #15
 8001728:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800172a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800172e:	4605      	mov	r5, r0
 8001730:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001732:	d30a      	bcc.n	800174a <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001734:	6829      	ldr	r1, [r5, #0]
 8001736:	0788      	lsls	r0, r1, #30
 8001738:	d511      	bpl.n	800175e <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800173a:	4850      	ldr	r0, [pc, #320]	; (800187c <HAL_RCC_ClockConfig+0x15c>)
 800173c:	6883      	ldr	r3, [r0, #8]
 800173e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001742:	68ab      	ldr	r3, [r5, #8]
 8001744:	4313      	orrs	r3, r2
 8001746:	6083      	str	r3, [r0, #8]
 8001748:	e009      	b.n	800175e <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174a:	b2ca      	uxtb	r2, r1
 800174c:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 030f 	and.w	r3, r3, #15
 8001754:	4299      	cmp	r1, r3
 8001756:	d0ed      	beq.n	8001734 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001758:	2001      	movs	r0, #1
 800175a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800175e:	07c9      	lsls	r1, r1, #31
 8001760:	d406      	bmi.n	8001770 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001762:	4b45      	ldr	r3, [pc, #276]	; (8001878 <HAL_RCC_ClockConfig+0x158>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	f002 020f 	and.w	r2, r2, #15
 800176a:	4296      	cmp	r6, r2
 800176c:	d351      	bcc.n	8001812 <HAL_RCC_ClockConfig+0xf2>
 800176e:	e057      	b.n	8001820 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001770:	686b      	ldr	r3, [r5, #4]
 8001772:	4a42      	ldr	r2, [pc, #264]	; (800187c <HAL_RCC_ClockConfig+0x15c>)
 8001774:	2b01      	cmp	r3, #1
 8001776:	d103      	bne.n	8001780 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800177e:	e008      	b.n	8001792 <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001780:	1e99      	subs	r1, r3, #2
 8001782:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001784:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001786:	d802      	bhi.n	800178e <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001788:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800178c:	e001      	b.n	8001792 <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178e:	f012 0f02 	tst.w	r2, #2
 8001792:	d0e1      	beq.n	8001758 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001794:	4c39      	ldr	r4, [pc, #228]	; (800187c <HAL_RCC_ClockConfig+0x15c>)
 8001796:	68a2      	ldr	r2, [r4, #8]
 8001798:	f022 0203 	bic.w	r2, r2, #3
 800179c:	4313      	orrs	r3, r2
 800179e:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017a0:	f7ff fc5a 	bl	8001058 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017a4:	686b      	ldr	r3, [r5, #4]
 80017a6:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017a8:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017aa:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ae:	d10c      	bne.n	80017ca <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80017b0:	68a3      	ldr	r3, [r4, #8]
 80017b2:	f003 030c 	and.w	r3, r3, #12
 80017b6:	2b04      	cmp	r3, #4
 80017b8:	d0d3      	beq.n	8001762 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ba:	f7ff fc4d 	bl	8001058 <HAL_GetTick>
 80017be:	1bc0      	subs	r0, r0, r7
 80017c0:	4540      	cmp	r0, r8
 80017c2:	d9f5      	bls.n	80017b0 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 80017c4:	2003      	movs	r0, #3
 80017c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d10a      	bne.n	80017e4 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ce:	68a3      	ldr	r3, [r4, #8]
 80017d0:	f003 030c 	and.w	r3, r3, #12
 80017d4:	2b08      	cmp	r3, #8
 80017d6:	d0c4      	beq.n	8001762 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d8:	f7ff fc3e 	bl	8001058 <HAL_GetTick>
 80017dc:	1bc0      	subs	r0, r0, r7
 80017de:	4540      	cmp	r0, r8
 80017e0:	d9f5      	bls.n	80017ce <HAL_RCC_ClockConfig+0xae>
 80017e2:	e7ef      	b.n	80017c4 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 80017e4:	2b03      	cmp	r3, #3
 80017e6:	d10f      	bne.n	8001808 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80017e8:	68a3      	ldr	r3, [r4, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b0c      	cmp	r3, #12
 80017f0:	d0b7      	beq.n	8001762 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f2:	f7ff fc31 	bl	8001058 <HAL_GetTick>
 80017f6:	1bc0      	subs	r0, r0, r7
 80017f8:	4540      	cmp	r0, r8
 80017fa:	d9f5      	bls.n	80017e8 <HAL_RCC_ClockConfig+0xc8>
 80017fc:	e7e2      	b.n	80017c4 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017fe:	f7ff fc2b 	bl	8001058 <HAL_GetTick>
 8001802:	1bc0      	subs	r0, r0, r7
 8001804:	4540      	cmp	r0, r8
 8001806:	d8dd      	bhi.n	80017c4 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001808:	68a3      	ldr	r3, [r4, #8]
 800180a:	f013 0f0c 	tst.w	r3, #12
 800180e:	d1f6      	bne.n	80017fe <HAL_RCC_ClockConfig+0xde>
 8001810:	e7a7      	b.n	8001762 <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001812:	b2f2      	uxtb	r2, r6
 8001814:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 030f 	and.w	r3, r3, #15
 800181c:	429e      	cmp	r6, r3
 800181e:	d19b      	bne.n	8001758 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001820:	6829      	ldr	r1, [r5, #0]
 8001822:	074a      	lsls	r2, r1, #29
 8001824:	d506      	bpl.n	8001834 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001826:	4815      	ldr	r0, [pc, #84]	; (800187c <HAL_RCC_ClockConfig+0x15c>)
 8001828:	6883      	ldr	r3, [r0, #8]
 800182a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800182e:	68eb      	ldr	r3, [r5, #12]
 8001830:	4313      	orrs	r3, r2
 8001832:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001834:	070b      	lsls	r3, r1, #28
 8001836:	d507      	bpl.n	8001848 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001838:	4a10      	ldr	r2, [pc, #64]	; (800187c <HAL_RCC_ClockConfig+0x15c>)
 800183a:	6929      	ldr	r1, [r5, #16]
 800183c:	6893      	ldr	r3, [r2, #8]
 800183e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001842:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001846:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001848:	f000 fa00 	bl	8001c4c <HAL_RCC_GetSysClockFreq>
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <HAL_RCC_ClockConfig+0x15c>)
 800184e:	22f0      	movs	r2, #240	; 0xf0
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	fa92 f2a2 	rbit	r2, r2
 8001856:	fab2 f282 	clz	r2, r2
 800185a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800185e:	40d3      	lsrs	r3, r2
 8001860:	4a07      	ldr	r2, [pc, #28]	; (8001880 <HAL_RCC_ClockConfig+0x160>)
 8001862:	5cd3      	ldrb	r3, [r2, r3]
 8001864:	40d8      	lsrs	r0, r3
 8001866:	4b07      	ldr	r3, [pc, #28]	; (8001884 <HAL_RCC_ClockConfig+0x164>)
 8001868:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800186a:	2000      	movs	r0, #0
 800186c:	f7ff fbbe 	bl	8000fec <HAL_InitTick>
  
  return HAL_OK;
 8001870:	2000      	movs	r0, #0
}
 8001872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001876:	bf00      	nop
 8001878:	40023c00 	.word	0x40023c00
 800187c:	40023800 	.word	0x40023800
 8001880:	08005270 	.word	0x08005270
 8001884:	20000000 	.word	0x20000000

08001888 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001888:	4b01      	ldr	r3, [pc, #4]	; (8001890 <HAL_RCC_GetHCLKFreq+0x8>)
 800188a:	6818      	ldr	r0, [r3, #0]
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	20000000 	.word	0x20000000

08001894 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001894:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001896:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	fa92 f2a2 	rbit	r2, r2
 80018a0:	fab2 f282 	clz	r2, r2
 80018a4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80018a8:	40d3      	lsrs	r3, r2
 80018aa:	4a04      	ldr	r2, [pc, #16]	; (80018bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80018ac:	5cd3      	ldrb	r3, [r2, r3]
 80018ae:	4a04      	ldr	r2, [pc, #16]	; (80018c0 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80018b0:	6810      	ldr	r0, [r2, #0]
}
 80018b2:	40d8      	lsrs	r0, r3
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800
 80018bc:	08005270 	.word	0x08005270
 80018c0:	20000000 	.word	0x20000000

080018c4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018c6:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	fa92 f2a2 	rbit	r2, r2
 80018d0:	fab2 f282 	clz	r2, r2
 80018d4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80018d8:	40d3      	lsrs	r3, r2
 80018da:	4a04      	ldr	r2, [pc, #16]	; (80018ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80018dc:	5cd3      	ldrb	r3, [r2, r3]
 80018de:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80018e0:	6810      	ldr	r0, [r2, #0]
} 
 80018e2:	40d8      	lsrs	r0, r3
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40023800 	.word	0x40023800
 80018ec:	08005270 	.word	0x08005270
 80018f0:	20000000 	.word	0x20000000

080018f4 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018f4:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018f6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018fa:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018fc:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018fe:	d403      	bmi.n	8001908 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001900:	6823      	ldr	r3, [r4, #0]
 8001902:	079d      	lsls	r5, r3, #30
 8001904:	d458      	bmi.n	80019b8 <HAL_RCC_OscConfig+0xc4>
 8001906:	e0b1      	b.n	8001a6c <HAL_RCC_OscConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001908:	4b97      	ldr	r3, [pc, #604]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	f002 020c 	and.w	r2, r2, #12
 8001910:	2a04      	cmp	r2, #4
 8001912:	d010      	beq.n	8001936 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001914:	689a      	ldr	r2, [r3, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001916:	f002 020c 	and.w	r2, r2, #12
 800191a:	2a08      	cmp	r2, #8
 800191c:	d102      	bne.n	8001924 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	0258      	lsls	r0, r3, #9
 8001922:	d408      	bmi.n	8001936 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001924:	4b90      	ldr	r3, [pc, #576]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 8001926:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001928:	f002 020c 	and.w	r2, r2, #12
 800192c:	2a0c      	cmp	r2, #12
 800192e:	d10b      	bne.n	8001948 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001930:	685a      	ldr	r2, [r3, #4]
 8001932:	0251      	lsls	r1, r2, #9
 8001934:	d508      	bpl.n	8001948 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001936:	4b8c      	ldr	r3, [pc, #560]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	039a      	lsls	r2, r3, #14
 800193c:	d5e0      	bpl.n	8001900 <HAL_RCC_OscConfig+0xc>
 800193e:	6863      	ldr	r3, [r4, #4]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1dd      	bne.n	8001900 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8001944:	2001      	movs	r0, #1
 8001946:	e17a      	b.n	8001c3e <HAL_RCC_OscConfig+0x34a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001948:	6862      	ldr	r2, [r4, #4]
 800194a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800194e:	d104      	bne.n	800195a <HAL_RCC_OscConfig+0x66>
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	e014      	b.n	8001984 <HAL_RCC_OscConfig+0x90>
 800195a:	4d83      	ldr	r5, [pc, #524]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 800195c:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001960:	682b      	ldr	r3, [r5, #0]
 8001962:	d107      	bne.n	8001974 <HAL_RCC_OscConfig+0x80>
 8001964:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001968:	602b      	str	r3, [r5, #0]
 800196a:	682b      	ldr	r3, [r5, #0]
 800196c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001970:	602b      	str	r3, [r5, #0]
 8001972:	e007      	b.n	8001984 <HAL_RCC_OscConfig+0x90>
 8001974:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001978:	602b      	str	r3, [r5, #0]
 800197a:	682b      	ldr	r3, [r5, #0]
 800197c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001980:	602b      	str	r3, [r5, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001982:	b16a      	cbz	r2, 80019a0 <HAL_RCC_OscConfig+0xac>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001984:	f7ff fb68 	bl	8001058 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001988:	4d77      	ldr	r5, [pc, #476]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198a:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800198c:	682b      	ldr	r3, [r5, #0]
 800198e:	039b      	lsls	r3, r3, #14
 8001990:	d4b6      	bmi.n	8001900 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001992:	f7ff fb61 	bl	8001058 <HAL_GetTick>
 8001996:	1b80      	subs	r0, r0, r6
 8001998:	2864      	cmp	r0, #100	; 0x64
 800199a:	d9f7      	bls.n	800198c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800199c:	2003      	movs	r0, #3
 800199e:	e14e      	b.n	8001c3e <HAL_RCC_OscConfig+0x34a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a0:	f7ff fb5a 	bl	8001058 <HAL_GetTick>
 80019a4:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019a6:	682b      	ldr	r3, [r5, #0]
 80019a8:	039f      	lsls	r7, r3, #14
 80019aa:	d5a9      	bpl.n	8001900 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019ac:	f7ff fb54 	bl	8001058 <HAL_GetTick>
 80019b0:	1b80      	subs	r0, r0, r6
 80019b2:	2864      	cmp	r0, #100	; 0x64
 80019b4:	d9f7      	bls.n	80019a6 <HAL_RCC_OscConfig+0xb2>
 80019b6:	e7f1      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019b8:	4b6b      	ldr	r3, [pc, #428]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	f012 0f0c 	tst.w	r2, #12
 80019c0:	d010      	beq.n	80019e4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019c2:	689a      	ldr	r2, [r3, #8]
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019c4:	f002 020c 	and.w	r2, r2, #12
 80019c8:	2a08      	cmp	r2, #8
 80019ca:	d102      	bne.n	80019d2 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	0258      	lsls	r0, r3, #9
 80019d0:	d508      	bpl.n	80019e4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019d2:	4a65      	ldr	r2, [pc, #404]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 80019d4:	6893      	ldr	r3, [r2, #8]
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019d6:	f003 030c 	and.w	r3, r3, #12
 80019da:	2b0c      	cmp	r3, #12
 80019dc:	d117      	bne.n	8001a0e <HAL_RCC_OscConfig+0x11a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019de:	6853      	ldr	r3, [r2, #4]
 80019e0:	0259      	lsls	r1, r3, #9
 80019e2:	d414      	bmi.n	8001a0e <HAL_RCC_OscConfig+0x11a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e4:	4b60      	ldr	r3, [pc, #384]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	0792      	lsls	r2, r2, #30
 80019ea:	d502      	bpl.n	80019f2 <HAL_RCC_OscConfig+0xfe>
 80019ec:	68e2      	ldr	r2, [r4, #12]
 80019ee:	2a01      	cmp	r2, #1
 80019f0:	d1a8      	bne.n	8001944 <HAL_RCC_OscConfig+0x50>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	21f8      	movs	r1, #248	; 0xf8
 80019f6:	fa91 f1a1 	rbit	r1, r1
 80019fa:	6920      	ldr	r0, [r4, #16]
 80019fc:	fab1 f181 	clz	r1, r1
 8001a00:	fa00 f101 	lsl.w	r1, r0, r1
 8001a04:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a0c:	e02e      	b.n	8001a6c <HAL_RCC_OscConfig+0x178>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a0e:	68e2      	ldr	r2, [r4, #12]
 8001a10:	4b56      	ldr	r3, [pc, #344]	; (8001b6c <HAL_RCC_OscConfig+0x278>)
 8001a12:	b1ea      	cbz	r2, 8001a50 <HAL_RCC_OscConfig+0x15c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a14:	2201      	movs	r2, #1
 8001a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a18:	f7ff fb1e 	bl	8001058 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1c:	4d52      	ldr	r5, [pc, #328]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1e:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a20:	682b      	ldr	r3, [r5, #0]
 8001a22:	4851      	ldr	r0, [pc, #324]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 8001a24:	079b      	lsls	r3, r3, #30
 8001a26:	d405      	bmi.n	8001a34 <HAL_RCC_OscConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a28:	f7ff fb16 	bl	8001058 <HAL_GetTick>
 8001a2c:	1b80      	subs	r0, r0, r6
 8001a2e:	2802      	cmp	r0, #2
 8001a30:	d9f6      	bls.n	8001a20 <HAL_RCC_OscConfig+0x12c>
 8001a32:	e7b3      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a34:	6803      	ldr	r3, [r0, #0]
 8001a36:	22f8      	movs	r2, #248	; 0xf8
 8001a38:	fa92 f2a2 	rbit	r2, r2
 8001a3c:	6921      	ldr	r1, [r4, #16]
 8001a3e:	fab2 f282 	clz	r2, r2
 8001a42:	fa01 f202 	lsl.w	r2, r1, r2
 8001a46:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	6003      	str	r3, [r0, #0]
 8001a4e:	e00d      	b.n	8001a6c <HAL_RCC_OscConfig+0x178>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a52:	f7ff fb01 	bl	8001058 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a56:	4d44      	ldr	r5, [pc, #272]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a58:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a5a:	682b      	ldr	r3, [r5, #0]
 8001a5c:	079f      	lsls	r7, r3, #30
 8001a5e:	d505      	bpl.n	8001a6c <HAL_RCC_OscConfig+0x178>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a60:	f7ff fafa 	bl	8001058 <HAL_GetTick>
 8001a64:	1b80      	subs	r0, r0, r6
 8001a66:	2802      	cmp	r0, #2
 8001a68:	d9f7      	bls.n	8001a5a <HAL_RCC_OscConfig+0x166>
 8001a6a:	e797      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a6c:	6823      	ldr	r3, [r4, #0]
 8001a6e:	071e      	lsls	r6, r3, #28
 8001a70:	d403      	bmi.n	8001a7a <HAL_RCC_OscConfig+0x186>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	075d      	lsls	r5, r3, #29
 8001a76:	d548      	bpl.n	8001b0a <HAL_RCC_OscConfig+0x216>
 8001a78:	e01f      	b.n	8001aba <HAL_RCC_OscConfig+0x1c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a7a:	6962      	ldr	r2, [r4, #20]
 8001a7c:	4b3c      	ldr	r3, [pc, #240]	; (8001b70 <HAL_RCC_OscConfig+0x27c>)
 8001a7e:	b172      	cbz	r2, 8001a9e <HAL_RCC_OscConfig+0x1aa>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a80:	2201      	movs	r2, #1
 8001a82:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a84:	f7ff fae8 	bl	8001058 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a88:	4d37      	ldr	r5, [pc, #220]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a8a:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a8c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001a8e:	0798      	lsls	r0, r3, #30
 8001a90:	d4ef      	bmi.n	8001a72 <HAL_RCC_OscConfig+0x17e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a92:	f7ff fae1 	bl	8001058 <HAL_GetTick>
 8001a96:	1b80      	subs	r0, r0, r6
 8001a98:	2802      	cmp	r0, #2
 8001a9a:	d9f7      	bls.n	8001a8c <HAL_RCC_OscConfig+0x198>
 8001a9c:	e77e      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a9e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa0:	f7ff fada 	bl	8001058 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa4:	4d30      	ldr	r5, [pc, #192]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa6:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001aaa:	0799      	lsls	r1, r3, #30
 8001aac:	d5e1      	bpl.n	8001a72 <HAL_RCC_OscConfig+0x17e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aae:	f7ff fad3 	bl	8001058 <HAL_GetTick>
 8001ab2:	1b80      	subs	r0, r0, r6
 8001ab4:	2802      	cmp	r0, #2
 8001ab6:	d9f7      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x1b4>
 8001ab8:	e770      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	9301      	str	r3, [sp, #4]
 8001abe:	4b2a      	ldr	r3, [pc, #168]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001ac0:	4d2c      	ldr	r5, [pc, #176]	; (8001b74 <HAL_RCC_OscConfig+0x280>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ac4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ac8:	641a      	str	r2, [r3, #64]	; 0x40
 8001aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	9301      	str	r3, [sp, #4]
 8001ad2:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001ad4:	682b      	ldr	r3, [r5, #0]
 8001ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ada:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001adc:	f7ff fabc 	bl	8001058 <HAL_GetTick>
 8001ae0:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ae2:	682b      	ldr	r3, [r5, #0]
 8001ae4:	05da      	lsls	r2, r3, #23
 8001ae6:	d513      	bpl.n	8001b10 <HAL_RCC_OscConfig+0x21c>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae8:	68a3      	ldr	r3, [r4, #8]
 8001aea:	4d1f      	ldr	r5, [pc, #124]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d115      	bne.n	8001b1c <HAL_RCC_OscConfig+0x228>
 8001af0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af8:	f7ff faae 	bl	8001058 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afc:	4d1a      	ldr	r5, [pc, #104]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afe:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b00:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b04:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001b06:	079b      	lsls	r3, r3, #30
 8001b08:	d519      	bpl.n	8001b3e <HAL_RCC_OscConfig+0x24a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b0a:	69a2      	ldr	r2, [r4, #24]
 8001b0c:	bba2      	cbnz	r2, 8001b78 <HAL_RCC_OscConfig+0x284>
 8001b0e:	e07b      	b.n	8001c08 <HAL_RCC_OscConfig+0x314>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001b10:	f7ff faa2 	bl	8001058 <HAL_GetTick>
 8001b14:	1b80      	subs	r0, r0, r6
 8001b16:	2802      	cmp	r0, #2
 8001b18:	d9e3      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x1ee>
 8001b1a:	e73f      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b1c:	2b05      	cmp	r3, #5
 8001b1e:	d104      	bne.n	8001b2a <HAL_RCC_OscConfig+0x236>
 8001b20:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	672b      	str	r3, [r5, #112]	; 0x70
 8001b28:	e7e2      	b.n	8001af0 <HAL_RCC_OscConfig+0x1fc>
 8001b2a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001b2c:	f022 0201 	bic.w	r2, r2, #1
 8001b30:	672a      	str	r2, [r5, #112]	; 0x70
 8001b32:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001b34:	f022 0204 	bic.w	r2, r2, #4
 8001b38:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b3a:	b133      	cbz	r3, 8001b4a <HAL_RCC_OscConfig+0x256>
 8001b3c:	e7dc      	b.n	8001af8 <HAL_RCC_OscConfig+0x204>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b3e:	f7ff fa8b 	bl	8001058 <HAL_GetTick>
 8001b42:	1b80      	subs	r0, r0, r6
 8001b44:	42b8      	cmp	r0, r7
 8001b46:	d9dd      	bls.n	8001b04 <HAL_RCC_OscConfig+0x210>
 8001b48:	e728      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b4a:	f7ff fa85 	bl	8001058 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f241 3788 	movw	r7, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b52:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b54:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001b56:	0798      	lsls	r0, r3, #30
 8001b58:	d5d7      	bpl.n	8001b0a <HAL_RCC_OscConfig+0x216>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7ff fa7d 	bl	8001058 <HAL_GetTick>
 8001b5e:	1b80      	subs	r0, r0, r6
 8001b60:	42b8      	cmp	r0, r7
 8001b62:	d9f7      	bls.n	8001b54 <HAL_RCC_OscConfig+0x260>
 8001b64:	e71a      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
 8001b66:	bf00      	nop
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	42470000 	.word	0x42470000
 8001b70:	42470e80 	.word	0x42470e80
 8001b74:	40007000 	.word	0x40007000
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b78:	4d32      	ldr	r5, [pc, #200]	; (8001c44 <HAL_RCC_OscConfig+0x350>)
 8001b7a:	68ab      	ldr	r3, [r5, #8]
 8001b7c:	f003 030c 	and.w	r3, r3, #12
 8001b80:	2b08      	cmp	r3, #8
 8001b82:	f43f aedf 	beq.w	8001944 <HAL_RCC_OscConfig+0x50>
 8001b86:	4e30      	ldr	r6, [pc, #192]	; (8001c48 <HAL_RCC_OscConfig+0x354>)
 8001b88:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b8a:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b8c:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b8e:	d14a      	bne.n	8001c26 <HAL_RCC_OscConfig+0x332>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b90:	f7ff fa62 	bl	8001058 <HAL_GetTick>
 8001b94:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b96:	682b      	ldr	r3, [r5, #0]
 8001b98:	4f2a      	ldr	r7, [pc, #168]	; (8001c44 <HAL_RCC_OscConfig+0x350>)
 8001b9a:	0199      	lsls	r1, r3, #6
 8001b9c:	d436      	bmi.n	8001c0c <HAL_RCC_OscConfig+0x318>
 8001b9e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001ba2:	fa92 f2a2 	rbit	r2, r2
 8001ba6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001baa:	fab2 fc82 	clz	ip, r2
 8001bae:	fa93 f3a3 	rbit	r3, r3
 8001bb2:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001bb6:	fab3 fe83 	clz	lr, r3
 8001bba:	fa91 f1a1 	rbit	r1, r1
 8001bbe:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8001bc2:	fab1 f581 	clz	r5, r1
 8001bc6:	fa92 f2a2 	rbit	r2, r2
 8001bca:	69e3      	ldr	r3, [r4, #28]
 8001bcc:	fab2 f082 	clz	r0, r2
 8001bd0:	6a22      	ldr	r2, [r4, #32]
 8001bd2:	ea43 0102 	orr.w	r1, r3, r2
 8001bd6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001bd8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bda:	fa02 f20c 	lsl.w	r2, r2, ip
 8001bde:	4311      	orrs	r1, r2
 8001be0:	085a      	lsrs	r2, r3, #1
 8001be2:	3a01      	subs	r2, #1
 8001be4:	fa02 f30e 	lsl.w	r3, r2, lr
 8001be8:	430b      	orrs	r3, r1
 8001bea:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001bec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001bee:	40a9      	lsls	r1, r5
 8001bf0:	430b      	orrs	r3, r1
 8001bf2:	4082      	lsls	r2, r0
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	607b      	str	r3, [r7, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfc:	f7ff fa2c 	bl	8001058 <HAL_GetTick>
 8001c00:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	019a      	lsls	r2, r3, #6
 8001c06:	d508      	bpl.n	8001c1a <HAL_RCC_OscConfig+0x326>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001c08:	2000      	movs	r0, #0
 8001c0a:	e018      	b.n	8001c3e <HAL_RCC_OscConfig+0x34a>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0c:	f7ff fa24 	bl	8001058 <HAL_GetTick>
 8001c10:	ebc8 0000 	rsb	r0, r8, r0
 8001c14:	2802      	cmp	r0, #2
 8001c16:	d9be      	bls.n	8001b96 <HAL_RCC_OscConfig+0x2a2>
 8001c18:	e6c0      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1a:	f7ff fa1d 	bl	8001058 <HAL_GetTick>
 8001c1e:	1b00      	subs	r0, r0, r4
 8001c20:	2802      	cmp	r0, #2
 8001c22:	d9ee      	bls.n	8001c02 <HAL_RCC_OscConfig+0x30e>
 8001c24:	e6ba      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c26:	f7ff fa17 	bl	8001058 <HAL_GetTick>
 8001c2a:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2c:	682b      	ldr	r3, [r5, #0]
 8001c2e:	019b      	lsls	r3, r3, #6
 8001c30:	d5ea      	bpl.n	8001c08 <HAL_RCC_OscConfig+0x314>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c32:	f7ff fa11 	bl	8001058 <HAL_GetTick>
 8001c36:	1b00      	subs	r0, r0, r4
 8001c38:	2802      	cmp	r0, #2
 8001c3a:	d9f7      	bls.n	8001c2c <HAL_RCC_OscConfig+0x338>
 8001c3c:	e6ae      	b.n	800199c <HAL_RCC_OscConfig+0xa8>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001c3e:	b002      	add	sp, #8
 8001c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c44:	40023800 	.word	0x40023800
 8001c48:	42470060 	.word	0x42470060

08001c4c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c4c:	4930      	ldr	r1, [pc, #192]	; (8001d10 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c4e:	6888      	ldr	r0, [r1, #8]
 8001c50:	f000 000c 	and.w	r0, r0, #12
 8001c54:	2808      	cmp	r0, #8
 8001c56:	d008      	beq.n	8001c6a <HAL_RCC_GetSysClockFreq+0x1e>
 8001c58:	280c      	cmp	r0, #12
 8001c5a:	d02f      	beq.n	8001cbc <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c5c:	4a2d      	ldr	r2, [pc, #180]	; (8001d14 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001c5e:	4b2e      	ldr	r3, [pc, #184]	; (8001d18 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001c60:	2804      	cmp	r0, #4
 8001c62:	bf0c      	ite	eq
 8001c64:	4618      	moveq	r0, r3
 8001c66:	4610      	movne	r0, r2
 8001c68:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c6a:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c6c:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c6e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c72:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001c76:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001c7a:	684b      	ldr	r3, [r1, #4]
 8001c7c:	fa92 f2a2 	rbit	r2, r2
 8001c80:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001c84:	fab2 f282 	clz	r2, r2
 8001c88:	ea01 0103 	and.w	r1, r1, r3
 8001c8c:	fa21 f102 	lsr.w	r1, r1, r2
 8001c90:	bf14      	ite	ne
 8001c92:	4a21      	ldrne	r2, [pc, #132]	; (8001d18 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001c94:	4a1f      	ldreq	r2, [pc, #124]	; (8001d14 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001c96:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001c9a:	4a1d      	ldr	r2, [pc, #116]	; (8001d10 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001c9c:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001ca0:	6852      	ldr	r2, [r2, #4]
 8001ca2:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001ca6:	fa90 f0a0 	rbit	r0, r0
 8001caa:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001cae:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001cb2:	fa22 f000 	lsr.w	r0, r2, r0
 8001cb6:	3001      	adds	r0, #1
 8001cb8:	0040      	lsls	r0, r0, #1
 8001cba:	e025      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0xbc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cbc:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cbe:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cc0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cc4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001cc8:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001ccc:	684b      	ldr	r3, [r1, #4]
 8001cce:	fa92 f2a2 	rbit	r2, r2
 8001cd2:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001cd6:	fab2 f282 	clz	r2, r2
 8001cda:	ea01 0103 	and.w	r1, r1, r3
 8001cde:	fa21 f102 	lsr.w	r1, r1, r2
 8001ce2:	bf14      	ite	ne
 8001ce4:	4a0c      	ldrne	r2, [pc, #48]	; (8001d18 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001ce6:	4a0b      	ldreq	r2, [pc, #44]	; (8001d14 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ce8:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8001cec:	4a08      	ldr	r2, [pc, #32]	; (8001d10 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001cee:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8001cf2:	6852      	ldr	r2, [r2, #4]
 8001cf4:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8001cf8:	fa90 f0a0 	rbit	r0, r0
 8001cfc:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllr;
 8001d00:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001d04:	fa22 f000 	lsr.w	r0, r2, r0
 8001d08:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800
 8001d14:	00f42400 	.word	0x00f42400
 8001d18:	017d7840 	.word	0x017d7840

08001d1c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001d20:	6807      	ldr	r7, [r0, #0]
 8001d22:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d24:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001d26:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001d2a:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d2c:	68a1      	ldr	r1, [r4, #8]
 8001d2e:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001d30:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d32:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001d34:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001d36:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d38:	4311      	orrs	r1, r2
 8001d3a:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001d3c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d40:	430a      	orrs	r2, r1
 8001d42:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001d44:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d48:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001d4a:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001d4c:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001d4e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001d52:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d54:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001d58:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	4b7c      	ldr	r3, [pc, #496]	; (8001f50 <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d60:	d17c      	bne.n	8001e5c <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d62:	429f      	cmp	r7, r3
 8001d64:	d003      	beq.n	8001d6e <UART_SetConfig+0x52>
 8001d66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d6a:	429f      	cmp	r7, r3
 8001d6c:	d131      	bne.n	8001dd2 <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001d6e:	f7ff fda9 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001d72:	6863      	ldr	r3, [r4, #4]
 8001d74:	2519      	movs	r5, #25
 8001d76:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001d7a:	4368      	muls	r0, r5
 8001d7c:	fbb0 f8f8 	udiv	r8, r0, r8
 8001d80:	f7ff fda0 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001d84:	6866      	ldr	r6, [r4, #4]
 8001d86:	4368      	muls	r0, r5
 8001d88:	0076      	lsls	r6, r6, #1
 8001d8a:	fbb0 f6f6 	udiv	r6, r0, r6
 8001d8e:	f7ff fd99 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001d92:	6863      	ldr	r3, [r4, #4]
 8001d94:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	4368      	muls	r0, r5
 8001d9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001da0:	fbb0 f0f9 	udiv	r0, r0, r9
 8001da4:	fb09 6610 	mls	r6, r9, r0, r6
 8001da8:	f7ff fd8c 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001dac:	fbb8 f8f9 	udiv	r8, r8, r9
 8001db0:	6861      	ldr	r1, [r4, #4]
 8001db2:	00f6      	lsls	r6, r6, #3
 8001db4:	3632      	adds	r6, #50	; 0x32
 8001db6:	fbb6 f6f9 	udiv	r6, r6, r9
 8001dba:	0076      	lsls	r6, r6, #1
 8001dbc:	4368      	muls	r0, r5
 8001dbe:	0049      	lsls	r1, r1, #1
 8001dc0:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001dc4:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001dc8:	fbb0 faf1 	udiv	sl, r0, r1
 8001dcc:	f7ff fd7a 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001dd0:	e030      	b.n	8001e34 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001dd2:	f7ff fd5f 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001dd6:	6863      	ldr	r3, [r4, #4]
 8001dd8:	2519      	movs	r5, #25
 8001dda:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001dde:	4368      	muls	r0, r5
 8001de0:	fbb0 f8f8 	udiv	r8, r0, r8
 8001de4:	f7ff fd56 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001de8:	6866      	ldr	r6, [r4, #4]
 8001dea:	4368      	muls	r0, r5
 8001dec:	0076      	lsls	r6, r6, #1
 8001dee:	fbb0 f6f6 	udiv	r6, r0, r6
 8001df2:	f7ff fd4f 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001df6:	6863      	ldr	r3, [r4, #4]
 8001df8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	4368      	muls	r0, r5
 8001e00:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e04:	fbb0 f0f9 	udiv	r0, r0, r9
 8001e08:	fb09 6610 	mls	r6, r9, r0, r6
 8001e0c:	f7ff fd42 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001e10:	fbb8 f8f9 	udiv	r8, r8, r9
 8001e14:	00f6      	lsls	r6, r6, #3
 8001e16:	6861      	ldr	r1, [r4, #4]
 8001e18:	3632      	adds	r6, #50	; 0x32
 8001e1a:	fbb6 f6f9 	udiv	r6, r6, r9
 8001e1e:	0076      	lsls	r6, r6, #1
 8001e20:	4368      	muls	r0, r5
 8001e22:	0049      	lsls	r1, r1, #1
 8001e24:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001e28:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001e2c:	fbb0 faf1 	udiv	sl, r0, r1
 8001e30:	f7ff fd30 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001e34:	4345      	muls	r5, r0
 8001e36:	6860      	ldr	r0, [r4, #4]
 8001e38:	0040      	lsls	r0, r0, #1
 8001e3a:	fbb5 f0f0 	udiv	r0, r5, r0
 8001e3e:	fbb0 f0f9 	udiv	r0, r0, r9
 8001e42:	fb09 a210 	mls	r2, r9, r0, sl
 8001e46:	00d2      	lsls	r2, r2, #3
 8001e48:	3232      	adds	r2, #50	; 0x32
 8001e4a:	fbb2 f3f9 	udiv	r3, r2, r9
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	4443      	add	r3, r8
 8001e54:	441e      	add	r6, r3
 8001e56:	60be      	str	r6, [r7, #8]
 8001e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e5c:	429f      	cmp	r7, r3
 8001e5e:	d002      	beq.n	8001e66 <UART_SetConfig+0x14a>
 8001e60:	4b3c      	ldr	r3, [pc, #240]	; (8001f54 <UART_SetConfig+0x238>)
 8001e62:	429f      	cmp	r7, r3
 8001e64:	d130      	bne.n	8001ec8 <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001e66:	f7ff fd2d 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001e6a:	6863      	ldr	r3, [r4, #4]
 8001e6c:	2519      	movs	r5, #25
 8001e6e:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001e72:	4368      	muls	r0, r5
 8001e74:	fbb0 f8f8 	udiv	r8, r0, r8
 8001e78:	f7ff fd24 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001e7c:	6866      	ldr	r6, [r4, #4]
 8001e7e:	4368      	muls	r0, r5
 8001e80:	00b6      	lsls	r6, r6, #2
 8001e82:	fbb0 f6f6 	udiv	r6, r0, r6
 8001e86:	f7ff fd1d 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001e8a:	6863      	ldr	r3, [r4, #4]
 8001e8c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4368      	muls	r0, r5
 8001e94:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e98:	fbb0 f0f9 	udiv	r0, r0, r9
 8001e9c:	fb09 6610 	mls	r6, r9, r0, r6
 8001ea0:	f7ff fd10 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001ea4:	fbb8 f8f9 	udiv	r8, r8, r9
 8001ea8:	6861      	ldr	r1, [r4, #4]
 8001eaa:	0136      	lsls	r6, r6, #4
 8001eac:	4368      	muls	r0, r5
 8001eae:	0089      	lsls	r1, r1, #2
 8001eb0:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001eb4:	3632      	adds	r6, #50	; 0x32
 8001eb6:	fbb0 faf1 	udiv	sl, r0, r1
 8001eba:	fbb6 f6f9 	udiv	r6, r6, r9
 8001ebe:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001ec2:	f7ff fcff 	bl	80018c4 <HAL_RCC_GetPCLK2Freq>
 8001ec6:	e02f      	b.n	8001f28 <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001ec8:	f7ff fce4 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001ecc:	6863      	ldr	r3, [r4, #4]
 8001ece:	2519      	movs	r5, #25
 8001ed0:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001ed4:	4368      	muls	r0, r5
 8001ed6:	fbb0 f8f8 	udiv	r8, r0, r8
 8001eda:	f7ff fcdb 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001ede:	6866      	ldr	r6, [r4, #4]
 8001ee0:	4368      	muls	r0, r5
 8001ee2:	00b6      	lsls	r6, r6, #2
 8001ee4:	fbb0 f6f6 	udiv	r6, r0, r6
 8001ee8:	f7ff fcd4 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001eec:	6863      	ldr	r3, [r4, #4]
 8001eee:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4368      	muls	r0, r5
 8001ef6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001efa:	fbb0 f0f9 	udiv	r0, r0, r9
 8001efe:	fb09 6610 	mls	r6, r9, r0, r6
 8001f02:	f7ff fcc7 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001f06:	fbb8 f8f9 	udiv	r8, r8, r9
 8001f0a:	6861      	ldr	r1, [r4, #4]
 8001f0c:	0136      	lsls	r6, r6, #4
 8001f0e:	3632      	adds	r6, #50	; 0x32
 8001f10:	4368      	muls	r0, r5
 8001f12:	fbb6 f6f9 	udiv	r6, r6, r9
 8001f16:	0089      	lsls	r1, r1, #2
 8001f18:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001f1c:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001f20:	fbb0 faf1 	udiv	sl, r0, r1
 8001f24:	f7ff fcb6 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001f28:	4345      	muls	r5, r0
 8001f2a:	6860      	ldr	r0, [r4, #4]
 8001f2c:	0080      	lsls	r0, r0, #2
 8001f2e:	fbb5 f0f0 	udiv	r0, r5, r0
 8001f32:	fbb0 f0f9 	udiv	r0, r0, r9
 8001f36:	fb09 a210 	mls	r2, r9, r0, sl
 8001f3a:	0112      	lsls	r2, r2, #4
 8001f3c:	3232      	adds	r2, #50	; 0x32
 8001f3e:	fbb2 f3f9 	udiv	r3, r2, r9
 8001f42:	f003 030f 	and.w	r3, r3, #15
 8001f46:	4433      	add	r3, r6
 8001f48:	4443      	add	r3, r8
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f50:	40011000 	.word	0x40011000
 8001f54:	40011400 	.word	0x40011400

08001f58 <UART_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	460e      	mov	r6, r1
 8001f5e:	4617      	mov	r7, r2
 8001f60:	461d      	mov	r5, r3
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001f62:	6821      	ldr	r1, [r4, #0]
 8001f64:	680b      	ldr	r3, [r1, #0]
 8001f66:	ea36 0303 	bics.w	r3, r6, r3
 8001f6a:	d01b      	beq.n	8001fa4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001f6c:	1c6b      	adds	r3, r5, #1
 8001f6e:	d0f9      	beq.n	8001f64 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001f70:	b995      	cbnz	r5, 8001f98 <UART_WaitOnFlagUntilTimeout.constprop.3+0x40>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001f7a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f7c:	695a      	ldr	r2, [r3, #20]
 8001f7e:	f022 0201 	bic.w	r2, r2, #1
 8001f82:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8001f84:	2320      	movs	r3, #32
 8001f86:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001f8a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001f94:	2003      	movs	r0, #3
 8001f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001f98:	f7ff f85e 	bl	8001058 <HAL_GetTick>
 8001f9c:	1bc0      	subs	r0, r0, r7
 8001f9e:	4285      	cmp	r5, r0
 8001fa0:	d2df      	bcs.n	8001f62 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001fa2:	e7e6      	b.n	8001f72 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8001fa4:	2000      	movs	r0, #0
}
 8001fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001fa8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fa8:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001faa:	4604      	mov	r4, r0
 8001fac:	b340      	cbz	r0, 8002000 <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001fae:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001fb2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001fb6:	b91b      	cbnz	r3, 8001fc0 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fb8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001fbc:	f000 fa22 	bl	8002404 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fc0:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fc2:	2324      	movs	r3, #36	; 0x24
 8001fc4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fc8:	68d3      	ldr	r3, [r2, #12]
 8001fca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001fce:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	f7ff fea3 	bl	8001d1c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fd6:	6823      	ldr	r3, [r4, #0]
 8001fd8:	691a      	ldr	r2, [r3, #16]
 8001fda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fde:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fe0:	695a      	ldr	r2, [r3, #20]
 8001fe2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fe6:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fee:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ff0:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001ff2:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ff4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001ff6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001ffa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 8001ffe:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8002000:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8002002:	bd10      	pop	{r4, pc}

08002004 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002008:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800200a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800200e:	2b20      	cmp	r3, #32
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002010:	4604      	mov	r4, r0
 8002012:	460d      	mov	r5, r1
 8002014:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8002016:	d150      	bne.n	80020ba <HAL_UART_Transmit+0xb6>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8002018:	2900      	cmp	r1, #0
 800201a:	d04b      	beq.n	80020b4 <HAL_UART_Transmit+0xb0>
 800201c:	2a00      	cmp	r2, #0
 800201e:	d049      	beq.n	80020b4 <HAL_UART_Transmit+0xb0>
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002020:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002024:	2b01      	cmp	r3, #1
 8002026:	d048      	beq.n	80020ba <HAL_UART_Transmit+0xb6>
 8002028:	2301      	movs	r3, #1
 800202a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800202e:	2300      	movs	r3, #0
 8002030:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002032:	2321      	movs	r3, #33	; 0x21
 8002034:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002038:	f7ff f80e 	bl	8001058 <HAL_GetTick>

    huart->TxXferSize = Size;
 800203c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002040:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8002042:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002046:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002048:	b29b      	uxth	r3, r3
 800204a:	b323      	cbz	r3, 8002096 <HAL_UART_Transmit+0x92>
    {
      huart->TxXferCount--;
 800204c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800204e:	3b01      	subs	r3, #1
 8002050:	b29b      	uxth	r3, r3
 8002052:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002054:	68a3      	ldr	r3, [r4, #8]
 8002056:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800205a:	4632      	mov	r2, r6
 800205c:	463b      	mov	r3, r7
 800205e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002062:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002064:	d10e      	bne.n	8002084 <HAL_UART_Transmit+0x80>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002066:	f7ff ff77 	bl	8001f58 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800206a:	b110      	cbz	r0, 8002072 <HAL_UART_Transmit+0x6e>
        { 
          return HAL_TIMEOUT;
 800206c:	2003      	movs	r0, #3
 800206e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 8002072:	882b      	ldrh	r3, [r5, #0]
 8002074:	6822      	ldr	r2, [r4, #0]
 8002076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800207a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800207c:	6923      	ldr	r3, [r4, #16]
 800207e:	b943      	cbnz	r3, 8002092 <HAL_UART_Transmit+0x8e>
        {
          pData +=2U;
 8002080:	3502      	adds	r5, #2
 8002082:	e7e0      	b.n	8002046 <HAL_UART_Transmit+0x42>
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002084:	f7ff ff68 	bl	8001f58 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002088:	2800      	cmp	r0, #0
 800208a:	d1ef      	bne.n	800206c <HAL_UART_Transmit+0x68>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 800208c:	6823      	ldr	r3, [r4, #0]
 800208e:	782a      	ldrb	r2, [r5, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	3501      	adds	r5, #1
 8002094:	e7d7      	b.n	8002046 <HAL_UART_Transmit+0x42>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002096:	463b      	mov	r3, r7
 8002098:	4632      	mov	r2, r6
 800209a:	2140      	movs	r1, #64	; 0x40
 800209c:	4620      	mov	r0, r4
 800209e:	f7ff ff5b 	bl	8001f58 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80020a2:	2800      	cmp	r0, #0
 80020a4:	d1e2      	bne.n	800206c <HAL_UART_Transmit+0x68>
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80020a6:	2320      	movs	r3, #32
 80020a8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80020ac:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    
    return HAL_OK;
 80020b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return  HAL_ERROR;
 80020b4:	2001      	movs	r0, #1
 80020b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80020ba:	2002      	movs	r0, #2
  }
}
 80020bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080020c0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80020c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 80020c2:	4812      	ldr	r0, [pc, #72]	; (800210c <MX_ADC1_Init+0x4c>)
 80020c4:	4b12      	ldr	r3, [pc, #72]	; (8002110 <MX_ADC1_Init+0x50>)
 80020c6:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020c8:	2401      	movs	r4, #1
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80020ca:	2300      	movs	r3, #0
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020cc:	4a11      	ldr	r2, [pc, #68]	; (8002114 <MX_ADC1_Init+0x54>)
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80020ce:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80020d0:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80020d2:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020d4:	6184      	str	r4, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020d6:	6203      	str	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020d8:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020da:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020dc:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 80020de:	61c4      	str	r4, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80020e0:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020e2:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020e4:	f7fe ffbe 	bl	8001064 <HAL_ADC_Init>
 80020e8:	b108      	cbz	r0, 80020ee <MX_ADC1_Init+0x2e>
  {
    Error_Handler();
 80020ea:	f000 f8cd 	bl	8002288 <Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 80020ee:	2307      	movs	r3, #7
  sConfig.Rank = 1;
 80020f0:	e88d 0018 	stmia.w	sp, {r3, r4}
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f4:	4669      	mov	r1, sp

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020f6:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f8:	4804      	ldr	r0, [pc, #16]	; (800210c <MX_ADC1_Init+0x4c>)

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020fa:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020fc:	f7ff f92e 	bl	800135c <HAL_ADC_ConfigChannel>
 8002100:	b108      	cbz	r0, 8002106 <MX_ADC1_Init+0x46>
  {
    Error_Handler();
 8002102:	f000 f8c1 	bl	8002288 <Error_Handler>
  }

}
 8002106:	b004      	add	sp, #16
 8002108:	bd10      	pop	{r4, pc}
 800210a:	bf00      	nop
 800210c:	20000598 	.word	0x20000598
 8002110:	40012000 	.word	0x40012000
 8002114:	0f000001 	.word	0x0f000001

08002118 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002118:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 800211a:	6802      	ldr	r2, [r0, #0]
 800211c:	4b0d      	ldr	r3, [pc, #52]	; (8002154 <HAL_ADC_MspInit+0x3c>)
 800211e:	429a      	cmp	r2, r3
 8002120:	d115      	bne.n	800214e <HAL_ADC_MspInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002122:	2100      	movs	r1, #0
 8002124:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002128:	9100      	str	r1, [sp, #0]
 800212a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA7     ------> ADC1_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212c:	480a      	ldr	r0, [pc, #40]	; (8002158 <HAL_ADC_MspInit+0x40>)
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800212e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002132:	645a      	str	r2, [r3, #68]	; 0x44
 8002134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    /**ADC1 GPIO Configuration    
    PA7     ------> ADC1_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	9103      	str	r1, [sp, #12]
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	9b00      	ldr	r3, [sp, #0]
  
    /**ADC1 GPIO Configuration    
    PA7     ------> ADC1_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002144:	a901      	add	r1, sp, #4
  
    /**ADC1 GPIO Configuration    
    PA7     ------> ADC1_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002146:	2303      	movs	r3, #3
 8002148:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214a:	f7ff fa0f 	bl	800156c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800214e:	b007      	add	sp, #28
 8002150:	f85d fb04 	ldr.w	pc, [sp], #4
 8002154:	40012000 	.word	0x40012000
 8002158:	40020000 	.word	0x40020000

0800215c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800215c:	b082      	sub	sp, #8

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800215e:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <MX_GPIO_Init+0x34>)
 8002160:	2100      	movs	r1, #0
 8002162:	9100      	str	r1, [sp, #0]
 8002164:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002166:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800216a:	631a      	str	r2, [r3, #48]	; 0x30
 800216c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800216e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002172:	9200      	str	r2, [sp, #0]
 8002174:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002176:	9101      	str	r1, [sp, #4]
 8002178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800217a:	f042 0201 	orr.w	r2, r2, #1
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	9301      	str	r3, [sp, #4]
 8002188:	9b01      	ldr	r3, [sp, #4]

}
 800218a:	b002      	add	sp, #8
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800

08002194 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002194:	b510      	push	{r4, lr}
 8002196:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002198:	2200      	movs	r2, #0
 800219a:	4b22      	ldr	r3, [pc, #136]	; (8002224 <SystemClock_Config+0x90>)
 800219c:	9200      	str	r2, [sp, #0]
 800219e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80021a0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80021a4:	6419      	str	r1, [r3, #64]	; 0x40
 80021a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80021a8:	491f      	ldr	r1, [pc, #124]	; (8002228 <SystemClock_Config+0x94>)
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80021b2:	9201      	str	r2, [sp, #4]
 80021b4:	680b      	ldr	r3, [r1, #0]
 80021b6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80021ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021be:	600b      	str	r3, [r1, #0]
 80021c0:	680b      	ldr	r3, [r1, #0]
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021c2:	920d      	str	r2, [sp, #52]	; 0x34

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80021c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	9b01      	ldr	r3, [sp, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021cc:	2302      	movs	r3, #2
 80021ce:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021d0:	2301      	movs	r3, #1
 80021d2:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021d4:	a807      	add	r0, sp, #28

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80021d6:	2310      	movs	r3, #16
 80021d8:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021da:	f7ff fb8b 	bl	80018f4 <HAL_RCC_OscConfig>
 80021de:	4601      	mov	r1, r0
 80021e0:	b100      	cbz	r0, 80021e4 <SystemClock_Config+0x50>
 80021e2:	e7fe      	b.n	80021e2 <SystemClock_Config+0x4e>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021e4:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80021e6:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021e8:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021ea:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021ec:	9006      	str	r0, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80021ee:	a802      	add	r0, sp, #8
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021f0:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80021f2:	f7ff fa95 	bl	8001720 <HAL_RCC_ClockConfig>
 80021f6:	4604      	mov	r4, r0
 80021f8:	b100      	cbz	r0, 80021fc <SystemClock_Config+0x68>
 80021fa:	e7fe      	b.n	80021fa <SystemClock_Config+0x66>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80021fc:	f7ff fb44 	bl	8001888 <HAL_RCC_GetHCLKFreq>
 8002200:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002204:	fbb0 f0f3 	udiv	r0, r0, r3
 8002208:	f7ff f988 	bl	800151c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800220c:	2004      	movs	r0, #4
 800220e:	f7ff f99b 	bl	8001548 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002212:	4622      	mov	r2, r4
 8002214:	4621      	mov	r1, r4
 8002216:	f04f 30ff 	mov.w	r0, #4294967295
 800221a:	f7ff f94b 	bl	80014b4 <HAL_NVIC_SetPriority>
}
 800221e:	b014      	add	sp, #80	; 0x50
 8002220:	bd10      	pop	{r4, pc}
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800
 8002228:	40007000 	.word	0x40007000

0800222c <main>:
#define ADC_2V_VALUE 2482
#define ADC_3V_VALUE 3723
/* USER CODE END 0 */

int main(void)
{
 800222c:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800222e:	f7fe fef1 	bl	8001014 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8002232:	f7ff ffaf 	bl	8002194 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002236:	f7ff ff91 	bl	800215c <MX_GPIO_Init>
  MX_ADC1_Init();
 800223a:	f7ff ff41 	bl	80020c0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800223e:	f000 f8c5 	bl	80023cc <MX_USART1_UART_Init>
  /* USER CODE END WHILE */
	  TemperatureReading *temp_reading;
	  float temperature;
	  char reading[8];

	  temp_reading = (TemperatureReading*) TEMPERATURE_READING_new(&hadc1);
 8002242:	480e      	ldr	r0, [pc, #56]	; (800227c <main+0x50>)
 8002244:	f000 f886 	bl	8002354 <TEMPERATURE_READING_new>
 8002248:	4604      	mov	r4, r0

	  TEMPERATURE_READING_start(temp_reading);
 800224a:	f000 f88a 	bl	8002362 <TEMPERATURE_READING_start>
	  temperature = TEMPERATURE_READING_get_temperature(temp_reading);
 800224e:	4620      	mov	r0, r4
 8002250:	f000 f89e 	bl	8002390 <TEMPERATURE_READING_get_temperature>
	  TEMPERATURE_READING_end(temp_reading);
 8002254:	4620      	mov	r0, r4
 8002256:	f000 f88f 	bl	8002378 <TEMPERATURE_READING_end>

	  // Transforma a temperatura em string e a imprime
	  sprintf(reading, "%.3f", temp_reading->temperature);
 800225a:	6820      	ldr	r0, [r4, #0]
 800225c:	f7fe f994 	bl	8000588 <__aeabi_f2d>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	4668      	mov	r0, sp
 8002266:	4906      	ldr	r1, [pc, #24]	; (8002280 <main+0x54>)
 8002268:	f000 fb5e 	bl	8002928 <sprintf>
	  HAL_UART_Transmit(&huart1, reading, 14,  100);
 800226c:	2364      	movs	r3, #100	; 0x64
 800226e:	220e      	movs	r2, #14
 8002270:	4669      	mov	r1, sp
 8002272:	4804      	ldr	r0, [pc, #16]	; (8002284 <main+0x58>)
 8002274:	f7ff fec6 	bl	8002004 <HAL_UART_Transmit>
 8002278:	e7e3      	b.n	8002242 <main+0x16>
 800227a:	bf00      	nop
 800227c:	20000598 	.word	0x20000598
 8002280:	08005280 	.word	0x08005280
 8002284:	200005e0 	.word	0x200005e0

08002288 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8002288:	e7fe      	b.n	8002288 <Error_Handler>

0800228a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800228a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800228c:	2003      	movs	r0, #3
 800228e:	f7ff f8ff 	bl	8001490 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002292:	2200      	movs	r2, #0
 8002294:	4611      	mov	r1, r2
 8002296:	f06f 000b 	mvn.w	r0, #11
 800229a:	f7ff f90b 	bl	80014b4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800229e:	2200      	movs	r2, #0
 80022a0:	4611      	mov	r1, r2
 80022a2:	f06f 000a 	mvn.w	r0, #10
 80022a6:	f7ff f905 	bl	80014b4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80022aa:	2200      	movs	r2, #0
 80022ac:	4611      	mov	r1, r2
 80022ae:	f06f 0009 	mvn.w	r0, #9
 80022b2:	f7ff f8ff 	bl	80014b4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	4611      	mov	r1, r2
 80022ba:	f06f 0004 	mvn.w	r0, #4
 80022be:	f7ff f8f9 	bl	80014b4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80022c2:	2200      	movs	r2, #0
 80022c4:	4611      	mov	r1, r2
 80022c6:	f06f 0003 	mvn.w	r0, #3
 80022ca:	f7ff f8f3 	bl	80014b4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80022ce:	2200      	movs	r2, #0
 80022d0:	4611      	mov	r1, r2
 80022d2:	f06f 0001 	mvn.w	r0, #1
 80022d6:	f7ff f8ed 	bl	80014b4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80022da:	2200      	movs	r2, #0
 80022dc:	4611      	mov	r1, r2
 80022de:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80022e6:	f7ff b8e5 	b.w	80014b4 <HAL_NVIC_SetPriority>

080022ea <NMI_Handler>:
 80022ea:	4770      	bx	lr

080022ec <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80022ec:	e7fe      	b.n	80022ec <HardFault_Handler>

080022ee <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80022ee:	e7fe      	b.n	80022ee <MemManage_Handler>

080022f0 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80022f0:	e7fe      	b.n	80022f0 <BusFault_Handler>

080022f2 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80022f2:	e7fe      	b.n	80022f2 <UsageFault_Handler>

080022f4 <SVC_Handler>:
 80022f4:	4770      	bx	lr

080022f6 <DebugMon_Handler>:
 80022f6:	4770      	bx	lr

080022f8 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80022f8:	4770      	bx	lr

080022fa <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80022fa:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022fc:	f7fe fea4 	bl	8001048 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002300:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8002304:	f7ff b92d 	b.w	8001562 <HAL_SYSTICK_IRQHandler>

08002308 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002308:	490f      	ldr	r1, [pc, #60]	; (8002348 <SystemInit+0x40>)
 800230a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800230e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002316:	4b0d      	ldr	r3, [pc, #52]	; (800234c <SystemInit+0x44>)
 8002318:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800231a:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800231c:	f042 0201 	orr.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002322:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800232a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800232e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002330:	4a07      	ldr	r2, [pc, #28]	; (8002350 <SystemInit+0x48>)
 8002332:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800233a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800233c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800233e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002342:	608b      	str	r3, [r1, #8]
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000ed00 	.word	0xe000ed00
 800234c:	40023800 	.word	0x40023800
 8002350:	24003010 	.word	0x24003010

08002354 <TEMPERATURE_READING_new>:
 *   TEMPERATURE_READING_start(temp_reading);
 *   temp_reading = TEMPERATURE_READING_get_temperature(temp_reading);
 *   TEMPERATURE_READING_end(temp_reading);
 */
TemperatureReading* TEMPERATURE_READING_new(ADC_HandleTypeDef *adc_handler)
{
 8002354:	b510      	push	{r4, lr}
 8002356:	4604      	mov	r4, r0
	TemperatureReading *temp_reading = (TemperatureReading* ) malloc(sizeof(TemperatureReading));
 8002358:	2008      	movs	r0, #8
 800235a:	f000 f8a3 	bl	80024a4 <malloc>

	temp_reading->adc_handler = adc_handler;
 800235e:	6044      	str	r4, [r0, #4]

	return temp_reading;
}
 8002360:	bd10      	pop	{r4, pc}

08002362 <TEMPERATURE_READING_start>:

/*
 * Prepara para iniciar as leituras.
 */
void TEMPERATURE_READING_start(TemperatureReading *temp_reading)
{
 8002362:	b510      	push	{r4, lr}
 8002364:	4604      	mov	r4, r0
	HAL_ADC_Start(temp_reading->adc_handler);
 8002366:	6840      	ldr	r0, [r0, #4]
 8002368:	f7fe ff26 	bl	80011b8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(temp_reading->adc_handler, 100);
 800236c:	6860      	ldr	r0, [r4, #4]
 800236e:	2164      	movs	r1, #100	; 0x64
}
 8002370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 * Prepara para iniciar as leituras.
 */
void TEMPERATURE_READING_start(TemperatureReading *temp_reading)
{
	HAL_ADC_Start(temp_reading->adc_handler);
	HAL_ADC_PollForConversion(temp_reading->adc_handler, 100);
 8002374:	f7fe bf9e 	b.w	80012b4 <HAL_ADC_PollForConversion>

08002378 <TEMPERATURE_READING_end>:

/*
 * Termina as leituras.
 */
void TEMPERATURE_READING_end(TemperatureReading *temp_reading)
{
 8002378:	b510      	push	{r4, lr}
 800237a:	4604      	mov	r4, r0
	HAL_ADC_Stop(temp_reading->adc_handler);
 800237c:	6840      	ldr	r0, [r0, #4]
 800237e:	f7fe ff7b 	bl	8001278 <HAL_ADC_Stop>
	return (0.056166 * temp_reading->temperature - 55);
}

void TEMPERATURE_READING_clear_reading(TemperatureReading *temp_reading)
{
	free(temp_reading);
 8002382:	4620      	mov	r0, r4
 */
void TEMPERATURE_READING_end(TemperatureReading *temp_reading)
{
	HAL_ADC_Stop(temp_reading->adc_handler);
	TEMPERATURE_READING_clear_reading(temp_reading);
}
 8002384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return (0.056166 * temp_reading->temperature - 55);
}

void TEMPERATURE_READING_clear_reading(TemperatureReading *temp_reading)
{
	free(temp_reading);
 8002388:	f000 b894 	b.w	80024b4 <free>
 800238c:	0000      	movs	r0, r0
	...

08002390 <TEMPERATURE_READING_get_temperature>:

/*
 * Pega a leitura do sensor e a retorna em float.
 */
float TEMPERATURE_READING_get_temperature(TemperatureReading *temp_reading)
{
 8002390:	b510      	push	{r4, lr}
 8002392:	4604      	mov	r4, r0
	uint32_t reading;
	float temperature;

	reading     = HAL_ADC_GetValue(temp_reading->adc_handler);
 8002394:	6840      	ldr	r0, [r0, #4]
 8002396:	f7fe ffdd 	bl	8001354 <HAL_ADC_GetValue>
	temperature = TEMPERATURE_READING_convert_reading_to_celsius(temp_reading);

	return temperature;
 800239a:	6820      	ldr	r0, [r4, #0]
 800239c:	f7fe f8f4 	bl	8000588 <__aeabi_f2d>
 80023a0:	a308      	add	r3, pc, #32	; (adr r3, 80023c4 <TEMPERATURE_READING_get_temperature+0x34>)
 80023a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a6:	f7fe f943 	bl	8000630 <__aeabi_dmul>
 80023aa:	2200      	movs	r2, #0
 80023ac:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <TEMPERATURE_READING_get_temperature+0x30>)
 80023ae:	f7fd ff8b 	bl	80002c8 <__aeabi_dsub>
 80023b2:	f7fe fc15 	bl	8000be0 <__aeabi_d2f>
}
 80023b6:	ee00 0a10 	vmov	s0, r0
 80023ba:	bd10      	pop	{r4, pc}
 80023bc:	f3af 8000 	nop.w
 80023c0:	404b8000 	.word	0x404b8000
 80023c4:	3a4b5569 	.word	0x3a4b5569
 80023c8:	3facc1ca 	.word	0x3facc1ca

080023cc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023cc:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 80023ce:	480b      	ldr	r0, [pc, #44]	; (80023fc <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 80023d0:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <MX_USART1_UART_Init+0x34>)
 80023d2:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80023d6:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023da:	220c      	movs	r2, #12
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023dc:	2300      	movs	r3, #0
 80023de:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023e0:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023e2:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023e4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023e6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023ea:	f7ff fddd 	bl	8001fa8 <HAL_UART_Init>
 80023ee:	b118      	cbz	r0, 80023f8 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80023f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
  {
    Error_Handler();
 80023f4:	f7ff bf48 	b.w	8002288 <Error_Handler>
 80023f8:	bd08      	pop	{r3, pc}
 80023fa:	bf00      	nop
 80023fc:	200005e0 	.word	0x200005e0
 8002400:	40011000 	.word	0x40011000

08002404 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002404:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8002406:	6802      	ldr	r2, [r0, #0]
 8002408:	4b10      	ldr	r3, [pc, #64]	; (800244c <HAL_UART_MspInit+0x48>)
 800240a:	429a      	cmp	r2, r3
 800240c:	d11a      	bne.n	8002444 <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	4b0f      	ldr	r3, [pc, #60]	; (8002450 <HAL_UART_MspInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002414:	480f      	ldr	r0, [pc, #60]	; (8002454 <HAL_UART_MspInit+0x50>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002416:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002418:	f042 0210 	orr.w	r2, r2, #16
 800241c:	645a      	str	r2, [r3, #68]	; 0x44
 800241e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002420:	f003 0310 	and.w	r3, r3, #16
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	9b00      	ldr	r3, [sp, #0]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002428:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800242c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242e:	2302      	movs	r3, #2
 8002430:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002432:	2301      	movs	r3, #1
 8002434:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002436:	2303      	movs	r3, #3
 8002438:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243a:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800243c:	2307      	movs	r3, #7
 800243e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002440:	f7ff f894 	bl	800156c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002444:	b007      	add	sp, #28
 8002446:	f85d fb04 	ldr.w	pc, [sp], #4
 800244a:	bf00      	nop
 800244c:	40011000 	.word	0x40011000
 8002450:	40023800 	.word	0x40023800
 8002454:	40020000 	.word	0x40020000

08002458 <__libc_init_array>:
 8002458:	b570      	push	{r4, r5, r6, lr}
 800245a:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <__libc_init_array+0x3c>)
 800245c:	4c0e      	ldr	r4, [pc, #56]	; (8002498 <__libc_init_array+0x40>)
 800245e:	1ae4      	subs	r4, r4, r3
 8002460:	10a4      	asrs	r4, r4, #2
 8002462:	2500      	movs	r5, #0
 8002464:	461e      	mov	r6, r3
 8002466:	42a5      	cmp	r5, r4
 8002468:	d004      	beq.n	8002474 <__libc_init_array+0x1c>
 800246a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800246e:	4798      	blx	r3
 8002470:	3501      	adds	r5, #1
 8002472:	e7f8      	b.n	8002466 <__libc_init_array+0xe>
 8002474:	f002 fef0 	bl	8005258 <_init>
 8002478:	4c08      	ldr	r4, [pc, #32]	; (800249c <__libc_init_array+0x44>)
 800247a:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <__libc_init_array+0x48>)
 800247c:	1ae4      	subs	r4, r4, r3
 800247e:	10a4      	asrs	r4, r4, #2
 8002480:	2500      	movs	r5, #0
 8002482:	461e      	mov	r6, r3
 8002484:	42a5      	cmp	r5, r4
 8002486:	d004      	beq.n	8002492 <__libc_init_array+0x3a>
 8002488:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800248c:	4798      	blx	r3
 800248e:	3501      	adds	r5, #1
 8002490:	e7f8      	b.n	8002484 <__libc_init_array+0x2c>
 8002492:	bd70      	pop	{r4, r5, r6, pc}
 8002494:	080053f4 	.word	0x080053f4
 8002498:	080053f4 	.word	0x080053f4
 800249c:	080053f8 	.word	0x080053f8
 80024a0:	080053f4 	.word	0x080053f4

080024a4 <malloc>:
 80024a4:	4b02      	ldr	r3, [pc, #8]	; (80024b0 <malloc+0xc>)
 80024a6:	4601      	mov	r1, r0
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	f000 b80b 	b.w	80024c4 <_malloc_r>
 80024ae:	bf00      	nop
 80024b0:	20000504 	.word	0x20000504

080024b4 <free>:
 80024b4:	4b02      	ldr	r3, [pc, #8]	; (80024c0 <free+0xc>)
 80024b6:	4601      	mov	r1, r0
 80024b8:	6818      	ldr	r0, [r3, #0]
 80024ba:	f002 b8a3 	b.w	8004604 <_free_r>
 80024be:	bf00      	nop
 80024c0:	20000504 	.word	0x20000504

080024c4 <_malloc_r>:
 80024c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024c8:	f101 040b 	add.w	r4, r1, #11
 80024cc:	2c16      	cmp	r4, #22
 80024ce:	b085      	sub	sp, #20
 80024d0:	4681      	mov	r9, r0
 80024d2:	d903      	bls.n	80024dc <_malloc_r+0x18>
 80024d4:	f034 0407 	bics.w	r4, r4, #7
 80024d8:	d501      	bpl.n	80024de <_malloc_r+0x1a>
 80024da:	e002      	b.n	80024e2 <_malloc_r+0x1e>
 80024dc:	2410      	movs	r4, #16
 80024de:	428c      	cmp	r4, r1
 80024e0:	d203      	bcs.n	80024ea <_malloc_r+0x26>
 80024e2:	230c      	movs	r3, #12
 80024e4:	f8c9 3000 	str.w	r3, [r9]
 80024e8:	e1ea      	b.n	80028c0 <_malloc_r+0x3fc>
 80024ea:	4648      	mov	r0, r9
 80024ec:	f000 fa0a 	bl	8002904 <__malloc_lock>
 80024f0:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80024f4:	4d9e      	ldr	r5, [pc, #632]	; (8002770 <_malloc_r+0x2ac>)
 80024f6:	d217      	bcs.n	8002528 <_malloc_r+0x64>
 80024f8:	f104 0208 	add.w	r2, r4, #8
 80024fc:	442a      	add	r2, r5
 80024fe:	f1a2 0108 	sub.w	r1, r2, #8
 8002502:	6856      	ldr	r6, [r2, #4]
 8002504:	428e      	cmp	r6, r1
 8002506:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800250a:	d102      	bne.n	8002512 <_malloc_r+0x4e>
 800250c:	68d6      	ldr	r6, [r2, #12]
 800250e:	42b2      	cmp	r2, r6
 8002510:	d008      	beq.n	8002524 <_malloc_r+0x60>
 8002512:	6873      	ldr	r3, [r6, #4]
 8002514:	68f2      	ldr	r2, [r6, #12]
 8002516:	68b1      	ldr	r1, [r6, #8]
 8002518:	f023 0303 	bic.w	r3, r3, #3
 800251c:	60ca      	str	r2, [r1, #12]
 800251e:	4433      	add	r3, r6
 8002520:	6091      	str	r1, [r2, #8]
 8002522:	e02f      	b.n	8002584 <_malloc_r+0xc0>
 8002524:	3302      	adds	r3, #2
 8002526:	e03d      	b.n	80025a4 <_malloc_r+0xe0>
 8002528:	0a63      	lsrs	r3, r4, #9
 800252a:	d01a      	beq.n	8002562 <_malloc_r+0x9e>
 800252c:	2b04      	cmp	r3, #4
 800252e:	d802      	bhi.n	8002536 <_malloc_r+0x72>
 8002530:	09a3      	lsrs	r3, r4, #6
 8002532:	3338      	adds	r3, #56	; 0x38
 8002534:	e018      	b.n	8002568 <_malloc_r+0xa4>
 8002536:	2b14      	cmp	r3, #20
 8002538:	d801      	bhi.n	800253e <_malloc_r+0x7a>
 800253a:	335b      	adds	r3, #91	; 0x5b
 800253c:	e014      	b.n	8002568 <_malloc_r+0xa4>
 800253e:	2b54      	cmp	r3, #84	; 0x54
 8002540:	d802      	bhi.n	8002548 <_malloc_r+0x84>
 8002542:	0b23      	lsrs	r3, r4, #12
 8002544:	336e      	adds	r3, #110	; 0x6e
 8002546:	e00f      	b.n	8002568 <_malloc_r+0xa4>
 8002548:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800254c:	d802      	bhi.n	8002554 <_malloc_r+0x90>
 800254e:	0be3      	lsrs	r3, r4, #15
 8002550:	3377      	adds	r3, #119	; 0x77
 8002552:	e009      	b.n	8002568 <_malloc_r+0xa4>
 8002554:	f240 5254 	movw	r2, #1364	; 0x554
 8002558:	4293      	cmp	r3, r2
 800255a:	d804      	bhi.n	8002566 <_malloc_r+0xa2>
 800255c:	0ca3      	lsrs	r3, r4, #18
 800255e:	337c      	adds	r3, #124	; 0x7c
 8002560:	e002      	b.n	8002568 <_malloc_r+0xa4>
 8002562:	233f      	movs	r3, #63	; 0x3f
 8002564:	e000      	b.n	8002568 <_malloc_r+0xa4>
 8002566:	237e      	movs	r3, #126	; 0x7e
 8002568:	1c5a      	adds	r2, r3, #1
 800256a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800256e:	f1a2 0008 	sub.w	r0, r2, #8
 8002572:	6856      	ldr	r6, [r2, #4]
 8002574:	e00c      	b.n	8002590 <_malloc_r+0xcc>
 8002576:	2900      	cmp	r1, #0
 8002578:	68f1      	ldr	r1, [r6, #12]
 800257a:	db08      	blt.n	800258e <_malloc_r+0xca>
 800257c:	68b3      	ldr	r3, [r6, #8]
 800257e:	60d9      	str	r1, [r3, #12]
 8002580:	608b      	str	r3, [r1, #8]
 8002582:	18b3      	adds	r3, r6, r2
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	e1a3      	b.n	80028d6 <_malloc_r+0x412>
 800258e:	460e      	mov	r6, r1
 8002590:	4286      	cmp	r6, r0
 8002592:	d006      	beq.n	80025a2 <_malloc_r+0xde>
 8002594:	6872      	ldr	r2, [r6, #4]
 8002596:	f022 0203 	bic.w	r2, r2, #3
 800259a:	1b11      	subs	r1, r2, r4
 800259c:	290f      	cmp	r1, #15
 800259e:	ddea      	ble.n	8002576 <_malloc_r+0xb2>
 80025a0:	3b01      	subs	r3, #1
 80025a2:	3301      	adds	r3, #1
 80025a4:	4a72      	ldr	r2, [pc, #456]	; (8002770 <_malloc_r+0x2ac>)
 80025a6:	692e      	ldr	r6, [r5, #16]
 80025a8:	f102 0708 	add.w	r7, r2, #8
 80025ac:	42be      	cmp	r6, r7
 80025ae:	4639      	mov	r1, r7
 80025b0:	d079      	beq.n	80026a6 <_malloc_r+0x1e2>
 80025b2:	6870      	ldr	r0, [r6, #4]
 80025b4:	f020 0003 	bic.w	r0, r0, #3
 80025b8:	ebc4 0e00 	rsb	lr, r4, r0
 80025bc:	f1be 0f0f 	cmp.w	lr, #15
 80025c0:	dd0d      	ble.n	80025de <_malloc_r+0x11a>
 80025c2:	1933      	adds	r3, r6, r4
 80025c4:	f044 0401 	orr.w	r4, r4, #1
 80025c8:	6074      	str	r4, [r6, #4]
 80025ca:	6153      	str	r3, [r2, #20]
 80025cc:	6113      	str	r3, [r2, #16]
 80025ce:	f04e 0201 	orr.w	r2, lr, #1
 80025d2:	60df      	str	r7, [r3, #12]
 80025d4:	609f      	str	r7, [r3, #8]
 80025d6:	605a      	str	r2, [r3, #4]
 80025d8:	f843 e00e 	str.w	lr, [r3, lr]
 80025dc:	e17b      	b.n	80028d6 <_malloc_r+0x412>
 80025de:	f1be 0f00 	cmp.w	lr, #0
 80025e2:	6157      	str	r7, [r2, #20]
 80025e4:	6117      	str	r7, [r2, #16]
 80025e6:	db05      	blt.n	80025f4 <_malloc_r+0x130>
 80025e8:	4430      	add	r0, r6
 80025ea:	6843      	ldr	r3, [r0, #4]
 80025ec:	f043 0301 	orr.w	r3, r3, #1
 80025f0:	6043      	str	r3, [r0, #4]
 80025f2:	e170      	b.n	80028d6 <_malloc_r+0x412>
 80025f4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80025f8:	d215      	bcs.n	8002626 <_malloc_r+0x162>
 80025fa:	08c0      	lsrs	r0, r0, #3
 80025fc:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8002600:	2701      	movs	r7, #1
 8002602:	fa07 fe0e 	lsl.w	lr, r7, lr
 8002606:	6857      	ldr	r7, [r2, #4]
 8002608:	3001      	adds	r0, #1
 800260a:	ea4e 0707 	orr.w	r7, lr, r7
 800260e:	6057      	str	r7, [r2, #4]
 8002610:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8002614:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8002618:	f8c6 e008 	str.w	lr, [r6, #8]
 800261c:	3f08      	subs	r7, #8
 800261e:	60f7      	str	r7, [r6, #12]
 8002620:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8002624:	e03d      	b.n	80026a2 <_malloc_r+0x1de>
 8002626:	0a42      	lsrs	r2, r0, #9
 8002628:	2a04      	cmp	r2, #4
 800262a:	d802      	bhi.n	8002632 <_malloc_r+0x16e>
 800262c:	0982      	lsrs	r2, r0, #6
 800262e:	3238      	adds	r2, #56	; 0x38
 8002630:	e015      	b.n	800265e <_malloc_r+0x19a>
 8002632:	2a14      	cmp	r2, #20
 8002634:	d801      	bhi.n	800263a <_malloc_r+0x176>
 8002636:	325b      	adds	r2, #91	; 0x5b
 8002638:	e011      	b.n	800265e <_malloc_r+0x19a>
 800263a:	2a54      	cmp	r2, #84	; 0x54
 800263c:	d802      	bhi.n	8002644 <_malloc_r+0x180>
 800263e:	0b02      	lsrs	r2, r0, #12
 8002640:	326e      	adds	r2, #110	; 0x6e
 8002642:	e00c      	b.n	800265e <_malloc_r+0x19a>
 8002644:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8002648:	d802      	bhi.n	8002650 <_malloc_r+0x18c>
 800264a:	0bc2      	lsrs	r2, r0, #15
 800264c:	3277      	adds	r2, #119	; 0x77
 800264e:	e006      	b.n	800265e <_malloc_r+0x19a>
 8002650:	f240 5754 	movw	r7, #1364	; 0x554
 8002654:	42ba      	cmp	r2, r7
 8002656:	bf9a      	itte	ls
 8002658:	0c82      	lsrls	r2, r0, #18
 800265a:	327c      	addls	r2, #124	; 0x7c
 800265c:	227e      	movhi	r2, #126	; 0x7e
 800265e:	1c57      	adds	r7, r2, #1
 8002660:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8002664:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8002668:	f8df c104 	ldr.w	ip, [pc, #260]	; 8002770 <_malloc_r+0x2ac>
 800266c:	45be      	cmp	lr, r7
 800266e:	d10d      	bne.n	800268c <_malloc_r+0x1c8>
 8002670:	2001      	movs	r0, #1
 8002672:	1092      	asrs	r2, r2, #2
 8002674:	fa00 f202 	lsl.w	r2, r0, r2
 8002678:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800267c:	4310      	orrs	r0, r2
 800267e:	f8cc 0004 	str.w	r0, [ip, #4]
 8002682:	4672      	mov	r2, lr
 8002684:	e009      	b.n	800269a <_malloc_r+0x1d6>
 8002686:	68bf      	ldr	r7, [r7, #8]
 8002688:	45be      	cmp	lr, r7
 800268a:	d004      	beq.n	8002696 <_malloc_r+0x1d2>
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	f022 0203 	bic.w	r2, r2, #3
 8002692:	4290      	cmp	r0, r2
 8002694:	d3f7      	bcc.n	8002686 <_malloc_r+0x1c2>
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	46be      	mov	lr, r7
 800269a:	60f2      	str	r2, [r6, #12]
 800269c:	f8c6 e008 	str.w	lr, [r6, #8]
 80026a0:	6096      	str	r6, [r2, #8]
 80026a2:	f8ce 600c 	str.w	r6, [lr, #12]
 80026a6:	2001      	movs	r0, #1
 80026a8:	109a      	asrs	r2, r3, #2
 80026aa:	fa00 f202 	lsl.w	r2, r0, r2
 80026ae:	6868      	ldr	r0, [r5, #4]
 80026b0:	4282      	cmp	r2, r0
 80026b2:	d85f      	bhi.n	8002774 <_malloc_r+0x2b0>
 80026b4:	4202      	tst	r2, r0
 80026b6:	d106      	bne.n	80026c6 <_malloc_r+0x202>
 80026b8:	f023 0303 	bic.w	r3, r3, #3
 80026bc:	0052      	lsls	r2, r2, #1
 80026be:	4202      	tst	r2, r0
 80026c0:	f103 0304 	add.w	r3, r3, #4
 80026c4:	d0fa      	beq.n	80026bc <_malloc_r+0x1f8>
 80026c6:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 80026ca:	46c2      	mov	sl, r8
 80026cc:	469c      	mov	ip, r3
 80026ce:	f8da 600c 	ldr.w	r6, [sl, #12]
 80026d2:	4556      	cmp	r6, sl
 80026d4:	d02c      	beq.n	8002730 <_malloc_r+0x26c>
 80026d6:	6870      	ldr	r0, [r6, #4]
 80026d8:	68f7      	ldr	r7, [r6, #12]
 80026da:	f020 0003 	bic.w	r0, r0, #3
 80026de:	ebc4 0e00 	rsb	lr, r4, r0
 80026e2:	f1be 0f0f 	cmp.w	lr, #15
 80026e6:	dd11      	ble.n	800270c <_malloc_r+0x248>
 80026e8:	1933      	adds	r3, r6, r4
 80026ea:	f044 0401 	orr.w	r4, r4, #1
 80026ee:	6074      	str	r4, [r6, #4]
 80026f0:	f856 2f08 	ldr.w	r2, [r6, #8]!
 80026f4:	60d7      	str	r7, [r2, #12]
 80026f6:	60ba      	str	r2, [r7, #8]
 80026f8:	f04e 0201 	orr.w	r2, lr, #1
 80026fc:	616b      	str	r3, [r5, #20]
 80026fe:	612b      	str	r3, [r5, #16]
 8002700:	60d9      	str	r1, [r3, #12]
 8002702:	6099      	str	r1, [r3, #8]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	f843 e00e 	str.w	lr, [r3, lr]
 800270a:	e00b      	b.n	8002724 <_malloc_r+0x260>
 800270c:	f1be 0f00 	cmp.w	lr, #0
 8002710:	db0c      	blt.n	800272c <_malloc_r+0x268>
 8002712:	1833      	adds	r3, r6, r0
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	f042 0201 	orr.w	r2, r2, #1
 800271a:	605a      	str	r2, [r3, #4]
 800271c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8002720:	60df      	str	r7, [r3, #12]
 8002722:	60bb      	str	r3, [r7, #8]
 8002724:	4648      	mov	r0, r9
 8002726:	f000 f8ee 	bl	8002906 <__malloc_unlock>
 800272a:	e0d8      	b.n	80028de <_malloc_r+0x41a>
 800272c:	463e      	mov	r6, r7
 800272e:	e7d0      	b.n	80026d2 <_malloc_r+0x20e>
 8002730:	f10c 0c01 	add.w	ip, ip, #1
 8002734:	f01c 0f03 	tst.w	ip, #3
 8002738:	f10a 0a08 	add.w	sl, sl, #8
 800273c:	d1c7      	bne.n	80026ce <_malloc_r+0x20a>
 800273e:	0798      	lsls	r0, r3, #30
 8002740:	d104      	bne.n	800274c <_malloc_r+0x288>
 8002742:	686b      	ldr	r3, [r5, #4]
 8002744:	ea23 0302 	bic.w	r3, r3, r2
 8002748:	606b      	str	r3, [r5, #4]
 800274a:	e005      	b.n	8002758 <_malloc_r+0x294>
 800274c:	f858 0908 	ldr.w	r0, [r8], #-8
 8002750:	4580      	cmp	r8, r0
 8002752:	f103 33ff 	add.w	r3, r3, #4294967295
 8002756:	d0f2      	beq.n	800273e <_malloc_r+0x27a>
 8002758:	6868      	ldr	r0, [r5, #4]
 800275a:	0052      	lsls	r2, r2, #1
 800275c:	4282      	cmp	r2, r0
 800275e:	d809      	bhi.n	8002774 <_malloc_r+0x2b0>
 8002760:	b142      	cbz	r2, 8002774 <_malloc_r+0x2b0>
 8002762:	4663      	mov	r3, ip
 8002764:	4202      	tst	r2, r0
 8002766:	d1ae      	bne.n	80026c6 <_malloc_r+0x202>
 8002768:	3304      	adds	r3, #4
 800276a:	0052      	lsls	r2, r2, #1
 800276c:	e7fa      	b.n	8002764 <_malloc_r+0x2a0>
 800276e:	bf00      	nop
 8002770:	20000004 	.word	0x20000004
 8002774:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8002778:	f8db 6004 	ldr.w	r6, [fp, #4]
 800277c:	f026 0603 	bic.w	r6, r6, #3
 8002780:	42b4      	cmp	r4, r6
 8002782:	d803      	bhi.n	800278c <_malloc_r+0x2c8>
 8002784:	1b33      	subs	r3, r6, r4
 8002786:	2b0f      	cmp	r3, #15
 8002788:	f300 809c 	bgt.w	80028c4 <_malloc_r+0x400>
 800278c:	4a56      	ldr	r2, [pc, #344]	; (80028e8 <_malloc_r+0x424>)
 800278e:	4957      	ldr	r1, [pc, #348]	; (80028ec <_malloc_r+0x428>)
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	6808      	ldr	r0, [r1, #0]
 8002794:	9101      	str	r1, [sp, #4]
 8002796:	f102 0810 	add.w	r8, r2, #16
 800279a:	4a55      	ldr	r2, [pc, #340]	; (80028f0 <_malloc_r+0x42c>)
 800279c:	9203      	str	r2, [sp, #12]
 800279e:	3001      	adds	r0, #1
 80027a0:	bf18      	it	ne
 80027a2:	f102 31ff 	addne.w	r1, r2, #4294967295
 80027a6:	44a0      	add	r8, r4
 80027a8:	bf1e      	ittt	ne
 80027aa:	4488      	addne	r8, r1
 80027ac:	4251      	negne	r1, r2
 80027ae:	ea01 0808 	andne.w	r8, r1, r8
 80027b2:	eb0b 0306 	add.w	r3, fp, r6
 80027b6:	4641      	mov	r1, r8
 80027b8:	4648      	mov	r0, r9
 80027ba:	9302      	str	r3, [sp, #8]
 80027bc:	f000 f8a4 	bl	8002908 <_sbrk_r>
 80027c0:	1c42      	adds	r2, r0, #1
 80027c2:	4607      	mov	r7, r0
 80027c4:	d06f      	beq.n	80028a6 <_malloc_r+0x3e2>
 80027c6:	9b02      	ldr	r3, [sp, #8]
 80027c8:	9a03      	ldr	r2, [sp, #12]
 80027ca:	4283      	cmp	r3, r0
 80027cc:	d901      	bls.n	80027d2 <_malloc_r+0x30e>
 80027ce:	45ab      	cmp	fp, r5
 80027d0:	d169      	bne.n	80028a6 <_malloc_r+0x3e2>
 80027d2:	f8df a128 	ldr.w	sl, [pc, #296]	; 80028fc <_malloc_r+0x438>
 80027d6:	f8df c128 	ldr.w	ip, [pc, #296]	; 8002900 <_malloc_r+0x43c>
 80027da:	f8da 0000 	ldr.w	r0, [sl]
 80027de:	42bb      	cmp	r3, r7
 80027e0:	4440      	add	r0, r8
 80027e2:	f8ca 0000 	str.w	r0, [sl]
 80027e6:	d108      	bne.n	80027fa <_malloc_r+0x336>
 80027e8:	ea13 0f0c 	tst.w	r3, ip
 80027ec:	d105      	bne.n	80027fa <_malloc_r+0x336>
 80027ee:	68ab      	ldr	r3, [r5, #8]
 80027f0:	4446      	add	r6, r8
 80027f2:	f046 0601 	orr.w	r6, r6, #1
 80027f6:	605e      	str	r6, [r3, #4]
 80027f8:	e049      	b.n	800288e <_malloc_r+0x3ca>
 80027fa:	9901      	ldr	r1, [sp, #4]
 80027fc:	f8d1 e000 	ldr.w	lr, [r1]
 8002800:	f1be 3fff 	cmp.w	lr, #4294967295
 8002804:	bf15      	itete	ne
 8002806:	1afb      	subne	r3, r7, r3
 8002808:	4b38      	ldreq	r3, [pc, #224]	; (80028ec <_malloc_r+0x428>)
 800280a:	181b      	addne	r3, r3, r0
 800280c:	601f      	streq	r7, [r3, #0]
 800280e:	bf18      	it	ne
 8002810:	f8ca 3000 	strne.w	r3, [sl]
 8002814:	f017 0307 	ands.w	r3, r7, #7
 8002818:	bf1c      	itt	ne
 800281a:	f1c3 0308 	rsbne	r3, r3, #8
 800281e:	18ff      	addne	r7, r7, r3
 8002820:	44b8      	add	r8, r7
 8002822:	441a      	add	r2, r3
 8002824:	ea08 080c 	and.w	r8, r8, ip
 8002828:	ebc8 0802 	rsb	r8, r8, r2
 800282c:	4641      	mov	r1, r8
 800282e:	4648      	mov	r0, r9
 8002830:	f000 f86a 	bl	8002908 <_sbrk_r>
 8002834:	1c43      	adds	r3, r0, #1
 8002836:	bf04      	itt	eq
 8002838:	4638      	moveq	r0, r7
 800283a:	f04f 0800 	moveq.w	r8, #0
 800283e:	f8da 3000 	ldr.w	r3, [sl]
 8002842:	60af      	str	r7, [r5, #8]
 8002844:	1bc2      	subs	r2, r0, r7
 8002846:	4442      	add	r2, r8
 8002848:	4443      	add	r3, r8
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	45ab      	cmp	fp, r5
 8002850:	f8ca 3000 	str.w	r3, [sl]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	d01a      	beq.n	800288e <_malloc_r+0x3ca>
 8002858:	2e0f      	cmp	r6, #15
 800285a:	d802      	bhi.n	8002862 <_malloc_r+0x39e>
 800285c:	2301      	movs	r3, #1
 800285e:	607b      	str	r3, [r7, #4]
 8002860:	e021      	b.n	80028a6 <_malloc_r+0x3e2>
 8002862:	f8db 3004 	ldr.w	r3, [fp, #4]
 8002866:	3e0c      	subs	r6, #12
 8002868:	f026 0607 	bic.w	r6, r6, #7
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	4333      	orrs	r3, r6
 8002872:	f8cb 3004 	str.w	r3, [fp, #4]
 8002876:	eb0b 0306 	add.w	r3, fp, r6
 800287a:	2205      	movs	r2, #5
 800287c:	2e0f      	cmp	r6, #15
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	d904      	bls.n	800288e <_malloc_r+0x3ca>
 8002884:	f10b 0108 	add.w	r1, fp, #8
 8002888:	4648      	mov	r0, r9
 800288a:	f001 febb 	bl	8004604 <_free_r>
 800288e:	4a19      	ldr	r2, [pc, #100]	; (80028f4 <_malloc_r+0x430>)
 8002890:	f8da 3000 	ldr.w	r3, [sl]
 8002894:	6811      	ldr	r1, [r2, #0]
 8002896:	428b      	cmp	r3, r1
 8002898:	bf88      	it	hi
 800289a:	6013      	strhi	r3, [r2, #0]
 800289c:	4a16      	ldr	r2, [pc, #88]	; (80028f8 <_malloc_r+0x434>)
 800289e:	6811      	ldr	r1, [r2, #0]
 80028a0:	428b      	cmp	r3, r1
 80028a2:	bf88      	it	hi
 80028a4:	6013      	strhi	r3, [r2, #0]
 80028a6:	68ab      	ldr	r3, [r5, #8]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	f022 0203 	bic.w	r2, r2, #3
 80028ae:	4294      	cmp	r4, r2
 80028b0:	eba2 0304 	sub.w	r3, r2, r4
 80028b4:	d801      	bhi.n	80028ba <_malloc_r+0x3f6>
 80028b6:	2b0f      	cmp	r3, #15
 80028b8:	dc04      	bgt.n	80028c4 <_malloc_r+0x400>
 80028ba:	4648      	mov	r0, r9
 80028bc:	f000 f823 	bl	8002906 <__malloc_unlock>
 80028c0:	2600      	movs	r6, #0
 80028c2:	e00c      	b.n	80028de <_malloc_r+0x41a>
 80028c4:	68ae      	ldr	r6, [r5, #8]
 80028c6:	f044 0201 	orr.w	r2, r4, #1
 80028ca:	4434      	add	r4, r6
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	6072      	str	r2, [r6, #4]
 80028d2:	60ac      	str	r4, [r5, #8]
 80028d4:	6063      	str	r3, [r4, #4]
 80028d6:	4648      	mov	r0, r9
 80028d8:	f000 f815 	bl	8002906 <__malloc_unlock>
 80028dc:	3608      	adds	r6, #8
 80028de:	4630      	mov	r0, r6
 80028e0:	b005      	add	sp, #20
 80028e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028e6:	bf00      	nop
 80028e8:	20000564 	.word	0x20000564
 80028ec:	20000410 	.word	0x20000410
 80028f0:	00000080 	.word	0x00000080
 80028f4:	20000560 	.word	0x20000560
 80028f8:	2000055c 	.word	0x2000055c
 80028fc:	20000568 	.word	0x20000568
 8002900:	0000007f 	.word	0x0000007f

08002904 <__malloc_lock>:
 8002904:	4770      	bx	lr

08002906 <__malloc_unlock>:
 8002906:	4770      	bx	lr

08002908 <_sbrk_r>:
 8002908:	b538      	push	{r3, r4, r5, lr}
 800290a:	4c06      	ldr	r4, [pc, #24]	; (8002924 <_sbrk_r+0x1c>)
 800290c:	2300      	movs	r3, #0
 800290e:	4605      	mov	r5, r0
 8002910:	4608      	mov	r0, r1
 8002912:	6023      	str	r3, [r4, #0]
 8002914:	f002 fc92 	bl	800523c <_sbrk>
 8002918:	1c43      	adds	r3, r0, #1
 800291a:	d102      	bne.n	8002922 <_sbrk_r+0x1a>
 800291c:	6823      	ldr	r3, [r4, #0]
 800291e:	b103      	cbz	r3, 8002922 <_sbrk_r+0x1a>
 8002920:	602b      	str	r3, [r5, #0]
 8002922:	bd38      	pop	{r3, r4, r5, pc}
 8002924:	20000620 	.word	0x20000620

08002928 <sprintf>:
 8002928:	b40e      	push	{r1, r2, r3}
 800292a:	b500      	push	{lr}
 800292c:	b09c      	sub	sp, #112	; 0x70
 800292e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002932:	ab1d      	add	r3, sp, #116	; 0x74
 8002934:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002938:	9002      	str	r0, [sp, #8]
 800293a:	9006      	str	r0, [sp, #24]
 800293c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002940:	480a      	ldr	r0, [pc, #40]	; (800296c <sprintf+0x44>)
 8002942:	9104      	str	r1, [sp, #16]
 8002944:	9107      	str	r1, [sp, #28]
 8002946:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800294a:	f853 2b04 	ldr.w	r2, [r3], #4
 800294e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002952:	6800      	ldr	r0, [r0, #0]
 8002954:	9301      	str	r3, [sp, #4]
 8002956:	a902      	add	r1, sp, #8
 8002958:	f000 f80a 	bl	8002970 <_svfprintf_r>
 800295c:	9b02      	ldr	r3, [sp, #8]
 800295e:	2200      	movs	r2, #0
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	b01c      	add	sp, #112	; 0x70
 8002964:	f85d eb04 	ldr.w	lr, [sp], #4
 8002968:	b003      	add	sp, #12
 800296a:	4770      	bx	lr
 800296c:	20000504 	.word	0x20000504

08002970 <_svfprintf_r>:
 8002970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002974:	b0bd      	sub	sp, #244	; 0xf4
 8002976:	468b      	mov	fp, r1
 8002978:	9205      	str	r2, [sp, #20]
 800297a:	461f      	mov	r7, r3
 800297c:	4682      	mov	sl, r0
 800297e:	f001 feff 	bl	8004780 <_localeconv_r>
 8002982:	6803      	ldr	r3, [r0, #0]
 8002984:	930d      	str	r3, [sp, #52]	; 0x34
 8002986:	4618      	mov	r0, r3
 8002988:	f7fd fc92 	bl	80002b0 <strlen>
 800298c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8002990:	9008      	str	r0, [sp, #32]
 8002992:	0619      	lsls	r1, r3, #24
 8002994:	d515      	bpl.n	80029c2 <_svfprintf_r+0x52>
 8002996:	f8db 3010 	ldr.w	r3, [fp, #16]
 800299a:	b993      	cbnz	r3, 80029c2 <_svfprintf_r+0x52>
 800299c:	2140      	movs	r1, #64	; 0x40
 800299e:	4650      	mov	r0, sl
 80029a0:	f7ff fd90 	bl	80024c4 <_malloc_r>
 80029a4:	f8cb 0000 	str.w	r0, [fp]
 80029a8:	f8cb 0010 	str.w	r0, [fp, #16]
 80029ac:	b930      	cbnz	r0, 80029bc <_svfprintf_r+0x4c>
 80029ae:	230c      	movs	r3, #12
 80029b0:	f8ca 3000 	str.w	r3, [sl]
 80029b4:	f04f 30ff 	mov.w	r0, #4294967295
 80029b8:	f000 bf95 	b.w	80038e6 <_svfprintf_r+0xf76>
 80029bc:	2340      	movs	r3, #64	; 0x40
 80029be:	f8cb 3014 	str.w	r3, [fp, #20]
 80029c2:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8002c28 <_svfprintf_r+0x2b8>
 80029c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80029ca:	2300      	movs	r3, #0
 80029cc:	ac2c      	add	r4, sp, #176	; 0xb0
 80029ce:	941f      	str	r4, [sp, #124]	; 0x7c
 80029d0:	9321      	str	r3, [sp, #132]	; 0x84
 80029d2:	9320      	str	r3, [sp, #128]	; 0x80
 80029d4:	9304      	str	r3, [sp, #16]
 80029d6:	9311      	str	r3, [sp, #68]	; 0x44
 80029d8:	9310      	str	r3, [sp, #64]	; 0x40
 80029da:	930a      	str	r3, [sp, #40]	; 0x28
 80029dc:	9d05      	ldr	r5, [sp, #20]
 80029de:	462b      	mov	r3, r5
 80029e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029e4:	b11a      	cbz	r2, 80029ee <_svfprintf_r+0x7e>
 80029e6:	2a25      	cmp	r2, #37	; 0x25
 80029e8:	d001      	beq.n	80029ee <_svfprintf_r+0x7e>
 80029ea:	461d      	mov	r5, r3
 80029ec:	e7f7      	b.n	80029de <_svfprintf_r+0x6e>
 80029ee:	9b05      	ldr	r3, [sp, #20]
 80029f0:	1aee      	subs	r6, r5, r3
 80029f2:	d017      	beq.n	8002a24 <_svfprintf_r+0xb4>
 80029f4:	e884 0048 	stmia.w	r4, {r3, r6}
 80029f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80029fa:	4433      	add	r3, r6
 80029fc:	9321      	str	r3, [sp, #132]	; 0x84
 80029fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002a00:	3301      	adds	r3, #1
 8002a02:	2b07      	cmp	r3, #7
 8002a04:	9320      	str	r3, [sp, #128]	; 0x80
 8002a06:	dc01      	bgt.n	8002a0c <_svfprintf_r+0x9c>
 8002a08:	3408      	adds	r4, #8
 8002a0a:	e008      	b.n	8002a1e <_svfprintf_r+0xae>
 8002a0c:	aa1f      	add	r2, sp, #124	; 0x7c
 8002a0e:	4659      	mov	r1, fp
 8002a10:	4650      	mov	r0, sl
 8002a12:	f002 f99b 	bl	8004d4c <__ssprint_r>
 8002a16:	2800      	cmp	r0, #0
 8002a18:	f040 862c 	bne.w	8003674 <_svfprintf_r+0xd04>
 8002a1c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a20:	4433      	add	r3, r6
 8002a22:	930a      	str	r3, [sp, #40]	; 0x28
 8002a24:	782b      	ldrb	r3, [r5, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 861d 	beq.w	8003666 <_svfprintf_r+0xcf6>
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	1c6b      	adds	r3, r5, #1
 8002a30:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002a34:	4611      	mov	r1, r2
 8002a36:	f04f 39ff 	mov.w	r9, #4294967295
 8002a3a:	9209      	str	r2, [sp, #36]	; 0x24
 8002a3c:	4615      	mov	r5, r2
 8002a3e:	200a      	movs	r0, #10
 8002a40:	1c5e      	adds	r6, r3, #1
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	9605      	str	r6, [sp, #20]
 8002a46:	9302      	str	r3, [sp, #8]
 8002a48:	9b02      	ldr	r3, [sp, #8]
 8002a4a:	3b20      	subs	r3, #32
 8002a4c:	2b58      	cmp	r3, #88	; 0x58
 8002a4e:	f200 8263 	bhi.w	8002f18 <_svfprintf_r+0x5a8>
 8002a52:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002a56:	005c      	.short	0x005c
 8002a58:	02610261 	.word	0x02610261
 8002a5c:	0261006b 	.word	0x0261006b
 8002a60:	02610261 	.word	0x02610261
 8002a64:	02610261 	.word	0x02610261
 8002a68:	006e0261 	.word	0x006e0261
 8002a6c:	02610059 	.word	0x02610059
 8002a70:	007c0079 	.word	0x007c0079
 8002a74:	00a30261 	.word	0x00a30261
 8002a78:	00a600a6 	.word	0x00a600a6
 8002a7c:	00a600a6 	.word	0x00a600a6
 8002a80:	00a600a6 	.word	0x00a600a6
 8002a84:	00a600a6 	.word	0x00a600a6
 8002a88:	026100a6 	.word	0x026100a6
 8002a8c:	02610261 	.word	0x02610261
 8002a90:	02610261 	.word	0x02610261
 8002a94:	02610261 	.word	0x02610261
 8002a98:	02610261 	.word	0x02610261
 8002a9c:	00d60261 	.word	0x00d60261
 8002aa0:	0261010b 	.word	0x0261010b
 8002aa4:	0261010b 	.word	0x0261010b
 8002aa8:	02610261 	.word	0x02610261
 8002aac:	00b90261 	.word	0x00b90261
 8002ab0:	02610261 	.word	0x02610261
 8002ab4:	02610152 	.word	0x02610152
 8002ab8:	02610261 	.word	0x02610261
 8002abc:	02610261 	.word	0x02610261
 8002ac0:	02610199 	.word	0x02610199
 8002ac4:	00660261 	.word	0x00660261
 8002ac8:	02610261 	.word	0x02610261
 8002acc:	02610261 	.word	0x02610261
 8002ad0:	02610261 	.word	0x02610261
 8002ad4:	02610261 	.word	0x02610261
 8002ad8:	02610261 	.word	0x02610261
 8002adc:	006100cd 	.word	0x006100cd
 8002ae0:	010b010b 	.word	0x010b010b
 8002ae4:	00bc010b 	.word	0x00bc010b
 8002ae8:	02610061 	.word	0x02610061
 8002aec:	00bf0261 	.word	0x00bf0261
 8002af0:	01340261 	.word	0x01340261
 8002af4:	016f0154 	.word	0x016f0154
 8002af8:	026100ca 	.word	0x026100ca
 8002afc:	02610180 	.word	0x02610180
 8002b00:	0261019b 	.word	0x0261019b
 8002b04:	01b30261 	.word	0x01b30261
 8002b08:	2201      	movs	r2, #1
 8002b0a:	212b      	movs	r1, #43	; 0x2b
 8002b0c:	e002      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002b0e:	b909      	cbnz	r1, 8002b14 <_svfprintf_r+0x1a4>
 8002b10:	2201      	movs	r2, #1
 8002b12:	2120      	movs	r1, #32
 8002b14:	9b05      	ldr	r3, [sp, #20]
 8002b16:	e793      	b.n	8002a40 <_svfprintf_r+0xd0>
 8002b18:	2a00      	cmp	r2, #0
 8002b1a:	d077      	beq.n	8002c0c <_svfprintf_r+0x29c>
 8002b1c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002b20:	e074      	b.n	8002c0c <_svfprintf_r+0x29c>
 8002b22:	b10a      	cbz	r2, 8002b28 <_svfprintf_r+0x1b8>
 8002b24:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002b28:	4b41      	ldr	r3, [pc, #260]	; (8002c30 <_svfprintf_r+0x2c0>)
 8002b2a:	e14b      	b.n	8002dc4 <_svfprintf_r+0x454>
 8002b2c:	f045 0501 	orr.w	r5, r5, #1
 8002b30:	e7f0      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002b32:	683e      	ldr	r6, [r7, #0]
 8002b34:	9609      	str	r6, [sp, #36]	; 0x24
 8002b36:	2e00      	cmp	r6, #0
 8002b38:	f107 0304 	add.w	r3, r7, #4
 8002b3c:	db01      	blt.n	8002b42 <_svfprintf_r+0x1d2>
 8002b3e:	461f      	mov	r7, r3
 8002b40:	e7e8      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002b42:	4276      	negs	r6, r6
 8002b44:	9609      	str	r6, [sp, #36]	; 0x24
 8002b46:	461f      	mov	r7, r3
 8002b48:	f045 0504 	orr.w	r5, r5, #4
 8002b4c:	e7e2      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002b4e:	9e05      	ldr	r6, [sp, #20]
 8002b50:	9b05      	ldr	r3, [sp, #20]
 8002b52:	7836      	ldrb	r6, [r6, #0]
 8002b54:	9602      	str	r6, [sp, #8]
 8002b56:	2e2a      	cmp	r6, #42	; 0x2a
 8002b58:	f103 0301 	add.w	r3, r3, #1
 8002b5c:	d002      	beq.n	8002b64 <_svfprintf_r+0x1f4>
 8002b5e:	f04f 0900 	mov.w	r9, #0
 8002b62:	e00a      	b.n	8002b7a <_svfprintf_r+0x20a>
 8002b64:	f8d7 9000 	ldr.w	r9, [r7]
 8002b68:	9305      	str	r3, [sp, #20]
 8002b6a:	1d3e      	adds	r6, r7, #4
 8002b6c:	f1b9 0f00 	cmp.w	r9, #0
 8002b70:	4637      	mov	r7, r6
 8002b72:	dacf      	bge.n	8002b14 <_svfprintf_r+0x1a4>
 8002b74:	f04f 39ff 	mov.w	r9, #4294967295
 8002b78:	e7cc      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002b7a:	9305      	str	r3, [sp, #20]
 8002b7c:	9b02      	ldr	r3, [sp, #8]
 8002b7e:	3b30      	subs	r3, #48	; 0x30
 8002b80:	2b09      	cmp	r3, #9
 8002b82:	d808      	bhi.n	8002b96 <_svfprintf_r+0x226>
 8002b84:	fb00 3909 	mla	r9, r0, r9, r3
 8002b88:	9b05      	ldr	r3, [sp, #20]
 8002b8a:	461e      	mov	r6, r3
 8002b8c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8002b90:	9302      	str	r3, [sp, #8]
 8002b92:	4633      	mov	r3, r6
 8002b94:	e7f1      	b.n	8002b7a <_svfprintf_r+0x20a>
 8002b96:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8002b9a:	e755      	b.n	8002a48 <_svfprintf_r+0xd8>
 8002b9c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002ba0:	e7b8      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	9309      	str	r3, [sp, #36]	; 0x24
 8002ba6:	9b02      	ldr	r3, [sp, #8]
 8002ba8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8002baa:	3b30      	subs	r3, #48	; 0x30
 8002bac:	fb00 3306 	mla	r3, r0, r6, r3
 8002bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8002bb2:	9b05      	ldr	r3, [sp, #20]
 8002bb4:	461e      	mov	r6, r3
 8002bb6:	f816 3b01 	ldrb.w	r3, [r6], #1
 8002bba:	9302      	str	r3, [sp, #8]
 8002bbc:	9b02      	ldr	r3, [sp, #8]
 8002bbe:	9605      	str	r6, [sp, #20]
 8002bc0:	3b30      	subs	r3, #48	; 0x30
 8002bc2:	2b09      	cmp	r3, #9
 8002bc4:	d9ef      	bls.n	8002ba6 <_svfprintf_r+0x236>
 8002bc6:	e73f      	b.n	8002a48 <_svfprintf_r+0xd8>
 8002bc8:	f045 0508 	orr.w	r5, r5, #8
 8002bcc:	e7a2      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002bce:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8002bd2:	e79f      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002bd4:	9b05      	ldr	r3, [sp, #20]
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	2b6c      	cmp	r3, #108	; 0x6c
 8002bda:	d103      	bne.n	8002be4 <_svfprintf_r+0x274>
 8002bdc:	9b05      	ldr	r3, [sp, #20]
 8002bde:	3301      	adds	r3, #1
 8002be0:	9305      	str	r3, [sp, #20]
 8002be2:	e002      	b.n	8002bea <_svfprintf_r+0x27a>
 8002be4:	f045 0510 	orr.w	r5, r5, #16
 8002be8:	e794      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002bea:	f045 0520 	orr.w	r5, r5, #32
 8002bee:	e791      	b.n	8002b14 <_svfprintf_r+0x1a4>
 8002bf0:	1d3b      	adds	r3, r7, #4
 8002bf2:	9303      	str	r3, [sp, #12]
 8002bf4:	2600      	movs	r6, #0
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002bfc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002c00:	e199      	b.n	8002f36 <_svfprintf_r+0x5c6>
 8002c02:	b10a      	cbz	r2, 8002c08 <_svfprintf_r+0x298>
 8002c04:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002c08:	f045 0510 	orr.w	r5, r5, #16
 8002c0c:	06aa      	lsls	r2, r5, #26
 8002c0e:	d511      	bpl.n	8002c34 <_svfprintf_r+0x2c4>
 8002c10:	3707      	adds	r7, #7
 8002c12:	f027 0707 	bic.w	r7, r7, #7
 8002c16:	f107 0308 	add.w	r3, r7, #8
 8002c1a:	9303      	str	r3, [sp, #12]
 8002c1c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002c20:	e017      	b.n	8002c52 <_svfprintf_r+0x2e2>
 8002c22:	bf00      	nop
 8002c24:	f3af 8000 	nop.w
	...
 8002c30:	080052a5 	.word	0x080052a5
 8002c34:	f015 0f10 	tst.w	r5, #16
 8002c38:	f107 0304 	add.w	r3, r7, #4
 8002c3c:	d002      	beq.n	8002c44 <_svfprintf_r+0x2d4>
 8002c3e:	9303      	str	r3, [sp, #12]
 8002c40:	683e      	ldr	r6, [r7, #0]
 8002c42:	e005      	b.n	8002c50 <_svfprintf_r+0x2e0>
 8002c44:	683e      	ldr	r6, [r7, #0]
 8002c46:	9303      	str	r3, [sp, #12]
 8002c48:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002c4c:	bf18      	it	ne
 8002c4e:	b236      	sxthne	r6, r6
 8002c50:	17f7      	asrs	r7, r6, #31
 8002c52:	2e00      	cmp	r6, #0
 8002c54:	f177 0300 	sbcs.w	r3, r7, #0
 8002c58:	f280 80de 	bge.w	8002e18 <_svfprintf_r+0x4a8>
 8002c5c:	4276      	negs	r6, r6
 8002c5e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8002c62:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8002c66:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002c6a:	e0d5      	b.n	8002e18 <_svfprintf_r+0x4a8>
 8002c6c:	b10a      	cbz	r2, 8002c72 <_svfprintf_r+0x302>
 8002c6e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002c72:	3707      	adds	r7, #7
 8002c74:	f027 0707 	bic.w	r7, r7, #7
 8002c78:	f107 0308 	add.w	r3, r7, #8
 8002c7c:	9303      	str	r3, [sp, #12]
 8002c7e:	ed97 7b00 	vldr	d7, [r7]
 8002c82:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002c86:	9b06      	ldr	r3, [sp, #24]
 8002c88:	9312      	str	r3, [sp, #72]	; 0x48
 8002c8a:	9b07      	ldr	r3, [sp, #28]
 8002c8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c90:	9313      	str	r3, [sp, #76]	; 0x4c
 8002c92:	f04f 32ff 	mov.w	r2, #4294967295
 8002c96:	4bab      	ldr	r3, [pc, #684]	; (8002f44 <_svfprintf_r+0x5d4>)
 8002c98:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002c9c:	f7fd ff62 	bl	8000b64 <__aeabi_dcmpun>
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	f040 84f1 	bne.w	8003688 <_svfprintf_r+0xd18>
 8002ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8002caa:	4ba6      	ldr	r3, [pc, #664]	; (8002f44 <_svfprintf_r+0x5d4>)
 8002cac:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002cb0:	f7fd ff3a 	bl	8000b28 <__aeabi_dcmple>
 8002cb4:	2800      	cmp	r0, #0
 8002cb6:	f040 84e7 	bne.w	8003688 <_svfprintf_r+0xd18>
 8002cba:	f000 bdfd 	b.w	80038b8 <_svfprintf_r+0xf48>
 8002cbe:	b10a      	cbz	r2, 8002cc4 <_svfprintf_r+0x354>
 8002cc0:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002cc4:	f015 0f20 	tst.w	r5, #32
 8002cc8:	f107 0304 	add.w	r3, r7, #4
 8002ccc:	d007      	beq.n	8002cde <_svfprintf_r+0x36e>
 8002cce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	17ce      	asrs	r6, r1, #31
 8002cd4:	4608      	mov	r0, r1
 8002cd6:	4631      	mov	r1, r6
 8002cd8:	e9c2 0100 	strd	r0, r1, [r2]
 8002cdc:	e00b      	b.n	8002cf6 <_svfprintf_r+0x386>
 8002cde:	06e9      	lsls	r1, r5, #27
 8002ce0:	d406      	bmi.n	8002cf0 <_svfprintf_r+0x380>
 8002ce2:	066a      	lsls	r2, r5, #25
 8002ce4:	d504      	bpl.n	8002cf0 <_svfprintf_r+0x380>
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8002cec:	8011      	strh	r1, [r2, #0]
 8002cee:	e002      	b.n	8002cf6 <_svfprintf_r+0x386>
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002cf4:	6011      	str	r1, [r2, #0]
 8002cf6:	461f      	mov	r7, r3
 8002cf8:	e670      	b.n	80029dc <_svfprintf_r+0x6c>
 8002cfa:	f045 0510 	orr.w	r5, r5, #16
 8002cfe:	f015 0320 	ands.w	r3, r5, #32
 8002d02:	d009      	beq.n	8002d18 <_svfprintf_r+0x3a8>
 8002d04:	3707      	adds	r7, #7
 8002d06:	f027 0707 	bic.w	r7, r7, #7
 8002d0a:	f107 0308 	add.w	r3, r7, #8
 8002d0e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002d12:	9303      	str	r3, [sp, #12]
 8002d14:	2300      	movs	r3, #0
 8002d16:	e07b      	b.n	8002e10 <_svfprintf_r+0x4a0>
 8002d18:	1d3a      	adds	r2, r7, #4
 8002d1a:	f015 0110 	ands.w	r1, r5, #16
 8002d1e:	9203      	str	r2, [sp, #12]
 8002d20:	d105      	bne.n	8002d2e <_svfprintf_r+0x3be>
 8002d22:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8002d26:	d002      	beq.n	8002d2e <_svfprintf_r+0x3be>
 8002d28:	883e      	ldrh	r6, [r7, #0]
 8002d2a:	2700      	movs	r7, #0
 8002d2c:	e7f2      	b.n	8002d14 <_svfprintf_r+0x3a4>
 8002d2e:	683e      	ldr	r6, [r7, #0]
 8002d30:	2700      	movs	r7, #0
 8002d32:	e06d      	b.n	8002e10 <_svfprintf_r+0x4a0>
 8002d34:	1d3b      	adds	r3, r7, #4
 8002d36:	9303      	str	r3, [sp, #12]
 8002d38:	2330      	movs	r3, #48	; 0x30
 8002d3a:	2278      	movs	r2, #120	; 0x78
 8002d3c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002d40:	4b81      	ldr	r3, [pc, #516]	; (8002f48 <_svfprintf_r+0x5d8>)
 8002d42:	683e      	ldr	r6, [r7, #0]
 8002d44:	9311      	str	r3, [sp, #68]	; 0x44
 8002d46:	2700      	movs	r7, #0
 8002d48:	f045 0502 	orr.w	r5, r5, #2
 8002d4c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8002d50:	2302      	movs	r3, #2
 8002d52:	9202      	str	r2, [sp, #8]
 8002d54:	e05c      	b.n	8002e10 <_svfprintf_r+0x4a0>
 8002d56:	2600      	movs	r6, #0
 8002d58:	1d3b      	adds	r3, r7, #4
 8002d5a:	45b1      	cmp	r9, r6
 8002d5c:	9303      	str	r3, [sp, #12]
 8002d5e:	f8d7 8000 	ldr.w	r8, [r7]
 8002d62:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002d66:	db0a      	blt.n	8002d7e <_svfprintf_r+0x40e>
 8002d68:	464a      	mov	r2, r9
 8002d6a:	4631      	mov	r1, r6
 8002d6c:	4640      	mov	r0, r8
 8002d6e:	f7fd fa4f 	bl	8000210 <memchr>
 8002d72:	2800      	cmp	r0, #0
 8002d74:	f000 80ea 	beq.w	8002f4c <_svfprintf_r+0x5dc>
 8002d78:	ebc8 0900 	rsb	r9, r8, r0
 8002d7c:	e0e7      	b.n	8002f4e <_svfprintf_r+0x5de>
 8002d7e:	4640      	mov	r0, r8
 8002d80:	f7fd fa96 	bl	80002b0 <strlen>
 8002d84:	4681      	mov	r9, r0
 8002d86:	e0e2      	b.n	8002f4e <_svfprintf_r+0x5de>
 8002d88:	f045 0510 	orr.w	r5, r5, #16
 8002d8c:	06ae      	lsls	r6, r5, #26
 8002d8e:	d508      	bpl.n	8002da2 <_svfprintf_r+0x432>
 8002d90:	3707      	adds	r7, #7
 8002d92:	f027 0707 	bic.w	r7, r7, #7
 8002d96:	f107 0308 	add.w	r3, r7, #8
 8002d9a:	9303      	str	r3, [sp, #12]
 8002d9c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002da0:	e00a      	b.n	8002db8 <_svfprintf_r+0x448>
 8002da2:	1d3b      	adds	r3, r7, #4
 8002da4:	f015 0f10 	tst.w	r5, #16
 8002da8:	9303      	str	r3, [sp, #12]
 8002daa:	d103      	bne.n	8002db4 <_svfprintf_r+0x444>
 8002dac:	0668      	lsls	r0, r5, #25
 8002dae:	d501      	bpl.n	8002db4 <_svfprintf_r+0x444>
 8002db0:	883e      	ldrh	r6, [r7, #0]
 8002db2:	e000      	b.n	8002db6 <_svfprintf_r+0x446>
 8002db4:	683e      	ldr	r6, [r7, #0]
 8002db6:	2700      	movs	r7, #0
 8002db8:	2301      	movs	r3, #1
 8002dba:	e029      	b.n	8002e10 <_svfprintf_r+0x4a0>
 8002dbc:	b10a      	cbz	r2, 8002dc2 <_svfprintf_r+0x452>
 8002dbe:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002dc2:	4b61      	ldr	r3, [pc, #388]	; (8002f48 <_svfprintf_r+0x5d8>)
 8002dc4:	9311      	str	r3, [sp, #68]	; 0x44
 8002dc6:	06a9      	lsls	r1, r5, #26
 8002dc8:	d508      	bpl.n	8002ddc <_svfprintf_r+0x46c>
 8002dca:	3707      	adds	r7, #7
 8002dcc:	f027 0707 	bic.w	r7, r7, #7
 8002dd0:	f107 0308 	add.w	r3, r7, #8
 8002dd4:	9303      	str	r3, [sp, #12]
 8002dd6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002dda:	e00a      	b.n	8002df2 <_svfprintf_r+0x482>
 8002ddc:	1d3b      	adds	r3, r7, #4
 8002dde:	f015 0f10 	tst.w	r5, #16
 8002de2:	9303      	str	r3, [sp, #12]
 8002de4:	d103      	bne.n	8002dee <_svfprintf_r+0x47e>
 8002de6:	066a      	lsls	r2, r5, #25
 8002de8:	d501      	bpl.n	8002dee <_svfprintf_r+0x47e>
 8002dea:	883e      	ldrh	r6, [r7, #0]
 8002dec:	e000      	b.n	8002df0 <_svfprintf_r+0x480>
 8002dee:	683e      	ldr	r6, [r7, #0]
 8002df0:	2700      	movs	r7, #0
 8002df2:	07eb      	lsls	r3, r5, #31
 8002df4:	d50b      	bpl.n	8002e0e <_svfprintf_r+0x49e>
 8002df6:	ea56 0307 	orrs.w	r3, r6, r7
 8002dfa:	d008      	beq.n	8002e0e <_svfprintf_r+0x49e>
 8002dfc:	2330      	movs	r3, #48	; 0x30
 8002dfe:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002e02:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002e06:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8002e0a:	f045 0502 	orr.w	r5, r5, #2
 8002e0e:	2302      	movs	r3, #2
 8002e10:	2200      	movs	r2, #0
 8002e12:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002e16:	e000      	b.n	8002e1a <_svfprintf_r+0x4aa>
 8002e18:	2301      	movs	r3, #1
 8002e1a:	f1b9 0f00 	cmp.w	r9, #0
 8002e1e:	f2c0 855c 	blt.w	80038da <_svfprintf_r+0xf6a>
 8002e22:	ea56 0207 	orrs.w	r2, r6, r7
 8002e26:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8002e2a:	d103      	bne.n	8002e34 <_svfprintf_r+0x4c4>
 8002e2c:	f1b9 0f00 	cmp.w	r9, #0
 8002e30:	d05f      	beq.n	8002ef2 <_svfprintf_r+0x582>
 8002e32:	e006      	b.n	8002e42 <_svfprintf_r+0x4d2>
 8002e34:	460d      	mov	r5, r1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d025      	beq.n	8002e86 <_svfprintf_r+0x516>
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d046      	beq.n	8002ecc <_svfprintf_r+0x55c>
 8002e3e:	4629      	mov	r1, r5
 8002e40:	e007      	b.n	8002e52 <_svfprintf_r+0x4e2>
 8002e42:	460d      	mov	r5, r1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d022      	beq.n	8002e8e <_svfprintf_r+0x51e>
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d03d      	beq.n	8002ec8 <_svfprintf_r+0x558>
 8002e4c:	4629      	mov	r1, r5
 8002e4e:	2600      	movs	r6, #0
 8002e50:	2700      	movs	r7, #0
 8002e52:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002e56:	08f2      	lsrs	r2, r6, #3
 8002e58:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8002e5c:	08f8      	lsrs	r0, r7, #3
 8002e5e:	f006 0307 	and.w	r3, r6, #7
 8002e62:	4607      	mov	r7, r0
 8002e64:	4616      	mov	r6, r2
 8002e66:	3330      	adds	r3, #48	; 0x30
 8002e68:	ea56 0207 	orrs.w	r2, r6, r7
 8002e6c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002e70:	d1f1      	bne.n	8002e56 <_svfprintf_r+0x4e6>
 8002e72:	07e8      	lsls	r0, r5, #31
 8002e74:	d548      	bpl.n	8002f08 <_svfprintf_r+0x598>
 8002e76:	2b30      	cmp	r3, #48	; 0x30
 8002e78:	d046      	beq.n	8002f08 <_svfprintf_r+0x598>
 8002e7a:	2330      	movs	r3, #48	; 0x30
 8002e7c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8002e80:	f108 38ff 	add.w	r8, r8, #4294967295
 8002e84:	e040      	b.n	8002f08 <_svfprintf_r+0x598>
 8002e86:	2f00      	cmp	r7, #0
 8002e88:	bf08      	it	eq
 8002e8a:	2e0a      	cmpeq	r6, #10
 8002e8c:	d205      	bcs.n	8002e9a <_svfprintf_r+0x52a>
 8002e8e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002e92:	3630      	adds	r6, #48	; 0x30
 8002e94:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002e98:	e029      	b.n	8002eee <_svfprintf_r+0x57e>
 8002e9a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002e9e:	4630      	mov	r0, r6
 8002ea0:	4639      	mov	r1, r7
 8002ea2:	220a      	movs	r2, #10
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	f7fd feeb 	bl	8000c80 <__aeabi_uldivmod>
 8002eaa:	3230      	adds	r2, #48	; 0x30
 8002eac:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	4630      	mov	r0, r6
 8002eb4:	4639      	mov	r1, r7
 8002eb6:	220a      	movs	r2, #10
 8002eb8:	f7fd fee2 	bl	8000c80 <__aeabi_uldivmod>
 8002ebc:	4606      	mov	r6, r0
 8002ebe:	460f      	mov	r7, r1
 8002ec0:	ea56 0307 	orrs.w	r3, r6, r7
 8002ec4:	d1eb      	bne.n	8002e9e <_svfprintf_r+0x52e>
 8002ec6:	e012      	b.n	8002eee <_svfprintf_r+0x57e>
 8002ec8:	2600      	movs	r6, #0
 8002eca:	2700      	movs	r7, #0
 8002ecc:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002ed0:	f006 030f 	and.w	r3, r6, #15
 8002ed4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002ed6:	5cd3      	ldrb	r3, [r2, r3]
 8002ed8:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002edc:	0933      	lsrs	r3, r6, #4
 8002ede:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8002ee2:	093a      	lsrs	r2, r7, #4
 8002ee4:	461e      	mov	r6, r3
 8002ee6:	4617      	mov	r7, r2
 8002ee8:	ea56 0307 	orrs.w	r3, r6, r7
 8002eec:	d1f0      	bne.n	8002ed0 <_svfprintf_r+0x560>
 8002eee:	4629      	mov	r1, r5
 8002ef0:	e00a      	b.n	8002f08 <_svfprintf_r+0x598>
 8002ef2:	b93b      	cbnz	r3, 8002f04 <_svfprintf_r+0x594>
 8002ef4:	07ea      	lsls	r2, r5, #31
 8002ef6:	d505      	bpl.n	8002f04 <_svfprintf_r+0x594>
 8002ef8:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002efc:	2330      	movs	r3, #48	; 0x30
 8002efe:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8002f02:	e001      	b.n	8002f08 <_svfprintf_r+0x598>
 8002f04:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002f08:	464e      	mov	r6, r9
 8002f0a:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8002f0e:	ebc8 0909 	rsb	r9, r8, r9
 8002f12:	460d      	mov	r5, r1
 8002f14:	2700      	movs	r7, #0
 8002f16:	e01b      	b.n	8002f50 <_svfprintf_r+0x5e0>
 8002f18:	b10a      	cbz	r2, 8002f1e <_svfprintf_r+0x5ae>
 8002f1a:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002f1e:	9b02      	ldr	r3, [sp, #8]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 83a0 	beq.w	8003666 <_svfprintf_r+0xcf6>
 8002f26:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002f2a:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002f2e:	2600      	movs	r6, #0
 8002f30:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002f34:	9703      	str	r7, [sp, #12]
 8002f36:	f04f 0901 	mov.w	r9, #1
 8002f3a:	4637      	mov	r7, r6
 8002f3c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8002f40:	e006      	b.n	8002f50 <_svfprintf_r+0x5e0>
 8002f42:	bf00      	nop
 8002f44:	7fefffff 	.word	0x7fefffff
 8002f48:	080052b6 	.word	0x080052b6
 8002f4c:	4606      	mov	r6, r0
 8002f4e:	4637      	mov	r7, r6
 8002f50:	454e      	cmp	r6, r9
 8002f52:	4633      	mov	r3, r6
 8002f54:	bfb8      	it	lt
 8002f56:	464b      	movlt	r3, r9
 8002f58:	930b      	str	r3, [sp, #44]	; 0x2c
 8002f5a:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002f5e:	b113      	cbz	r3, 8002f66 <_svfprintf_r+0x5f6>
 8002f60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002f62:	3301      	adds	r3, #1
 8002f64:	930b      	str	r3, [sp, #44]	; 0x2c
 8002f66:	f015 0302 	ands.w	r3, r5, #2
 8002f6a:	9314      	str	r3, [sp, #80]	; 0x50
 8002f6c:	bf1e      	ittt	ne
 8002f6e:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8002f70:	3302      	addne	r3, #2
 8002f72:	930b      	strne	r3, [sp, #44]	; 0x2c
 8002f74:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8002f78:	9315      	str	r3, [sp, #84]	; 0x54
 8002f7a:	d139      	bne.n	8002ff0 <_svfprintf_r+0x680>
 8002f7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f7e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	930c      	str	r3, [sp, #48]	; 0x30
 8002f86:	dd33      	ble.n	8002ff0 <_svfprintf_r+0x680>
 8002f88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002f8a:	2b10      	cmp	r3, #16
 8002f8c:	4ba6      	ldr	r3, [pc, #664]	; (8003228 <_svfprintf_r+0x8b8>)
 8002f8e:	6023      	str	r3, [r4, #0]
 8002f90:	dd18      	ble.n	8002fc4 <_svfprintf_r+0x654>
 8002f92:	2310      	movs	r3, #16
 8002f94:	6063      	str	r3, [r4, #4]
 8002f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f98:	3310      	adds	r3, #16
 8002f9a:	9321      	str	r3, [sp, #132]	; 0x84
 8002f9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	2b07      	cmp	r3, #7
 8002fa2:	9320      	str	r3, [sp, #128]	; 0x80
 8002fa4:	dc01      	bgt.n	8002faa <_svfprintf_r+0x63a>
 8002fa6:	3408      	adds	r4, #8
 8002fa8:	e008      	b.n	8002fbc <_svfprintf_r+0x64c>
 8002faa:	aa1f      	add	r2, sp, #124	; 0x7c
 8002fac:	4659      	mov	r1, fp
 8002fae:	4650      	mov	r0, sl
 8002fb0:	f001 fecc 	bl	8004d4c <__ssprint_r>
 8002fb4:	2800      	cmp	r0, #0
 8002fb6:	f040 835d 	bne.w	8003674 <_svfprintf_r+0xd04>
 8002fba:	ac2c      	add	r4, sp, #176	; 0xb0
 8002fbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002fbe:	3b10      	subs	r3, #16
 8002fc0:	930c      	str	r3, [sp, #48]	; 0x30
 8002fc2:	e7e1      	b.n	8002f88 <_svfprintf_r+0x618>
 8002fc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002fc6:	6063      	str	r3, [r4, #4]
 8002fc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002fca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002fcc:	4413      	add	r3, r2
 8002fce:	9321      	str	r3, [sp, #132]	; 0x84
 8002fd0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	2b07      	cmp	r3, #7
 8002fd6:	9320      	str	r3, [sp, #128]	; 0x80
 8002fd8:	dc01      	bgt.n	8002fde <_svfprintf_r+0x66e>
 8002fda:	3408      	adds	r4, #8
 8002fdc:	e008      	b.n	8002ff0 <_svfprintf_r+0x680>
 8002fde:	aa1f      	add	r2, sp, #124	; 0x7c
 8002fe0:	4659      	mov	r1, fp
 8002fe2:	4650      	mov	r0, sl
 8002fe4:	f001 feb2 	bl	8004d4c <__ssprint_r>
 8002fe8:	2800      	cmp	r0, #0
 8002fea:	f040 8343 	bne.w	8003674 <_svfprintf_r+0xd04>
 8002fee:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ff0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002ff4:	b1bb      	cbz	r3, 8003026 <_svfprintf_r+0x6b6>
 8002ff6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8002ffa:	6023      	str	r3, [r4, #0]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	6063      	str	r3, [r4, #4]
 8003000:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003002:	3301      	adds	r3, #1
 8003004:	9321      	str	r3, [sp, #132]	; 0x84
 8003006:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003008:	3301      	adds	r3, #1
 800300a:	2b07      	cmp	r3, #7
 800300c:	9320      	str	r3, [sp, #128]	; 0x80
 800300e:	dc01      	bgt.n	8003014 <_svfprintf_r+0x6a4>
 8003010:	3408      	adds	r4, #8
 8003012:	e008      	b.n	8003026 <_svfprintf_r+0x6b6>
 8003014:	aa1f      	add	r2, sp, #124	; 0x7c
 8003016:	4659      	mov	r1, fp
 8003018:	4650      	mov	r0, sl
 800301a:	f001 fe97 	bl	8004d4c <__ssprint_r>
 800301e:	2800      	cmp	r0, #0
 8003020:	f040 8328 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003024:	ac2c      	add	r4, sp, #176	; 0xb0
 8003026:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003028:	b1b3      	cbz	r3, 8003058 <_svfprintf_r+0x6e8>
 800302a:	ab18      	add	r3, sp, #96	; 0x60
 800302c:	6023      	str	r3, [r4, #0]
 800302e:	2302      	movs	r3, #2
 8003030:	6063      	str	r3, [r4, #4]
 8003032:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003034:	3302      	adds	r3, #2
 8003036:	9321      	str	r3, [sp, #132]	; 0x84
 8003038:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800303a:	3301      	adds	r3, #1
 800303c:	2b07      	cmp	r3, #7
 800303e:	9320      	str	r3, [sp, #128]	; 0x80
 8003040:	dc01      	bgt.n	8003046 <_svfprintf_r+0x6d6>
 8003042:	3408      	adds	r4, #8
 8003044:	e008      	b.n	8003058 <_svfprintf_r+0x6e8>
 8003046:	aa1f      	add	r2, sp, #124	; 0x7c
 8003048:	4659      	mov	r1, fp
 800304a:	4650      	mov	r0, sl
 800304c:	f001 fe7e 	bl	8004d4c <__ssprint_r>
 8003050:	2800      	cmp	r0, #0
 8003052:	f040 830f 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003056:	ac2c      	add	r4, sp, #176	; 0xb0
 8003058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800305a:	2b80      	cmp	r3, #128	; 0x80
 800305c:	d135      	bne.n	80030ca <_svfprintf_r+0x75a>
 800305e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003060:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	2b00      	cmp	r3, #0
 8003066:	dd30      	ble.n	80030ca <_svfprintf_r+0x75a>
 8003068:	4a70      	ldr	r2, [pc, #448]	; (800322c <_svfprintf_r+0x8bc>)
 800306a:	6022      	str	r2, [r4, #0]
 800306c:	2b10      	cmp	r3, #16
 800306e:	dd18      	ble.n	80030a2 <_svfprintf_r+0x732>
 8003070:	2210      	movs	r2, #16
 8003072:	6062      	str	r2, [r4, #4]
 8003074:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003076:	3210      	adds	r2, #16
 8003078:	9221      	str	r2, [sp, #132]	; 0x84
 800307a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800307c:	3201      	adds	r2, #1
 800307e:	2a07      	cmp	r2, #7
 8003080:	9220      	str	r2, [sp, #128]	; 0x80
 8003082:	dc01      	bgt.n	8003088 <_svfprintf_r+0x718>
 8003084:	3408      	adds	r4, #8
 8003086:	e00a      	b.n	800309e <_svfprintf_r+0x72e>
 8003088:	aa1f      	add	r2, sp, #124	; 0x7c
 800308a:	4659      	mov	r1, fp
 800308c:	4650      	mov	r0, sl
 800308e:	930c      	str	r3, [sp, #48]	; 0x30
 8003090:	f001 fe5c 	bl	8004d4c <__ssprint_r>
 8003094:	2800      	cmp	r0, #0
 8003096:	f040 82ed 	bne.w	8003674 <_svfprintf_r+0xd04>
 800309a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800309c:	ac2c      	add	r4, sp, #176	; 0xb0
 800309e:	3b10      	subs	r3, #16
 80030a0:	e7e2      	b.n	8003068 <_svfprintf_r+0x6f8>
 80030a2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80030a4:	6063      	str	r3, [r4, #4]
 80030a6:	4413      	add	r3, r2
 80030a8:	9321      	str	r3, [sp, #132]	; 0x84
 80030aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030ac:	3301      	adds	r3, #1
 80030ae:	2b07      	cmp	r3, #7
 80030b0:	9320      	str	r3, [sp, #128]	; 0x80
 80030b2:	dc01      	bgt.n	80030b8 <_svfprintf_r+0x748>
 80030b4:	3408      	adds	r4, #8
 80030b6:	e008      	b.n	80030ca <_svfprintf_r+0x75a>
 80030b8:	aa1f      	add	r2, sp, #124	; 0x7c
 80030ba:	4659      	mov	r1, fp
 80030bc:	4650      	mov	r0, sl
 80030be:	f001 fe45 	bl	8004d4c <__ssprint_r>
 80030c2:	2800      	cmp	r0, #0
 80030c4:	f040 82d6 	bne.w	8003674 <_svfprintf_r+0xd04>
 80030c8:	ac2c      	add	r4, sp, #176	; 0xb0
 80030ca:	ebc9 0606 	rsb	r6, r9, r6
 80030ce:	2e00      	cmp	r6, #0
 80030d0:	dd2e      	ble.n	8003130 <_svfprintf_r+0x7c0>
 80030d2:	4b56      	ldr	r3, [pc, #344]	; (800322c <_svfprintf_r+0x8bc>)
 80030d4:	6023      	str	r3, [r4, #0]
 80030d6:	2e10      	cmp	r6, #16
 80030d8:	dd16      	ble.n	8003108 <_svfprintf_r+0x798>
 80030da:	2310      	movs	r3, #16
 80030dc:	6063      	str	r3, [r4, #4]
 80030de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030e0:	3310      	adds	r3, #16
 80030e2:	9321      	str	r3, [sp, #132]	; 0x84
 80030e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030e6:	3301      	adds	r3, #1
 80030e8:	2b07      	cmp	r3, #7
 80030ea:	9320      	str	r3, [sp, #128]	; 0x80
 80030ec:	dc01      	bgt.n	80030f2 <_svfprintf_r+0x782>
 80030ee:	3408      	adds	r4, #8
 80030f0:	e008      	b.n	8003104 <_svfprintf_r+0x794>
 80030f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80030f4:	4659      	mov	r1, fp
 80030f6:	4650      	mov	r0, sl
 80030f8:	f001 fe28 	bl	8004d4c <__ssprint_r>
 80030fc:	2800      	cmp	r0, #0
 80030fe:	f040 82b9 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003102:	ac2c      	add	r4, sp, #176	; 0xb0
 8003104:	3e10      	subs	r6, #16
 8003106:	e7e4      	b.n	80030d2 <_svfprintf_r+0x762>
 8003108:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800310a:	9821      	ldr	r0, [sp, #132]	; 0x84
 800310c:	6066      	str	r6, [r4, #4]
 800310e:	3301      	adds	r3, #1
 8003110:	4406      	add	r6, r0
 8003112:	2b07      	cmp	r3, #7
 8003114:	9621      	str	r6, [sp, #132]	; 0x84
 8003116:	9320      	str	r3, [sp, #128]	; 0x80
 8003118:	dc01      	bgt.n	800311e <_svfprintf_r+0x7ae>
 800311a:	3408      	adds	r4, #8
 800311c:	e008      	b.n	8003130 <_svfprintf_r+0x7c0>
 800311e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003120:	4659      	mov	r1, fp
 8003122:	4650      	mov	r0, sl
 8003124:	f001 fe12 	bl	8004d4c <__ssprint_r>
 8003128:	2800      	cmp	r0, #0
 800312a:	f040 82a3 	bne.w	8003674 <_svfprintf_r+0xd04>
 800312e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003130:	05eb      	lsls	r3, r5, #23
 8003132:	d414      	bmi.n	800315e <_svfprintf_r+0x7ee>
 8003134:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003136:	e884 0300 	stmia.w	r4, {r8, r9}
 800313a:	444b      	add	r3, r9
 800313c:	9321      	str	r3, [sp, #132]	; 0x84
 800313e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003140:	3301      	adds	r3, #1
 8003142:	2b07      	cmp	r3, #7
 8003144:	9320      	str	r3, [sp, #128]	; 0x80
 8003146:	f340 8244 	ble.w	80035d2 <_svfprintf_r+0xc62>
 800314a:	aa1f      	add	r2, sp, #124	; 0x7c
 800314c:	4659      	mov	r1, fp
 800314e:	4650      	mov	r0, sl
 8003150:	f001 fdfc 	bl	8004d4c <__ssprint_r>
 8003154:	2800      	cmp	r0, #0
 8003156:	f040 828d 	bne.w	8003674 <_svfprintf_r+0xd04>
 800315a:	ac2c      	add	r4, sp, #176	; 0xb0
 800315c:	e23a      	b.n	80035d4 <_svfprintf_r+0xc64>
 800315e:	9b02      	ldr	r3, [sp, #8]
 8003160:	2b65      	cmp	r3, #101	; 0x65
 8003162:	f340 81ad 	ble.w	80034c0 <_svfprintf_r+0xb50>
 8003166:	2200      	movs	r2, #0
 8003168:	2300      	movs	r3, #0
 800316a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800316e:	f7fd fcc7 	bl	8000b00 <__aeabi_dcmpeq>
 8003172:	2800      	cmp	r0, #0
 8003174:	d05e      	beq.n	8003234 <_svfprintf_r+0x8c4>
 8003176:	4b2e      	ldr	r3, [pc, #184]	; (8003230 <_svfprintf_r+0x8c0>)
 8003178:	6023      	str	r3, [r4, #0]
 800317a:	2301      	movs	r3, #1
 800317c:	6063      	str	r3, [r4, #4]
 800317e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003180:	3301      	adds	r3, #1
 8003182:	9321      	str	r3, [sp, #132]	; 0x84
 8003184:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003186:	3301      	adds	r3, #1
 8003188:	2b07      	cmp	r3, #7
 800318a:	9320      	str	r3, [sp, #128]	; 0x80
 800318c:	dc01      	bgt.n	8003192 <_svfprintf_r+0x822>
 800318e:	3408      	adds	r4, #8
 8003190:	e008      	b.n	80031a4 <_svfprintf_r+0x834>
 8003192:	aa1f      	add	r2, sp, #124	; 0x7c
 8003194:	4659      	mov	r1, fp
 8003196:	4650      	mov	r0, sl
 8003198:	f001 fdd8 	bl	8004d4c <__ssprint_r>
 800319c:	2800      	cmp	r0, #0
 800319e:	f040 8269 	bne.w	8003674 <_svfprintf_r+0xd04>
 80031a2:	ac2c      	add	r4, sp, #176	; 0xb0
 80031a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80031a6:	9a04      	ldr	r2, [sp, #16]
 80031a8:	4293      	cmp	r3, r2
 80031aa:	db02      	blt.n	80031b2 <_svfprintf_r+0x842>
 80031ac:	07ee      	lsls	r6, r5, #31
 80031ae:	f140 8211 	bpl.w	80035d4 <_svfprintf_r+0xc64>
 80031b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031b4:	6023      	str	r3, [r4, #0]
 80031b6:	9b08      	ldr	r3, [sp, #32]
 80031b8:	6063      	str	r3, [r4, #4]
 80031ba:	9a08      	ldr	r2, [sp, #32]
 80031bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031be:	4413      	add	r3, r2
 80031c0:	9321      	str	r3, [sp, #132]	; 0x84
 80031c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80031c4:	3301      	adds	r3, #1
 80031c6:	2b07      	cmp	r3, #7
 80031c8:	9320      	str	r3, [sp, #128]	; 0x80
 80031ca:	dc01      	bgt.n	80031d0 <_svfprintf_r+0x860>
 80031cc:	3408      	adds	r4, #8
 80031ce:	e008      	b.n	80031e2 <_svfprintf_r+0x872>
 80031d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80031d2:	4659      	mov	r1, fp
 80031d4:	4650      	mov	r0, sl
 80031d6:	f001 fdb9 	bl	8004d4c <__ssprint_r>
 80031da:	2800      	cmp	r0, #0
 80031dc:	f040 824a 	bne.w	8003674 <_svfprintf_r+0xd04>
 80031e0:	ac2c      	add	r4, sp, #176	; 0xb0
 80031e2:	9b04      	ldr	r3, [sp, #16]
 80031e4:	1e5e      	subs	r6, r3, #1
 80031e6:	2e00      	cmp	r6, #0
 80031e8:	f340 81f4 	ble.w	80035d4 <_svfprintf_r+0xc64>
 80031ec:	4f0f      	ldr	r7, [pc, #60]	; (800322c <_svfprintf_r+0x8bc>)
 80031ee:	f04f 0810 	mov.w	r8, #16
 80031f2:	2e10      	cmp	r6, #16
 80031f4:	f340 8159 	ble.w	80034aa <_svfprintf_r+0xb3a>
 80031f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031fa:	3310      	adds	r3, #16
 80031fc:	9321      	str	r3, [sp, #132]	; 0x84
 80031fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003200:	3301      	adds	r3, #1
 8003202:	2b07      	cmp	r3, #7
 8003204:	e884 0180 	stmia.w	r4, {r7, r8}
 8003208:	9320      	str	r3, [sp, #128]	; 0x80
 800320a:	dc01      	bgt.n	8003210 <_svfprintf_r+0x8a0>
 800320c:	3408      	adds	r4, #8
 800320e:	e008      	b.n	8003222 <_svfprintf_r+0x8b2>
 8003210:	aa1f      	add	r2, sp, #124	; 0x7c
 8003212:	4659      	mov	r1, fp
 8003214:	4650      	mov	r0, sl
 8003216:	f001 fd99 	bl	8004d4c <__ssprint_r>
 800321a:	2800      	cmp	r0, #0
 800321c:	f040 822a 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003220:	ac2c      	add	r4, sp, #176	; 0xb0
 8003222:	3e10      	subs	r6, #16
 8003224:	e7e5      	b.n	80031f2 <_svfprintf_r+0x882>
 8003226:	bf00      	nop
 8003228:	080052c9 	.word	0x080052c9
 800322c:	08005285 	.word	0x08005285
 8003230:	080052c7 	.word	0x080052c7
 8003234:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003236:	2b00      	cmp	r3, #0
 8003238:	dc7c      	bgt.n	8003334 <_svfprintf_r+0x9c4>
 800323a:	4b9f      	ldr	r3, [pc, #636]	; (80034b8 <_svfprintf_r+0xb48>)
 800323c:	6023      	str	r3, [r4, #0]
 800323e:	2301      	movs	r3, #1
 8003240:	6063      	str	r3, [r4, #4]
 8003242:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003244:	3301      	adds	r3, #1
 8003246:	9321      	str	r3, [sp, #132]	; 0x84
 8003248:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800324a:	3301      	adds	r3, #1
 800324c:	2b07      	cmp	r3, #7
 800324e:	9320      	str	r3, [sp, #128]	; 0x80
 8003250:	dc01      	bgt.n	8003256 <_svfprintf_r+0x8e6>
 8003252:	3408      	adds	r4, #8
 8003254:	e008      	b.n	8003268 <_svfprintf_r+0x8f8>
 8003256:	aa1f      	add	r2, sp, #124	; 0x7c
 8003258:	4659      	mov	r1, fp
 800325a:	4650      	mov	r0, sl
 800325c:	f001 fd76 	bl	8004d4c <__ssprint_r>
 8003260:	2800      	cmp	r0, #0
 8003262:	f040 8207 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003266:	ac2c      	add	r4, sp, #176	; 0xb0
 8003268:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800326a:	b923      	cbnz	r3, 8003276 <_svfprintf_r+0x906>
 800326c:	9b04      	ldr	r3, [sp, #16]
 800326e:	b913      	cbnz	r3, 8003276 <_svfprintf_r+0x906>
 8003270:	07e8      	lsls	r0, r5, #31
 8003272:	f140 81af 	bpl.w	80035d4 <_svfprintf_r+0xc64>
 8003276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003278:	6023      	str	r3, [r4, #0]
 800327a:	9b08      	ldr	r3, [sp, #32]
 800327c:	6063      	str	r3, [r4, #4]
 800327e:	9a08      	ldr	r2, [sp, #32]
 8003280:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003282:	4413      	add	r3, r2
 8003284:	9321      	str	r3, [sp, #132]	; 0x84
 8003286:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003288:	3301      	adds	r3, #1
 800328a:	2b07      	cmp	r3, #7
 800328c:	9320      	str	r3, [sp, #128]	; 0x80
 800328e:	dc02      	bgt.n	8003296 <_svfprintf_r+0x926>
 8003290:	f104 0308 	add.w	r3, r4, #8
 8003294:	e008      	b.n	80032a8 <_svfprintf_r+0x938>
 8003296:	aa1f      	add	r2, sp, #124	; 0x7c
 8003298:	4659      	mov	r1, fp
 800329a:	4650      	mov	r0, sl
 800329c:	f001 fd56 	bl	8004d4c <__ssprint_r>
 80032a0:	2800      	cmp	r0, #0
 80032a2:	f040 81e7 	bne.w	8003674 <_svfprintf_r+0xd04>
 80032a6:	ab2c      	add	r3, sp, #176	; 0xb0
 80032a8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80032aa:	4276      	negs	r6, r6
 80032ac:	2e00      	cmp	r6, #0
 80032ae:	dd30      	ble.n	8003312 <_svfprintf_r+0x9a2>
 80032b0:	4f82      	ldr	r7, [pc, #520]	; (80034bc <_svfprintf_r+0xb4c>)
 80032b2:	2410      	movs	r4, #16
 80032b4:	2e10      	cmp	r6, #16
 80032b6:	dd16      	ble.n	80032e6 <_svfprintf_r+0x976>
 80032b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80032ba:	601f      	str	r7, [r3, #0]
 80032bc:	3210      	adds	r2, #16
 80032be:	9221      	str	r2, [sp, #132]	; 0x84
 80032c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80032c2:	605c      	str	r4, [r3, #4]
 80032c4:	3201      	adds	r2, #1
 80032c6:	2a07      	cmp	r2, #7
 80032c8:	9220      	str	r2, [sp, #128]	; 0x80
 80032ca:	dc01      	bgt.n	80032d0 <_svfprintf_r+0x960>
 80032cc:	3308      	adds	r3, #8
 80032ce:	e008      	b.n	80032e2 <_svfprintf_r+0x972>
 80032d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80032d2:	4659      	mov	r1, fp
 80032d4:	4650      	mov	r0, sl
 80032d6:	f001 fd39 	bl	8004d4c <__ssprint_r>
 80032da:	2800      	cmp	r0, #0
 80032dc:	f040 81ca 	bne.w	8003674 <_svfprintf_r+0xd04>
 80032e0:	ab2c      	add	r3, sp, #176	; 0xb0
 80032e2:	3e10      	subs	r6, #16
 80032e4:	e7e6      	b.n	80032b4 <_svfprintf_r+0x944>
 80032e6:	4a75      	ldr	r2, [pc, #468]	; (80034bc <_svfprintf_r+0xb4c>)
 80032e8:	e883 0044 	stmia.w	r3, {r2, r6}
 80032ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80032ee:	4416      	add	r6, r2
 80032f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80032f2:	9621      	str	r6, [sp, #132]	; 0x84
 80032f4:	3201      	adds	r2, #1
 80032f6:	2a07      	cmp	r2, #7
 80032f8:	9220      	str	r2, [sp, #128]	; 0x80
 80032fa:	dc01      	bgt.n	8003300 <_svfprintf_r+0x990>
 80032fc:	3308      	adds	r3, #8
 80032fe:	e008      	b.n	8003312 <_svfprintf_r+0x9a2>
 8003300:	aa1f      	add	r2, sp, #124	; 0x7c
 8003302:	4659      	mov	r1, fp
 8003304:	4650      	mov	r0, sl
 8003306:	f001 fd21 	bl	8004d4c <__ssprint_r>
 800330a:	2800      	cmp	r0, #0
 800330c:	f040 81b2 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003310:	ab2c      	add	r3, sp, #176	; 0xb0
 8003312:	9a04      	ldr	r2, [sp, #16]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	9904      	ldr	r1, [sp, #16]
 8003318:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800331a:	f8c3 8000 	str.w	r8, [r3]
 800331e:	440a      	add	r2, r1
 8003320:	9221      	str	r2, [sp, #132]	; 0x84
 8003322:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003324:	3201      	adds	r2, #1
 8003326:	2a07      	cmp	r2, #7
 8003328:	9220      	str	r2, [sp, #128]	; 0x80
 800332a:	f73f af0e 	bgt.w	800314a <_svfprintf_r+0x7da>
 800332e:	f103 0408 	add.w	r4, r3, #8
 8003332:	e14f      	b.n	80035d4 <_svfprintf_r+0xc64>
 8003334:	9b04      	ldr	r3, [sp, #16]
 8003336:	42bb      	cmp	r3, r7
 8003338:	bfa8      	it	ge
 800333a:	463b      	movge	r3, r7
 800333c:	2b00      	cmp	r3, #0
 800333e:	461e      	mov	r6, r3
 8003340:	dd15      	ble.n	800336e <_svfprintf_r+0x9fe>
 8003342:	6063      	str	r3, [r4, #4]
 8003344:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003346:	f8c4 8000 	str.w	r8, [r4]
 800334a:	4433      	add	r3, r6
 800334c:	9321      	str	r3, [sp, #132]	; 0x84
 800334e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003350:	3301      	adds	r3, #1
 8003352:	2b07      	cmp	r3, #7
 8003354:	9320      	str	r3, [sp, #128]	; 0x80
 8003356:	dc01      	bgt.n	800335c <_svfprintf_r+0x9ec>
 8003358:	3408      	adds	r4, #8
 800335a:	e008      	b.n	800336e <_svfprintf_r+0x9fe>
 800335c:	aa1f      	add	r2, sp, #124	; 0x7c
 800335e:	4659      	mov	r1, fp
 8003360:	4650      	mov	r0, sl
 8003362:	f001 fcf3 	bl	8004d4c <__ssprint_r>
 8003366:	2800      	cmp	r0, #0
 8003368:	f040 8184 	bne.w	8003674 <_svfprintf_r+0xd04>
 800336c:	ac2c      	add	r4, sp, #176	; 0xb0
 800336e:	2e00      	cmp	r6, #0
 8003370:	bfac      	ite	ge
 8003372:	1bbe      	subge	r6, r7, r6
 8003374:	463e      	movlt	r6, r7
 8003376:	2e00      	cmp	r6, #0
 8003378:	dd30      	ble.n	80033dc <_svfprintf_r+0xa6c>
 800337a:	f04f 0910 	mov.w	r9, #16
 800337e:	4b4f      	ldr	r3, [pc, #316]	; (80034bc <_svfprintf_r+0xb4c>)
 8003380:	6023      	str	r3, [r4, #0]
 8003382:	2e10      	cmp	r6, #16
 8003384:	dd16      	ble.n	80033b4 <_svfprintf_r+0xa44>
 8003386:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003388:	f8c4 9004 	str.w	r9, [r4, #4]
 800338c:	3310      	adds	r3, #16
 800338e:	9321      	str	r3, [sp, #132]	; 0x84
 8003390:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003392:	3301      	adds	r3, #1
 8003394:	2b07      	cmp	r3, #7
 8003396:	9320      	str	r3, [sp, #128]	; 0x80
 8003398:	dc01      	bgt.n	800339e <_svfprintf_r+0xa2e>
 800339a:	3408      	adds	r4, #8
 800339c:	e008      	b.n	80033b0 <_svfprintf_r+0xa40>
 800339e:	aa1f      	add	r2, sp, #124	; 0x7c
 80033a0:	4659      	mov	r1, fp
 80033a2:	4650      	mov	r0, sl
 80033a4:	f001 fcd2 	bl	8004d4c <__ssprint_r>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	f040 8163 	bne.w	8003674 <_svfprintf_r+0xd04>
 80033ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80033b0:	3e10      	subs	r6, #16
 80033b2:	e7e4      	b.n	800337e <_svfprintf_r+0xa0e>
 80033b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80033b6:	6066      	str	r6, [r4, #4]
 80033b8:	441e      	add	r6, r3
 80033ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80033bc:	9621      	str	r6, [sp, #132]	; 0x84
 80033be:	3301      	adds	r3, #1
 80033c0:	2b07      	cmp	r3, #7
 80033c2:	9320      	str	r3, [sp, #128]	; 0x80
 80033c4:	dc01      	bgt.n	80033ca <_svfprintf_r+0xa5a>
 80033c6:	3408      	adds	r4, #8
 80033c8:	e008      	b.n	80033dc <_svfprintf_r+0xa6c>
 80033ca:	aa1f      	add	r2, sp, #124	; 0x7c
 80033cc:	4659      	mov	r1, fp
 80033ce:	4650      	mov	r0, sl
 80033d0:	f001 fcbc 	bl	8004d4c <__ssprint_r>
 80033d4:	2800      	cmp	r0, #0
 80033d6:	f040 814d 	bne.w	8003674 <_svfprintf_r+0xd04>
 80033da:	ac2c      	add	r4, sp, #176	; 0xb0
 80033dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80033de:	9a04      	ldr	r2, [sp, #16]
 80033e0:	4293      	cmp	r3, r2
 80033e2:	4447      	add	r7, r8
 80033e4:	db01      	blt.n	80033ea <_svfprintf_r+0xa7a>
 80033e6:	07e9      	lsls	r1, r5, #31
 80033e8:	d517      	bpl.n	800341a <_svfprintf_r+0xaaa>
 80033ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80033ec:	6023      	str	r3, [r4, #0]
 80033ee:	9b08      	ldr	r3, [sp, #32]
 80033f0:	6063      	str	r3, [r4, #4]
 80033f2:	9a08      	ldr	r2, [sp, #32]
 80033f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80033f6:	4413      	add	r3, r2
 80033f8:	9321      	str	r3, [sp, #132]	; 0x84
 80033fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80033fc:	3301      	adds	r3, #1
 80033fe:	2b07      	cmp	r3, #7
 8003400:	9320      	str	r3, [sp, #128]	; 0x80
 8003402:	dc01      	bgt.n	8003408 <_svfprintf_r+0xa98>
 8003404:	3408      	adds	r4, #8
 8003406:	e008      	b.n	800341a <_svfprintf_r+0xaaa>
 8003408:	aa1f      	add	r2, sp, #124	; 0x7c
 800340a:	4659      	mov	r1, fp
 800340c:	4650      	mov	r0, sl
 800340e:	f001 fc9d 	bl	8004d4c <__ssprint_r>
 8003412:	2800      	cmp	r0, #0
 8003414:	f040 812e 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003418:	ac2c      	add	r4, sp, #176	; 0xb0
 800341a:	9b04      	ldr	r3, [sp, #16]
 800341c:	9a04      	ldr	r2, [sp, #16]
 800341e:	eb08 0603 	add.w	r6, r8, r3
 8003422:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003424:	1bf6      	subs	r6, r6, r7
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	429e      	cmp	r6, r3
 800342a:	bfa8      	it	ge
 800342c:	461e      	movge	r6, r3
 800342e:	2e00      	cmp	r6, #0
 8003430:	dd14      	ble.n	800345c <_svfprintf_r+0xaec>
 8003432:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003434:	6027      	str	r7, [r4, #0]
 8003436:	4433      	add	r3, r6
 8003438:	9321      	str	r3, [sp, #132]	; 0x84
 800343a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800343c:	6066      	str	r6, [r4, #4]
 800343e:	3301      	adds	r3, #1
 8003440:	2b07      	cmp	r3, #7
 8003442:	9320      	str	r3, [sp, #128]	; 0x80
 8003444:	dc01      	bgt.n	800344a <_svfprintf_r+0xada>
 8003446:	3408      	adds	r4, #8
 8003448:	e008      	b.n	800345c <_svfprintf_r+0xaec>
 800344a:	aa1f      	add	r2, sp, #124	; 0x7c
 800344c:	4659      	mov	r1, fp
 800344e:	4650      	mov	r0, sl
 8003450:	f001 fc7c 	bl	8004d4c <__ssprint_r>
 8003454:	2800      	cmp	r0, #0
 8003456:	f040 810d 	bne.w	8003674 <_svfprintf_r+0xd04>
 800345a:	ac2c      	add	r4, sp, #176	; 0xb0
 800345c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800345e:	9a04      	ldr	r2, [sp, #16]
 8003460:	2e00      	cmp	r6, #0
 8003462:	eba2 0303 	sub.w	r3, r2, r3
 8003466:	bfac      	ite	ge
 8003468:	1b9e      	subge	r6, r3, r6
 800346a:	461e      	movlt	r6, r3
 800346c:	2e00      	cmp	r6, #0
 800346e:	f340 80b1 	ble.w	80035d4 <_svfprintf_r+0xc64>
 8003472:	4f12      	ldr	r7, [pc, #72]	; (80034bc <_svfprintf_r+0xb4c>)
 8003474:	f04f 0810 	mov.w	r8, #16
 8003478:	2e10      	cmp	r6, #16
 800347a:	dd16      	ble.n	80034aa <_svfprintf_r+0xb3a>
 800347c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800347e:	3310      	adds	r3, #16
 8003480:	9321      	str	r3, [sp, #132]	; 0x84
 8003482:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003484:	3301      	adds	r3, #1
 8003486:	2b07      	cmp	r3, #7
 8003488:	e884 0180 	stmia.w	r4, {r7, r8}
 800348c:	9320      	str	r3, [sp, #128]	; 0x80
 800348e:	dc01      	bgt.n	8003494 <_svfprintf_r+0xb24>
 8003490:	3408      	adds	r4, #8
 8003492:	e008      	b.n	80034a6 <_svfprintf_r+0xb36>
 8003494:	aa1f      	add	r2, sp, #124	; 0x7c
 8003496:	4659      	mov	r1, fp
 8003498:	4650      	mov	r0, sl
 800349a:	f001 fc57 	bl	8004d4c <__ssprint_r>
 800349e:	2800      	cmp	r0, #0
 80034a0:	f040 80e8 	bne.w	8003674 <_svfprintf_r+0xd04>
 80034a4:	ac2c      	add	r4, sp, #176	; 0xb0
 80034a6:	3e10      	subs	r6, #16
 80034a8:	e7e6      	b.n	8003478 <_svfprintf_r+0xb08>
 80034aa:	4b04      	ldr	r3, [pc, #16]	; (80034bc <_svfprintf_r+0xb4c>)
 80034ac:	e884 0048 	stmia.w	r4, {r3, r6}
 80034b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034b2:	441e      	add	r6, r3
 80034b4:	9621      	str	r6, [sp, #132]	; 0x84
 80034b6:	e642      	b.n	800313e <_svfprintf_r+0x7ce>
 80034b8:	080052c7 	.word	0x080052c7
 80034bc:	08005285 	.word	0x08005285
 80034c0:	9b04      	ldr	r3, [sp, #16]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	dc01      	bgt.n	80034ca <_svfprintf_r+0xb5a>
 80034c6:	07ea      	lsls	r2, r5, #31
 80034c8:	d573      	bpl.n	80035b2 <_svfprintf_r+0xc42>
 80034ca:	2301      	movs	r3, #1
 80034cc:	6063      	str	r3, [r4, #4]
 80034ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034d0:	f8c4 8000 	str.w	r8, [r4]
 80034d4:	3301      	adds	r3, #1
 80034d6:	9321      	str	r3, [sp, #132]	; 0x84
 80034d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80034da:	3301      	adds	r3, #1
 80034dc:	2b07      	cmp	r3, #7
 80034de:	9320      	str	r3, [sp, #128]	; 0x80
 80034e0:	dc01      	bgt.n	80034e6 <_svfprintf_r+0xb76>
 80034e2:	3408      	adds	r4, #8
 80034e4:	e008      	b.n	80034f8 <_svfprintf_r+0xb88>
 80034e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80034e8:	4659      	mov	r1, fp
 80034ea:	4650      	mov	r0, sl
 80034ec:	f001 fc2e 	bl	8004d4c <__ssprint_r>
 80034f0:	2800      	cmp	r0, #0
 80034f2:	f040 80bf 	bne.w	8003674 <_svfprintf_r+0xd04>
 80034f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80034f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80034fa:	6023      	str	r3, [r4, #0]
 80034fc:	9b08      	ldr	r3, [sp, #32]
 80034fe:	6063      	str	r3, [r4, #4]
 8003500:	9a08      	ldr	r2, [sp, #32]
 8003502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003504:	4413      	add	r3, r2
 8003506:	9321      	str	r3, [sp, #132]	; 0x84
 8003508:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800350a:	3301      	adds	r3, #1
 800350c:	2b07      	cmp	r3, #7
 800350e:	9320      	str	r3, [sp, #128]	; 0x80
 8003510:	dc01      	bgt.n	8003516 <_svfprintf_r+0xba6>
 8003512:	3408      	adds	r4, #8
 8003514:	e008      	b.n	8003528 <_svfprintf_r+0xbb8>
 8003516:	aa1f      	add	r2, sp, #124	; 0x7c
 8003518:	4659      	mov	r1, fp
 800351a:	4650      	mov	r0, sl
 800351c:	f001 fc16 	bl	8004d4c <__ssprint_r>
 8003520:	2800      	cmp	r0, #0
 8003522:	f040 80a7 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003526:	ac2c      	add	r4, sp, #176	; 0xb0
 8003528:	2300      	movs	r3, #0
 800352a:	2200      	movs	r2, #0
 800352c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003530:	f7fd fae6 	bl	8000b00 <__aeabi_dcmpeq>
 8003534:	9b04      	ldr	r3, [sp, #16]
 8003536:	1e5e      	subs	r6, r3, #1
 8003538:	b9b8      	cbnz	r0, 800356a <_svfprintf_r+0xbfa>
 800353a:	f108 0301 	add.w	r3, r8, #1
 800353e:	e884 0048 	stmia.w	r4, {r3, r6}
 8003542:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003544:	9a04      	ldr	r2, [sp, #16]
 8003546:	3b01      	subs	r3, #1
 8003548:	4413      	add	r3, r2
 800354a:	9321      	str	r3, [sp, #132]	; 0x84
 800354c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800354e:	3301      	adds	r3, #1
 8003550:	2b07      	cmp	r3, #7
 8003552:	9320      	str	r3, [sp, #128]	; 0x80
 8003554:	dd34      	ble.n	80035c0 <_svfprintf_r+0xc50>
 8003556:	aa1f      	add	r2, sp, #124	; 0x7c
 8003558:	4659      	mov	r1, fp
 800355a:	4650      	mov	r0, sl
 800355c:	f001 fbf6 	bl	8004d4c <__ssprint_r>
 8003560:	2800      	cmp	r0, #0
 8003562:	f040 8087 	bne.w	8003674 <_svfprintf_r+0xd04>
 8003566:	ac2c      	add	r4, sp, #176	; 0xb0
 8003568:	e02b      	b.n	80035c2 <_svfprintf_r+0xc52>
 800356a:	2e00      	cmp	r6, #0
 800356c:	dd29      	ble.n	80035c2 <_svfprintf_r+0xc52>
 800356e:	4fa7      	ldr	r7, [pc, #668]	; (800380c <_svfprintf_r+0xe9c>)
 8003570:	f04f 0810 	mov.w	r8, #16
 8003574:	2e10      	cmp	r6, #16
 8003576:	dd15      	ble.n	80035a4 <_svfprintf_r+0xc34>
 8003578:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800357a:	3310      	adds	r3, #16
 800357c:	9321      	str	r3, [sp, #132]	; 0x84
 800357e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003580:	3301      	adds	r3, #1
 8003582:	2b07      	cmp	r3, #7
 8003584:	e884 0180 	stmia.w	r4, {r7, r8}
 8003588:	9320      	str	r3, [sp, #128]	; 0x80
 800358a:	dc01      	bgt.n	8003590 <_svfprintf_r+0xc20>
 800358c:	3408      	adds	r4, #8
 800358e:	e007      	b.n	80035a0 <_svfprintf_r+0xc30>
 8003590:	aa1f      	add	r2, sp, #124	; 0x7c
 8003592:	4659      	mov	r1, fp
 8003594:	4650      	mov	r0, sl
 8003596:	f001 fbd9 	bl	8004d4c <__ssprint_r>
 800359a:	2800      	cmp	r0, #0
 800359c:	d16a      	bne.n	8003674 <_svfprintf_r+0xd04>
 800359e:	ac2c      	add	r4, sp, #176	; 0xb0
 80035a0:	3e10      	subs	r6, #16
 80035a2:	e7e7      	b.n	8003574 <_svfprintf_r+0xc04>
 80035a4:	4b99      	ldr	r3, [pc, #612]	; (800380c <_svfprintf_r+0xe9c>)
 80035a6:	e884 0048 	stmia.w	r4, {r3, r6}
 80035aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80035ac:	441e      	add	r6, r3
 80035ae:	9621      	str	r6, [sp, #132]	; 0x84
 80035b0:	e7cc      	b.n	800354c <_svfprintf_r+0xbdc>
 80035b2:	2301      	movs	r3, #1
 80035b4:	6063      	str	r3, [r4, #4]
 80035b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80035b8:	f8c4 8000 	str.w	r8, [r4]
 80035bc:	3301      	adds	r3, #1
 80035be:	e7c4      	b.n	800354a <_svfprintf_r+0xbda>
 80035c0:	3408      	adds	r4, #8
 80035c2:	ab1b      	add	r3, sp, #108	; 0x6c
 80035c4:	6023      	str	r3, [r4, #0]
 80035c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80035c8:	6063      	str	r3, [r4, #4]
 80035ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80035cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80035ce:	4413      	add	r3, r2
 80035d0:	e5b4      	b.n	800313c <_svfprintf_r+0x7cc>
 80035d2:	3408      	adds	r4, #8
 80035d4:	076b      	lsls	r3, r5, #29
 80035d6:	d40b      	bmi.n	80035f0 <_svfprintf_r+0xc80>
 80035d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80035de:	428a      	cmp	r2, r1
 80035e0:	bfac      	ite	ge
 80035e2:	189b      	addge	r3, r3, r2
 80035e4:	185b      	addlt	r3, r3, r1
 80035e6:	930a      	str	r3, [sp, #40]	; 0x28
 80035e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d035      	beq.n	800365a <_svfprintf_r+0xcea>
 80035ee:	e02e      	b.n	800364e <_svfprintf_r+0xcde>
 80035f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80035f4:	1a9d      	subs	r5, r3, r2
 80035f6:	2d00      	cmp	r5, #0
 80035f8:	ddee      	ble.n	80035d8 <_svfprintf_r+0xc68>
 80035fa:	2610      	movs	r6, #16
 80035fc:	4b84      	ldr	r3, [pc, #528]	; (8003810 <_svfprintf_r+0xea0>)
 80035fe:	6023      	str	r3, [r4, #0]
 8003600:	2d10      	cmp	r5, #16
 8003602:	dd13      	ble.n	800362c <_svfprintf_r+0xcbc>
 8003604:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003606:	6066      	str	r6, [r4, #4]
 8003608:	3310      	adds	r3, #16
 800360a:	9321      	str	r3, [sp, #132]	; 0x84
 800360c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800360e:	3301      	adds	r3, #1
 8003610:	2b07      	cmp	r3, #7
 8003612:	9320      	str	r3, [sp, #128]	; 0x80
 8003614:	dc01      	bgt.n	800361a <_svfprintf_r+0xcaa>
 8003616:	3408      	adds	r4, #8
 8003618:	e006      	b.n	8003628 <_svfprintf_r+0xcb8>
 800361a:	aa1f      	add	r2, sp, #124	; 0x7c
 800361c:	4659      	mov	r1, fp
 800361e:	4650      	mov	r0, sl
 8003620:	f001 fb94 	bl	8004d4c <__ssprint_r>
 8003624:	bb30      	cbnz	r0, 8003674 <_svfprintf_r+0xd04>
 8003626:	ac2c      	add	r4, sp, #176	; 0xb0
 8003628:	3d10      	subs	r5, #16
 800362a:	e7e7      	b.n	80035fc <_svfprintf_r+0xc8c>
 800362c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800362e:	6065      	str	r5, [r4, #4]
 8003630:	441d      	add	r5, r3
 8003632:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003634:	9521      	str	r5, [sp, #132]	; 0x84
 8003636:	3301      	adds	r3, #1
 8003638:	2b07      	cmp	r3, #7
 800363a:	9320      	str	r3, [sp, #128]	; 0x80
 800363c:	ddcc      	ble.n	80035d8 <_svfprintf_r+0xc68>
 800363e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003640:	4659      	mov	r1, fp
 8003642:	4650      	mov	r0, sl
 8003644:	f001 fb82 	bl	8004d4c <__ssprint_r>
 8003648:	2800      	cmp	r0, #0
 800364a:	d0c5      	beq.n	80035d8 <_svfprintf_r+0xc68>
 800364c:	e012      	b.n	8003674 <_svfprintf_r+0xd04>
 800364e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003650:	4659      	mov	r1, fp
 8003652:	4650      	mov	r0, sl
 8003654:	f001 fb7a 	bl	8004d4c <__ssprint_r>
 8003658:	b960      	cbnz	r0, 8003674 <_svfprintf_r+0xd04>
 800365a:	2300      	movs	r3, #0
 800365c:	9320      	str	r3, [sp, #128]	; 0x80
 800365e:	9f03      	ldr	r7, [sp, #12]
 8003660:	ac2c      	add	r4, sp, #176	; 0xb0
 8003662:	f7ff b9bb 	b.w	80029dc <_svfprintf_r+0x6c>
 8003666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003668:	b123      	cbz	r3, 8003674 <_svfprintf_r+0xd04>
 800366a:	aa1f      	add	r2, sp, #124	; 0x7c
 800366c:	4659      	mov	r1, fp
 800366e:	4650      	mov	r0, sl
 8003670:	f001 fb6c 	bl	8004d4c <__ssprint_r>
 8003674:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8003678:	f013 0f40 	tst.w	r3, #64	; 0x40
 800367c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800367e:	bf18      	it	ne
 8003680:	f04f 33ff 	movne.w	r3, #4294967295
 8003684:	4618      	mov	r0, r3
 8003686:	e12e      	b.n	80038e6 <_svfprintf_r+0xf76>
 8003688:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800368c:	4610      	mov	r0, r2
 800368e:	4619      	mov	r1, r3
 8003690:	f7fd fa68 	bl	8000b64 <__aeabi_dcmpun>
 8003694:	b160      	cbz	r0, 80036b0 <_svfprintf_r+0xd40>
 8003696:	4b5f      	ldr	r3, [pc, #380]	; (8003814 <_svfprintf_r+0xea4>)
 8003698:	4a5f      	ldr	r2, [pc, #380]	; (8003818 <_svfprintf_r+0xea8>)
 800369a:	9902      	ldr	r1, [sp, #8]
 800369c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80036a0:	2947      	cmp	r1, #71	; 0x47
 80036a2:	bfcc      	ite	gt
 80036a4:	4690      	movgt	r8, r2
 80036a6:	4698      	movle	r8, r3
 80036a8:	f04f 0903 	mov.w	r9, #3
 80036ac:	2600      	movs	r6, #0
 80036ae:	e44e      	b.n	8002f4e <_svfprintf_r+0x5de>
 80036b0:	f1b9 3fff 	cmp.w	r9, #4294967295
 80036b4:	d00a      	beq.n	80036cc <_svfprintf_r+0xd5c>
 80036b6:	9b02      	ldr	r3, [sp, #8]
 80036b8:	f023 0320 	bic.w	r3, r3, #32
 80036bc:	2b47      	cmp	r3, #71	; 0x47
 80036be:	d107      	bne.n	80036d0 <_svfprintf_r+0xd60>
 80036c0:	f1b9 0f00 	cmp.w	r9, #0
 80036c4:	bf08      	it	eq
 80036c6:	f04f 0901 	moveq.w	r9, #1
 80036ca:	e001      	b.n	80036d0 <_svfprintf_r+0xd60>
 80036cc:	f04f 0906 	mov.w	r9, #6
 80036d0:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80036d4:	930c      	str	r3, [sp, #48]	; 0x30
 80036d6:	9b07      	ldr	r3, [sp, #28]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	da07      	bge.n	80036ec <_svfprintf_r+0xd7c>
 80036dc:	9b06      	ldr	r3, [sp, #24]
 80036de:	930e      	str	r3, [sp, #56]	; 0x38
 80036e0:	9b07      	ldr	r3, [sp, #28]
 80036e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80036e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80036e8:	232d      	movs	r3, #45	; 0x2d
 80036ea:	e004      	b.n	80036f6 <_svfprintf_r+0xd86>
 80036ec:	ed9d 7b06 	vldr	d7, [sp, #24]
 80036f0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80036f4:	2300      	movs	r3, #0
 80036f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80036f8:	9b02      	ldr	r3, [sp, #8]
 80036fa:	f023 0720 	bic.w	r7, r3, #32
 80036fe:	2f46      	cmp	r7, #70	; 0x46
 8003700:	d004      	beq.n	800370c <_svfprintf_r+0xd9c>
 8003702:	2f45      	cmp	r7, #69	; 0x45
 8003704:	d105      	bne.n	8003712 <_svfprintf_r+0xda2>
 8003706:	f109 0601 	add.w	r6, r9, #1
 800370a:	e003      	b.n	8003714 <_svfprintf_r+0xda4>
 800370c:	464e      	mov	r6, r9
 800370e:	2103      	movs	r1, #3
 8003710:	e001      	b.n	8003716 <_svfprintf_r+0xda6>
 8003712:	464e      	mov	r6, r9
 8003714:	2102      	movs	r1, #2
 8003716:	ab1d      	add	r3, sp, #116	; 0x74
 8003718:	9301      	str	r3, [sp, #4]
 800371a:	ab1a      	add	r3, sp, #104	; 0x68
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	4632      	mov	r2, r6
 8003720:	ab19      	add	r3, sp, #100	; 0x64
 8003722:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8003726:	4650      	mov	r0, sl
 8003728:	f000 f976 	bl	8003a18 <_dtoa_r>
 800372c:	2f47      	cmp	r7, #71	; 0x47
 800372e:	4680      	mov	r8, r0
 8003730:	d102      	bne.n	8003738 <_svfprintf_r+0xdc8>
 8003732:	07eb      	lsls	r3, r5, #31
 8003734:	f140 80cd 	bpl.w	80038d2 <_svfprintf_r+0xf62>
 8003738:	eb08 0306 	add.w	r3, r8, r6
 800373c:	2f46      	cmp	r7, #70	; 0x46
 800373e:	9304      	str	r3, [sp, #16]
 8003740:	d111      	bne.n	8003766 <_svfprintf_r+0xdf6>
 8003742:	f898 3000 	ldrb.w	r3, [r8]
 8003746:	2b30      	cmp	r3, #48	; 0x30
 8003748:	d109      	bne.n	800375e <_svfprintf_r+0xdee>
 800374a:	2200      	movs	r2, #0
 800374c:	2300      	movs	r3, #0
 800374e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003752:	f7fd f9d5 	bl	8000b00 <__aeabi_dcmpeq>
 8003756:	b910      	cbnz	r0, 800375e <_svfprintf_r+0xdee>
 8003758:	f1c6 0601 	rsb	r6, r6, #1
 800375c:	9619      	str	r6, [sp, #100]	; 0x64
 800375e:	9a04      	ldr	r2, [sp, #16]
 8003760:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003762:	441a      	add	r2, r3
 8003764:	9204      	str	r2, [sp, #16]
 8003766:	2200      	movs	r2, #0
 8003768:	2300      	movs	r3, #0
 800376a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800376e:	f7fd f9c7 	bl	8000b00 <__aeabi_dcmpeq>
 8003772:	b908      	cbnz	r0, 8003778 <_svfprintf_r+0xe08>
 8003774:	2230      	movs	r2, #48	; 0x30
 8003776:	e002      	b.n	800377e <_svfprintf_r+0xe0e>
 8003778:	9b04      	ldr	r3, [sp, #16]
 800377a:	931d      	str	r3, [sp, #116]	; 0x74
 800377c:	e007      	b.n	800378e <_svfprintf_r+0xe1e>
 800377e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003780:	9904      	ldr	r1, [sp, #16]
 8003782:	4299      	cmp	r1, r3
 8003784:	d903      	bls.n	800378e <_svfprintf_r+0xe1e>
 8003786:	1c59      	adds	r1, r3, #1
 8003788:	911d      	str	r1, [sp, #116]	; 0x74
 800378a:	701a      	strb	r2, [r3, #0]
 800378c:	e7f7      	b.n	800377e <_svfprintf_r+0xe0e>
 800378e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003790:	2f47      	cmp	r7, #71	; 0x47
 8003792:	ebc8 0303 	rsb	r3, r8, r3
 8003796:	9304      	str	r3, [sp, #16]
 8003798:	d108      	bne.n	80037ac <_svfprintf_r+0xe3c>
 800379a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800379c:	1cdf      	adds	r7, r3, #3
 800379e:	db01      	blt.n	80037a4 <_svfprintf_r+0xe34>
 80037a0:	4599      	cmp	r9, r3
 80037a2:	da68      	bge.n	8003876 <_svfprintf_r+0xf06>
 80037a4:	9b02      	ldr	r3, [sp, #8]
 80037a6:	3b02      	subs	r3, #2
 80037a8:	9302      	str	r3, [sp, #8]
 80037aa:	e002      	b.n	80037b2 <_svfprintf_r+0xe42>
 80037ac:	9b02      	ldr	r3, [sp, #8]
 80037ae:	2b65      	cmp	r3, #101	; 0x65
 80037b0:	dc4a      	bgt.n	8003848 <_svfprintf_r+0xed8>
 80037b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80037b4:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80037b8:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 80037bc:	3b01      	subs	r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	9319      	str	r3, [sp, #100]	; 0x64
 80037c2:	bfba      	itte	lt
 80037c4:	425b      	neglt	r3, r3
 80037c6:	222d      	movlt	r2, #45	; 0x2d
 80037c8:	222b      	movge	r2, #43	; 0x2b
 80037ca:	2b09      	cmp	r3, #9
 80037cc:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80037d0:	dd24      	ble.n	800381c <_svfprintf_r+0xeac>
 80037d2:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80037d6:	200a      	movs	r0, #10
 80037d8:	fb93 f1f0 	sdiv	r1, r3, r0
 80037dc:	fb00 3311 	mls	r3, r0, r1, r3
 80037e0:	3330      	adds	r3, #48	; 0x30
 80037e2:	2909      	cmp	r1, #9
 80037e4:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80037e8:	460b      	mov	r3, r1
 80037ea:	dcf5      	bgt.n	80037d8 <_svfprintf_r+0xe68>
 80037ec:	3330      	adds	r3, #48	; 0x30
 80037ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80037f2:	1e51      	subs	r1, r2, #1
 80037f4:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80037f8:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80037fc:	4281      	cmp	r1, r0
 80037fe:	461a      	mov	r2, r3
 8003800:	d213      	bcs.n	800382a <_svfprintf_r+0xeba>
 8003802:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003806:	f803 2b01 	strb.w	r2, [r3], #1
 800380a:	e7f7      	b.n	80037fc <_svfprintf_r+0xe8c>
 800380c:	08005285 	.word	0x08005285
 8003810:	080052c9 	.word	0x080052c9
 8003814:	0800529d 	.word	0x0800529d
 8003818:	080052a1 	.word	0x080052a1
 800381c:	2230      	movs	r2, #48	; 0x30
 800381e:	4413      	add	r3, r2
 8003820:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8003824:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8003828:	aa1c      	add	r2, sp, #112	; 0x70
 800382a:	ab1b      	add	r3, sp, #108	; 0x6c
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	9a04      	ldr	r2, [sp, #16]
 8003830:	9310      	str	r3, [sp, #64]	; 0x40
 8003832:	2a01      	cmp	r2, #1
 8003834:	eb03 0902 	add.w	r9, r3, r2
 8003838:	dc02      	bgt.n	8003840 <_svfprintf_r+0xed0>
 800383a:	f015 0701 	ands.w	r7, r5, #1
 800383e:	d032      	beq.n	80038a6 <_svfprintf_r+0xf36>
 8003840:	9b08      	ldr	r3, [sp, #32]
 8003842:	2700      	movs	r7, #0
 8003844:	4499      	add	r9, r3
 8003846:	e02e      	b.n	80038a6 <_svfprintf_r+0xf36>
 8003848:	9b02      	ldr	r3, [sp, #8]
 800384a:	2b66      	cmp	r3, #102	; 0x66
 800384c:	d113      	bne.n	8003876 <_svfprintf_r+0xf06>
 800384e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003850:	2b00      	cmp	r3, #0
 8003852:	dd07      	ble.n	8003864 <_svfprintf_r+0xef4>
 8003854:	f1b9 0f00 	cmp.w	r9, #0
 8003858:	d101      	bne.n	800385e <_svfprintf_r+0xeee>
 800385a:	07ee      	lsls	r6, r5, #31
 800385c:	d521      	bpl.n	80038a2 <_svfprintf_r+0xf32>
 800385e:	9a08      	ldr	r2, [sp, #32]
 8003860:	4413      	add	r3, r2
 8003862:	e006      	b.n	8003872 <_svfprintf_r+0xf02>
 8003864:	f1b9 0f00 	cmp.w	r9, #0
 8003868:	d101      	bne.n	800386e <_svfprintf_r+0xefe>
 800386a:	07ed      	lsls	r5, r5, #31
 800386c:	d514      	bpl.n	8003898 <_svfprintf_r+0xf28>
 800386e:	9b08      	ldr	r3, [sp, #32]
 8003870:	3301      	adds	r3, #1
 8003872:	444b      	add	r3, r9
 8003874:	e015      	b.n	80038a2 <_svfprintf_r+0xf32>
 8003876:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003878:	9a04      	ldr	r2, [sp, #16]
 800387a:	4293      	cmp	r3, r2
 800387c:	db03      	blt.n	8003886 <_svfprintf_r+0xf16>
 800387e:	07e8      	lsls	r0, r5, #31
 8003880:	d50d      	bpl.n	800389e <_svfprintf_r+0xf2e>
 8003882:	9a08      	ldr	r2, [sp, #32]
 8003884:	e006      	b.n	8003894 <_svfprintf_r+0xf24>
 8003886:	9a04      	ldr	r2, [sp, #16]
 8003888:	9908      	ldr	r1, [sp, #32]
 800388a:	2b00      	cmp	r3, #0
 800388c:	440a      	add	r2, r1
 800388e:	dc05      	bgt.n	800389c <_svfprintf_r+0xf2c>
 8003890:	f1c3 0301 	rsb	r3, r3, #1
 8003894:	4413      	add	r3, r2
 8003896:	e002      	b.n	800389e <_svfprintf_r+0xf2e>
 8003898:	2301      	movs	r3, #1
 800389a:	e002      	b.n	80038a2 <_svfprintf_r+0xf32>
 800389c:	4613      	mov	r3, r2
 800389e:	2267      	movs	r2, #103	; 0x67
 80038a0:	9202      	str	r2, [sp, #8]
 80038a2:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80038a4:	4699      	mov	r9, r3
 80038a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80038a8:	b113      	cbz	r3, 80038b0 <_svfprintf_r+0xf40>
 80038aa:	232d      	movs	r3, #45	; 0x2d
 80038ac:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80038b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038b2:	2600      	movs	r6, #0
 80038b4:	f7ff bb4c 	b.w	8002f50 <_svfprintf_r+0x5e0>
 80038b8:	2200      	movs	r2, #0
 80038ba:	2300      	movs	r3, #0
 80038bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80038c0:	f7fd f928 	bl	8000b14 <__aeabi_dcmplt>
 80038c4:	b110      	cbz	r0, 80038cc <_svfprintf_r+0xf5c>
 80038c6:	232d      	movs	r3, #45	; 0x2d
 80038c8:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80038cc:	4b07      	ldr	r3, [pc, #28]	; (80038ec <_svfprintf_r+0xf7c>)
 80038ce:	4a08      	ldr	r2, [pc, #32]	; (80038f0 <_svfprintf_r+0xf80>)
 80038d0:	e6e3      	b.n	800369a <_svfprintf_r+0xd2a>
 80038d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80038d4:	1a1b      	subs	r3, r3, r0
 80038d6:	9304      	str	r3, [sp, #16]
 80038d8:	e75f      	b.n	800379a <_svfprintf_r+0xe2a>
 80038da:	ea56 0207 	orrs.w	r2, r6, r7
 80038de:	f47f aaaa 	bne.w	8002e36 <_svfprintf_r+0x4c6>
 80038e2:	f7ff baaf 	b.w	8002e44 <_svfprintf_r+0x4d4>
 80038e6:	b03d      	add	sp, #244	; 0xf4
 80038e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ec:	08005295 	.word	0x08005295
 80038f0:	08005299 	.word	0x08005299

080038f4 <quorem>:
 80038f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038f8:	6903      	ldr	r3, [r0, #16]
 80038fa:	690c      	ldr	r4, [r1, #16]
 80038fc:	429c      	cmp	r4, r3
 80038fe:	4680      	mov	r8, r0
 8003900:	f300 8083 	bgt.w	8003a0a <quorem+0x116>
 8003904:	3c01      	subs	r4, #1
 8003906:	f101 0714 	add.w	r7, r1, #20
 800390a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800390e:	f100 0614 	add.w	r6, r0, #20
 8003912:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003916:	eb06 030e 	add.w	r3, r6, lr
 800391a:	9301      	str	r3, [sp, #4]
 800391c:	3501      	adds	r5, #1
 800391e:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8003922:	fbb3 f5f5 	udiv	r5, r3, r5
 8003926:	eb07 090e 	add.w	r9, r7, lr
 800392a:	2d00      	cmp	r5, #0
 800392c:	d039      	beq.n	80039a2 <quorem+0xae>
 800392e:	f04f 0a00 	mov.w	sl, #0
 8003932:	4638      	mov	r0, r7
 8003934:	46b4      	mov	ip, r6
 8003936:	46d3      	mov	fp, sl
 8003938:	f850 2b04 	ldr.w	r2, [r0], #4
 800393c:	b293      	uxth	r3, r2
 800393e:	fb05 a303 	mla	r3, r5, r3, sl
 8003942:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003946:	b29b      	uxth	r3, r3
 8003948:	ebc3 030b 	rsb	r3, r3, fp
 800394c:	0c12      	lsrs	r2, r2, #16
 800394e:	f8bc b000 	ldrh.w	fp, [ip]
 8003952:	fb05 a202 	mla	r2, r5, r2, sl
 8003956:	fa13 f38b 	uxtah	r3, r3, fp
 800395a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800395e:	fa1f fb82 	uxth.w	fp, r2
 8003962:	f8dc 2000 	ldr.w	r2, [ip]
 8003966:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800396a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800396e:	b29b      	uxth	r3, r3
 8003970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003974:	4581      	cmp	r9, r0
 8003976:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800397a:	f84c 3b04 	str.w	r3, [ip], #4
 800397e:	d2db      	bcs.n	8003938 <quorem+0x44>
 8003980:	f856 300e 	ldr.w	r3, [r6, lr]
 8003984:	b96b      	cbnz	r3, 80039a2 <quorem+0xae>
 8003986:	9b01      	ldr	r3, [sp, #4]
 8003988:	3b04      	subs	r3, #4
 800398a:	429e      	cmp	r6, r3
 800398c:	461a      	mov	r2, r3
 800398e:	d302      	bcc.n	8003996 <quorem+0xa2>
 8003990:	f8c8 4010 	str.w	r4, [r8, #16]
 8003994:	e005      	b.n	80039a2 <quorem+0xae>
 8003996:	6812      	ldr	r2, [r2, #0]
 8003998:	3b04      	subs	r3, #4
 800399a:	2a00      	cmp	r2, #0
 800399c:	d1f8      	bne.n	8003990 <quorem+0x9c>
 800399e:	3c01      	subs	r4, #1
 80039a0:	e7f3      	b.n	800398a <quorem+0x96>
 80039a2:	4640      	mov	r0, r8
 80039a4:	f001 f909 	bl	8004bba <__mcmp>
 80039a8:	2800      	cmp	r0, #0
 80039aa:	db2c      	blt.n	8003a06 <quorem+0x112>
 80039ac:	3501      	adds	r5, #1
 80039ae:	4630      	mov	r0, r6
 80039b0:	f04f 0e00 	mov.w	lr, #0
 80039b4:	f857 1b04 	ldr.w	r1, [r7], #4
 80039b8:	f8d0 c000 	ldr.w	ip, [r0]
 80039bc:	b28a      	uxth	r2, r1
 80039be:	ebc2 030e 	rsb	r3, r2, lr
 80039c2:	0c09      	lsrs	r1, r1, #16
 80039c4:	fa13 f38c 	uxtah	r3, r3, ip
 80039c8:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 80039cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80039d6:	45b9      	cmp	r9, r7
 80039d8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80039dc:	f840 3b04 	str.w	r3, [r0], #4
 80039e0:	d2e8      	bcs.n	80039b4 <quorem+0xc0>
 80039e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80039e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80039ea:	b962      	cbnz	r2, 8003a06 <quorem+0x112>
 80039ec:	3b04      	subs	r3, #4
 80039ee:	429e      	cmp	r6, r3
 80039f0:	461a      	mov	r2, r3
 80039f2:	d302      	bcc.n	80039fa <quorem+0x106>
 80039f4:	f8c8 4010 	str.w	r4, [r8, #16]
 80039f8:	e005      	b.n	8003a06 <quorem+0x112>
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	3b04      	subs	r3, #4
 80039fe:	2a00      	cmp	r2, #0
 8003a00:	d1f8      	bne.n	80039f4 <quorem+0x100>
 8003a02:	3c01      	subs	r4, #1
 8003a04:	e7f3      	b.n	80039ee <quorem+0xfa>
 8003a06:	4628      	mov	r0, r5
 8003a08:	e000      	b.n	8003a0c <quorem+0x118>
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	b003      	add	sp, #12
 8003a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a12:	0000      	movs	r0, r0
 8003a14:	0000      	movs	r0, r0
	...

08003a18 <_dtoa_r>:
 8003a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a1c:	ec59 8b10 	vmov	r8, r9, d0
 8003a20:	b097      	sub	sp, #92	; 0x5c
 8003a22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003a24:	9106      	str	r1, [sp, #24]
 8003a26:	4682      	mov	sl, r0
 8003a28:	9209      	str	r2, [sp, #36]	; 0x24
 8003a2a:	9310      	str	r3, [sp, #64]	; 0x40
 8003a2c:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8003a2e:	e9cd 8900 	strd	r8, r9, [sp]
 8003a32:	b945      	cbnz	r5, 8003a46 <_dtoa_r+0x2e>
 8003a34:	2010      	movs	r0, #16
 8003a36:	f7fe fd35 	bl	80024a4 <malloc>
 8003a3a:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8003a3e:	6045      	str	r5, [r0, #4]
 8003a40:	6085      	str	r5, [r0, #8]
 8003a42:	6005      	str	r5, [r0, #0]
 8003a44:	60c5      	str	r5, [r0, #12]
 8003a46:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8003a4a:	6819      	ldr	r1, [r3, #0]
 8003a4c:	b159      	cbz	r1, 8003a66 <_dtoa_r+0x4e>
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	604a      	str	r2, [r1, #4]
 8003a52:	2301      	movs	r3, #1
 8003a54:	4093      	lsls	r3, r2
 8003a56:	608b      	str	r3, [r1, #8]
 8003a58:	4650      	mov	r0, sl
 8003a5a:	f000 fed5 	bl	8004808 <_Bfree>
 8003a5e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	9b01      	ldr	r3, [sp, #4]
 8003a68:	4a9f      	ldr	r2, [pc, #636]	; (8003ce8 <_dtoa_r+0x2d0>)
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	bfbf      	itttt	lt
 8003a6e:	2301      	movlt	r3, #1
 8003a70:	6023      	strlt	r3, [r4, #0]
 8003a72:	9b01      	ldrlt	r3, [sp, #4]
 8003a74:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003a78:	bfb8      	it	lt
 8003a7a:	9301      	strlt	r3, [sp, #4]
 8003a7c:	9f01      	ldr	r7, [sp, #4]
 8003a7e:	bfa4      	itt	ge
 8003a80:	2300      	movge	r3, #0
 8003a82:	6023      	strge	r3, [r4, #0]
 8003a84:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8003a88:	0d1b      	lsrs	r3, r3, #20
 8003a8a:	051b      	lsls	r3, r3, #20
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d11d      	bne.n	8003acc <_dtoa_r+0xb4>
 8003a90:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003a92:	f242 730f 	movw	r3, #9999	; 0x270f
 8003a96:	6013      	str	r3, [r2, #0]
 8003a98:	9b00      	ldr	r3, [sp, #0]
 8003a9a:	b943      	cbnz	r3, 8003aae <_dtoa_r+0x96>
 8003a9c:	4a93      	ldr	r2, [pc, #588]	; (8003cec <_dtoa_r+0x2d4>)
 8003a9e:	4b94      	ldr	r3, [pc, #592]	; (8003cf0 <_dtoa_r+0x2d8>)
 8003aa0:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8003aa4:	2800      	cmp	r0, #0
 8003aa6:	bf14      	ite	ne
 8003aa8:	4618      	movne	r0, r3
 8003aaa:	4610      	moveq	r0, r2
 8003aac:	e000      	b.n	8003ab0 <_dtoa_r+0x98>
 8003aae:	4890      	ldr	r0, [pc, #576]	; (8003cf0 <_dtoa_r+0x2d8>)
 8003ab0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 854a 	beq.w	800454c <_dtoa_r+0xb34>
 8003ab8:	78c3      	ldrb	r3, [r0, #3]
 8003aba:	b113      	cbz	r3, 8003ac2 <_dtoa_r+0xaa>
 8003abc:	f100 0308 	add.w	r3, r0, #8
 8003ac0:	e000      	b.n	8003ac4 <_dtoa_r+0xac>
 8003ac2:	1cc3      	adds	r3, r0, #3
 8003ac4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	f000 bd40 	b.w	800454c <_dtoa_r+0xb34>
 8003acc:	e9dd 4500 	ldrd	r4, r5, [sp]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	4620      	mov	r0, r4
 8003ad6:	4629      	mov	r1, r5
 8003ad8:	f7fd f812 	bl	8000b00 <__aeabi_dcmpeq>
 8003adc:	4680      	mov	r8, r0
 8003ade:	b158      	cbz	r0, 8003af8 <_dtoa_r+0xe0>
 8003ae0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	6013      	str	r3, [r2, #0]
 8003ae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f000 8522 	beq.w	8004532 <_dtoa_r+0xb1a>
 8003aee:	4881      	ldr	r0, [pc, #516]	; (8003cf4 <_dtoa_r+0x2dc>)
 8003af0:	6018      	str	r0, [r3, #0]
 8003af2:	3801      	subs	r0, #1
 8003af4:	f000 bd2a 	b.w	800454c <_dtoa_r+0xb34>
 8003af8:	aa14      	add	r2, sp, #80	; 0x50
 8003afa:	a915      	add	r1, sp, #84	; 0x54
 8003afc:	ec45 4b10 	vmov	d0, r4, r5
 8003b00:	4650      	mov	r0, sl
 8003b02:	f001 f8d5 	bl	8004cb0 <__d2b>
 8003b06:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003b0a:	9002      	str	r0, [sp, #8]
 8003b0c:	b15e      	cbz	r6, 8003b26 <_dtoa_r+0x10e>
 8003b0e:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8003b12:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003b16:	4620      	mov	r0, r4
 8003b18:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003b1c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8003b20:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8003b24:	e01d      	b.n	8003b62 <_dtoa_r+0x14a>
 8003b26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003b28:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8003b2a:	441e      	add	r6, r3
 8003b2c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8003b30:	2b20      	cmp	r3, #32
 8003b32:	dd0a      	ble.n	8003b4a <_dtoa_r+0x132>
 8003b34:	9a00      	ldr	r2, [sp, #0]
 8003b36:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8003b3a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003b3e:	fa22 f000 	lsr.w	r0, r2, r0
 8003b42:	fa07 f303 	lsl.w	r3, r7, r3
 8003b46:	4318      	orrs	r0, r3
 8003b48:	e004      	b.n	8003b54 <_dtoa_r+0x13c>
 8003b4a:	f1c3 0020 	rsb	r0, r3, #32
 8003b4e:	9b00      	ldr	r3, [sp, #0]
 8003b50:	fa03 f000 	lsl.w	r0, r3, r0
 8003b54:	f7fc fcf6 	bl	8000544 <__aeabi_ui2d>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003b5e:	3e01      	subs	r6, #1
 8003b60:	9311      	str	r3, [sp, #68]	; 0x44
 8003b62:	2200      	movs	r2, #0
 8003b64:	4b64      	ldr	r3, [pc, #400]	; (8003cf8 <_dtoa_r+0x2e0>)
 8003b66:	f7fc fbaf 	bl	80002c8 <__aeabi_dsub>
 8003b6a:	a359      	add	r3, pc, #356	; (adr r3, 8003cd0 <_dtoa_r+0x2b8>)
 8003b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b70:	f7fc fd5e 	bl	8000630 <__aeabi_dmul>
 8003b74:	a358      	add	r3, pc, #352	; (adr r3, 8003cd8 <_dtoa_r+0x2c0>)
 8003b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7a:	f7fc fba7 	bl	80002cc <__adddf3>
 8003b7e:	4604      	mov	r4, r0
 8003b80:	4630      	mov	r0, r6
 8003b82:	460d      	mov	r5, r1
 8003b84:	f7fc fcee 	bl	8000564 <__aeabi_i2d>
 8003b88:	a355      	add	r3, pc, #340	; (adr r3, 8003ce0 <_dtoa_r+0x2c8>)
 8003b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8e:	f7fc fd4f 	bl	8000630 <__aeabi_dmul>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4620      	mov	r0, r4
 8003b98:	4629      	mov	r1, r5
 8003b9a:	f7fc fb97 	bl	80002cc <__adddf3>
 8003b9e:	4604      	mov	r4, r0
 8003ba0:	460d      	mov	r5, r1
 8003ba2:	f7fc fff5 	bl	8000b90 <__aeabi_d2iz>
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	4683      	mov	fp, r0
 8003baa:	2300      	movs	r3, #0
 8003bac:	4620      	mov	r0, r4
 8003bae:	4629      	mov	r1, r5
 8003bb0:	f7fc ffb0 	bl	8000b14 <__aeabi_dcmplt>
 8003bb4:	b158      	cbz	r0, 8003bce <_dtoa_r+0x1b6>
 8003bb6:	4658      	mov	r0, fp
 8003bb8:	f7fc fcd4 	bl	8000564 <__aeabi_i2d>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	4620      	mov	r0, r4
 8003bc2:	4629      	mov	r1, r5
 8003bc4:	f7fc ff9c 	bl	8000b00 <__aeabi_dcmpeq>
 8003bc8:	b908      	cbnz	r0, 8003bce <_dtoa_r+0x1b6>
 8003bca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003bce:	f1bb 0f16 	cmp.w	fp, #22
 8003bd2:	d80d      	bhi.n	8003bf0 <_dtoa_r+0x1d8>
 8003bd4:	4949      	ldr	r1, [pc, #292]	; (8003cfc <_dtoa_r+0x2e4>)
 8003bd6:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003bda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003be2:	f7fc ffb5 	bl	8000b50 <__aeabi_dcmpgt>
 8003be6:	b130      	cbz	r0, 8003bf6 <_dtoa_r+0x1de>
 8003be8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003bec:	2300      	movs	r3, #0
 8003bee:	e000      	b.n	8003bf2 <_dtoa_r+0x1da>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	930d      	str	r3, [sp, #52]	; 0x34
 8003bf4:	e000      	b.n	8003bf8 <_dtoa_r+0x1e0>
 8003bf6:	900d      	str	r0, [sp, #52]	; 0x34
 8003bf8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003bfa:	1b9e      	subs	r6, r3, r6
 8003bfc:	1e73      	subs	r3, r6, #1
 8003bfe:	9305      	str	r3, [sp, #20]
 8003c00:	bf43      	ittte	mi
 8003c02:	f1c3 0900 	rsbmi	r9, r3, #0
 8003c06:	2300      	movmi	r3, #0
 8003c08:	9305      	strmi	r3, [sp, #20]
 8003c0a:	f04f 0900 	movpl.w	r9, #0
 8003c0e:	f1bb 0f00 	cmp.w	fp, #0
 8003c12:	db07      	blt.n	8003c24 <_dtoa_r+0x20c>
 8003c14:	9b05      	ldr	r3, [sp, #20]
 8003c16:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8003c1a:	445b      	add	r3, fp
 8003c1c:	9305      	str	r3, [sp, #20]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	9307      	str	r3, [sp, #28]
 8003c22:	e006      	b.n	8003c32 <_dtoa_r+0x21a>
 8003c24:	f1cb 0300 	rsb	r3, fp, #0
 8003c28:	9307      	str	r3, [sp, #28]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	ebcb 0909 	rsb	r9, fp, r9
 8003c30:	930c      	str	r3, [sp, #48]	; 0x30
 8003c32:	9b06      	ldr	r3, [sp, #24]
 8003c34:	2b09      	cmp	r3, #9
 8003c36:	d827      	bhi.n	8003c88 <_dtoa_r+0x270>
 8003c38:	2b05      	cmp	r3, #5
 8003c3a:	bfc4      	itt	gt
 8003c3c:	3b04      	subgt	r3, #4
 8003c3e:	9306      	strgt	r3, [sp, #24]
 8003c40:	9b06      	ldr	r3, [sp, #24]
 8003c42:	f1a3 0302 	sub.w	r3, r3, #2
 8003c46:	bfcc      	ite	gt
 8003c48:	2500      	movgt	r5, #0
 8003c4a:	2501      	movle	r5, #1
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d820      	bhi.n	8003c92 <_dtoa_r+0x27a>
 8003c50:	e8df f003 	tbb	[pc, r3]
 8003c54:	04020e06 	.word	0x04020e06
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e002      	b.n	8003c62 <_dtoa_r+0x24a>
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e008      	b.n	8003c72 <_dtoa_r+0x25a>
 8003c60:	2300      	movs	r3, #0
 8003c62:	9308      	str	r3, [sp, #32]
 8003c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	dd1c      	ble.n	8003ca4 <_dtoa_r+0x28c>
 8003c6a:	9303      	str	r3, [sp, #12]
 8003c6c:	4698      	mov	r8, r3
 8003c6e:	e01e      	b.n	8003cae <_dtoa_r+0x296>
 8003c70:	2300      	movs	r3, #0
 8003c72:	9308      	str	r3, [sp, #32]
 8003c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c76:	445b      	add	r3, fp
 8003c78:	f103 0801 	add.w	r8, r3, #1
 8003c7c:	9303      	str	r3, [sp, #12]
 8003c7e:	4643      	mov	r3, r8
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	bfb8      	it	lt
 8003c84:	2301      	movlt	r3, #1
 8003c86:	e012      	b.n	8003cae <_dtoa_r+0x296>
 8003c88:	2501      	movs	r5, #1
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	9306      	str	r3, [sp, #24]
 8003c8e:	9508      	str	r5, [sp, #32]
 8003c90:	e001      	b.n	8003c96 <_dtoa_r+0x27e>
 8003c92:	2301      	movs	r3, #1
 8003c94:	9308      	str	r3, [sp, #32]
 8003c96:	f04f 33ff 	mov.w	r3, #4294967295
 8003c9a:	9303      	str	r3, [sp, #12]
 8003c9c:	4698      	mov	r8, r3
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	2312      	movs	r3, #18
 8003ca2:	e003      	b.n	8003cac <_dtoa_r+0x294>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	9303      	str	r3, [sp, #12]
 8003ca8:	4698      	mov	r8, r3
 8003caa:	461a      	mov	r2, r3
 8003cac:	9209      	str	r2, [sp, #36]	; 0x24
 8003cae:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	6062      	str	r2, [r4, #4]
 8003cb6:	2104      	movs	r1, #4
 8003cb8:	f101 0214 	add.w	r2, r1, #20
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d81f      	bhi.n	8003d00 <_dtoa_r+0x2e8>
 8003cc0:	6862      	ldr	r2, [r4, #4]
 8003cc2:	3201      	adds	r2, #1
 8003cc4:	6062      	str	r2, [r4, #4]
 8003cc6:	0049      	lsls	r1, r1, #1
 8003cc8:	e7f6      	b.n	8003cb8 <_dtoa_r+0x2a0>
 8003cca:	bf00      	nop
 8003ccc:	f3af 8000 	nop.w
 8003cd0:	636f4361 	.word	0x636f4361
 8003cd4:	3fd287a7 	.word	0x3fd287a7
 8003cd8:	8b60c8b3 	.word	0x8b60c8b3
 8003cdc:	3fc68a28 	.word	0x3fc68a28
 8003ce0:	509f79fb 	.word	0x509f79fb
 8003ce4:	3fd34413 	.word	0x3fd34413
 8003ce8:	7ff00000 	.word	0x7ff00000
 8003cec:	080052d9 	.word	0x080052d9
 8003cf0:	080052e2 	.word	0x080052e2
 8003cf4:	080052c8 	.word	0x080052c8
 8003cf8:	3ff80000 	.word	0x3ff80000
 8003cfc:	080052f0 	.word	0x080052f0
 8003d00:	6861      	ldr	r1, [r4, #4]
 8003d02:	4650      	mov	r0, sl
 8003d04:	f000 fd4b 	bl	800479e <_Balloc>
 8003d08:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8003d0c:	6020      	str	r0, [r4, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	9304      	str	r3, [sp, #16]
 8003d12:	f1b8 0f0e 	cmp.w	r8, #14
 8003d16:	f200 815d 	bhi.w	8003fd4 <_dtoa_r+0x5bc>
 8003d1a:	2d00      	cmp	r5, #0
 8003d1c:	f000 815a 	beq.w	8003fd4 <_dtoa_r+0x5bc>
 8003d20:	ed9d 7b00 	vldr	d7, [sp]
 8003d24:	f1bb 0f00 	cmp.w	fp, #0
 8003d28:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003d2c:	dd31      	ble.n	8003d92 <_dtoa_r+0x37a>
 8003d2e:	4aa0      	ldr	r2, [pc, #640]	; (8003fb0 <_dtoa_r+0x598>)
 8003d30:	f00b 030f 	and.w	r3, fp, #15
 8003d34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003d38:	ed93 7b00 	vldr	d7, [r3]
 8003d3c:	ea4f 142b 	mov.w	r4, fp, asr #4
 8003d40:	06e2      	lsls	r2, r4, #27
 8003d42:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003d46:	d50c      	bpl.n	8003d62 <_dtoa_r+0x34a>
 8003d48:	4b9a      	ldr	r3, [pc, #616]	; (8003fb4 <_dtoa_r+0x59c>)
 8003d4a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003d4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d52:	f7fc fd97 	bl	8000884 <__aeabi_ddiv>
 8003d56:	f004 040f 	and.w	r4, r4, #15
 8003d5a:	e9cd 0100 	strd	r0, r1, [sp]
 8003d5e:	2603      	movs	r6, #3
 8003d60:	e000      	b.n	8003d64 <_dtoa_r+0x34c>
 8003d62:	2602      	movs	r6, #2
 8003d64:	4d93      	ldr	r5, [pc, #588]	; (8003fb4 <_dtoa_r+0x59c>)
 8003d66:	b16c      	cbz	r4, 8003d84 <_dtoa_r+0x36c>
 8003d68:	07e3      	lsls	r3, r4, #31
 8003d6a:	d508      	bpl.n	8003d7e <_dtoa_r+0x366>
 8003d6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003d70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003d74:	f7fc fc5c 	bl	8000630 <__aeabi_dmul>
 8003d78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003d7c:	3601      	adds	r6, #1
 8003d7e:	1064      	asrs	r4, r4, #1
 8003d80:	3508      	adds	r5, #8
 8003d82:	e7f0      	b.n	8003d66 <_dtoa_r+0x34e>
 8003d84:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003d88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d8c:	f7fc fd7a 	bl	8000884 <__aeabi_ddiv>
 8003d90:	e020      	b.n	8003dd4 <_dtoa_r+0x3bc>
 8003d92:	f1cb 0400 	rsb	r4, fp, #0
 8003d96:	b304      	cbz	r4, 8003dda <_dtoa_r+0x3c2>
 8003d98:	4b85      	ldr	r3, [pc, #532]	; (8003fb0 <_dtoa_r+0x598>)
 8003d9a:	4d86      	ldr	r5, [pc, #536]	; (8003fb4 <_dtoa_r+0x59c>)
 8003d9c:	f004 020f 	and.w	r2, r4, #15
 8003da0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003dac:	f7fc fc40 	bl	8000630 <__aeabi_dmul>
 8003db0:	e9cd 0100 	strd	r0, r1, [sp]
 8003db4:	1124      	asrs	r4, r4, #4
 8003db6:	2300      	movs	r3, #0
 8003db8:	2602      	movs	r6, #2
 8003dba:	b154      	cbz	r4, 8003dd2 <_dtoa_r+0x3ba>
 8003dbc:	07e7      	lsls	r7, r4, #31
 8003dbe:	d505      	bpl.n	8003dcc <_dtoa_r+0x3b4>
 8003dc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003dc4:	f7fc fc34 	bl	8000630 <__aeabi_dmul>
 8003dc8:	3601      	adds	r6, #1
 8003dca:	2301      	movs	r3, #1
 8003dcc:	1064      	asrs	r4, r4, #1
 8003dce:	3508      	adds	r5, #8
 8003dd0:	e7f3      	b.n	8003dba <_dtoa_r+0x3a2>
 8003dd2:	b11b      	cbz	r3, 8003ddc <_dtoa_r+0x3c4>
 8003dd4:	e9cd 0100 	strd	r0, r1, [sp]
 8003dd8:	e000      	b.n	8003ddc <_dtoa_r+0x3c4>
 8003dda:	2602      	movs	r6, #2
 8003ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dde:	b1eb      	cbz	r3, 8003e1c <_dtoa_r+0x404>
 8003de0:	e9dd 4500 	ldrd	r4, r5, [sp]
 8003de4:	2200      	movs	r2, #0
 8003de6:	4b74      	ldr	r3, [pc, #464]	; (8003fb8 <_dtoa_r+0x5a0>)
 8003de8:	4620      	mov	r0, r4
 8003dea:	4629      	mov	r1, r5
 8003dec:	f7fc fe92 	bl	8000b14 <__aeabi_dcmplt>
 8003df0:	b1a0      	cbz	r0, 8003e1c <_dtoa_r+0x404>
 8003df2:	f1b8 0f00 	cmp.w	r8, #0
 8003df6:	d011      	beq.n	8003e1c <_dtoa_r+0x404>
 8003df8:	9b03      	ldr	r3, [sp, #12]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f340 80e6 	ble.w	8003fcc <_dtoa_r+0x5b4>
 8003e00:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003e04:	930a      	str	r3, [sp, #40]	; 0x28
 8003e06:	2200      	movs	r2, #0
 8003e08:	4b6c      	ldr	r3, [pc, #432]	; (8003fbc <_dtoa_r+0x5a4>)
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	4629      	mov	r1, r5
 8003e0e:	f7fc fc0f 	bl	8000630 <__aeabi_dmul>
 8003e12:	3601      	adds	r6, #1
 8003e14:	e9cd 0100 	strd	r0, r1, [sp]
 8003e18:	9f03      	ldr	r7, [sp, #12]
 8003e1a:	e002      	b.n	8003e22 <_dtoa_r+0x40a>
 8003e1c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8003e20:	4647      	mov	r7, r8
 8003e22:	4630      	mov	r0, r6
 8003e24:	f7fc fb9e 	bl	8000564 <__aeabi_i2d>
 8003e28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e2c:	f7fc fc00 	bl	8000630 <__aeabi_dmul>
 8003e30:	2200      	movs	r2, #0
 8003e32:	4b63      	ldr	r3, [pc, #396]	; (8003fc0 <_dtoa_r+0x5a8>)
 8003e34:	f7fc fa4a 	bl	80002cc <__adddf3>
 8003e38:	4604      	mov	r4, r0
 8003e3a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8003e3e:	b9cf      	cbnz	r7, 8003e74 <_dtoa_r+0x45c>
 8003e40:	2200      	movs	r2, #0
 8003e42:	4b60      	ldr	r3, [pc, #384]	; (8003fc4 <_dtoa_r+0x5ac>)
 8003e44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e48:	f7fc fa3e 	bl	80002c8 <__aeabi_dsub>
 8003e4c:	4622      	mov	r2, r4
 8003e4e:	462b      	mov	r3, r5
 8003e50:	e9cd 0100 	strd	r0, r1, [sp]
 8003e54:	f7fc fe7c 	bl	8000b50 <__aeabi_dcmpgt>
 8003e58:	2800      	cmp	r0, #0
 8003e5a:	f040 8241 	bne.w	80042e0 <_dtoa_r+0x8c8>
 8003e5e:	4622      	mov	r2, r4
 8003e60:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003e64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e68:	f7fc fe54 	bl	8000b14 <__aeabi_dcmplt>
 8003e6c:	2800      	cmp	r0, #0
 8003e6e:	f040 822e 	bne.w	80042ce <_dtoa_r+0x8b6>
 8003e72:	e0ab      	b.n	8003fcc <_dtoa_r+0x5b4>
 8003e74:	9a08      	ldr	r2, [sp, #32]
 8003e76:	4b4e      	ldr	r3, [pc, #312]	; (8003fb0 <_dtoa_r+0x598>)
 8003e78:	1e79      	subs	r1, r7, #1
 8003e7a:	2a00      	cmp	r2, #0
 8003e7c:	d04a      	beq.n	8003f14 <_dtoa_r+0x4fc>
 8003e7e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e86:	2000      	movs	r0, #0
 8003e88:	494f      	ldr	r1, [pc, #316]	; (8003fc8 <_dtoa_r+0x5b0>)
 8003e8a:	f7fc fcfb 	bl	8000884 <__aeabi_ddiv>
 8003e8e:	4622      	mov	r2, r4
 8003e90:	462b      	mov	r3, r5
 8003e92:	f7fc fa19 	bl	80002c8 <__aeabi_dsub>
 8003e96:	9c04      	ldr	r4, [sp, #16]
 8003e98:	4605      	mov	r5, r0
 8003e9a:	460e      	mov	r6, r1
 8003e9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ea0:	f7fc fe76 	bl	8000b90 <__aeabi_d2iz>
 8003ea4:	9012      	str	r0, [sp, #72]	; 0x48
 8003ea6:	f7fc fb5d 	bl	8000564 <__aeabi_i2d>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003eb2:	f7fc fa09 	bl	80002c8 <__aeabi_dsub>
 8003eb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003eb8:	3330      	adds	r3, #48	; 0x30
 8003eba:	f804 3b01 	strb.w	r3, [r4], #1
 8003ebe:	462a      	mov	r2, r5
 8003ec0:	4633      	mov	r3, r6
 8003ec2:	e9cd 0100 	strd	r0, r1, [sp]
 8003ec6:	f7fc fe25 	bl	8000b14 <__aeabi_dcmplt>
 8003eca:	2800      	cmp	r0, #0
 8003ecc:	f040 8321 	bne.w	8004512 <_dtoa_r+0xafa>
 8003ed0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	4938      	ldr	r1, [pc, #224]	; (8003fb8 <_dtoa_r+0x5a0>)
 8003ed8:	f7fc f9f6 	bl	80002c8 <__aeabi_dsub>
 8003edc:	462a      	mov	r2, r5
 8003ede:	4633      	mov	r3, r6
 8003ee0:	f7fc fe18 	bl	8000b14 <__aeabi_dcmplt>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	f040 80d2 	bne.w	800408e <_dtoa_r+0x676>
 8003eea:	9b04      	ldr	r3, [sp, #16]
 8003eec:	1ae3      	subs	r3, r4, r3
 8003eee:	42bb      	cmp	r3, r7
 8003ef0:	da6c      	bge.n	8003fcc <_dtoa_r+0x5b4>
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	4b31      	ldr	r3, [pc, #196]	; (8003fbc <_dtoa_r+0x5a4>)
 8003ef6:	4628      	mov	r0, r5
 8003ef8:	4631      	mov	r1, r6
 8003efa:	f7fc fb99 	bl	8000630 <__aeabi_dmul>
 8003efe:	2200      	movs	r2, #0
 8003f00:	4605      	mov	r5, r0
 8003f02:	460e      	mov	r6, r1
 8003f04:	4b2d      	ldr	r3, [pc, #180]	; (8003fbc <_dtoa_r+0x5a4>)
 8003f06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f0a:	f7fc fb91 	bl	8000630 <__aeabi_dmul>
 8003f0e:	e9cd 0100 	strd	r0, r1, [sp]
 8003f12:	e7c3      	b.n	8003e9c <_dtoa_r+0x484>
 8003f14:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8003f18:	4622      	mov	r2, r4
 8003f1a:	462b      	mov	r3, r5
 8003f1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f20:	f7fc fb86 	bl	8000630 <__aeabi_dmul>
 8003f24:	9b04      	ldr	r3, [sp, #16]
 8003f26:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8003f2a:	19dc      	adds	r4, r3, r7
 8003f2c:	461d      	mov	r5, r3
 8003f2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f32:	f7fc fe2d 	bl	8000b90 <__aeabi_d2iz>
 8003f36:	4606      	mov	r6, r0
 8003f38:	f7fc fb14 	bl	8000564 <__aeabi_i2d>
 8003f3c:	3630      	adds	r6, #48	; 0x30
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f46:	f7fc f9bf 	bl	80002c8 <__aeabi_dsub>
 8003f4a:	f805 6b01 	strb.w	r6, [r5], #1
 8003f4e:	42ac      	cmp	r4, r5
 8003f50:	e9cd 0100 	strd	r0, r1, [sp]
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	d123      	bne.n	8003fa2 <_dtoa_r+0x58a>
 8003f5a:	4b1b      	ldr	r3, [pc, #108]	; (8003fc8 <_dtoa_r+0x5b0>)
 8003f5c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003f60:	f7fc f9b4 	bl	80002cc <__adddf3>
 8003f64:	4602      	mov	r2, r0
 8003f66:	460b      	mov	r3, r1
 8003f68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f6c:	f7fc fdf0 	bl	8000b50 <__aeabi_dcmpgt>
 8003f70:	2800      	cmp	r0, #0
 8003f72:	f040 808c 	bne.w	800408e <_dtoa_r+0x676>
 8003f76:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	4912      	ldr	r1, [pc, #72]	; (8003fc8 <_dtoa_r+0x5b0>)
 8003f7e:	f7fc f9a3 	bl	80002c8 <__aeabi_dsub>
 8003f82:	4602      	mov	r2, r0
 8003f84:	460b      	mov	r3, r1
 8003f86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f8a:	f7fc fdc3 	bl	8000b14 <__aeabi_dcmplt>
 8003f8e:	b1e8      	cbz	r0, 8003fcc <_dtoa_r+0x5b4>
 8003f90:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8003f94:	2b30      	cmp	r3, #48	; 0x30
 8003f96:	f104 32ff 	add.w	r2, r4, #4294967295
 8003f9a:	f040 82ba 	bne.w	8004512 <_dtoa_r+0xafa>
 8003f9e:	4614      	mov	r4, r2
 8003fa0:	e7f6      	b.n	8003f90 <_dtoa_r+0x578>
 8003fa2:	4b06      	ldr	r3, [pc, #24]	; (8003fbc <_dtoa_r+0x5a4>)
 8003fa4:	f7fc fb44 	bl	8000630 <__aeabi_dmul>
 8003fa8:	e9cd 0100 	strd	r0, r1, [sp]
 8003fac:	e7bf      	b.n	8003f2e <_dtoa_r+0x516>
 8003fae:	bf00      	nop
 8003fb0:	080052f0 	.word	0x080052f0
 8003fb4:	080053b8 	.word	0x080053b8
 8003fb8:	3ff00000 	.word	0x3ff00000
 8003fbc:	40240000 	.word	0x40240000
 8003fc0:	401c0000 	.word	0x401c0000
 8003fc4:	40140000 	.word	0x40140000
 8003fc8:	3fe00000 	.word	0x3fe00000
 8003fcc:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8003fd0:	e88d 0018 	stmia.w	sp, {r3, r4}
 8003fd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	db7c      	blt.n	80040d4 <_dtoa_r+0x6bc>
 8003fda:	f1bb 0f0e 	cmp.w	fp, #14
 8003fde:	dc79      	bgt.n	80040d4 <_dtoa_r+0x6bc>
 8003fe0:	4b8f      	ldr	r3, [pc, #572]	; (8004220 <_dtoa_r+0x808>)
 8003fe2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003fe6:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	da14      	bge.n	800401a <_dtoa_r+0x602>
 8003ff0:	f1b8 0f00 	cmp.w	r8, #0
 8003ff4:	dc11      	bgt.n	800401a <_dtoa_r+0x602>
 8003ff6:	f040 816c 	bne.w	80042d2 <_dtoa_r+0x8ba>
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	4b89      	ldr	r3, [pc, #548]	; (8004224 <_dtoa_r+0x80c>)
 8003ffe:	4630      	mov	r0, r6
 8004000:	4639      	mov	r1, r7
 8004002:	f7fc fb15 	bl	8000630 <__aeabi_dmul>
 8004006:	e9dd 2300 	ldrd	r2, r3, [sp]
 800400a:	f7fc fd97 	bl	8000b3c <__aeabi_dcmpge>
 800400e:	4645      	mov	r5, r8
 8004010:	4646      	mov	r6, r8
 8004012:	2800      	cmp	r0, #0
 8004014:	f040 815f 	bne.w	80042d6 <_dtoa_r+0x8be>
 8004018:	e166      	b.n	80042e8 <_dtoa_r+0x8d0>
 800401a:	9c04      	ldr	r4, [sp, #16]
 800401c:	4632      	mov	r2, r6
 800401e:	463b      	mov	r3, r7
 8004020:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004024:	f7fc fc2e 	bl	8000884 <__aeabi_ddiv>
 8004028:	f7fc fdb2 	bl	8000b90 <__aeabi_d2iz>
 800402c:	4605      	mov	r5, r0
 800402e:	f7fc fa99 	bl	8000564 <__aeabi_i2d>
 8004032:	4632      	mov	r2, r6
 8004034:	463b      	mov	r3, r7
 8004036:	f7fc fafb 	bl	8000630 <__aeabi_dmul>
 800403a:	460b      	mov	r3, r1
 800403c:	4602      	mov	r2, r0
 800403e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004042:	f7fc f941 	bl	80002c8 <__aeabi_dsub>
 8004046:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 800404a:	f804 eb01 	strb.w	lr, [r4], #1
 800404e:	9b04      	ldr	r3, [sp, #16]
 8004050:	ebc3 0e04 	rsb	lr, r3, r4
 8004054:	45f0      	cmp	r8, lr
 8004056:	e9cd 0100 	strd	r0, r1, [sp]
 800405a:	d12e      	bne.n	80040ba <_dtoa_r+0x6a2>
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	f7fc f934 	bl	80002cc <__adddf3>
 8004064:	4680      	mov	r8, r0
 8004066:	4689      	mov	r9, r1
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	4630      	mov	r0, r6
 800406e:	4639      	mov	r1, r7
 8004070:	f7fc fd50 	bl	8000b14 <__aeabi_dcmplt>
 8004074:	b978      	cbnz	r0, 8004096 <_dtoa_r+0x67e>
 8004076:	4642      	mov	r2, r8
 8004078:	464b      	mov	r3, r9
 800407a:	4630      	mov	r0, r6
 800407c:	4639      	mov	r1, r7
 800407e:	f7fc fd3f 	bl	8000b00 <__aeabi_dcmpeq>
 8004082:	2800      	cmp	r0, #0
 8004084:	f000 8247 	beq.w	8004516 <_dtoa_r+0xafe>
 8004088:	07e9      	lsls	r1, r5, #31
 800408a:	d404      	bmi.n	8004096 <_dtoa_r+0x67e>
 800408c:	e243      	b.n	8004516 <_dtoa_r+0xafe>
 800408e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004092:	e000      	b.n	8004096 <_dtoa_r+0x67e>
 8004094:	461c      	mov	r4, r3
 8004096:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800409a:	2a39      	cmp	r2, #57	; 0x39
 800409c:	f104 33ff 	add.w	r3, r4, #4294967295
 80040a0:	d107      	bne.n	80040b2 <_dtoa_r+0x69a>
 80040a2:	9a04      	ldr	r2, [sp, #16]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d1f5      	bne.n	8004094 <_dtoa_r+0x67c>
 80040a8:	9904      	ldr	r1, [sp, #16]
 80040aa:	2230      	movs	r2, #48	; 0x30
 80040ac:	f10b 0b01 	add.w	fp, fp, #1
 80040b0:	700a      	strb	r2, [r1, #0]
 80040b2:	781a      	ldrb	r2, [r3, #0]
 80040b4:	3201      	adds	r2, #1
 80040b6:	701a      	strb	r2, [r3, #0]
 80040b8:	e22d      	b.n	8004516 <_dtoa_r+0xafe>
 80040ba:	2200      	movs	r2, #0
 80040bc:	4b5a      	ldr	r3, [pc, #360]	; (8004228 <_dtoa_r+0x810>)
 80040be:	f7fc fab7 	bl	8000630 <__aeabi_dmul>
 80040c2:	2200      	movs	r2, #0
 80040c4:	2300      	movs	r3, #0
 80040c6:	e9cd 0100 	strd	r0, r1, [sp]
 80040ca:	f7fc fd19 	bl	8000b00 <__aeabi_dcmpeq>
 80040ce:	2800      	cmp	r0, #0
 80040d0:	d0a4      	beq.n	800401c <_dtoa_r+0x604>
 80040d2:	e220      	b.n	8004516 <_dtoa_r+0xafe>
 80040d4:	9a08      	ldr	r2, [sp, #32]
 80040d6:	2a00      	cmp	r2, #0
 80040d8:	d02d      	beq.n	8004136 <_dtoa_r+0x71e>
 80040da:	9a06      	ldr	r2, [sp, #24]
 80040dc:	2a01      	cmp	r2, #1
 80040de:	dc0a      	bgt.n	80040f6 <_dtoa_r+0x6de>
 80040e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80040e2:	b112      	cbz	r2, 80040ea <_dtoa_r+0x6d2>
 80040e4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80040e8:	e002      	b.n	80040f0 <_dtoa_r+0x6d8>
 80040ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80040ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80040f0:	9d07      	ldr	r5, [sp, #28]
 80040f2:	464c      	mov	r4, r9
 80040f4:	e015      	b.n	8004122 <_dtoa_r+0x70a>
 80040f6:	9b07      	ldr	r3, [sp, #28]
 80040f8:	f108 35ff 	add.w	r5, r8, #4294967295
 80040fc:	42ab      	cmp	r3, r5
 80040fe:	bfbf      	itttt	lt
 8004100:	9b07      	ldrlt	r3, [sp, #28]
 8004102:	9507      	strlt	r5, [sp, #28]
 8004104:	1aea      	sublt	r2, r5, r3
 8004106:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004108:	bfb7      	itett	lt
 800410a:	189b      	addlt	r3, r3, r2
 800410c:	1b5d      	subge	r5, r3, r5
 800410e:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004110:	2500      	movlt	r5, #0
 8004112:	f1b8 0f00 	cmp.w	r8, #0
 8004116:	bfb9      	ittee	lt
 8004118:	ebc8 0409 	rsblt	r4, r8, r9
 800411c:	2300      	movlt	r3, #0
 800411e:	464c      	movge	r4, r9
 8004120:	4643      	movge	r3, r8
 8004122:	9a05      	ldr	r2, [sp, #20]
 8004124:	2101      	movs	r1, #1
 8004126:	441a      	add	r2, r3
 8004128:	4650      	mov	r0, sl
 800412a:	4499      	add	r9, r3
 800412c:	9205      	str	r2, [sp, #20]
 800412e:	f000 fc0a 	bl	8004946 <__i2b>
 8004132:	4606      	mov	r6, r0
 8004134:	e002      	b.n	800413c <_dtoa_r+0x724>
 8004136:	9d07      	ldr	r5, [sp, #28]
 8004138:	9e08      	ldr	r6, [sp, #32]
 800413a:	464c      	mov	r4, r9
 800413c:	b15c      	cbz	r4, 8004156 <_dtoa_r+0x73e>
 800413e:	9b05      	ldr	r3, [sp, #20]
 8004140:	2b00      	cmp	r3, #0
 8004142:	dd08      	ble.n	8004156 <_dtoa_r+0x73e>
 8004144:	42a3      	cmp	r3, r4
 8004146:	9a05      	ldr	r2, [sp, #20]
 8004148:	bfa8      	it	ge
 800414a:	4623      	movge	r3, r4
 800414c:	ebc3 0909 	rsb	r9, r3, r9
 8004150:	1ae4      	subs	r4, r4, r3
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	9305      	str	r3, [sp, #20]
 8004156:	9b07      	ldr	r3, [sp, #28]
 8004158:	2b00      	cmp	r3, #0
 800415a:	dd1d      	ble.n	8004198 <_dtoa_r+0x780>
 800415c:	9b08      	ldr	r3, [sp, #32]
 800415e:	b1ab      	cbz	r3, 800418c <_dtoa_r+0x774>
 8004160:	b185      	cbz	r5, 8004184 <_dtoa_r+0x76c>
 8004162:	4631      	mov	r1, r6
 8004164:	462a      	mov	r2, r5
 8004166:	4650      	mov	r0, sl
 8004168:	f000 fc88 	bl	8004a7c <__pow5mult>
 800416c:	9a02      	ldr	r2, [sp, #8]
 800416e:	4601      	mov	r1, r0
 8004170:	4606      	mov	r6, r0
 8004172:	4650      	mov	r0, sl
 8004174:	f000 fbf0 	bl	8004958 <__multiply>
 8004178:	9902      	ldr	r1, [sp, #8]
 800417a:	4607      	mov	r7, r0
 800417c:	4650      	mov	r0, sl
 800417e:	f000 fb43 	bl	8004808 <_Bfree>
 8004182:	9702      	str	r7, [sp, #8]
 8004184:	9b07      	ldr	r3, [sp, #28]
 8004186:	1b5a      	subs	r2, r3, r5
 8004188:	d006      	beq.n	8004198 <_dtoa_r+0x780>
 800418a:	e000      	b.n	800418e <_dtoa_r+0x776>
 800418c:	9a07      	ldr	r2, [sp, #28]
 800418e:	9902      	ldr	r1, [sp, #8]
 8004190:	4650      	mov	r0, sl
 8004192:	f000 fc73 	bl	8004a7c <__pow5mult>
 8004196:	9002      	str	r0, [sp, #8]
 8004198:	2101      	movs	r1, #1
 800419a:	4650      	mov	r0, sl
 800419c:	f000 fbd3 	bl	8004946 <__i2b>
 80041a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041a2:	4605      	mov	r5, r0
 80041a4:	b35b      	cbz	r3, 80041fe <_dtoa_r+0x7e6>
 80041a6:	461a      	mov	r2, r3
 80041a8:	4601      	mov	r1, r0
 80041aa:	4650      	mov	r0, sl
 80041ac:	f000 fc66 	bl	8004a7c <__pow5mult>
 80041b0:	9b06      	ldr	r3, [sp, #24]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	4605      	mov	r5, r0
 80041b6:	dc18      	bgt.n	80041ea <_dtoa_r+0x7d2>
 80041b8:	9b00      	ldr	r3, [sp, #0]
 80041ba:	b983      	cbnz	r3, 80041de <_dtoa_r+0x7c6>
 80041bc:	9b01      	ldr	r3, [sp, #4]
 80041be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041c2:	b973      	cbnz	r3, 80041e2 <_dtoa_r+0x7ca>
 80041c4:	9b01      	ldr	r3, [sp, #4]
 80041c6:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 80041ca:	0d3f      	lsrs	r7, r7, #20
 80041cc:	053f      	lsls	r7, r7, #20
 80041ce:	b14f      	cbz	r7, 80041e4 <_dtoa_r+0x7cc>
 80041d0:	9b05      	ldr	r3, [sp, #20]
 80041d2:	3301      	adds	r3, #1
 80041d4:	f109 0901 	add.w	r9, r9, #1
 80041d8:	9305      	str	r3, [sp, #20]
 80041da:	2701      	movs	r7, #1
 80041dc:	e002      	b.n	80041e4 <_dtoa_r+0x7cc>
 80041de:	2700      	movs	r7, #0
 80041e0:	e000      	b.n	80041e4 <_dtoa_r+0x7cc>
 80041e2:	9f00      	ldr	r7, [sp, #0]
 80041e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80041e6:	b173      	cbz	r3, 8004206 <_dtoa_r+0x7ee>
 80041e8:	e000      	b.n	80041ec <_dtoa_r+0x7d4>
 80041ea:	2700      	movs	r7, #0
 80041ec:	692b      	ldr	r3, [r5, #16]
 80041ee:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80041f2:	6918      	ldr	r0, [r3, #16]
 80041f4:	f000 fb5a 	bl	80048ac <__hi0bits>
 80041f8:	f1c0 0020 	rsb	r0, r0, #32
 80041fc:	e004      	b.n	8004208 <_dtoa_r+0x7f0>
 80041fe:	9b06      	ldr	r3, [sp, #24]
 8004200:	2b01      	cmp	r3, #1
 8004202:	ddd9      	ble.n	80041b8 <_dtoa_r+0x7a0>
 8004204:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8004206:	2001      	movs	r0, #1
 8004208:	9b05      	ldr	r3, [sp, #20]
 800420a:	4418      	add	r0, r3
 800420c:	f010 001f 	ands.w	r0, r0, #31
 8004210:	d00e      	beq.n	8004230 <_dtoa_r+0x818>
 8004212:	f1c0 0320 	rsb	r3, r0, #32
 8004216:	2b04      	cmp	r3, #4
 8004218:	dd08      	ble.n	800422c <_dtoa_r+0x814>
 800421a:	f1c0 001c 	rsb	r0, r0, #28
 800421e:	e008      	b.n	8004232 <_dtoa_r+0x81a>
 8004220:	080052f0 	.word	0x080052f0
 8004224:	40140000 	.word	0x40140000
 8004228:	40240000 	.word	0x40240000
 800422c:	d006      	beq.n	800423c <_dtoa_r+0x824>
 800422e:	4618      	mov	r0, r3
 8004230:	301c      	adds	r0, #28
 8004232:	9b05      	ldr	r3, [sp, #20]
 8004234:	4403      	add	r3, r0
 8004236:	4481      	add	r9, r0
 8004238:	4404      	add	r4, r0
 800423a:	9305      	str	r3, [sp, #20]
 800423c:	f1b9 0f00 	cmp.w	r9, #0
 8004240:	dd05      	ble.n	800424e <_dtoa_r+0x836>
 8004242:	464a      	mov	r2, r9
 8004244:	9902      	ldr	r1, [sp, #8]
 8004246:	4650      	mov	r0, sl
 8004248:	f000 fc66 	bl	8004b18 <__lshift>
 800424c:	9002      	str	r0, [sp, #8]
 800424e:	9b05      	ldr	r3, [sp, #20]
 8004250:	2b00      	cmp	r3, #0
 8004252:	dd05      	ble.n	8004260 <_dtoa_r+0x848>
 8004254:	4629      	mov	r1, r5
 8004256:	461a      	mov	r2, r3
 8004258:	4650      	mov	r0, sl
 800425a:	f000 fc5d 	bl	8004b18 <__lshift>
 800425e:	4605      	mov	r5, r0
 8004260:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004262:	b1eb      	cbz	r3, 80042a0 <_dtoa_r+0x888>
 8004264:	4629      	mov	r1, r5
 8004266:	9802      	ldr	r0, [sp, #8]
 8004268:	f000 fca7 	bl	8004bba <__mcmp>
 800426c:	2800      	cmp	r0, #0
 800426e:	da17      	bge.n	80042a0 <_dtoa_r+0x888>
 8004270:	2300      	movs	r3, #0
 8004272:	220a      	movs	r2, #10
 8004274:	9902      	ldr	r1, [sp, #8]
 8004276:	4650      	mov	r0, sl
 8004278:	f000 fadd 	bl	8004836 <__multadd>
 800427c:	9b08      	ldr	r3, [sp, #32]
 800427e:	9002      	str	r0, [sp, #8]
 8004280:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8158 	beq.w	800453a <_dtoa_r+0xb22>
 800428a:	2300      	movs	r3, #0
 800428c:	4631      	mov	r1, r6
 800428e:	220a      	movs	r2, #10
 8004290:	4650      	mov	r0, sl
 8004292:	f000 fad0 	bl	8004836 <__multadd>
 8004296:	9b03      	ldr	r3, [sp, #12]
 8004298:	2b00      	cmp	r3, #0
 800429a:	4606      	mov	r6, r0
 800429c:	dc37      	bgt.n	800430e <_dtoa_r+0x8f6>
 800429e:	e033      	b.n	8004308 <_dtoa_r+0x8f0>
 80042a0:	f1b8 0f00 	cmp.w	r8, #0
 80042a4:	dc2a      	bgt.n	80042fc <_dtoa_r+0x8e4>
 80042a6:	9b06      	ldr	r3, [sp, #24]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	dd27      	ble.n	80042fc <_dtoa_r+0x8e4>
 80042ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80042b0:	9b03      	ldr	r3, [sp, #12]
 80042b2:	b983      	cbnz	r3, 80042d6 <_dtoa_r+0x8be>
 80042b4:	4629      	mov	r1, r5
 80042b6:	2205      	movs	r2, #5
 80042b8:	4650      	mov	r0, sl
 80042ba:	f000 fabc 	bl	8004836 <__multadd>
 80042be:	4601      	mov	r1, r0
 80042c0:	4605      	mov	r5, r0
 80042c2:	9802      	ldr	r0, [sp, #8]
 80042c4:	f000 fc79 	bl	8004bba <__mcmp>
 80042c8:	2800      	cmp	r0, #0
 80042ca:	dc0d      	bgt.n	80042e8 <_dtoa_r+0x8d0>
 80042cc:	e003      	b.n	80042d6 <_dtoa_r+0x8be>
 80042ce:	463d      	mov	r5, r7
 80042d0:	e000      	b.n	80042d4 <_dtoa_r+0x8bc>
 80042d2:	2500      	movs	r5, #0
 80042d4:	462e      	mov	r6, r5
 80042d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042d8:	9c04      	ldr	r4, [sp, #16]
 80042da:	ea6f 0b03 	mvn.w	fp, r3
 80042de:	e00a      	b.n	80042f6 <_dtoa_r+0x8de>
 80042e0:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80042e4:	463d      	mov	r5, r7
 80042e6:	463e      	mov	r6, r7
 80042e8:	9b04      	ldr	r3, [sp, #16]
 80042ea:	9a04      	ldr	r2, [sp, #16]
 80042ec:	1c5c      	adds	r4, r3, #1
 80042ee:	2331      	movs	r3, #49	; 0x31
 80042f0:	7013      	strb	r3, [r2, #0]
 80042f2:	f10b 0b01 	add.w	fp, fp, #1
 80042f6:	46b0      	mov	r8, r6
 80042f8:	2600      	movs	r6, #0
 80042fa:	e0f7      	b.n	80044ec <_dtoa_r+0xad4>
 80042fc:	9b08      	ldr	r3, [sp, #32]
 80042fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8004302:	b923      	cbnz	r3, 800430e <_dtoa_r+0x8f6>
 8004304:	9c04      	ldr	r4, [sp, #16]
 8004306:	e0b1      	b.n	800446c <_dtoa_r+0xa54>
 8004308:	9b06      	ldr	r3, [sp, #24]
 800430a:	2b02      	cmp	r3, #2
 800430c:	dcd0      	bgt.n	80042b0 <_dtoa_r+0x898>
 800430e:	2c00      	cmp	r4, #0
 8004310:	dd05      	ble.n	800431e <_dtoa_r+0x906>
 8004312:	4631      	mov	r1, r6
 8004314:	4622      	mov	r2, r4
 8004316:	4650      	mov	r0, sl
 8004318:	f000 fbfe 	bl	8004b18 <__lshift>
 800431c:	4606      	mov	r6, r0
 800431e:	b19f      	cbz	r7, 8004348 <_dtoa_r+0x930>
 8004320:	6871      	ldr	r1, [r6, #4]
 8004322:	4650      	mov	r0, sl
 8004324:	f000 fa3b 	bl	800479e <_Balloc>
 8004328:	6932      	ldr	r2, [r6, #16]
 800432a:	3202      	adds	r2, #2
 800432c:	4604      	mov	r4, r0
 800432e:	0092      	lsls	r2, r2, #2
 8004330:	f106 010c 	add.w	r1, r6, #12
 8004334:	300c      	adds	r0, #12
 8004336:	f000 fa27 	bl	8004788 <memcpy>
 800433a:	2201      	movs	r2, #1
 800433c:	4621      	mov	r1, r4
 800433e:	4650      	mov	r0, sl
 8004340:	f000 fbea 	bl	8004b18 <__lshift>
 8004344:	4680      	mov	r8, r0
 8004346:	e000      	b.n	800434a <_dtoa_r+0x932>
 8004348:	46b0      	mov	r8, r6
 800434a:	9b00      	ldr	r3, [sp, #0]
 800434c:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8004350:	f003 0301 	and.w	r3, r3, #1
 8004354:	9305      	str	r3, [sp, #20]
 8004356:	4629      	mov	r1, r5
 8004358:	9802      	ldr	r0, [sp, #8]
 800435a:	f7ff facb 	bl	80038f4 <quorem>
 800435e:	4631      	mov	r1, r6
 8004360:	4604      	mov	r4, r0
 8004362:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8004366:	9802      	ldr	r0, [sp, #8]
 8004368:	f000 fc27 	bl	8004bba <__mcmp>
 800436c:	4642      	mov	r2, r8
 800436e:	9000      	str	r0, [sp, #0]
 8004370:	4629      	mov	r1, r5
 8004372:	4650      	mov	r0, sl
 8004374:	f000 fc3d 	bl	8004bf2 <__mdiff>
 8004378:	68c3      	ldr	r3, [r0, #12]
 800437a:	4602      	mov	r2, r0
 800437c:	b93b      	cbnz	r3, 800438e <_dtoa_r+0x976>
 800437e:	4601      	mov	r1, r0
 8004380:	9007      	str	r0, [sp, #28]
 8004382:	9802      	ldr	r0, [sp, #8]
 8004384:	f000 fc19 	bl	8004bba <__mcmp>
 8004388:	9a07      	ldr	r2, [sp, #28]
 800438a:	4603      	mov	r3, r0
 800438c:	e000      	b.n	8004390 <_dtoa_r+0x978>
 800438e:	2301      	movs	r3, #1
 8004390:	4611      	mov	r1, r2
 8004392:	4650      	mov	r0, sl
 8004394:	9307      	str	r3, [sp, #28]
 8004396:	f000 fa37 	bl	8004808 <_Bfree>
 800439a:	9b07      	ldr	r3, [sp, #28]
 800439c:	b94b      	cbnz	r3, 80043b2 <_dtoa_r+0x99a>
 800439e:	9a06      	ldr	r2, [sp, #24]
 80043a0:	b93a      	cbnz	r2, 80043b2 <_dtoa_r+0x99a>
 80043a2:	9a05      	ldr	r2, [sp, #20]
 80043a4:	b92a      	cbnz	r2, 80043b2 <_dtoa_r+0x99a>
 80043a6:	2f39      	cmp	r7, #57	; 0x39
 80043a8:	d028      	beq.n	80043fc <_dtoa_r+0x9e4>
 80043aa:	9b00      	ldr	r3, [sp, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	dc1a      	bgt.n	80043e6 <_dtoa_r+0x9ce>
 80043b0:	e01b      	b.n	80043ea <_dtoa_r+0x9d2>
 80043b2:	9a00      	ldr	r2, [sp, #0]
 80043b4:	2a00      	cmp	r2, #0
 80043b6:	db04      	blt.n	80043c2 <_dtoa_r+0x9aa>
 80043b8:	d11a      	bne.n	80043f0 <_dtoa_r+0x9d8>
 80043ba:	9a06      	ldr	r2, [sp, #24]
 80043bc:	b9c2      	cbnz	r2, 80043f0 <_dtoa_r+0x9d8>
 80043be:	9a05      	ldr	r2, [sp, #20]
 80043c0:	b9b2      	cbnz	r2, 80043f0 <_dtoa_r+0x9d8>
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	dd11      	ble.n	80043ea <_dtoa_r+0x9d2>
 80043c6:	2201      	movs	r2, #1
 80043c8:	9902      	ldr	r1, [sp, #8]
 80043ca:	4650      	mov	r0, sl
 80043cc:	f000 fba4 	bl	8004b18 <__lshift>
 80043d0:	4629      	mov	r1, r5
 80043d2:	9002      	str	r0, [sp, #8]
 80043d4:	f000 fbf1 	bl	8004bba <__mcmp>
 80043d8:	2800      	cmp	r0, #0
 80043da:	dc02      	bgt.n	80043e2 <_dtoa_r+0x9ca>
 80043dc:	d105      	bne.n	80043ea <_dtoa_r+0x9d2>
 80043de:	07fa      	lsls	r2, r7, #31
 80043e0:	d503      	bpl.n	80043ea <_dtoa_r+0x9d2>
 80043e2:	2f39      	cmp	r7, #57	; 0x39
 80043e4:	d00a      	beq.n	80043fc <_dtoa_r+0x9e4>
 80043e6:	f104 0731 	add.w	r7, r4, #49	; 0x31
 80043ea:	f109 0401 	add.w	r4, r9, #1
 80043ee:	e00c      	b.n	800440a <_dtoa_r+0x9f2>
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f109 0401 	add.w	r4, r9, #1
 80043f6:	dd0b      	ble.n	8004410 <_dtoa_r+0x9f8>
 80043f8:	2f39      	cmp	r7, #57	; 0x39
 80043fa:	d105      	bne.n	8004408 <_dtoa_r+0x9f0>
 80043fc:	2339      	movs	r3, #57	; 0x39
 80043fe:	f889 3000 	strb.w	r3, [r9]
 8004402:	f109 0901 	add.w	r9, r9, #1
 8004406:	e054      	b.n	80044b2 <_dtoa_r+0xa9a>
 8004408:	3701      	adds	r7, #1
 800440a:	f889 7000 	strb.w	r7, [r9]
 800440e:	e06d      	b.n	80044ec <_dtoa_r+0xad4>
 8004410:	9b04      	ldr	r3, [sp, #16]
 8004412:	9a03      	ldr	r2, [sp, #12]
 8004414:	f804 7c01 	strb.w	r7, [r4, #-1]
 8004418:	1ae3      	subs	r3, r4, r3
 800441a:	4293      	cmp	r3, r2
 800441c:	46a1      	mov	r9, r4
 800441e:	d03a      	beq.n	8004496 <_dtoa_r+0xa7e>
 8004420:	2300      	movs	r3, #0
 8004422:	220a      	movs	r2, #10
 8004424:	9902      	ldr	r1, [sp, #8]
 8004426:	4650      	mov	r0, sl
 8004428:	f000 fa05 	bl	8004836 <__multadd>
 800442c:	4546      	cmp	r6, r8
 800442e:	9002      	str	r0, [sp, #8]
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	f04f 020a 	mov.w	r2, #10
 8004438:	4631      	mov	r1, r6
 800443a:	4650      	mov	r0, sl
 800443c:	d104      	bne.n	8004448 <_dtoa_r+0xa30>
 800443e:	f000 f9fa 	bl	8004836 <__multadd>
 8004442:	4606      	mov	r6, r0
 8004444:	4680      	mov	r8, r0
 8004446:	e786      	b.n	8004356 <_dtoa_r+0x93e>
 8004448:	f000 f9f5 	bl	8004836 <__multadd>
 800444c:	4641      	mov	r1, r8
 800444e:	4606      	mov	r6, r0
 8004450:	2300      	movs	r3, #0
 8004452:	220a      	movs	r2, #10
 8004454:	4650      	mov	r0, sl
 8004456:	f000 f9ee 	bl	8004836 <__multadd>
 800445a:	4680      	mov	r8, r0
 800445c:	e77b      	b.n	8004356 <_dtoa_r+0x93e>
 800445e:	2300      	movs	r3, #0
 8004460:	220a      	movs	r2, #10
 8004462:	9902      	ldr	r1, [sp, #8]
 8004464:	4650      	mov	r0, sl
 8004466:	f000 f9e6 	bl	8004836 <__multadd>
 800446a:	9002      	str	r0, [sp, #8]
 800446c:	4629      	mov	r1, r5
 800446e:	9802      	ldr	r0, [sp, #8]
 8004470:	f7ff fa40 	bl	80038f4 <quorem>
 8004474:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8004478:	f804 7b01 	strb.w	r7, [r4], #1
 800447c:	9b04      	ldr	r3, [sp, #16]
 800447e:	9a03      	ldr	r2, [sp, #12]
 8004480:	1ae3      	subs	r3, r4, r3
 8004482:	4293      	cmp	r3, r2
 8004484:	dbeb      	blt.n	800445e <_dtoa_r+0xa46>
 8004486:	9b04      	ldr	r3, [sp, #16]
 8004488:	2a01      	cmp	r2, #1
 800448a:	bfac      	ite	ge
 800448c:	189b      	addge	r3, r3, r2
 800448e:	3301      	addlt	r3, #1
 8004490:	46b0      	mov	r8, r6
 8004492:	4699      	mov	r9, r3
 8004494:	2600      	movs	r6, #0
 8004496:	2201      	movs	r2, #1
 8004498:	9902      	ldr	r1, [sp, #8]
 800449a:	4650      	mov	r0, sl
 800449c:	f000 fb3c 	bl	8004b18 <__lshift>
 80044a0:	4629      	mov	r1, r5
 80044a2:	9002      	str	r0, [sp, #8]
 80044a4:	f000 fb89 	bl	8004bba <__mcmp>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	dc02      	bgt.n	80044b2 <_dtoa_r+0xa9a>
 80044ac:	d115      	bne.n	80044da <_dtoa_r+0xac2>
 80044ae:	07fb      	lsls	r3, r7, #31
 80044b0:	d513      	bpl.n	80044da <_dtoa_r+0xac2>
 80044b2:	464c      	mov	r4, r9
 80044b4:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80044b8:	2b39      	cmp	r3, #57	; 0x39
 80044ba:	f104 32ff 	add.w	r2, r4, #4294967295
 80044be:	d109      	bne.n	80044d4 <_dtoa_r+0xabc>
 80044c0:	9b04      	ldr	r3, [sp, #16]
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d104      	bne.n	80044d0 <_dtoa_r+0xab8>
 80044c6:	f10b 0b01 	add.w	fp, fp, #1
 80044ca:	2331      	movs	r3, #49	; 0x31
 80044cc:	9a04      	ldr	r2, [sp, #16]
 80044ce:	e002      	b.n	80044d6 <_dtoa_r+0xabe>
 80044d0:	4614      	mov	r4, r2
 80044d2:	e7ef      	b.n	80044b4 <_dtoa_r+0xa9c>
 80044d4:	3301      	adds	r3, #1
 80044d6:	7013      	strb	r3, [r2, #0]
 80044d8:	e008      	b.n	80044ec <_dtoa_r+0xad4>
 80044da:	464c      	mov	r4, r9
 80044dc:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80044e0:	2b30      	cmp	r3, #48	; 0x30
 80044e2:	f104 32ff 	add.w	r2, r4, #4294967295
 80044e6:	d101      	bne.n	80044ec <_dtoa_r+0xad4>
 80044e8:	4614      	mov	r4, r2
 80044ea:	e7f7      	b.n	80044dc <_dtoa_r+0xac4>
 80044ec:	4629      	mov	r1, r5
 80044ee:	4650      	mov	r0, sl
 80044f0:	f000 f98a 	bl	8004808 <_Bfree>
 80044f4:	f1b8 0f00 	cmp.w	r8, #0
 80044f8:	d00d      	beq.n	8004516 <_dtoa_r+0xafe>
 80044fa:	b12e      	cbz	r6, 8004508 <_dtoa_r+0xaf0>
 80044fc:	4546      	cmp	r6, r8
 80044fe:	d003      	beq.n	8004508 <_dtoa_r+0xaf0>
 8004500:	4631      	mov	r1, r6
 8004502:	4650      	mov	r0, sl
 8004504:	f000 f980 	bl	8004808 <_Bfree>
 8004508:	4641      	mov	r1, r8
 800450a:	4650      	mov	r0, sl
 800450c:	f000 f97c 	bl	8004808 <_Bfree>
 8004510:	e001      	b.n	8004516 <_dtoa_r+0xafe>
 8004512:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004516:	9902      	ldr	r1, [sp, #8]
 8004518:	4650      	mov	r0, sl
 800451a:	f000 f975 	bl	8004808 <_Bfree>
 800451e:	2300      	movs	r3, #0
 8004520:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004522:	7023      	strb	r3, [r4, #0]
 8004524:	f10b 0301 	add.w	r3, fp, #1
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800452c:	b11b      	cbz	r3, 8004536 <_dtoa_r+0xb1e>
 800452e:	601c      	str	r4, [r3, #0]
 8004530:	e001      	b.n	8004536 <_dtoa_r+0xb1e>
 8004532:	4808      	ldr	r0, [pc, #32]	; (8004554 <_dtoa_r+0xb3c>)
 8004534:	e00a      	b.n	800454c <_dtoa_r+0xb34>
 8004536:	9804      	ldr	r0, [sp, #16]
 8004538:	e008      	b.n	800454c <_dtoa_r+0xb34>
 800453a:	9b03      	ldr	r3, [sp, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	f73f aee1 	bgt.w	8004304 <_dtoa_r+0x8ec>
 8004542:	9b06      	ldr	r3, [sp, #24]
 8004544:	2b02      	cmp	r3, #2
 8004546:	f77f aedd 	ble.w	8004304 <_dtoa_r+0x8ec>
 800454a:	e6b1      	b.n	80042b0 <_dtoa_r+0x898>
 800454c:	b017      	add	sp, #92	; 0x5c
 800454e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004552:	bf00      	nop
 8004554:	080052c7 	.word	0x080052c7

08004558 <_malloc_trim_r>:
 8004558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800455c:	4f25      	ldr	r7, [pc, #148]	; (80045f4 <_malloc_trim_r+0x9c>)
 800455e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004600 <_malloc_trim_r+0xa8>
 8004562:	4689      	mov	r9, r1
 8004564:	4606      	mov	r6, r0
 8004566:	f7fe f9cd 	bl	8002904 <__malloc_lock>
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	685d      	ldr	r5, [r3, #4]
 800456e:	f1a8 0411 	sub.w	r4, r8, #17
 8004572:	f025 0503 	bic.w	r5, r5, #3
 8004576:	442c      	add	r4, r5
 8004578:	ebc9 0404 	rsb	r4, r9, r4
 800457c:	fbb4 f4f8 	udiv	r4, r4, r8
 8004580:	3c01      	subs	r4, #1
 8004582:	fb08 f404 	mul.w	r4, r8, r4
 8004586:	4544      	cmp	r4, r8
 8004588:	da05      	bge.n	8004596 <_malloc_trim_r+0x3e>
 800458a:	4630      	mov	r0, r6
 800458c:	f7fe f9bb 	bl	8002906 <__malloc_unlock>
 8004590:	2000      	movs	r0, #0
 8004592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004596:	2100      	movs	r1, #0
 8004598:	4630      	mov	r0, r6
 800459a:	f7fe f9b5 	bl	8002908 <_sbrk_r>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	442b      	add	r3, r5
 80045a2:	4298      	cmp	r0, r3
 80045a4:	d1f1      	bne.n	800458a <_malloc_trim_r+0x32>
 80045a6:	4261      	negs	r1, r4
 80045a8:	4630      	mov	r0, r6
 80045aa:	f7fe f9ad 	bl	8002908 <_sbrk_r>
 80045ae:	3001      	adds	r0, #1
 80045b0:	d110      	bne.n	80045d4 <_malloc_trim_r+0x7c>
 80045b2:	2100      	movs	r1, #0
 80045b4:	4630      	mov	r0, r6
 80045b6:	f7fe f9a7 	bl	8002908 <_sbrk_r>
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	1a83      	subs	r3, r0, r2
 80045be:	2b0f      	cmp	r3, #15
 80045c0:	dde3      	ble.n	800458a <_malloc_trim_r+0x32>
 80045c2:	490d      	ldr	r1, [pc, #52]	; (80045f8 <_malloc_trim_r+0xa0>)
 80045c4:	6809      	ldr	r1, [r1, #0]
 80045c6:	1a40      	subs	r0, r0, r1
 80045c8:	490c      	ldr	r1, [pc, #48]	; (80045fc <_malloc_trim_r+0xa4>)
 80045ca:	f043 0301 	orr.w	r3, r3, #1
 80045ce:	6008      	str	r0, [r1, #0]
 80045d0:	6053      	str	r3, [r2, #4]
 80045d2:	e7da      	b.n	800458a <_malloc_trim_r+0x32>
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	4a09      	ldr	r2, [pc, #36]	; (80045fc <_malloc_trim_r+0xa4>)
 80045d8:	1b2d      	subs	r5, r5, r4
 80045da:	f045 0501 	orr.w	r5, r5, #1
 80045de:	605d      	str	r5, [r3, #4]
 80045e0:	6813      	ldr	r3, [r2, #0]
 80045e2:	4630      	mov	r0, r6
 80045e4:	1b1c      	subs	r4, r3, r4
 80045e6:	6014      	str	r4, [r2, #0]
 80045e8:	f7fe f98d 	bl	8002906 <__malloc_unlock>
 80045ec:	2001      	movs	r0, #1
 80045ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045f2:	bf00      	nop
 80045f4:	20000004 	.word	0x20000004
 80045f8:	20000410 	.word	0x20000410
 80045fc:	20000568 	.word	0x20000568
 8004600:	00000080 	.word	0x00000080

08004604 <_free_r>:
 8004604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004608:	4604      	mov	r4, r0
 800460a:	4688      	mov	r8, r1
 800460c:	2900      	cmp	r1, #0
 800460e:	f000 80ad 	beq.w	800476c <_free_r+0x168>
 8004612:	f7fe f977 	bl	8002904 <__malloc_lock>
 8004616:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800461a:	4d55      	ldr	r5, [pc, #340]	; (8004770 <_free_r+0x16c>)
 800461c:	f022 0001 	bic.w	r0, r2, #1
 8004620:	f1a8 0308 	sub.w	r3, r8, #8
 8004624:	181f      	adds	r7, r3, r0
 8004626:	68a9      	ldr	r1, [r5, #8]
 8004628:	687e      	ldr	r6, [r7, #4]
 800462a:	428f      	cmp	r7, r1
 800462c:	f026 0603 	bic.w	r6, r6, #3
 8004630:	f002 0201 	and.w	r2, r2, #1
 8004634:	d11b      	bne.n	800466e <_free_r+0x6a>
 8004636:	4430      	add	r0, r6
 8004638:	b93a      	cbnz	r2, 800464a <_free_r+0x46>
 800463a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800463e:	1a9b      	subs	r3, r3, r2
 8004640:	4410      	add	r0, r2
 8004642:	6899      	ldr	r1, [r3, #8]
 8004644:	68da      	ldr	r2, [r3, #12]
 8004646:	60ca      	str	r2, [r1, #12]
 8004648:	6091      	str	r1, [r2, #8]
 800464a:	f040 0201 	orr.w	r2, r0, #1
 800464e:	605a      	str	r2, [r3, #4]
 8004650:	60ab      	str	r3, [r5, #8]
 8004652:	4b48      	ldr	r3, [pc, #288]	; (8004774 <_free_r+0x170>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4298      	cmp	r0, r3
 8004658:	d304      	bcc.n	8004664 <_free_r+0x60>
 800465a:	4b47      	ldr	r3, [pc, #284]	; (8004778 <_free_r+0x174>)
 800465c:	4620      	mov	r0, r4
 800465e:	6819      	ldr	r1, [r3, #0]
 8004660:	f7ff ff7a 	bl	8004558 <_malloc_trim_r>
 8004664:	4620      	mov	r0, r4
 8004666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800466a:	f7fe b94c 	b.w	8002906 <__malloc_unlock>
 800466e:	607e      	str	r6, [r7, #4]
 8004670:	b97a      	cbnz	r2, 8004692 <_free_r+0x8e>
 8004672:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004676:	1a5b      	subs	r3, r3, r1
 8004678:	4408      	add	r0, r1
 800467a:	6899      	ldr	r1, [r3, #8]
 800467c:	f105 0e08 	add.w	lr, r5, #8
 8004680:	4571      	cmp	r1, lr
 8004682:	d008      	beq.n	8004696 <_free_r+0x92>
 8004684:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004688:	f8c1 e00c 	str.w	lr, [r1, #12]
 800468c:	f8ce 1008 	str.w	r1, [lr, #8]
 8004690:	e002      	b.n	8004698 <_free_r+0x94>
 8004692:	2200      	movs	r2, #0
 8004694:	e000      	b.n	8004698 <_free_r+0x94>
 8004696:	2201      	movs	r2, #1
 8004698:	19b9      	adds	r1, r7, r6
 800469a:	6849      	ldr	r1, [r1, #4]
 800469c:	07c9      	lsls	r1, r1, #31
 800469e:	d40e      	bmi.n	80046be <_free_r+0xba>
 80046a0:	4430      	add	r0, r6
 80046a2:	68b9      	ldr	r1, [r7, #8]
 80046a4:	b942      	cbnz	r2, 80046b8 <_free_r+0xb4>
 80046a6:	4e35      	ldr	r6, [pc, #212]	; (800477c <_free_r+0x178>)
 80046a8:	42b1      	cmp	r1, r6
 80046aa:	d105      	bne.n	80046b8 <_free_r+0xb4>
 80046ac:	616b      	str	r3, [r5, #20]
 80046ae:	612b      	str	r3, [r5, #16]
 80046b0:	2201      	movs	r2, #1
 80046b2:	60d9      	str	r1, [r3, #12]
 80046b4:	6099      	str	r1, [r3, #8]
 80046b6:	e002      	b.n	80046be <_free_r+0xba>
 80046b8:	68fe      	ldr	r6, [r7, #12]
 80046ba:	60ce      	str	r6, [r1, #12]
 80046bc:	60b1      	str	r1, [r6, #8]
 80046be:	f040 0101 	orr.w	r1, r0, #1
 80046c2:	6059      	str	r1, [r3, #4]
 80046c4:	5018      	str	r0, [r3, r0]
 80046c6:	2a00      	cmp	r2, #0
 80046c8:	d1cc      	bne.n	8004664 <_free_r+0x60>
 80046ca:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80046ce:	d212      	bcs.n	80046f6 <_free_r+0xf2>
 80046d0:	08c0      	lsrs	r0, r0, #3
 80046d2:	1081      	asrs	r1, r0, #2
 80046d4:	2201      	movs	r2, #1
 80046d6:	fa02 f101 	lsl.w	r1, r2, r1
 80046da:	686a      	ldr	r2, [r5, #4]
 80046dc:	3001      	adds	r0, #1
 80046de:	430a      	orrs	r2, r1
 80046e0:	606a      	str	r2, [r5, #4]
 80046e2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80046e6:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80046ea:	6099      	str	r1, [r3, #8]
 80046ec:	3a08      	subs	r2, #8
 80046ee:	60da      	str	r2, [r3, #12]
 80046f0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80046f4:	e038      	b.n	8004768 <_free_r+0x164>
 80046f6:	0a42      	lsrs	r2, r0, #9
 80046f8:	2a04      	cmp	r2, #4
 80046fa:	d802      	bhi.n	8004702 <_free_r+0xfe>
 80046fc:	0982      	lsrs	r2, r0, #6
 80046fe:	3238      	adds	r2, #56	; 0x38
 8004700:	e015      	b.n	800472e <_free_r+0x12a>
 8004702:	2a14      	cmp	r2, #20
 8004704:	d801      	bhi.n	800470a <_free_r+0x106>
 8004706:	325b      	adds	r2, #91	; 0x5b
 8004708:	e011      	b.n	800472e <_free_r+0x12a>
 800470a:	2a54      	cmp	r2, #84	; 0x54
 800470c:	d802      	bhi.n	8004714 <_free_r+0x110>
 800470e:	0b02      	lsrs	r2, r0, #12
 8004710:	326e      	adds	r2, #110	; 0x6e
 8004712:	e00c      	b.n	800472e <_free_r+0x12a>
 8004714:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004718:	d802      	bhi.n	8004720 <_free_r+0x11c>
 800471a:	0bc2      	lsrs	r2, r0, #15
 800471c:	3277      	adds	r2, #119	; 0x77
 800471e:	e006      	b.n	800472e <_free_r+0x12a>
 8004720:	f240 5154 	movw	r1, #1364	; 0x554
 8004724:	428a      	cmp	r2, r1
 8004726:	bf9a      	itte	ls
 8004728:	0c82      	lsrls	r2, r0, #18
 800472a:	327c      	addls	r2, #124	; 0x7c
 800472c:	227e      	movhi	r2, #126	; 0x7e
 800472e:	1c51      	adds	r1, r2, #1
 8004730:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004734:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004738:	4f0d      	ldr	r7, [pc, #52]	; (8004770 <_free_r+0x16c>)
 800473a:	428e      	cmp	r6, r1
 800473c:	d10b      	bne.n	8004756 <_free_r+0x152>
 800473e:	2101      	movs	r1, #1
 8004740:	1092      	asrs	r2, r2, #2
 8004742:	fa01 f202 	lsl.w	r2, r1, r2
 8004746:	6879      	ldr	r1, [r7, #4]
 8004748:	4311      	orrs	r1, r2
 800474a:	6079      	str	r1, [r7, #4]
 800474c:	4631      	mov	r1, r6
 800474e:	e008      	b.n	8004762 <_free_r+0x15e>
 8004750:	6889      	ldr	r1, [r1, #8]
 8004752:	428e      	cmp	r6, r1
 8004754:	d004      	beq.n	8004760 <_free_r+0x15c>
 8004756:	684a      	ldr	r2, [r1, #4]
 8004758:	f022 0203 	bic.w	r2, r2, #3
 800475c:	4290      	cmp	r0, r2
 800475e:	d3f7      	bcc.n	8004750 <_free_r+0x14c>
 8004760:	68ce      	ldr	r6, [r1, #12]
 8004762:	60de      	str	r6, [r3, #12]
 8004764:	6099      	str	r1, [r3, #8]
 8004766:	60b3      	str	r3, [r6, #8]
 8004768:	60cb      	str	r3, [r1, #12]
 800476a:	e77b      	b.n	8004664 <_free_r+0x60>
 800476c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004770:	20000004 	.word	0x20000004
 8004774:	2000040c 	.word	0x2000040c
 8004778:	20000564 	.word	0x20000564
 800477c:	2000000c 	.word	0x2000000c

08004780 <_localeconv_r>:
 8004780:	4800      	ldr	r0, [pc, #0]	; (8004784 <_localeconv_r+0x4>)
 8004782:	4770      	bx	lr
 8004784:	20000508 	.word	0x20000508

08004788 <memcpy>:
 8004788:	b510      	push	{r4, lr}
 800478a:	1e43      	subs	r3, r0, #1
 800478c:	440a      	add	r2, r1
 800478e:	4291      	cmp	r1, r2
 8004790:	d004      	beq.n	800479c <memcpy+0x14>
 8004792:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004796:	f803 4f01 	strb.w	r4, [r3, #1]!
 800479a:	e7f8      	b.n	800478e <memcpy+0x6>
 800479c:	bd10      	pop	{r4, pc}

0800479e <_Balloc>:
 800479e:	b570      	push	{r4, r5, r6, lr}
 80047a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80047a2:	4604      	mov	r4, r0
 80047a4:	460e      	mov	r6, r1
 80047a6:	b93d      	cbnz	r5, 80047b8 <_Balloc+0x1a>
 80047a8:	2010      	movs	r0, #16
 80047aa:	f7fd fe7b 	bl	80024a4 <malloc>
 80047ae:	6260      	str	r0, [r4, #36]	; 0x24
 80047b0:	6045      	str	r5, [r0, #4]
 80047b2:	6085      	str	r5, [r0, #8]
 80047b4:	6005      	str	r5, [r0, #0]
 80047b6:	60c5      	str	r5, [r0, #12]
 80047b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80047ba:	68eb      	ldr	r3, [r5, #12]
 80047bc:	b143      	cbz	r3, 80047d0 <_Balloc+0x32>
 80047be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80047c6:	b178      	cbz	r0, 80047e8 <_Balloc+0x4a>
 80047c8:	6802      	ldr	r2, [r0, #0]
 80047ca:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80047ce:	e017      	b.n	8004800 <_Balloc+0x62>
 80047d0:	2221      	movs	r2, #33	; 0x21
 80047d2:	2104      	movs	r1, #4
 80047d4:	4620      	mov	r0, r4
 80047d6:	f000 fb38 	bl	8004e4a <_calloc_r>
 80047da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80047dc:	60e8      	str	r0, [r5, #12]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1ec      	bne.n	80047be <_Balloc+0x20>
 80047e4:	2000      	movs	r0, #0
 80047e6:	bd70      	pop	{r4, r5, r6, pc}
 80047e8:	2101      	movs	r1, #1
 80047ea:	fa01 f506 	lsl.w	r5, r1, r6
 80047ee:	1d6a      	adds	r2, r5, #5
 80047f0:	0092      	lsls	r2, r2, #2
 80047f2:	4620      	mov	r0, r4
 80047f4:	f000 fb29 	bl	8004e4a <_calloc_r>
 80047f8:	2800      	cmp	r0, #0
 80047fa:	d0f3      	beq.n	80047e4 <_Balloc+0x46>
 80047fc:	6046      	str	r6, [r0, #4]
 80047fe:	6085      	str	r5, [r0, #8]
 8004800:	2300      	movs	r3, #0
 8004802:	6103      	str	r3, [r0, #16]
 8004804:	60c3      	str	r3, [r0, #12]
 8004806:	bd70      	pop	{r4, r5, r6, pc}

08004808 <_Bfree>:
 8004808:	b570      	push	{r4, r5, r6, lr}
 800480a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800480c:	4606      	mov	r6, r0
 800480e:	460d      	mov	r5, r1
 8004810:	b93c      	cbnz	r4, 8004822 <_Bfree+0x1a>
 8004812:	2010      	movs	r0, #16
 8004814:	f7fd fe46 	bl	80024a4 <malloc>
 8004818:	6270      	str	r0, [r6, #36]	; 0x24
 800481a:	6044      	str	r4, [r0, #4]
 800481c:	6084      	str	r4, [r0, #8]
 800481e:	6004      	str	r4, [r0, #0]
 8004820:	60c4      	str	r4, [r0, #12]
 8004822:	b13d      	cbz	r5, 8004834 <_Bfree+0x2c>
 8004824:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004826:	686a      	ldr	r2, [r5, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800482e:	6029      	str	r1, [r5, #0]
 8004830:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004834:	bd70      	pop	{r4, r5, r6, pc}

08004836 <__multadd>:
 8004836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800483a:	690d      	ldr	r5, [r1, #16]
 800483c:	461f      	mov	r7, r3
 800483e:	4606      	mov	r6, r0
 8004840:	460c      	mov	r4, r1
 8004842:	f101 0e14 	add.w	lr, r1, #20
 8004846:	2300      	movs	r3, #0
 8004848:	f8de 0000 	ldr.w	r0, [lr]
 800484c:	b281      	uxth	r1, r0
 800484e:	fb02 7101 	mla	r1, r2, r1, r7
 8004852:	0c0f      	lsrs	r7, r1, #16
 8004854:	0c00      	lsrs	r0, r0, #16
 8004856:	fb02 7000 	mla	r0, r2, r0, r7
 800485a:	b289      	uxth	r1, r1
 800485c:	3301      	adds	r3, #1
 800485e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004862:	429d      	cmp	r5, r3
 8004864:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004868:	f84e 1b04 	str.w	r1, [lr], #4
 800486c:	dcec      	bgt.n	8004848 <__multadd+0x12>
 800486e:	b1d7      	cbz	r7, 80048a6 <__multadd+0x70>
 8004870:	68a3      	ldr	r3, [r4, #8]
 8004872:	429d      	cmp	r5, r3
 8004874:	db12      	blt.n	800489c <__multadd+0x66>
 8004876:	6861      	ldr	r1, [r4, #4]
 8004878:	4630      	mov	r0, r6
 800487a:	3101      	adds	r1, #1
 800487c:	f7ff ff8f 	bl	800479e <_Balloc>
 8004880:	6922      	ldr	r2, [r4, #16]
 8004882:	3202      	adds	r2, #2
 8004884:	f104 010c 	add.w	r1, r4, #12
 8004888:	4680      	mov	r8, r0
 800488a:	0092      	lsls	r2, r2, #2
 800488c:	300c      	adds	r0, #12
 800488e:	f7ff ff7b 	bl	8004788 <memcpy>
 8004892:	4621      	mov	r1, r4
 8004894:	4630      	mov	r0, r6
 8004896:	f7ff ffb7 	bl	8004808 <_Bfree>
 800489a:	4644      	mov	r4, r8
 800489c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80048a0:	3501      	adds	r5, #1
 80048a2:	615f      	str	r7, [r3, #20]
 80048a4:	6125      	str	r5, [r4, #16]
 80048a6:	4620      	mov	r0, r4
 80048a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080048ac <__hi0bits>:
 80048ac:	0c03      	lsrs	r3, r0, #16
 80048ae:	041b      	lsls	r3, r3, #16
 80048b0:	b913      	cbnz	r3, 80048b8 <__hi0bits+0xc>
 80048b2:	0400      	lsls	r0, r0, #16
 80048b4:	2310      	movs	r3, #16
 80048b6:	e000      	b.n	80048ba <__hi0bits+0xe>
 80048b8:	2300      	movs	r3, #0
 80048ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80048be:	bf04      	itt	eq
 80048c0:	0200      	lsleq	r0, r0, #8
 80048c2:	3308      	addeq	r3, #8
 80048c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80048c8:	bf04      	itt	eq
 80048ca:	0100      	lsleq	r0, r0, #4
 80048cc:	3304      	addeq	r3, #4
 80048ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80048d2:	bf04      	itt	eq
 80048d4:	0080      	lsleq	r0, r0, #2
 80048d6:	3302      	addeq	r3, #2
 80048d8:	2800      	cmp	r0, #0
 80048da:	db03      	blt.n	80048e4 <__hi0bits+0x38>
 80048dc:	0042      	lsls	r2, r0, #1
 80048de:	d503      	bpl.n	80048e8 <__hi0bits+0x3c>
 80048e0:	1c58      	adds	r0, r3, #1
 80048e2:	4770      	bx	lr
 80048e4:	4618      	mov	r0, r3
 80048e6:	4770      	bx	lr
 80048e8:	2020      	movs	r0, #32
 80048ea:	4770      	bx	lr

080048ec <__lo0bits>:
 80048ec:	6803      	ldr	r3, [r0, #0]
 80048ee:	f013 0207 	ands.w	r2, r3, #7
 80048f2:	d00b      	beq.n	800490c <__lo0bits+0x20>
 80048f4:	07d9      	lsls	r1, r3, #31
 80048f6:	d422      	bmi.n	800493e <__lo0bits+0x52>
 80048f8:	079a      	lsls	r2, r3, #30
 80048fa:	bf4b      	itete	mi
 80048fc:	085b      	lsrmi	r3, r3, #1
 80048fe:	089b      	lsrpl	r3, r3, #2
 8004900:	6003      	strmi	r3, [r0, #0]
 8004902:	6003      	strpl	r3, [r0, #0]
 8004904:	bf4c      	ite	mi
 8004906:	2001      	movmi	r0, #1
 8004908:	2002      	movpl	r0, #2
 800490a:	4770      	bx	lr
 800490c:	b299      	uxth	r1, r3
 800490e:	b909      	cbnz	r1, 8004914 <__lo0bits+0x28>
 8004910:	0c1b      	lsrs	r3, r3, #16
 8004912:	2210      	movs	r2, #16
 8004914:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004918:	bf04      	itt	eq
 800491a:	0a1b      	lsreq	r3, r3, #8
 800491c:	3208      	addeq	r2, #8
 800491e:	0719      	lsls	r1, r3, #28
 8004920:	bf04      	itt	eq
 8004922:	091b      	lsreq	r3, r3, #4
 8004924:	3204      	addeq	r2, #4
 8004926:	0799      	lsls	r1, r3, #30
 8004928:	bf04      	itt	eq
 800492a:	089b      	lsreq	r3, r3, #2
 800492c:	3202      	addeq	r2, #2
 800492e:	07d9      	lsls	r1, r3, #31
 8004930:	d402      	bmi.n	8004938 <__lo0bits+0x4c>
 8004932:	085b      	lsrs	r3, r3, #1
 8004934:	d005      	beq.n	8004942 <__lo0bits+0x56>
 8004936:	3201      	adds	r2, #1
 8004938:	6003      	str	r3, [r0, #0]
 800493a:	4610      	mov	r0, r2
 800493c:	4770      	bx	lr
 800493e:	2000      	movs	r0, #0
 8004940:	4770      	bx	lr
 8004942:	2020      	movs	r0, #32
 8004944:	4770      	bx	lr

08004946 <__i2b>:
 8004946:	b510      	push	{r4, lr}
 8004948:	460c      	mov	r4, r1
 800494a:	2101      	movs	r1, #1
 800494c:	f7ff ff27 	bl	800479e <_Balloc>
 8004950:	2201      	movs	r2, #1
 8004952:	6144      	str	r4, [r0, #20]
 8004954:	6102      	str	r2, [r0, #16]
 8004956:	bd10      	pop	{r4, pc}

08004958 <__multiply>:
 8004958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495c:	4614      	mov	r4, r2
 800495e:	690a      	ldr	r2, [r1, #16]
 8004960:	6923      	ldr	r3, [r4, #16]
 8004962:	429a      	cmp	r2, r3
 8004964:	bfb8      	it	lt
 8004966:	460b      	movlt	r3, r1
 8004968:	4688      	mov	r8, r1
 800496a:	bfbc      	itt	lt
 800496c:	46a0      	movlt	r8, r4
 800496e:	461c      	movlt	r4, r3
 8004970:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004974:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004978:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800497c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004980:	eb07 0609 	add.w	r6, r7, r9
 8004984:	429e      	cmp	r6, r3
 8004986:	bfc8      	it	gt
 8004988:	3101      	addgt	r1, #1
 800498a:	f7ff ff08 	bl	800479e <_Balloc>
 800498e:	f100 0514 	add.w	r5, r0, #20
 8004992:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8004996:	462b      	mov	r3, r5
 8004998:	2200      	movs	r2, #0
 800499a:	4563      	cmp	r3, ip
 800499c:	d202      	bcs.n	80049a4 <__multiply+0x4c>
 800499e:	f843 2b04 	str.w	r2, [r3], #4
 80049a2:	e7fa      	b.n	800499a <__multiply+0x42>
 80049a4:	f104 0214 	add.w	r2, r4, #20
 80049a8:	f108 0114 	add.w	r1, r8, #20
 80049ac:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80049b0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80049b4:	9300      	str	r3, [sp, #0]
 80049b6:	9b00      	ldr	r3, [sp, #0]
 80049b8:	9201      	str	r2, [sp, #4]
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d957      	bls.n	8004a6e <__multiply+0x116>
 80049be:	f8b2 b000 	ldrh.w	fp, [r2]
 80049c2:	f1bb 0f00 	cmp.w	fp, #0
 80049c6:	d023      	beq.n	8004a10 <__multiply+0xb8>
 80049c8:	4689      	mov	r9, r1
 80049ca:	46ae      	mov	lr, r5
 80049cc:	f04f 0800 	mov.w	r8, #0
 80049d0:	f859 4b04 	ldr.w	r4, [r9], #4
 80049d4:	f8be a000 	ldrh.w	sl, [lr]
 80049d8:	b2a3      	uxth	r3, r4
 80049da:	fb0b a303 	mla	r3, fp, r3, sl
 80049de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80049e2:	f8de 4000 	ldr.w	r4, [lr]
 80049e6:	4443      	add	r3, r8
 80049e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80049ec:	fb0b 840a 	mla	r4, fp, sl, r8
 80049f0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80049f4:	46f2      	mov	sl, lr
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80049fc:	454f      	cmp	r7, r9
 80049fe:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004a02:	f84a 3b04 	str.w	r3, [sl], #4
 8004a06:	d901      	bls.n	8004a0c <__multiply+0xb4>
 8004a08:	46d6      	mov	lr, sl
 8004a0a:	e7e1      	b.n	80049d0 <__multiply+0x78>
 8004a0c:	f8ce 8004 	str.w	r8, [lr, #4]
 8004a10:	9b01      	ldr	r3, [sp, #4]
 8004a12:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004a16:	3204      	adds	r2, #4
 8004a18:	f1ba 0f00 	cmp.w	sl, #0
 8004a1c:	d021      	beq.n	8004a62 <__multiply+0x10a>
 8004a1e:	682b      	ldr	r3, [r5, #0]
 8004a20:	462c      	mov	r4, r5
 8004a22:	4689      	mov	r9, r1
 8004a24:	f04f 0800 	mov.w	r8, #0
 8004a28:	f8b9 e000 	ldrh.w	lr, [r9]
 8004a2c:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8004a30:	fb0a be0e 	mla	lr, sl, lr, fp
 8004a34:	44f0      	add	r8, lr
 8004a36:	46a3      	mov	fp, r4
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004a3e:	f84b 3b04 	str.w	r3, [fp], #4
 8004a42:	f859 3b04 	ldr.w	r3, [r9], #4
 8004a46:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8004a4a:	0c1b      	lsrs	r3, r3, #16
 8004a4c:	fb0a e303 	mla	r3, sl, r3, lr
 8004a50:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8004a54:	454f      	cmp	r7, r9
 8004a56:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8004a5a:	d901      	bls.n	8004a60 <__multiply+0x108>
 8004a5c:	465c      	mov	r4, fp
 8004a5e:	e7e3      	b.n	8004a28 <__multiply+0xd0>
 8004a60:	6063      	str	r3, [r4, #4]
 8004a62:	3504      	adds	r5, #4
 8004a64:	e7a7      	b.n	80049b6 <__multiply+0x5e>
 8004a66:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8004a6a:	b913      	cbnz	r3, 8004a72 <__multiply+0x11a>
 8004a6c:	3e01      	subs	r6, #1
 8004a6e:	2e00      	cmp	r6, #0
 8004a70:	dcf9      	bgt.n	8004a66 <__multiply+0x10e>
 8004a72:	6106      	str	r6, [r0, #16]
 8004a74:	b003      	add	sp, #12
 8004a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004a7c <__pow5mult>:
 8004a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a80:	4615      	mov	r5, r2
 8004a82:	f012 0203 	ands.w	r2, r2, #3
 8004a86:	4606      	mov	r6, r0
 8004a88:	460f      	mov	r7, r1
 8004a8a:	d007      	beq.n	8004a9c <__pow5mult+0x20>
 8004a8c:	3a01      	subs	r2, #1
 8004a8e:	4c21      	ldr	r4, [pc, #132]	; (8004b14 <__pow5mult+0x98>)
 8004a90:	2300      	movs	r3, #0
 8004a92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004a96:	f7ff fece 	bl	8004836 <__multadd>
 8004a9a:	4607      	mov	r7, r0
 8004a9c:	10ad      	asrs	r5, r5, #2
 8004a9e:	d036      	beq.n	8004b0e <__pow5mult+0x92>
 8004aa0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004aa2:	b93c      	cbnz	r4, 8004ab4 <__pow5mult+0x38>
 8004aa4:	2010      	movs	r0, #16
 8004aa6:	f7fd fcfd 	bl	80024a4 <malloc>
 8004aaa:	6270      	str	r0, [r6, #36]	; 0x24
 8004aac:	6044      	str	r4, [r0, #4]
 8004aae:	6084      	str	r4, [r0, #8]
 8004ab0:	6004      	str	r4, [r0, #0]
 8004ab2:	60c4      	str	r4, [r0, #12]
 8004ab4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004ab8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004abc:	b94c      	cbnz	r4, 8004ad2 <__pow5mult+0x56>
 8004abe:	f240 2171 	movw	r1, #625	; 0x271
 8004ac2:	4630      	mov	r0, r6
 8004ac4:	f7ff ff3f 	bl	8004946 <__i2b>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	f8c8 0008 	str.w	r0, [r8, #8]
 8004ace:	4604      	mov	r4, r0
 8004ad0:	6003      	str	r3, [r0, #0]
 8004ad2:	f04f 0800 	mov.w	r8, #0
 8004ad6:	07eb      	lsls	r3, r5, #31
 8004ad8:	d50a      	bpl.n	8004af0 <__pow5mult+0x74>
 8004ada:	4639      	mov	r1, r7
 8004adc:	4622      	mov	r2, r4
 8004ade:	4630      	mov	r0, r6
 8004ae0:	f7ff ff3a 	bl	8004958 <__multiply>
 8004ae4:	4639      	mov	r1, r7
 8004ae6:	4681      	mov	r9, r0
 8004ae8:	4630      	mov	r0, r6
 8004aea:	f7ff fe8d 	bl	8004808 <_Bfree>
 8004aee:	464f      	mov	r7, r9
 8004af0:	106d      	asrs	r5, r5, #1
 8004af2:	d00c      	beq.n	8004b0e <__pow5mult+0x92>
 8004af4:	6820      	ldr	r0, [r4, #0]
 8004af6:	b108      	cbz	r0, 8004afc <__pow5mult+0x80>
 8004af8:	4604      	mov	r4, r0
 8004afa:	e7ec      	b.n	8004ad6 <__pow5mult+0x5a>
 8004afc:	4622      	mov	r2, r4
 8004afe:	4621      	mov	r1, r4
 8004b00:	4630      	mov	r0, r6
 8004b02:	f7ff ff29 	bl	8004958 <__multiply>
 8004b06:	6020      	str	r0, [r4, #0]
 8004b08:	f8c0 8000 	str.w	r8, [r0]
 8004b0c:	e7f4      	b.n	8004af8 <__pow5mult+0x7c>
 8004b0e:	4638      	mov	r0, r7
 8004b10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b14:	080053e0 	.word	0x080053e0

08004b18 <__lshift>:
 8004b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b1c:	460c      	mov	r4, r1
 8004b1e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004b22:	6926      	ldr	r6, [r4, #16]
 8004b24:	6849      	ldr	r1, [r1, #4]
 8004b26:	68a3      	ldr	r3, [r4, #8]
 8004b28:	4456      	add	r6, sl
 8004b2a:	4607      	mov	r7, r0
 8004b2c:	4691      	mov	r9, r2
 8004b2e:	1c75      	adds	r5, r6, #1
 8004b30:	42ab      	cmp	r3, r5
 8004b32:	da02      	bge.n	8004b3a <__lshift+0x22>
 8004b34:	3101      	adds	r1, #1
 8004b36:	005b      	lsls	r3, r3, #1
 8004b38:	e7fa      	b.n	8004b30 <__lshift+0x18>
 8004b3a:	4638      	mov	r0, r7
 8004b3c:	f7ff fe2f 	bl	800479e <_Balloc>
 8004b40:	2300      	movs	r3, #0
 8004b42:	4680      	mov	r8, r0
 8004b44:	f100 0114 	add.w	r1, r0, #20
 8004b48:	461a      	mov	r2, r3
 8004b4a:	4553      	cmp	r3, sl
 8004b4c:	da03      	bge.n	8004b56 <__lshift+0x3e>
 8004b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004b52:	3301      	adds	r3, #1
 8004b54:	e7f9      	b.n	8004b4a <__lshift+0x32>
 8004b56:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8004b5a:	6920      	ldr	r0, [r4, #16]
 8004b5c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8004b60:	f019 091f 	ands.w	r9, r9, #31
 8004b64:	f104 0114 	add.w	r1, r4, #20
 8004b68:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8004b6c:	d014      	beq.n	8004b98 <__lshift+0x80>
 8004b6e:	f1c9 0c20 	rsb	ip, r9, #32
 8004b72:	2200      	movs	r2, #0
 8004b74:	6808      	ldr	r0, [r1, #0]
 8004b76:	fa00 f009 	lsl.w	r0, r0, r9
 8004b7a:	4302      	orrs	r2, r0
 8004b7c:	469a      	mov	sl, r3
 8004b7e:	f843 2b04 	str.w	r2, [r3], #4
 8004b82:	f851 2b04 	ldr.w	r2, [r1], #4
 8004b86:	458e      	cmp	lr, r1
 8004b88:	fa22 f20c 	lsr.w	r2, r2, ip
 8004b8c:	d8f2      	bhi.n	8004b74 <__lshift+0x5c>
 8004b8e:	f8ca 2004 	str.w	r2, [sl, #4]
 8004b92:	b142      	cbz	r2, 8004ba6 <__lshift+0x8e>
 8004b94:	1cb5      	adds	r5, r6, #2
 8004b96:	e006      	b.n	8004ba6 <__lshift+0x8e>
 8004b98:	3b04      	subs	r3, #4
 8004b9a:	f851 2b04 	ldr.w	r2, [r1], #4
 8004b9e:	f843 2f04 	str.w	r2, [r3, #4]!
 8004ba2:	458e      	cmp	lr, r1
 8004ba4:	d8f9      	bhi.n	8004b9a <__lshift+0x82>
 8004ba6:	3d01      	subs	r5, #1
 8004ba8:	4638      	mov	r0, r7
 8004baa:	f8c8 5010 	str.w	r5, [r8, #16]
 8004bae:	4621      	mov	r1, r4
 8004bb0:	f7ff fe2a 	bl	8004808 <_Bfree>
 8004bb4:	4640      	mov	r0, r8
 8004bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004bba <__mcmp>:
 8004bba:	6903      	ldr	r3, [r0, #16]
 8004bbc:	690a      	ldr	r2, [r1, #16]
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	b510      	push	{r4, lr}
 8004bc2:	d111      	bne.n	8004be8 <__mcmp+0x2e>
 8004bc4:	0092      	lsls	r2, r2, #2
 8004bc6:	3014      	adds	r0, #20
 8004bc8:	3114      	adds	r1, #20
 8004bca:	1883      	adds	r3, r0, r2
 8004bcc:	440a      	add	r2, r1
 8004bce:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004bd2:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8004bd6:	428c      	cmp	r4, r1
 8004bd8:	d002      	beq.n	8004be0 <__mcmp+0x26>
 8004bda:	d307      	bcc.n	8004bec <__mcmp+0x32>
 8004bdc:	2001      	movs	r0, #1
 8004bde:	bd10      	pop	{r4, pc}
 8004be0:	4298      	cmp	r0, r3
 8004be2:	d3f4      	bcc.n	8004bce <__mcmp+0x14>
 8004be4:	2000      	movs	r0, #0
 8004be6:	bd10      	pop	{r4, pc}
 8004be8:	4618      	mov	r0, r3
 8004bea:	bd10      	pop	{r4, pc}
 8004bec:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf0:	bd10      	pop	{r4, pc}

08004bf2 <__mdiff>:
 8004bf2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bf6:	460c      	mov	r4, r1
 8004bf8:	4607      	mov	r7, r0
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	4620      	mov	r0, r4
 8004bfe:	4615      	mov	r5, r2
 8004c00:	f7ff ffdb 	bl	8004bba <__mcmp>
 8004c04:	1e06      	subs	r6, r0, #0
 8004c06:	d108      	bne.n	8004c1a <__mdiff+0x28>
 8004c08:	4631      	mov	r1, r6
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	f7ff fdc7 	bl	800479e <_Balloc>
 8004c10:	2301      	movs	r3, #1
 8004c12:	6103      	str	r3, [r0, #16]
 8004c14:	6146      	str	r6, [r0, #20]
 8004c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c1a:	bfbc      	itt	lt
 8004c1c:	4623      	movlt	r3, r4
 8004c1e:	462c      	movlt	r4, r5
 8004c20:	4638      	mov	r0, r7
 8004c22:	6861      	ldr	r1, [r4, #4]
 8004c24:	bfba      	itte	lt
 8004c26:	461d      	movlt	r5, r3
 8004c28:	2601      	movlt	r6, #1
 8004c2a:	2600      	movge	r6, #0
 8004c2c:	f7ff fdb7 	bl	800479e <_Balloc>
 8004c30:	692b      	ldr	r3, [r5, #16]
 8004c32:	60c6      	str	r6, [r0, #12]
 8004c34:	6926      	ldr	r6, [r4, #16]
 8004c36:	f105 0914 	add.w	r9, r5, #20
 8004c3a:	3414      	adds	r4, #20
 8004c3c:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8004c40:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004c44:	f100 0514 	add.w	r5, r0, #20
 8004c48:	f04f 0c00 	mov.w	ip, #0
 8004c4c:	f854 3b04 	ldr.w	r3, [r4], #4
 8004c50:	f859 2b04 	ldr.w	r2, [r9], #4
 8004c54:	fa1c f183 	uxtah	r1, ip, r3
 8004c58:	fa1f fe82 	uxth.w	lr, r2
 8004c5c:	0c12      	lsrs	r2, r2, #16
 8004c5e:	ebce 0101 	rsb	r1, lr, r1
 8004c62:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8004c66:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004c6a:	b289      	uxth	r1, r1
 8004c6c:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004c70:	45c8      	cmp	r8, r9
 8004c72:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004c76:	46a6      	mov	lr, r4
 8004c78:	f845 3b04 	str.w	r3, [r5], #4
 8004c7c:	d8e6      	bhi.n	8004c4c <__mdiff+0x5a>
 8004c7e:	45be      	cmp	lr, r7
 8004c80:	d20e      	bcs.n	8004ca0 <__mdiff+0xae>
 8004c82:	f85e 1b04 	ldr.w	r1, [lr], #4
 8004c86:	fa1c f281 	uxtah	r2, ip, r1
 8004c8a:	1413      	asrs	r3, r2, #16
 8004c8c:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8004c90:	b292      	uxth	r2, r2
 8004c92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004c96:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004c9a:	f845 2b04 	str.w	r2, [r5], #4
 8004c9e:	e7ee      	b.n	8004c7e <__mdiff+0x8c>
 8004ca0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004ca4:	b90b      	cbnz	r3, 8004caa <__mdiff+0xb8>
 8004ca6:	3e01      	subs	r6, #1
 8004ca8:	e7fa      	b.n	8004ca0 <__mdiff+0xae>
 8004caa:	6106      	str	r6, [r0, #16]
 8004cac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004cb0 <__d2b>:
 8004cb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004cb4:	460e      	mov	r6, r1
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	ec59 8b10 	vmov	r8, r9, d0
 8004cbc:	4615      	mov	r5, r2
 8004cbe:	f7ff fd6e 	bl	800479e <_Balloc>
 8004cc2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004cc6:	4607      	mov	r7, r0
 8004cc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004ccc:	b10c      	cbz	r4, 8004cd2 <__d2b+0x22>
 8004cce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cd2:	9301      	str	r3, [sp, #4]
 8004cd4:	f1b8 0f00 	cmp.w	r8, #0
 8004cd8:	d019      	beq.n	8004d0e <__d2b+0x5e>
 8004cda:	a802      	add	r0, sp, #8
 8004cdc:	f840 8d08 	str.w	r8, [r0, #-8]!
 8004ce0:	f7ff fe04 	bl	80048ec <__lo0bits>
 8004ce4:	9b00      	ldr	r3, [sp, #0]
 8004ce6:	b148      	cbz	r0, 8004cfc <__d2b+0x4c>
 8004ce8:	9a01      	ldr	r2, [sp, #4]
 8004cea:	f1c0 0120 	rsb	r1, r0, #32
 8004cee:	fa02 f101 	lsl.w	r1, r2, r1
 8004cf2:	430b      	orrs	r3, r1
 8004cf4:	40c2      	lsrs	r2, r0
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	9201      	str	r2, [sp, #4]
 8004cfa:	e000      	b.n	8004cfe <__d2b+0x4e>
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	9b01      	ldr	r3, [sp, #4]
 8004d00:	61bb      	str	r3, [r7, #24]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	bf14      	ite	ne
 8004d06:	2102      	movne	r1, #2
 8004d08:	2101      	moveq	r1, #1
 8004d0a:	6139      	str	r1, [r7, #16]
 8004d0c:	e007      	b.n	8004d1e <__d2b+0x6e>
 8004d0e:	a801      	add	r0, sp, #4
 8004d10:	f7ff fdec 	bl	80048ec <__lo0bits>
 8004d14:	9b01      	ldr	r3, [sp, #4]
 8004d16:	617b      	str	r3, [r7, #20]
 8004d18:	2101      	movs	r1, #1
 8004d1a:	6139      	str	r1, [r7, #16]
 8004d1c:	3020      	adds	r0, #32
 8004d1e:	b134      	cbz	r4, 8004d2e <__d2b+0x7e>
 8004d20:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004d24:	4404      	add	r4, r0
 8004d26:	6034      	str	r4, [r6, #0]
 8004d28:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004d2c:	e009      	b.n	8004d42 <__d2b+0x92>
 8004d2e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004d32:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004d36:	6030      	str	r0, [r6, #0]
 8004d38:	6918      	ldr	r0, [r3, #16]
 8004d3a:	f7ff fdb7 	bl	80048ac <__hi0bits>
 8004d3e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004d42:	6028      	str	r0, [r5, #0]
 8004d44:	4638      	mov	r0, r7
 8004d46:	b003      	add	sp, #12
 8004d48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08004d4c <__ssprint_r>:
 8004d4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d50:	4693      	mov	fp, r2
 8004d52:	6892      	ldr	r2, [r2, #8]
 8004d54:	4681      	mov	r9, r0
 8004d56:	460c      	mov	r4, r1
 8004d58:	b34a      	cbz	r2, 8004dae <__ssprint_r+0x62>
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f8db a000 	ldr.w	sl, [fp]
 8004d60:	9301      	str	r3, [sp, #4]
 8004d62:	461f      	mov	r7, r3
 8004d64:	e006      	b.n	8004d74 <__ssprint_r+0x28>
 8004d66:	f8da 3000 	ldr.w	r3, [sl]
 8004d6a:	f8da 7004 	ldr.w	r7, [sl, #4]
 8004d6e:	9301      	str	r3, [sp, #4]
 8004d70:	f10a 0a08 	add.w	sl, sl, #8
 8004d74:	2f00      	cmp	r7, #0
 8004d76:	d0f6      	beq.n	8004d66 <__ssprint_r+0x1a>
 8004d78:	68a6      	ldr	r6, [r4, #8]
 8004d7a:	42b7      	cmp	r7, r6
 8004d7c:	d360      	bcc.n	8004e40 <__ssprint_r+0xf4>
 8004d7e:	89a0      	ldrh	r0, [r4, #12]
 8004d80:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8004d84:	d117      	bne.n	8004db6 <__ssprint_r+0x6a>
 8004d86:	42b7      	cmp	r7, r6
 8004d88:	d35a      	bcc.n	8004e40 <__ssprint_r+0xf4>
 8004d8a:	4632      	mov	r2, r6
 8004d8c:	9901      	ldr	r1, [sp, #4]
 8004d8e:	6820      	ldr	r0, [r4, #0]
 8004d90:	f000 f888 	bl	8004ea4 <memmove>
 8004d94:	68a2      	ldr	r2, [r4, #8]
 8004d96:	1b92      	subs	r2, r2, r6
 8004d98:	60a2      	str	r2, [r4, #8]
 8004d9a:	6822      	ldr	r2, [r4, #0]
 8004d9c:	4416      	add	r6, r2
 8004d9e:	f8db 2008 	ldr.w	r2, [fp, #8]
 8004da2:	6026      	str	r6, [r4, #0]
 8004da4:	1bd7      	subs	r7, r2, r7
 8004da6:	f8cb 7008 	str.w	r7, [fp, #8]
 8004daa:	2f00      	cmp	r7, #0
 8004dac:	d1db      	bne.n	8004d66 <__ssprint_r+0x1a>
 8004dae:	2000      	movs	r0, #0
 8004db0:	f8cb 0004 	str.w	r0, [fp, #4]
 8004db4:	e046      	b.n	8004e44 <__ssprint_r+0xf8>
 8004db6:	6825      	ldr	r5, [r4, #0]
 8004db8:	6921      	ldr	r1, [r4, #16]
 8004dba:	ebc1 0805 	rsb	r8, r1, r5
 8004dbe:	f108 0201 	add.w	r2, r8, #1
 8004dc2:	6965      	ldr	r5, [r4, #20]
 8004dc4:	443a      	add	r2, r7
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004dcc:	fb95 f5f3 	sdiv	r5, r5, r3
 8004dd0:	4295      	cmp	r5, r2
 8004dd2:	bf38      	it	cc
 8004dd4:	4615      	movcc	r5, r2
 8004dd6:	0543      	lsls	r3, r0, #21
 8004dd8:	d510      	bpl.n	8004dfc <__ssprint_r+0xb0>
 8004dda:	4629      	mov	r1, r5
 8004ddc:	4648      	mov	r0, r9
 8004dde:	f7fd fb71 	bl	80024c4 <_malloc_r>
 8004de2:	4606      	mov	r6, r0
 8004de4:	b1a0      	cbz	r0, 8004e10 <__ssprint_r+0xc4>
 8004de6:	4642      	mov	r2, r8
 8004de8:	6921      	ldr	r1, [r4, #16]
 8004dea:	f7ff fccd 	bl	8004788 <memcpy>
 8004dee:	89a2      	ldrh	r2, [r4, #12]
 8004df0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8004df4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004df8:	81a2      	strh	r2, [r4, #12]
 8004dfa:	e018      	b.n	8004e2e <__ssprint_r+0xe2>
 8004dfc:	462a      	mov	r2, r5
 8004dfe:	4648      	mov	r0, r9
 8004e00:	f000 f874 	bl	8004eec <_realloc_r>
 8004e04:	4606      	mov	r6, r0
 8004e06:	b990      	cbnz	r0, 8004e2e <__ssprint_r+0xe2>
 8004e08:	6921      	ldr	r1, [r4, #16]
 8004e0a:	4648      	mov	r0, r9
 8004e0c:	f7ff fbfa 	bl	8004604 <_free_r>
 8004e10:	220c      	movs	r2, #12
 8004e12:	f8c9 2000 	str.w	r2, [r9]
 8004e16:	89a2      	ldrh	r2, [r4, #12]
 8004e18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e1c:	81a2      	strh	r2, [r4, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f8cb 2008 	str.w	r2, [fp, #8]
 8004e24:	f8cb 2004 	str.w	r2, [fp, #4]
 8004e28:	f04f 30ff 	mov.w	r0, #4294967295
 8004e2c:	e00a      	b.n	8004e44 <__ssprint_r+0xf8>
 8004e2e:	6126      	str	r6, [r4, #16]
 8004e30:	6165      	str	r5, [r4, #20]
 8004e32:	4446      	add	r6, r8
 8004e34:	ebc8 0505 	rsb	r5, r8, r5
 8004e38:	6026      	str	r6, [r4, #0]
 8004e3a:	60a5      	str	r5, [r4, #8]
 8004e3c:	463e      	mov	r6, r7
 8004e3e:	e7a2      	b.n	8004d86 <__ssprint_r+0x3a>
 8004e40:	463e      	mov	r6, r7
 8004e42:	e7a2      	b.n	8004d8a <__ssprint_r+0x3e>
 8004e44:	b003      	add	sp, #12
 8004e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004e4a <_calloc_r>:
 8004e4a:	b510      	push	{r4, lr}
 8004e4c:	4351      	muls	r1, r2
 8004e4e:	f7fd fb39 	bl	80024c4 <_malloc_r>
 8004e52:	4604      	mov	r4, r0
 8004e54:	b320      	cbz	r0, 8004ea0 <_calloc_r+0x56>
 8004e56:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8004e5a:	f022 0203 	bic.w	r2, r2, #3
 8004e5e:	3a04      	subs	r2, #4
 8004e60:	2a24      	cmp	r2, #36	; 0x24
 8004e62:	d81a      	bhi.n	8004e9a <_calloc_r+0x50>
 8004e64:	2a13      	cmp	r2, #19
 8004e66:	d912      	bls.n	8004e8e <_calloc_r+0x44>
 8004e68:	2100      	movs	r1, #0
 8004e6a:	2a1b      	cmp	r2, #27
 8004e6c:	6001      	str	r1, [r0, #0]
 8004e6e:	6041      	str	r1, [r0, #4]
 8004e70:	d802      	bhi.n	8004e78 <_calloc_r+0x2e>
 8004e72:	f100 0308 	add.w	r3, r0, #8
 8004e76:	e00b      	b.n	8004e90 <_calloc_r+0x46>
 8004e78:	2a24      	cmp	r2, #36	; 0x24
 8004e7a:	6081      	str	r1, [r0, #8]
 8004e7c:	60c1      	str	r1, [r0, #12]
 8004e7e:	bf11      	iteee	ne
 8004e80:	f100 0310 	addne.w	r3, r0, #16
 8004e84:	6101      	streq	r1, [r0, #16]
 8004e86:	f100 0318 	addeq.w	r3, r0, #24
 8004e8a:	6141      	streq	r1, [r0, #20]
 8004e8c:	e000      	b.n	8004e90 <_calloc_r+0x46>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	605a      	str	r2, [r3, #4]
 8004e96:	609a      	str	r2, [r3, #8]
 8004e98:	e002      	b.n	8004ea0 <_calloc_r+0x56>
 8004e9a:	2100      	movs	r1, #0
 8004e9c:	f000 f81d 	bl	8004eda <memset>
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	bd10      	pop	{r4, pc}

08004ea4 <memmove>:
 8004ea4:	4288      	cmp	r0, r1
 8004ea6:	b510      	push	{r4, lr}
 8004ea8:	eb01 0302 	add.w	r3, r1, r2
 8004eac:	d801      	bhi.n	8004eb2 <memmove+0xe>
 8004eae:	1e42      	subs	r2, r0, #1
 8004eb0:	e00b      	b.n	8004eca <memmove+0x26>
 8004eb2:	4298      	cmp	r0, r3
 8004eb4:	d2fb      	bcs.n	8004eae <memmove+0xa>
 8004eb6:	1881      	adds	r1, r0, r2
 8004eb8:	1ad2      	subs	r2, r2, r3
 8004eba:	42d3      	cmn	r3, r2
 8004ebc:	d004      	beq.n	8004ec8 <memmove+0x24>
 8004ebe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004ec2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004ec6:	e7f8      	b.n	8004eba <memmove+0x16>
 8004ec8:	bd10      	pop	{r4, pc}
 8004eca:	4299      	cmp	r1, r3
 8004ecc:	d004      	beq.n	8004ed8 <memmove+0x34>
 8004ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ed2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004ed6:	e7f8      	b.n	8004eca <memmove+0x26>
 8004ed8:	bd10      	pop	{r4, pc}

08004eda <memset>:
 8004eda:	4402      	add	r2, r0
 8004edc:	4603      	mov	r3, r0
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d002      	beq.n	8004ee8 <memset+0xe>
 8004ee2:	f803 1b01 	strb.w	r1, [r3], #1
 8004ee6:	e7fa      	b.n	8004ede <memset+0x4>
 8004ee8:	4770      	bx	lr
	...

08004eec <_realloc_r>:
 8004eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ef0:	4681      	mov	r9, r0
 8004ef2:	460c      	mov	r4, r1
 8004ef4:	b929      	cbnz	r1, 8004f02 <_realloc_r+0x16>
 8004ef6:	4611      	mov	r1, r2
 8004ef8:	b003      	add	sp, #12
 8004efa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004efe:	f7fd bae1 	b.w	80024c4 <_malloc_r>
 8004f02:	9201      	str	r2, [sp, #4]
 8004f04:	f7fd fcfe 	bl	8002904 <__malloc_lock>
 8004f08:	9a01      	ldr	r2, [sp, #4]
 8004f0a:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8004f0e:	f102 080b 	add.w	r8, r2, #11
 8004f12:	f1b8 0f16 	cmp.w	r8, #22
 8004f16:	f1a4 0b08 	sub.w	fp, r4, #8
 8004f1a:	f02e 0503 	bic.w	r5, lr, #3
 8004f1e:	d903      	bls.n	8004f28 <_realloc_r+0x3c>
 8004f20:	f038 0807 	bics.w	r8, r8, #7
 8004f24:	d502      	bpl.n	8004f2c <_realloc_r+0x40>
 8004f26:	e003      	b.n	8004f30 <_realloc_r+0x44>
 8004f28:	f04f 0810 	mov.w	r8, #16
 8004f2c:	4590      	cmp	r8, r2
 8004f2e:	d204      	bcs.n	8004f3a <_realloc_r+0x4e>
 8004f30:	230c      	movs	r3, #12
 8004f32:	f8c9 3000 	str.w	r3, [r9]
 8004f36:	2000      	movs	r0, #0
 8004f38:	e17d      	b.n	8005236 <_realloc_r+0x34a>
 8004f3a:	45a8      	cmp	r8, r5
 8004f3c:	f340 8150 	ble.w	80051e0 <_realloc_r+0x2f4>
 8004f40:	4ba6      	ldr	r3, [pc, #664]	; (80051dc <_realloc_r+0x2f0>)
 8004f42:	6898      	ldr	r0, [r3, #8]
 8004f44:	eb0b 0105 	add.w	r1, fp, r5
 8004f48:	4281      	cmp	r1, r0
 8004f4a:	684f      	ldr	r7, [r1, #4]
 8004f4c:	d005      	beq.n	8004f5a <_realloc_r+0x6e>
 8004f4e:	f027 0601 	bic.w	r6, r7, #1
 8004f52:	440e      	add	r6, r1
 8004f54:	6876      	ldr	r6, [r6, #4]
 8004f56:	07f6      	lsls	r6, r6, #31
 8004f58:	d426      	bmi.n	8004fa8 <_realloc_r+0xbc>
 8004f5a:	f027 0a03 	bic.w	sl, r7, #3
 8004f5e:	4281      	cmp	r1, r0
 8004f60:	eb05 070a 	add.w	r7, r5, sl
 8004f64:	d118      	bne.n	8004f98 <_realloc_r+0xac>
 8004f66:	f108 0610 	add.w	r6, r8, #16
 8004f6a:	42b7      	cmp	r7, r6
 8004f6c:	db1f      	blt.n	8004fae <_realloc_r+0xc2>
 8004f6e:	eb0b 0008 	add.w	r0, fp, r8
 8004f72:	ebc8 0707 	rsb	r7, r8, r7
 8004f76:	f047 0701 	orr.w	r7, r7, #1
 8004f7a:	6098      	str	r0, [r3, #8]
 8004f7c:	6047      	str	r7, [r0, #4]
 8004f7e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	ea43 0308 	orr.w	r3, r3, r8
 8004f8a:	4648      	mov	r0, r9
 8004f8c:	f844 3c04 	str.w	r3, [r4, #-4]
 8004f90:	f7fd fcb9 	bl	8002906 <__malloc_unlock>
 8004f94:	4620      	mov	r0, r4
 8004f96:	e14e      	b.n	8005236 <_realloc_r+0x34a>
 8004f98:	45b8      	cmp	r8, r7
 8004f9a:	dc08      	bgt.n	8004fae <_realloc_r+0xc2>
 8004f9c:	68cb      	ldr	r3, [r1, #12]
 8004f9e:	688a      	ldr	r2, [r1, #8]
 8004fa0:	463d      	mov	r5, r7
 8004fa2:	60d3      	str	r3, [r2, #12]
 8004fa4:	609a      	str	r2, [r3, #8]
 8004fa6:	e11b      	b.n	80051e0 <_realloc_r+0x2f4>
 8004fa8:	f04f 0a00 	mov.w	sl, #0
 8004fac:	4651      	mov	r1, sl
 8004fae:	f01e 0f01 	tst.w	lr, #1
 8004fb2:	f040 80c3 	bne.w	800513c <_realloc_r+0x250>
 8004fb6:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8004fba:	ebc7 070b 	rsb	r7, r7, fp
 8004fbe:	687e      	ldr	r6, [r7, #4]
 8004fc0:	f026 0603 	bic.w	r6, r6, #3
 8004fc4:	442e      	add	r6, r5
 8004fc6:	2900      	cmp	r1, #0
 8004fc8:	f000 8083 	beq.w	80050d2 <_realloc_r+0x1e6>
 8004fcc:	4281      	cmp	r1, r0
 8004fce:	44b2      	add	sl, r6
 8004fd0:	d147      	bne.n	8005062 <_realloc_r+0x176>
 8004fd2:	f108 0110 	add.w	r1, r8, #16
 8004fd6:	458a      	cmp	sl, r1
 8004fd8:	db7b      	blt.n	80050d2 <_realloc_r+0x1e6>
 8004fda:	463e      	mov	r6, r7
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8004fe2:	60ca      	str	r2, [r1, #12]
 8004fe4:	6091      	str	r1, [r2, #8]
 8004fe6:	1f2a      	subs	r2, r5, #4
 8004fe8:	2a24      	cmp	r2, #36	; 0x24
 8004fea:	d825      	bhi.n	8005038 <_realloc_r+0x14c>
 8004fec:	2a13      	cmp	r2, #19
 8004fee:	d91b      	bls.n	8005028 <_realloc_r+0x13c>
 8004ff0:	6821      	ldr	r1, [r4, #0]
 8004ff2:	60b9      	str	r1, [r7, #8]
 8004ff4:	6861      	ldr	r1, [r4, #4]
 8004ff6:	60f9      	str	r1, [r7, #12]
 8004ff8:	2a1b      	cmp	r2, #27
 8004ffa:	d803      	bhi.n	8005004 <_realloc_r+0x118>
 8004ffc:	f107 0210 	add.w	r2, r7, #16
 8005000:	3408      	adds	r4, #8
 8005002:	e012      	b.n	800502a <_realloc_r+0x13e>
 8005004:	68a1      	ldr	r1, [r4, #8]
 8005006:	6139      	str	r1, [r7, #16]
 8005008:	68e1      	ldr	r1, [r4, #12]
 800500a:	6179      	str	r1, [r7, #20]
 800500c:	2a24      	cmp	r2, #36	; 0x24
 800500e:	bf01      	itttt	eq
 8005010:	6922      	ldreq	r2, [r4, #16]
 8005012:	61ba      	streq	r2, [r7, #24]
 8005014:	6961      	ldreq	r1, [r4, #20]
 8005016:	61f9      	streq	r1, [r7, #28]
 8005018:	bf19      	ittee	ne
 800501a:	f107 0218 	addne.w	r2, r7, #24
 800501e:	3410      	addne	r4, #16
 8005020:	f107 0220 	addeq.w	r2, r7, #32
 8005024:	3418      	addeq	r4, #24
 8005026:	e000      	b.n	800502a <_realloc_r+0x13e>
 8005028:	4632      	mov	r2, r6
 800502a:	6821      	ldr	r1, [r4, #0]
 800502c:	6011      	str	r1, [r2, #0]
 800502e:	6861      	ldr	r1, [r4, #4]
 8005030:	6051      	str	r1, [r2, #4]
 8005032:	68a1      	ldr	r1, [r4, #8]
 8005034:	6091      	str	r1, [r2, #8]
 8005036:	e005      	b.n	8005044 <_realloc_r+0x158>
 8005038:	4621      	mov	r1, r4
 800503a:	4630      	mov	r0, r6
 800503c:	9301      	str	r3, [sp, #4]
 800503e:	f7ff ff31 	bl	8004ea4 <memmove>
 8005042:	9b01      	ldr	r3, [sp, #4]
 8005044:	eb07 0208 	add.w	r2, r7, r8
 8005048:	ebc8 0a0a 	rsb	sl, r8, sl
 800504c:	609a      	str	r2, [r3, #8]
 800504e:	f04a 0301 	orr.w	r3, sl, #1
 8005052:	6053      	str	r3, [r2, #4]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	ea43 0308 	orr.w	r3, r3, r8
 800505e:	607b      	str	r3, [r7, #4]
 8005060:	e0b6      	b.n	80051d0 <_realloc_r+0x2e4>
 8005062:	45d0      	cmp	r8, sl
 8005064:	dc35      	bgt.n	80050d2 <_realloc_r+0x1e6>
 8005066:	68cb      	ldr	r3, [r1, #12]
 8005068:	688a      	ldr	r2, [r1, #8]
 800506a:	4638      	mov	r0, r7
 800506c:	60d3      	str	r3, [r2, #12]
 800506e:	609a      	str	r2, [r3, #8]
 8005070:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	60d3      	str	r3, [r2, #12]
 8005078:	609a      	str	r2, [r3, #8]
 800507a:	1f2a      	subs	r2, r5, #4
 800507c:	2a24      	cmp	r2, #36	; 0x24
 800507e:	d823      	bhi.n	80050c8 <_realloc_r+0x1dc>
 8005080:	2a13      	cmp	r2, #19
 8005082:	d91a      	bls.n	80050ba <_realloc_r+0x1ce>
 8005084:	6823      	ldr	r3, [r4, #0]
 8005086:	60bb      	str	r3, [r7, #8]
 8005088:	6863      	ldr	r3, [r4, #4]
 800508a:	60fb      	str	r3, [r7, #12]
 800508c:	2a1b      	cmp	r2, #27
 800508e:	d803      	bhi.n	8005098 <_realloc_r+0x1ac>
 8005090:	f107 0010 	add.w	r0, r7, #16
 8005094:	3408      	adds	r4, #8
 8005096:	e010      	b.n	80050ba <_realloc_r+0x1ce>
 8005098:	68a3      	ldr	r3, [r4, #8]
 800509a:	613b      	str	r3, [r7, #16]
 800509c:	68e3      	ldr	r3, [r4, #12]
 800509e:	617b      	str	r3, [r7, #20]
 80050a0:	2a24      	cmp	r2, #36	; 0x24
 80050a2:	bf01      	itttt	eq
 80050a4:	6923      	ldreq	r3, [r4, #16]
 80050a6:	61bb      	streq	r3, [r7, #24]
 80050a8:	6963      	ldreq	r3, [r4, #20]
 80050aa:	61fb      	streq	r3, [r7, #28]
 80050ac:	bf19      	ittee	ne
 80050ae:	f107 0018 	addne.w	r0, r7, #24
 80050b2:	3410      	addne	r4, #16
 80050b4:	f107 0020 	addeq.w	r0, r7, #32
 80050b8:	3418      	addeq	r4, #24
 80050ba:	6823      	ldr	r3, [r4, #0]
 80050bc:	6003      	str	r3, [r0, #0]
 80050be:	6863      	ldr	r3, [r4, #4]
 80050c0:	6043      	str	r3, [r0, #4]
 80050c2:	68a3      	ldr	r3, [r4, #8]
 80050c4:	6083      	str	r3, [r0, #8]
 80050c6:	e002      	b.n	80050ce <_realloc_r+0x1e2>
 80050c8:	4621      	mov	r1, r4
 80050ca:	f7ff feeb 	bl	8004ea4 <memmove>
 80050ce:	4655      	mov	r5, sl
 80050d0:	e02e      	b.n	8005130 <_realloc_r+0x244>
 80050d2:	45b0      	cmp	r8, r6
 80050d4:	dc32      	bgt.n	800513c <_realloc_r+0x250>
 80050d6:	4638      	mov	r0, r7
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80050de:	60d3      	str	r3, [r2, #12]
 80050e0:	609a      	str	r2, [r3, #8]
 80050e2:	1f2a      	subs	r2, r5, #4
 80050e4:	2a24      	cmp	r2, #36	; 0x24
 80050e6:	d825      	bhi.n	8005134 <_realloc_r+0x248>
 80050e8:	2a13      	cmp	r2, #19
 80050ea:	d91a      	bls.n	8005122 <_realloc_r+0x236>
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	60bb      	str	r3, [r7, #8]
 80050f0:	6863      	ldr	r3, [r4, #4]
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	2a1b      	cmp	r2, #27
 80050f6:	d803      	bhi.n	8005100 <_realloc_r+0x214>
 80050f8:	f107 0010 	add.w	r0, r7, #16
 80050fc:	3408      	adds	r4, #8
 80050fe:	e010      	b.n	8005122 <_realloc_r+0x236>
 8005100:	68a3      	ldr	r3, [r4, #8]
 8005102:	613b      	str	r3, [r7, #16]
 8005104:	68e3      	ldr	r3, [r4, #12]
 8005106:	617b      	str	r3, [r7, #20]
 8005108:	2a24      	cmp	r2, #36	; 0x24
 800510a:	bf01      	itttt	eq
 800510c:	6923      	ldreq	r3, [r4, #16]
 800510e:	61bb      	streq	r3, [r7, #24]
 8005110:	6963      	ldreq	r3, [r4, #20]
 8005112:	61fb      	streq	r3, [r7, #28]
 8005114:	bf19      	ittee	ne
 8005116:	f107 0018 	addne.w	r0, r7, #24
 800511a:	3410      	addne	r4, #16
 800511c:	f107 0020 	addeq.w	r0, r7, #32
 8005120:	3418      	addeq	r4, #24
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	6003      	str	r3, [r0, #0]
 8005126:	6863      	ldr	r3, [r4, #4]
 8005128:	6043      	str	r3, [r0, #4]
 800512a:	68a3      	ldr	r3, [r4, #8]
 800512c:	6083      	str	r3, [r0, #8]
 800512e:	4635      	mov	r5, r6
 8005130:	46bb      	mov	fp, r7
 8005132:	e055      	b.n	80051e0 <_realloc_r+0x2f4>
 8005134:	4621      	mov	r1, r4
 8005136:	f7ff feb5 	bl	8004ea4 <memmove>
 800513a:	e7f8      	b.n	800512e <_realloc_r+0x242>
 800513c:	4611      	mov	r1, r2
 800513e:	4648      	mov	r0, r9
 8005140:	f7fd f9c0 	bl	80024c4 <_malloc_r>
 8005144:	4606      	mov	r6, r0
 8005146:	2800      	cmp	r0, #0
 8005148:	d042      	beq.n	80051d0 <_realloc_r+0x2e4>
 800514a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800514e:	f023 0301 	bic.w	r3, r3, #1
 8005152:	f1a0 0208 	sub.w	r2, r0, #8
 8005156:	445b      	add	r3, fp
 8005158:	429a      	cmp	r2, r3
 800515a:	d105      	bne.n	8005168 <_realloc_r+0x27c>
 800515c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005160:	f023 0303 	bic.w	r3, r3, #3
 8005164:	441d      	add	r5, r3
 8005166:	e03b      	b.n	80051e0 <_realloc_r+0x2f4>
 8005168:	1f2a      	subs	r2, r5, #4
 800516a:	2a24      	cmp	r2, #36	; 0x24
 800516c:	d829      	bhi.n	80051c2 <_realloc_r+0x2d6>
 800516e:	2a13      	cmp	r2, #19
 8005170:	d91e      	bls.n	80051b0 <_realloc_r+0x2c4>
 8005172:	6823      	ldr	r3, [r4, #0]
 8005174:	6003      	str	r3, [r0, #0]
 8005176:	6863      	ldr	r3, [r4, #4]
 8005178:	6043      	str	r3, [r0, #4]
 800517a:	2a1b      	cmp	r2, #27
 800517c:	d804      	bhi.n	8005188 <_realloc_r+0x29c>
 800517e:	f100 0308 	add.w	r3, r0, #8
 8005182:	f104 0208 	add.w	r2, r4, #8
 8005186:	e015      	b.n	80051b4 <_realloc_r+0x2c8>
 8005188:	68a3      	ldr	r3, [r4, #8]
 800518a:	6083      	str	r3, [r0, #8]
 800518c:	68e3      	ldr	r3, [r4, #12]
 800518e:	60c3      	str	r3, [r0, #12]
 8005190:	2a24      	cmp	r2, #36	; 0x24
 8005192:	bf01      	itttt	eq
 8005194:	6923      	ldreq	r3, [r4, #16]
 8005196:	6103      	streq	r3, [r0, #16]
 8005198:	6961      	ldreq	r1, [r4, #20]
 800519a:	6141      	streq	r1, [r0, #20]
 800519c:	bf19      	ittee	ne
 800519e:	f100 0310 	addne.w	r3, r0, #16
 80051a2:	f104 0210 	addne.w	r2, r4, #16
 80051a6:	f100 0318 	addeq.w	r3, r0, #24
 80051aa:	f104 0218 	addeq.w	r2, r4, #24
 80051ae:	e001      	b.n	80051b4 <_realloc_r+0x2c8>
 80051b0:	4603      	mov	r3, r0
 80051b2:	4622      	mov	r2, r4
 80051b4:	6811      	ldr	r1, [r2, #0]
 80051b6:	6019      	str	r1, [r3, #0]
 80051b8:	6851      	ldr	r1, [r2, #4]
 80051ba:	6059      	str	r1, [r3, #4]
 80051bc:	6892      	ldr	r2, [r2, #8]
 80051be:	609a      	str	r2, [r3, #8]
 80051c0:	e002      	b.n	80051c8 <_realloc_r+0x2dc>
 80051c2:	4621      	mov	r1, r4
 80051c4:	f7ff fe6e 	bl	8004ea4 <memmove>
 80051c8:	4621      	mov	r1, r4
 80051ca:	4648      	mov	r0, r9
 80051cc:	f7ff fa1a 	bl	8004604 <_free_r>
 80051d0:	4648      	mov	r0, r9
 80051d2:	f7fd fb98 	bl	8002906 <__malloc_unlock>
 80051d6:	4630      	mov	r0, r6
 80051d8:	e02d      	b.n	8005236 <_realloc_r+0x34a>
 80051da:	bf00      	nop
 80051dc:	20000004 	.word	0x20000004
 80051e0:	ebc8 0205 	rsb	r2, r8, r5
 80051e4:	2a0f      	cmp	r2, #15
 80051e6:	f8db 3004 	ldr.w	r3, [fp, #4]
 80051ea:	d914      	bls.n	8005216 <_realloc_r+0x32a>
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	eb0b 0108 	add.w	r1, fp, r8
 80051f4:	ea43 0308 	orr.w	r3, r3, r8
 80051f8:	f8cb 3004 	str.w	r3, [fp, #4]
 80051fc:	f042 0301 	orr.w	r3, r2, #1
 8005200:	440a      	add	r2, r1
 8005202:	604b      	str	r3, [r1, #4]
 8005204:	6853      	ldr	r3, [r2, #4]
 8005206:	f043 0301 	orr.w	r3, r3, #1
 800520a:	6053      	str	r3, [r2, #4]
 800520c:	3108      	adds	r1, #8
 800520e:	4648      	mov	r0, r9
 8005210:	f7ff f9f8 	bl	8004604 <_free_r>
 8005214:	e00a      	b.n	800522c <_realloc_r+0x340>
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	432b      	orrs	r3, r5
 800521c:	eb0b 0205 	add.w	r2, fp, r5
 8005220:	f8cb 3004 	str.w	r3, [fp, #4]
 8005224:	6853      	ldr	r3, [r2, #4]
 8005226:	f043 0301 	orr.w	r3, r3, #1
 800522a:	6053      	str	r3, [r2, #4]
 800522c:	4648      	mov	r0, r9
 800522e:	f7fd fb6a 	bl	8002906 <__malloc_unlock>
 8005232:	f10b 0008 	add.w	r0, fp, #8
 8005236:	b003      	add	sp, #12
 8005238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800523c <_sbrk>:
 800523c:	4b04      	ldr	r3, [pc, #16]	; (8005250 <_sbrk+0x14>)
 800523e:	6819      	ldr	r1, [r3, #0]
 8005240:	4602      	mov	r2, r0
 8005242:	b909      	cbnz	r1, 8005248 <_sbrk+0xc>
 8005244:	4903      	ldr	r1, [pc, #12]	; (8005254 <_sbrk+0x18>)
 8005246:	6019      	str	r1, [r3, #0]
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	4402      	add	r2, r0
 800524c:	601a      	str	r2, [r3, #0]
 800524e:	4770      	bx	lr
 8005250:	20000590 	.word	0x20000590
 8005254:	20000624 	.word	0x20000624

08005258 <_init>:
 8005258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800525a:	bf00      	nop
 800525c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525e:	bc08      	pop	{r3}
 8005260:	469e      	mov	lr, r3
 8005262:	4770      	bx	lr

08005264 <_fini>:
 8005264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005266:	bf00      	nop
 8005268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800526a:	bc08      	pop	{r3}
 800526c:	469e      	mov	lr, r3
 800526e:	4770      	bx	lr
