# PillowCore RISC-V Processors

This repository ~~is~~ will be a collection of various RISC-V processor designs written in SystemVerilog. All of these processors are targeted towards softcore implementation, and are tested on the [Mimas A7 V3 Development Board](https://numato.com/docs/mimas-artix-7-fpga-development-board-with-ddr-sdram-and-gigabit-ethernet/). 

