// Seed: 4185435759
module module_0 (
    id_1#(.id_2(1)),
    id_3
);
  inout wire id_2;
  input wire id_1;
  always id_3 = 1;
  wire id_4, id_5, id_6;
  assign module_1.id_3 = 0;
  wire id_7;
endmodule
module module_1;
  reg id_1;
  assign id_1 = id_1 == id_1;
  timeprecision 1ps;
  logic [7:0] id_2;
  assign id_2[1] = id_1;
  reg id_3 = id_1, id_4;
  always begin : LABEL_0
    id_1 <= ~1;
  end
  wire id_5 = 1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  always_ff disable id_8;
endmodule
