$date
	Sat Oct 22 21:35:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#866374
b10 &
b10 %
1$
b10 !
1"
#866375
0"
#866378
b1 &
b1 %
1#
#866382
b0 &
0#
b0 %
0$
#1887433
b1101 !
1"
#1887434
b1101 &
b1101 %
1$
#1887435
0"
#1887438
b101000 &
b101000 %
#1887442
b10100 &
b10100 %
#1887446
b1010 &
b1010 %
#1887450
b101 &
b101 %
#1887454
b10000 &
b10000 %
#1887458
b1000 &
b1000 %
#1887462
b100 &
b100 %
#1887466
b10 &
b10 %
#1887470
b1 &
1#
b1 %
#1887474
b0 &
b0 %
0#
0$
#2955998
b11 &
b11 %
1$
b11 !
1"
#2955999
0"
#2956002
b1010 &
b1010 %
#2956006
b101 &
b101 %
#2956010
b10000 &
b10000 %
#2956014
b1000 &
b1000 %
#2956018
b100 &
b100 %
#2956022
b10 &
b10 %
#2956026
b1 &
b1 %
1#
#2956030
b0 &
0#
b0 %
0$
#4500012
