
*** Running vivado
    with args -log design_1_DivideBy2N_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DivideBy2N_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_DivideBy2N_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DivideBy2N_0_0
Command: synth_design -top design_1_DivideBy2N_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 513994
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1643.938 ; gain = 312.832 ; free physical = 1843 ; free virtual = 10823
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.832; parent = 773.261; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2642.344; parent = 1643.941; children = 998.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_DivideBy2N_0_0' [/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.vhd:64]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'DivideBy2N' declared at '/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.srcs/sources_1/new/DivideBy2N.v:21' bound to instance 'U0' of component 'DivideBy2N' [/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'DivideBy2N' [/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DivideBy2N' (0#1) [/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_DivideBy2N_0_0' (0#1) [/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1710.906 ; gain = 379.801 ; free physical = 1760 ; free virtual = 10725
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.832; parent = 773.261; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2709.312; parent = 1710.910; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1725.750 ; gain = 394.645 ; free physical = 1691 ; free virtual = 10654
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.832; parent = 773.261; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2724.156; parent = 1725.754; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1733.754 ; gain = 402.648 ; free physical = 1685 ; free virtual = 10647
INFO: [Device 21-403] Loading part xc7z010clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.832; parent = 773.261; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2732.160; parent = 1733.758; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1750.668 ; gain = 419.562 ; free physical = 1646 ; free virtual = 10609
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.832; parent = 773.261; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2749.074; parent = 1750.672; children = 998.402
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1248 ; free virtual = 10185
Synthesis current peak Physical Memory [PSS] (MB): peak = 1133.099; parent = 981.102; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1252 ; free virtual = 10190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1136.405; parent = 984.414; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1258 ; free virtual = 10196
Synthesis current peak Physical Memory [PSS] (MB): peak = 1136.831; parent = 984.840; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1196 ; free virtual = 10131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1136.975; parent = 984.991; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1196 ; free virtual = 10131
Synthesis current peak Physical Memory [PSS] (MB): peak = 1136.990; parent = 985.007; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1204 ; free virtual = 10138
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.068; parent = 985.085; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1234 ; free virtual = 10169
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.131; parent = 985.147; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1257 ; free virtual = 10191
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.146; parent = 985.163; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1257 ; free virtual = 10191
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.162; parent = 985.179; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT5 |     4|
|6     |LUT6 |     5|
|7     |FDCE |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    23|
|2     |  U0     |DivideBy2N |    23|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1259 ; free virtual = 10194
Synthesis current peak Physical Memory [PSS] (MB): peak = 1137.209; parent = 985.226; children = 158.571
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2880.465; parent = 1882.062; children = 998.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.059 ; gain = 550.953 ; free physical = 1262 ; free virtual = 10196
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.066 ; gain = 550.953 ; free physical = 1260 ; free virtual = 10195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1882.066 ; gain = 0.000 ; free physical = 1368 ; free virtual = 10302
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.402 ; gain = 0.000 ; free physical = 1265 ; free virtual = 10202
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 22af2b85
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.402 ; gain = 683.297 ; free physical = 1477 ; free virtual = 10414
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_DivideBy2N_0_0, cache-ID = c88f174f80b91fc0
INFO: [Common 17-1381] The checkpoint '/home/guido/Github/EBAZ4205_SDR_spectrum/AD9851_test/AD9851_test.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_DivideBy2N_0_0_utilization_synth.rpt -pb design_1_DivideBy2N_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 18 19:24:15 2023...
