Information: Updating graph... (UID-83)
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 02:14:38 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        127.57
  Critical Path Slack:        -344.24
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -687.73
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:        485.41
  Critical Path Slack:        -433.87
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -9311315.00
  No. of Violating Paths:    33679.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:        171.01
  Critical Path Slack:        -304.34
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -4937.75
  No. of Violating Paths:       21.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:        497.45
  Critical Path Slack:        -104.73
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -30961.78
  No. of Violating Paths:      619.00
  Worst Hold Violation:        -36.37
  Total Hold Violation:    -315818.44
  No. of Hold Violations:    15583.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        342.87
  Critical Path Slack:           1.57
  Critical Path Clk Period:    500.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2621
  Leaf Cell Count:              38141
  Buf/Inv Cell Count:            5977
  Buf Cell Count:                3383
  Inv Cell Count:                2594
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     23337
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7064.195191
  Noncombinational Area: 15561.199258
  Buf/Inv Area:           2208.397172
  Total Buffer Area:          1705.01
  Total Inverter Area:         503.38
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      238932.69
  Net YLength        :      223662.06
  -----------------------------------
  Cell Area:             22638.800848
  Design Area:           22638.800848
  Net Length        :       462594.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         38265
  Nets With Violations:           646
  Max Trans Violations:             0
  Max Cap Violations:              10
  Max Fanout Violations:          636
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             3094.31
  -----------------------------------------
  Overall Compile Time:             3583.03
  Overall Compile Wall Clock Time: 1427792000.00

  --------------------------------------------------------------------

  Design  WNS: 433.87  TNS: 9346288.00  Number of Violating Paths: 34288


  Design (Hold)  WNS: 36.37  TNS: 315818.91  Number of Violating Paths: 15583

  --------------------------------------------------------------------


1
