{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636322598887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636322598887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 07 16:03:18 2021 " "Processing started: Sun Nov 07 16:03:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636322598887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322598887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dut -c dut " "Command: quartus_map --read_settings_files=on --write_settings_files=off dut -c dut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322598887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636322599190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636322599190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/half_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636322604972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/full_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636322604973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_sub_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_sub_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_sub_8bit " "Found entity 1: carry_select_adder_sub_8bit" {  } { { "carry_select_adder_sub_8bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_select_adder_sub_8bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636322604974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_8bit " "Found entity 1: carry_select_adder_8bit" {  } { { "carry_select_adder_8bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_select_adder_8bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636322604975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_look_ahead_adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_look_ahead_adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_adder_4bit " "Found entity 1: carry_look_ahead_adder_4bit" {  } { { "carry_look_ahead_adder_4bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/carry_look_ahead_adder_4bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636322604976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_multiplier_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file booth_multiplier_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier_8bit " "Found entity 1: booth_multiplier_8bit" {  } { { "booth_multiplier_8bit.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/booth_multiplier_8bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636322604977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "action_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file action_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 action_dec " "Found entity 1: action_dec" {  } { { "action_dec.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/action_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636322604979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" dut.sv(21) " "Verilog HDL syntax error at dut.sv(21) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dut.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/dut.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636322604980 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dut dut.sv(1) " "Ignored design unit \"dut\" at dut.sv(1) due to previous errors" {  } { { "dut.sv" "" { Text "C:/Users/chris/Dropbox/School/CME433/Literature/433_LiteratureReview/Prototypes/dut-exact/dut.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1636322604980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.sv 0 0 " "Found 0 design units, including 0 entities, in source file dut.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322604980 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636322605035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 07 16:03:25 2021 " "Processing ended: Sun Nov 07 16:03:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636322605035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636322605035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636322605035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322605035 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636322605639 ""}
