Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Mar  5 15:13:07 2019
| Host         : german-H61M-D2H-USB3 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: autotest_inst/div_clk_counter/q_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: autotest_inst/fsm_isnt/counter_divclk/q_reg[5]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.849        0.000                      0                 1331        0.181        0.000                      0                 1331        4.500        0.000                       0                   510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.849        0.000                      0                 1331        0.181        0.000                      0                 1331        4.500        0.000                       0                   510  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 autotest_inst/fsm_isnt/counter_bytes/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/fsm_isnt/reg_signature_0/dout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.101ns (23.569%)  route 3.570ns (76.431%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.449     4.659    autotest_inst/fsm_isnt/counter_bytes/sys_clk_pad_i_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  autotest_inst/fsm_isnt/counter_bytes/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  autotest_inst/fsm_isnt/counter_bytes/q_reg[24]/Q
                         net (fo=3, routed)           0.706     5.744    autotest_inst/fsm_isnt/counter_bytes/counter_bytes_o[24]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.105     5.849 f  autotest_inst/fsm_isnt/counter_bytes/q[0]_i_16/O
                         net (fo=1, routed)           0.254     6.103    autotest_inst/fsm_isnt/counter_bytes/q[0]_i_16_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.105     6.208 f  autotest_inst/fsm_isnt/counter_bytes/q[0]_i_6/O
                         net (fo=3, routed)           0.369     6.578    autotest_inst/fsm_isnt/counter_bytes/q_reg[31]_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.105     6.683 r  autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state[17]_i_15/O
                         net (fo=6, routed)           0.840     7.523    autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state[17]_i_15_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.119     7.642 f  autotest_inst/fsm_isnt/counter_bytes/dout[7]_i_2__0/O
                         net (fo=11, routed)          0.810     8.452    autotest_inst/fsm_isnt/counter_bytes/dout[7]_i_2__0_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.288     8.740 r  autotest_inst/fsm_isnt/counter_bytes/dout[7]_i_1__6/O
                         net (fo=8, routed)           0.591     9.331    autotest_inst/fsm_isnt/reg_signature_0/E[0]
    SLICE_X9Y75          FDRE                                         r  autotest_inst/fsm_isnt/reg_signature_0/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.265    14.317    autotest_inst/fsm_isnt/reg_signature_0/sys_clk_pad_i_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  autotest_inst/fsm_isnt/reg_signature_0/dout_reg[3]/C
                         clock pessimism              0.226    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X9Y75          FDRE (Setup_fdre_C_CE)      -0.327    14.180    autotest_inst/fsm_isnt/reg_signature_0/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 autotest_inst/sdspi_inst/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.076ns (21.016%)  route 4.044ns (78.984%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.447     4.657    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.379     5.036 r  autotest_inst/sdspi_inst/current_state_reg[1]/Q
                         net (fo=99, routed)          0.725     5.761    autotest_inst/sdspi_inst/current_state_reg_n_0_[1]
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.115     5.876 r  autotest_inst/sdspi_inst/current_state[2]_i_7/O
                         net (fo=1, routed)           0.894     6.770    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/current_state_reg[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.267     7.037 r  autotest_inst/sdspi_inst/sdcmd_module/r_response_4/current_state[2]_i_2__0/O
                         net (fo=4, routed)           1.553     8.591    autotest_inst/sdspi_inst/counter_wait/dout_reg[0]_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.105     8.696 f  autotest_inst/sdspi_inst/counter_wait/current_state[4]_i_33/O
                         net (fo=1, routed)           0.648     9.344    autotest_inst/sdspi_inst/counter_wait/current_state[4]_i_33_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.105     9.449 r  autotest_inst/sdspi_inst/counter_wait/current_state[4]_i_12/O
                         net (fo=1, routed)           0.223     9.672    autotest_inst/sdspi_inst/counter_wait/current_state[4]_i_12_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.105     9.777 r  autotest_inst/sdspi_inst/counter_wait/current_state[4]_i_2__0/O
                         net (fo=1, routed)           0.000     9.777    autotest_inst/sdspi_inst/counter_wait_n_4
    SLICE_X7Y83          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.341    14.393    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[4]/C
                         clock pessimism              0.242    14.634    
                         clock uncertainty           -0.035    14.599    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.032    14.631    autotest_inst/sdspi_inst/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 autotest_inst/sdspi_inst/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.904ns (17.928%)  route 4.138ns (82.072%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.448     4.658    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.379     5.037 f  autotest_inst/sdspi_inst/current_state_reg[2]/Q
                         net (fo=97, routed)          1.449     6.486    autotest_inst/sdspi_inst/spi_module/current_state_reg[4]_1[2]
    SLICE_X13Y79         LUT2 (Prop_lut2_I0_O)        0.105     6.591 f  autotest_inst/sdspi_inst/spi_module/current_state[3]_i_7/O
                         net (fo=4, routed)           0.823     7.414    autotest_inst/sdspi_inst/spi_module/master_in_reg/current_state_reg[2]_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.519 f  autotest_inst/sdspi_inst/spi_module/master_in_reg/master_out_w_i_9/O
                         net (fo=2, routed)           0.759     8.278    autotest_inst/sdspi_inst/r_state_prev_0/current_state_reg[1]_1
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.105     8.383 r  autotest_inst/sdspi_inst/r_state_prev_0/current_state[0]_i_6/O
                         net (fo=1, routed)           0.992     9.375    autotest_inst/sdspi_inst/r_state_prev_0/current_state[0]_i_6_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.105     9.480 r  autotest_inst/sdspi_inst/r_state_prev_0/current_state[0]_i_5/O
                         net (fo=1, routed)           0.116     9.596    autotest_inst/sdspi_inst/counter_wait/current_state_reg[0]_4
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.105     9.701 r  autotest_inst/sdspi_inst/counter_wait/current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.701    autotest_inst/sdspi_inst/counter_wait_n_6
    SLICE_X5Y82          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.340    14.392    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[0]/C
                         clock pessimism              0.242    14.633    
                         clock uncertainty           -0.035    14.598    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.030    14.628    autotest_inst/sdspi_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/fsm_isnt/current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.972ns (20.418%)  route 3.789ns (79.582%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 14.394 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.448     4.658    autotest_inst/fsm_isnt/sys_clk_pad_i_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.379     5.037 f  autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/Q
                         net (fo=142, routed)         1.219     6.256    autotest_inst/fsm_isnt/reg_signature_data_0_cl
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.361 f  autotest_inst/fsm_isnt/q[0]_i_1__1/O
                         net (fo=44, routed)          0.860     7.221    display_inst/div_clk_module_inst/div_clk_counter/display_rst
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.108     7.329 f  display_inst/div_clk_module_inst/div_clk_counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.647     7.976    autotest_inst/fsm_isnt/counter_timer/AN_OBUF[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.275     8.251 r  autotest_inst/fsm_isnt/counter_timer/FSM_onehot_current_state[17]_i_5/O
                         net (fo=1, routed)           0.524     8.774    autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state_reg[10]
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.105     8.879 r  autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state[17]_i_1/O
                         net (fo=23, routed)          0.539     9.419    autotest_inst/fsm_isnt/next_state
    SLICE_X0Y82          FDRE                                         r  autotest_inst/fsm_isnt/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.342    14.394    autotest_inst/fsm_isnt/sys_clk_pad_i_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  autotest_inst/fsm_isnt/current_state_reg[0]/C
                         clock pessimism              0.243    14.636    
                         clock uncertainty           -0.035    14.601    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.168    14.433    autotest_inst/fsm_isnt/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/fsm_isnt/current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.972ns (20.418%)  route 3.789ns (79.582%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 14.394 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.448     4.658    autotest_inst/fsm_isnt/sys_clk_pad_i_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.379     5.037 f  autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/Q
                         net (fo=142, routed)         1.219     6.256    autotest_inst/fsm_isnt/reg_signature_data_0_cl
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.361 f  autotest_inst/fsm_isnt/q[0]_i_1__1/O
                         net (fo=44, routed)          0.860     7.221    display_inst/div_clk_module_inst/div_clk_counter/display_rst
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.108     7.329 f  display_inst/div_clk_module_inst/div_clk_counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.647     7.976    autotest_inst/fsm_isnt/counter_timer/AN_OBUF[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.275     8.251 r  autotest_inst/fsm_isnt/counter_timer/FSM_onehot_current_state[17]_i_5/O
                         net (fo=1, routed)           0.524     8.774    autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state_reg[10]
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.105     8.879 r  autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state[17]_i_1/O
                         net (fo=23, routed)          0.539     9.419    autotest_inst/fsm_isnt/next_state
    SLICE_X0Y82          FDRE                                         r  autotest_inst/fsm_isnt/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.342    14.394    autotest_inst/fsm_isnt/sys_clk_pad_i_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  autotest_inst/fsm_isnt/current_state_reg[2]/C
                         clock pessimism              0.243    14.636    
                         clock uncertainty           -0.035    14.601    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.168    14.433    autotest_inst/fsm_isnt/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/fsm_isnt/current_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.972ns (20.418%)  route 3.789ns (79.582%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 14.394 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.448     4.658    autotest_inst/fsm_isnt/sys_clk_pad_i_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDSE (Prop_fdse_C_Q)         0.379     5.037 f  autotest_inst/fsm_isnt/FSM_onehot_current_state_reg[0]/Q
                         net (fo=142, routed)         1.219     6.256    autotest_inst/fsm_isnt/reg_signature_data_0_cl
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.105     6.361 f  autotest_inst/fsm_isnt/q[0]_i_1__1/O
                         net (fo=44, routed)          0.860     7.221    display_inst/div_clk_module_inst/div_clk_counter/display_rst
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.108     7.329 f  display_inst/div_clk_module_inst/div_clk_counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.647     7.976    autotest_inst/fsm_isnt/counter_timer/AN_OBUF[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I1_O)        0.275     8.251 r  autotest_inst/fsm_isnt/counter_timer/FSM_onehot_current_state[17]_i_5/O
                         net (fo=1, routed)           0.524     8.774    autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state_reg[10]
    SLICE_X6Y80          LUT6 (Prop_lut6_I2_O)        0.105     8.879 r  autotest_inst/fsm_isnt/counter_bytes/FSM_onehot_current_state[17]_i_1/O
                         net (fo=23, routed)          0.539     9.419    autotest_inst/fsm_isnt/next_state
    SLICE_X0Y82          FDRE                                         r  autotest_inst/fsm_isnt/current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.342    14.394    autotest_inst/fsm_isnt/sys_clk_pad_i_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  autotest_inst/fsm_isnt/current_state_reg[4]/C
                         clock pessimism              0.243    14.636    
                         clock uncertainty           -0.035    14.601    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.168    14.433    autotest_inst/fsm_isnt/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 autotest_inst/sdspi_inst/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/spi_module/reg_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.799ns (16.559%)  route 4.026ns (83.441%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.447     4.657    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.379     5.036 r  autotest_inst/sdspi_inst/current_state_reg[1]/Q
                         net (fo=99, routed)          2.164     7.200    autotest_inst/sdspi_inst/spi_module/master_out_reg/current_state_reg[4][1]
    SLICE_X13Y85         LUT5 (Prop_lut5_I1_O)        0.105     7.305 f  autotest_inst/sdspi_inst/spi_module/master_out_reg/g0_b0__0/O
                         net (fo=17, routed)          0.485     7.790    autotest_inst/sdspi_inst/spi_module/dout_reg[5]
    SLICE_X12Y87         LUT5 (Prop_lut5_I4_O)        0.105     7.895 r  autotest_inst/sdspi_inst/spi_module/cs_OBUF_inst_i_1/O
                         net (fo=11, routed)          1.010     8.904    autotest_inst/cs_OBUF
    SLICE_X15Y88         LUT6 (Prop_lut6_I3_O)        0.105     9.009 r  autotest_inst/reg_sclk_i_2/O
                         net (fo=1, routed)           0.368     9.378    autotest_inst/reg_sclk_i_2_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.105     9.483 r  autotest_inst/reg_sclk_i_1/O
                         net (fo=1, routed)           0.000     9.483    autotest_inst/sdspi_inst/spi_module/dout_reg[0]
    SLICE_X15Y88         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/reg_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.277    14.329    autotest_inst/sdspi_inst/spi_module/sys_clk_pad_i_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/reg_sclk_reg/C
                         clock pessimism              0.226    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X15Y88         FDRE (Setup_fdre_C_D)        0.030    14.549    autotest_inst/sdspi_inst/spi_module/reg_sclk_reg
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 autotest_inst/sdspi_inst/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/spi_module/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.904ns (18.895%)  route 3.880ns (81.105%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.448     4.658    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  autotest_inst/sdspi_inst/current_state_reg[2]/Q
                         net (fo=97, routed)          1.449     6.486    autotest_inst/sdspi_inst/spi_module/current_state_reg[4]_1[2]
    SLICE_X13Y79         LUT2 (Prop_lut2_I0_O)        0.105     6.591 r  autotest_inst/sdspi_inst/spi_module/current_state[3]_i_7/O
                         net (fo=4, routed)           0.823     7.414    autotest_inst/sdspi_inst/spi_module/master_in_reg/current_state_reg[2]_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.105     7.519 r  autotest_inst/sdspi_inst/spi_module/master_in_reg/master_out_w_i_9/O
                         net (fo=2, routed)           0.432     7.952    autotest_inst/sdspi_inst/spi_module/master_in_reg/master_out_w_reg_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I5_O)        0.105     8.057 r  autotest_inst/sdspi_inst/spi_module/master_in_reg/master_out_w_i_6/O
                         net (fo=1, routed)           0.464     8.520    autotest_inst/sdspi_inst/sdcmd_module/counter/current_state_reg[3]
    SLICE_X12Y86         LUT6 (Prop_lut6_I5_O)        0.105     8.625 r  autotest_inst/sdspi_inst/sdcmd_module/counter/master_out_w_i_2/O
                         net (fo=10, routed)          0.712     9.338    autotest_inst/sdspi_inst/sdcmd_module/counter/master_out_w_reg
    SLICE_X15Y87         LUT5 (Prop_lut5_I0_O)        0.105     9.443 r  autotest_inst/sdspi_inst/sdcmd_module/counter/busy_i_1/O
                         net (fo=1, routed)           0.000     9.443    autotest_inst/sdspi_inst/spi_module/busy_reg_2
    SLICE_X15Y87         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.277    14.329    autotest_inst/sdspi_inst/spi_module/sys_clk_pad_i_IBUF_BUFG
    SLICE_X15Y87         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/busy_reg/C
                         clock pessimism              0.226    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X15Y87         FDRE (Setup_fdre_C_D)        0.032    14.551    autotest_inst/sdspi_inst/spi_module/busy_reg
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 autotest_inst/sdspi_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/r_command_2/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.484ns (11.025%)  route 3.906ns (88.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.449     4.659    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  autotest_inst/sdspi_inst/current_state_reg[3]/Q
                         net (fo=86, routed)          2.363     7.401    autotest_inst/sdspi_inst/r_command_5/Q[3]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.105     7.506 r  autotest_inst/sdspi_inst/r_command_5/dout[4]_i_1__0/O
                         net (fo=50, routed)          1.543     9.049    autotest_inst/sdspi_inst/r_command_2/SR[0]
    SLICE_X11Y85         FDRE                                         r  autotest_inst/sdspi_inst/r_command_2/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.275    14.327    autotest_inst/sdspi_inst/r_command_2/sys_clk_pad_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  autotest_inst/sdspi_inst/r_command_2/dout_reg[1]/C
                         clock pessimism              0.226    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.352    14.165    autotest_inst/sdspi_inst/r_command_2/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 autotest_inst/sdspi_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/r_command_2/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.484ns (11.025%)  route 3.906ns (88.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.449     4.659    autotest_inst/sdspi_inst/sys_clk_pad_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  autotest_inst/sdspi_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  autotest_inst/sdspi_inst/current_state_reg[3]/Q
                         net (fo=86, routed)          2.363     7.401    autotest_inst/sdspi_inst/r_command_5/Q[3]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.105     7.506 r  autotest_inst/sdspi_inst/r_command_5/dout[4]_i_1__0/O
                         net (fo=50, routed)          1.543     9.049    autotest_inst/sdspi_inst/r_command_2/SR[0]
    SLICE_X11Y85         FDRE                                         r  autotest_inst/sdspi_inst/r_command_2/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.275    14.327    autotest_inst/sdspi_inst/r_command_2/sys_clk_pad_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  autotest_inst/sdspi_inst/r_command_2/dout_reg[3]/C
                         clock pessimism              0.226    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.352    14.165    autotest_inst/sdspi_inst/r_command_2/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  5.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.972%)  route 0.125ns (47.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.565     1.484    autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/sys_clk_pad_i_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[0]/Q
                         net (fo=2, routed)           0.125     1.751    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[7]_2[0]
    SLICE_X13Y79         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.835     2.000    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/sys_clk_pad_i_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[0]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.070     1.569    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.565     1.484    autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/sys_clk_pad_i_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[1]/Q
                         net (fo=2, routed)           0.126     1.752    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[7]_2[1]
    SLICE_X12Y79         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.835     2.000    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/sys_clk_pad_i_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[1]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.059     1.558    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 autotest_inst/fsm_isnt/counter_block/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/r_command_3/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.179%)  route 0.093ns (30.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.572     1.491    autotest_inst/fsm_isnt/counter_block/sys_clk_pad_i_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  autotest_inst/fsm_isnt/counter_block/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  autotest_inst/fsm_isnt/counter_block/q_reg[16]/Q
                         net (fo=2, routed)           0.093     1.748    autotest_inst/sdspi_inst/r_command_3/spi_block_addr[0]
    SLICE_X11Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  autotest_inst/sdspi_inst/r_command_3/dout[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.793    autotest_inst/sdspi_inst/r_command_3/command_3_in[0]
    SLICE_X11Y87         FDRE                                         r  autotest_inst/sdspi_inst/r_command_3/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.842     2.007    autotest_inst/sdspi_inst/r_command_3/sys_clk_pad_i_IBUF_BUFG
    SLICE_X11Y87         FDRE                                         r  autotest_inst/sdspi_inst/r_command_3/dout_reg[0]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.091     1.595    autotest_inst/sdspi_inst/r_command_3/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 autotest_inst/fsm_isnt/counter_block/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/r_command_1/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.284%)  route 0.121ns (36.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.570     1.489    autotest_inst/fsm_isnt/counter_block/sys_clk_pad_i_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  autotest_inst/fsm_isnt/counter_block/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  autotest_inst/fsm_isnt/counter_block/q_reg[3]/Q
                         net (fo=2, routed)           0.121     1.775    autotest_inst/sdspi_inst/r_command_1/spi_block_addr[3]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  autotest_inst/sdspi_inst/r_command_1/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.820    autotest_inst/sdspi_inst/r_command_1/command_1_in[3]
    SLICE_X9Y83          FDRE                                         r  autotest_inst/sdspi_inst/r_command_1/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.839     2.004    autotest_inst/sdspi_inst/r_command_1/sys_clk_pad_i_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  autotest_inst/sdspi_inst/r_command_1/dout_reg[3]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.092     1.616    autotest_inst/sdspi_inst/r_command_1/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 autotest_inst/fsm_isnt/counter_block/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/r_command_1/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.098%)  route 0.122ns (36.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.570     1.489    autotest_inst/fsm_isnt/counter_block/sys_clk_pad_i_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  autotest_inst/fsm_isnt/counter_block/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  autotest_inst/fsm_isnt/counter_block/q_reg[1]/Q
                         net (fo=2, routed)           0.122     1.776    autotest_inst/sdspi_inst/r_command_1/spi_block_addr[1]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  autotest_inst/sdspi_inst/r_command_1/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    autotest_inst/sdspi_inst/r_command_1/command_1_in[1]
    SLICE_X9Y83          FDRE                                         r  autotest_inst/sdspi_inst/r_command_1/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.839     2.004    autotest_inst/sdspi_inst/r_command_1/sys_clk_pad_i_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  autotest_inst/sdspi_inst/r_command_1/dout_reg[1]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.091     1.615    autotest_inst/sdspi_inst/r_command_1/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (67.080%)  route 0.103ns (32.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.571     1.490    autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/sys_clk_pad_i_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[6]/Q
                         net (fo=1, routed)           0.103     1.757    autotest_inst/sdspi_inst/spi_module/master_out_reg/spi_in_cmd_out[5]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.802 r  autotest_inst/sdspi_inst/spi_module/master_out_reg/dout[6]_i_1__8/O
                         net (fo=1, routed)           0.000     1.802    autotest_inst/sdspi_inst/spi_module/master_out_reg/dout[6]_i_1__8_n_0
    SLICE_X13Y83         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.839     2.004    autotest_inst/sdspi_inst/spi_module/master_out_reg/sys_clk_pad_i_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[6]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092     1.595    autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 autotest_inst/sdspi_inst/spi_module/master_in_reg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.617%)  route 0.131ns (44.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.563     1.482    autotest_inst/sdspi_inst/spi_module/master_in_reg/sys_clk_pad_i_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/master_in_reg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  autotest_inst/sdspi_inst/spi_module/master_in_reg/dout_reg[0]/Q
                         net (fo=13, routed)          0.131     1.777    autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[7]_1[0]
    SLICE_X13Y77         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.833     1.998    autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/sys_clk_pad_i_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[0]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.070     1.567    autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 autotest_inst/sdspi_inst/r_command_1/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.538%)  route 0.182ns (49.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.570     1.489    autotest_inst/sdspi_inst/r_command_1/sys_clk_pad_i_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  autotest_inst/sdspi_inst/r_command_1/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  autotest_inst/sdspi_inst/r_command_1/dout_reg[6]/Q
                         net (fo=1, routed)           0.182     1.812    autotest_inst/sdspi_inst/sdcmd_module/counter/command[9]
    SLICE_X12Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  autotest_inst/sdspi_inst/sdcmd_module/counter/dout[6]_i_1__6__0/O
                         net (fo=1, routed)           0.000     1.857    autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/spi_in_0_i1_out[6]
    SLICE_X12Y84         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.840     2.005    autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/sys_clk_pad_i_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[6]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.121     1.646    autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.230%)  route 0.107ns (33.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.571     1.490    autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/sys_clk_pad_i_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_in_sdcmd_out/dout_reg[5]/Q
                         net (fo=1, routed)           0.107     1.761    autotest_inst/sdspi_inst/spi_module/master_out_reg/spi_in_cmd_out[4]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  autotest_inst/sdspi_inst/spi_module/master_out_reg/dout[5]_i_1__8/O
                         net (fo=1, routed)           0.000     1.806    autotest_inst/sdspi_inst/spi_module/master_out_reg/dout[5]_i_1__8_n_0
    SLICE_X13Y83         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.839     2.004    autotest_inst/sdspi_inst/spi_module/master_out_reg/sys_clk_pad_i_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[5]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.091     1.594    autotest_inst/sdspi_inst/spi_module/master_out_reg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.490%)  route 0.126ns (43.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.565     1.484    autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/sys_clk_pad_i_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  autotest_inst/sdspi_inst/sdcmd_module/r_spi_out_sdcmd_in/dout_reg[7]/Q
                         net (fo=2, routed)           0.126     1.775    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[7]_2[7]
    SLICE_X12Y79         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_pad_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pad_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_pad_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_pad_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_pad_i_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.835     2.000    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/sys_clk_pad_i_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[7]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.063     1.562    autotest_inst/sdspi_inst/sdcmd_module/r_response_4/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_pad_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  sys_clk_pad_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     autotest_inst/div_clk_counter/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     autotest_inst/div_clk_counter/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     autotest_inst/div_clk_counter/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     autotest_inst/div_clk_counter/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y83    autotest_inst/fsm_isnt/counter_block/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     autotest_inst/sdspi_inst/counter_wait/q_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     autotest_inst/sdspi_inst/counter_wait/q_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     autotest_inst/sdspi_inst/counter_wait/q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     autotest_inst/sdspi_inst/counter_wait/q_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     autotest_inst/sdspi_inst/counter_wait/q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     autotest_inst/sdspi_inst/counter_wait/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     autotest_inst/sdspi_inst/counter_wait/q_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     autotest_inst/sdspi_inst/counter_wait/q_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     autotest_inst/sdspi_inst/counter_wait/q_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     autotest_inst/sdspi_inst/counter_wait/q_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     autotest_inst/div_clk_counter/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     autotest_inst/div_clk_counter/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     autotest_inst/div_clk_counter/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     autotest_inst/div_clk_counter/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     autotest_inst/div_clk_counter/q_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     autotest_inst/div_clk_counter/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y83    autotest_inst/fsm_isnt/counter_block/q_reg[0]/C



