<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298305-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298305</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>11388397</doc-number>
<date>20060324</date>
</document-id>
</application-reference>
<us-application-series-code>11</us-application-series-code>
<us-term-of-grant>
<us-term-extension>25</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>03</class>
<subclass>M</subclass>
<main-group>3</main-group>
<subgroup>00</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>341143</main-classification>
<further-classification>341155</further-classification>
<further-classification>704222</further-classification>
</classification-national>
<invention-title id="d0e53">Delta sigma modulator analog-to-digital converters with quantizer output prediction and comparator reduction</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>4470146</doc-number>
<kind>A</kind>
<name>Yatsuzuka et al.</name>
<date>19840900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>375 30</main-classification></classification-national>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>4649371</doc-number>
<kind>A</kind>
<name>Kolluri</name>
<date>19870300</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>340347</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>4918623</doc-number>
<kind>A</kind>
<name>Lockitt et al.</name>
<date>19900400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>709224</main-classification></classification-national>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>5208594</doc-number>
<kind>A</kind>
<name>Yamazaki</name>
<date>19930500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341143</main-classification></classification-national>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>5870052</doc-number>
<kind>A</kind>
<name>Dedic et al.</name>
<date>19990200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341161</main-classification></classification-national>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>6215427</doc-number>
<kind>B1</kind>
<name>Bonhoure et al.</name>
<date>20010400</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341118</main-classification></classification-national>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>6239734</doc-number>
<kind>B1</kind>
<name>Bae et al.</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341164</main-classification></classification-national>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>6380881</doc-number>
<kind>B2</kind>
<name>Harada et al.</name>
<date>20020400</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341165</main-classification></classification-national>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>6642873</doc-number>
<kind>B1</kind>
<name>Kuang</name>
<date>20031100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341143</main-classification></classification-national>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>6717542</doc-number>
<kind>B2</kind>
<name>Harada</name>
<date>20040400</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341161</main-classification></classification-national>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>6809674</doc-number>
<kind>B1</kind>
<name>Ramsden</name>
<date>20041000</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341155</main-classification></classification-national>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>6919837</doc-number>
<kind>B2</kind>
<name>Harada et al.</name>
<date>20050700</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341163</main-classification></classification-national>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>7058463</doc-number>
<kind>B1</kind>
<name>Ruha et al.</name>
<date>20060600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>700 94</main-classification></classification-national>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>7116260</doc-number>
<kind>B2</kind>
<name>Luh</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341155</main-classification></classification-national>
</citation>
<citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>7209878</doc-number>
<kind>B2</kind>
<name>Chen</name>
<date>20070400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>704220</main-classification></classification-national>
</citation>
<citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>7221303</doc-number>
<kind>B1</kind>
<name>Melanson</name>
<date>20070500</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>341143</main-classification></classification-national>
</citation>
<citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>2003/0179124</doc-number>
<kind>A1</kind>
<name>Harada</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341161</main-classification></classification-national>
</citation>
<citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>2006/0077090</doc-number>
<kind>A1</kind>
<name>Schimper</name>
<date>20060400</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>341155</main-classification></classification-national>
</citation>
<citation>
<patcit num="00019">
<document-id>
<country>EP</country>
<doc-number>0402149</doc-number>
<kind>A2</kind>
<date>19901200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00020">
<document-id>
<country>WO</country>
<doc-number>WO2005011126</doc-number>
<date>20050300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00021">
<othercit>International Search Report and Written Opinion for PCT/US2007/063660 dated Jul. 26, 2007.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>36</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>341143-170</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>704220-230</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>8</number-of-drawing-sheets>
<number-of-figures>9</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20070222656</doc-number>
<kind>A1</kind>
<date>20070927</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Melanson</last-name>
<first-name>John L.</first-name>
<address>
<city>Austin</city>
<state>TX</state>
<country>US</country>
</address>
</addressbook>
<nationality>
<country>omitted</country>
</nationality>
<residence>
<country>US</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Hamilton &amp; Terrile, LLP</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
<agent sequence="02" rep-type="attorney">
<addressbook>
<last-name>Chambers</last-name>
<first-name>Kent B.</first-name>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Cirrus Logic, Inc.</orgname>
<role>02</role>
<address>
<city>Austin</city>
<state>TX</state>
<country>US</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Mai</last-name>
<first-name>Lam T.</first-name>
<department>2819</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">The quantizers of delta sigma modulators in the signal processing systems described herein use a reduced set of comparators for quantization by predetermining and maintaining a maximum per cycle deviation d between a loop filter output signal V<sub>LF</sub>(t) and a predicted quantizer output signal q<sub>est</sub>. In at least one embodiment, a maximum quantizer level deviation d is defined in terms of a number of quantization levels. Thus, the number of comparators in a quantizer needed to quantize the quantizer input signal V<sub>in</sub>(t) is based on the maximum quantizer level deviation d. In addition to using fewer comparators than available quantization output levels N, the quantizers can use an even number of comparators M, in contrast to comparable conventional reduced comparator ADC tracking quantizer designs using M+1 number of comparators, where N and Mare integers and M&lt;N.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="96.35mm" wi="165.86mm" file="US07298305-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="198.04mm" wi="125.22mm" file="US07298305-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="122.43mm" wi="132.67mm" file="US07298305-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="116.76mm" wi="169.67mm" file="US07298305-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="138.43mm" wi="131.49mm" file="US07298305-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="144.61mm" wi="172.55mm" file="US07298305-20071120-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="127.51mm" wi="156.29mm" file="US07298305-20071120-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="193.72mm" wi="162.73mm" orientation="landscape" file="US07298305-20071120-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="107.53mm" wi="144.53mm" file="US07298305-20071120-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">CROSS-REFERENCED PATENT APPLICATIONS</heading>
<p id="p-0002" num="0001">This patent application cross-references U.S. application Ser. No. 11/388,436 entitled “Delta Sigma Modulators with Comparator Offset Noise Conversion” by inventor John Melanson, filed on Mar. 24, 2006 and U.S. application Ser. No. 11/388,425 entitled “Delta Sigma Modulator Analog-to-Digital Converters with Multiple Threshold Comparisons during a Delta Sigma Modulator Output Cycle” by inventor John Melanson, filed on Mar. 24, 2006, now U.S. patent application Ser No. 7,221,303, issued on May 22, 2007.</p>
<heading id="h-0002" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0003" num="0002">1. Field of the Invention</p>
<p id="p-0004" num="0003">The present invention relates in general to the field of information processing, and more specifically to a signal processing system and method for reducing comparators in delta sigma modulator, analog-to-digital comparators using quantizer output prediction.</p>
<p id="p-0005" num="0004">2. Description of the Related Art</p>
<p id="p-0006" num="0005">Many signal processing systems include delta sigma modulators to quantize an input signal into one or more bits. Delta sigma modulators trade-off increased noise in the form of quantization error in exchange for high sample rates and noise shaping. “Delta-sigma modulators” are also commonly referred to using other interchangeable terms such as “sigma-delta modulators”, “delta-sigma converters”, “sigma delta converters”, and “noise shapers”.</p>
<p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. 1</figref> depicts an analog-to-digital converter (ADC) delta sigma modulator <b>100</b> that receives an analog input signal x(t) and converts the input signal x(t) into a series of low resolution, digital output pulses q(n), where t represents a continuous time variable and n denotes a discrete time variable. The average amplitude over time of the series of low resolution pulses is q(n). In general, the delta sigma modulator <b>100</b> quantizes a difference between the current input signal x(t) and an analog version of the previous quantizer output signal, i.e. q(t−1). In the feedback loop of delta sigma modulator <b>100</b>, a digital-to-analog converter (DAC) <b>108</b> converts each delayed (z<sup>−1</sup>) output signal q(n−1) into an analog signal q(t−1). The feedback loop of delta sigma modulator <b>100</b> also includes dynamic element matching <b>106</b> to correct nonlinearities in the DAC <b>108</b> signal q(n−1).</p>
<p id="p-0008" num="0007">The noise shaping loop filter <b>102</b> processes a difference between input signal x(t) and the delayed output signal q(t−1) to generate a loop filter output signal/quantizer input signal V<sub>LF</sub>. During each output cycle of delta sigma modulator operation, quantizer <b>104</b> quantizes signal V<sub>LF </sub>to generate output signal q(n), generally in the form of digital data. When loop filter <b>102</b> is a continuous time filter, the quantizer <b>104</b> represents a relatively low-accuracy ADC converter operating at an oversampling rate, such as a rate of 64:1. Quantizer <b>104</b> can provide multi-bit or one-bit output quantization levels. The quantization level step size, Δ, represents the difference between each quantization level. One-bit quantizers have only two quantization levels specified as {−α/2, α/2} or {−1,1}. Shreier and Temes, <i>Understanding Delta</i>-<i>Sigma Signal Converters</i>, IEEE Press, 2005 (referred to herein as “Shreier &amp; Temes”) describes conventional delta-sigma modulators in more detail.</p>
<p id="p-0009" num="0008">Multi-bit ADC delta sigma modulators exhibit some well-known advantages over single bit ADC delta sigma modulators such as reduced quantization noise. However, quantizer design continues to represent one of the significant challenges confronting delta sigma modulator designers.</p>
<p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. 2</figref> depicts a flash-type quantizer <b>200</b>, which represents one embodiment of quantizer <b>104</b>. Quantizer <b>200</b> includes r comparators <b>202</b>.<b>0</b>-<b>202</b>.r−1, each having a first input connected to the output of loop filter <b>102</b> to receive quantizer input signal V<sub>LF</sub>. “r” is a positive integer representing the number of comparators in delta sigma modulator <b>100</b>. Each of the comparators <b>202</b>.<b>0</b>-<b>202</b>.r−1 includes a second input to receive respective reference voltages V<sub>0 </sub>through V<sub>r−1</sub>. The reference voltages serve as reference signals to quantize the quantizer input signal V<sub>LF</sub>. A resistor string reference ladder of r−1 resistors <b>204</b>.<b>1</b>-<b>204</b>.r−1 of value R generates uniform voltage drops across at least reference resistors <b>204</b>.<b>1</b>-<b>204</b>.r−1 to generate respective reference voltages V<sub>0 </sub>through V<sub>r−1</sub>. The end resistors <b>204</b>.<b>0</b> and <b>204</b>.r have values that can be used to scale the quantization levels (also referred to as a “quantizer step”). For example, the largest quantizer threshold may be 1.2 V, but the available reference may be 2.5 V, so resistors <b>204</b>.<b>0</b> and <b>204</b>.r are set to achieve the desired scale. A reference voltage of +Vref to −Vref is applied across the reference resistors <b>204</b>.<b>0</b>-<b>204</b>.r. +/−Vref is, for example, +/−1.5 Volts (V).</p>
<p id="p-0011" num="0010">Each of comparators <b>202</b>.<b>0</b>-<b>202</b>.r−1 compares the quantizer input signal V<sub>LF </sub>with respective reference voltages V<sub>0 </sub>through V<sub>r−1</sub>. The i<sup>th </sup>comparator <b>202</b>.i generates a logical zero (e.g. 0 V) when the i<sup>th </sup>reference voltage V<sub>i </sub>is less than or equal to the loop filter output/quantizer input signal V<sub>LF </sub>and a logical one (e.g. +2.5 V) when V<sub>i</sub>&gt;V<sub>LF</sub>. Once during each cycle of quantizer <b>104</b> operation, digital encoder <b>206</b> encodes the output signals of comparators <b>202</b>.<b>0</b>-<b>202</b>.r−1 into a digital (discrete) output signal q(n).</p>
<p id="p-0012" num="0011">Increasing the number of comparators in quantizer <b>104</b>, i.e. increasing the value of r, yields a higher quality output signal q(n) (e.g. less quantization noise) and higher signal bandwidth capabilities. Each time r doubles, delta sigma modulator <b>100</b> typically achieves a 6 dB quantization noise improvement. However, disadvantages also accompany increasing the number of comparators in quantizer <b>104</b>. For example, increasing the number of comparators requires more physical area to implement and more power to operate. Additionally, increasing the number of comparators decreases voltage spacing between adjacent reference voltages V<sub>i </sub>and V<sub>i+1 </sub>and increases the relative effects of non-idealities, such as comparator offset voltages.</p>
<p id="p-0013" num="0012">Comparator offset voltages represent the minimum direct current (DC) input voltage that would have to be applied to input terminals of the comparator to cause the comparator to transition state. Thus, comparator offset voltages can cause error in the comparator outputs, especially when the difference between the reference input signals of adjacent comparators is small. Accordingly, as the relative effects of quantizer non-idealities increase, the nonidealities cause increasing delta sigma modulator error. The non-linearity can cause harmonic distortion, especially at high signal frequencies, increased noise, and modulation of noise with the direct current (DC) input level, all of which are undesirable.</p>
<p id="p-0014" num="0013">An example with the number of comparators equal to r=16 illustrates effects of comparator nonidealities. Assuming seventeen (17) quantization levels, normalized to −8, −7, −6, . . . , −1, 0, +1, +2, . . . , +8, the input reference voltages V<sub>0 </sub>through V<sub>15 </sub>to respective comparators <b>202</b>.<b>0</b>-<b>202</b>.r−1 are normalized values of −7.5, −6.5, −5.5, . . . , −0.5, +0.5, . . . , +5.5, +6.5, +7.5. Each actual reference voltage V<sub>i </sub>scales with the analog system reference voltage V<sub>ref</sub>. For example, if level −8 corresponds to −1.5 V and level +8 corresponds to +1.5 V, then the respective comparator input voltage references V<sub>0 </sub>through V<sub>15 </sub>for comparators <b>202</b>.<b>0</b>-<b>202</b>.r−1 are −7.5/8*1.5, −6.5/8*1.5, . . . , +6.5/8*1.5, and +7.5/8*1.5V. Thus, as the number of comparators increases the voltage reference spacing decreases. It follows that as the number of comparators increases, eventually non-linearities of the flash-type quantizer <b>200</b> counteract any advantage obtained by increasing the number of comparators. Additionally, in an integrated circuit, chip area is valuable. Increasing the number of comparators requires more chip area and, thus, can become a dominant disadvantage.</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 3</figref> depicts a tracking ADC quantizer <b>300</b>, which represents another embodiment of quantizer <b>104</b>. The tracking ADC quantizer <b>300</b> is described in detail in Dorrer et al., A 3-<i>mW </i>74-<i>dB SNR </i>2-<i>MHz Continuous</i>-<i>Time Delta</i>-<i>Sigma ADC With a Tracking ADC Quantizer in </i>0.13-<i>μm CMOS</i>, IEEE Journal of Solid-State Circuits, Vol. 40, No. 12, December 2005. The quantizer <b>300</b> reduces the number of comparators to three comparators <b>302</b>.<b>0</b>, <b>302</b>.<b>1</b>, and <b>302</b>.<b>2</b>, a counter <b>304</b>, an R-string reference ladder <b>306</b>, and a switching matrix <b>308</b> to connect the reference voltages V<sub>0</sub>, V<sub>1</sub>, and V<sub>2 </sub>to the inputs of comparators <b>302</b>.<b>0</b>, <b>302</b>.<b>1</b>, and <b>302</b>.<b>2</b>. When the loop filter <b>102</b> output voltage V<sub>LF </sub>has a value of 1 least significant bit (LSB) or less, only the middle comparator <b>302</b>.<b>1</b> will change state, and the state of counter <b>304</b> remains unchanged. For V<sub>LF </sub>signal changes larger than 1 LSB, adjacent comparators <b>302</b>.<b>2</b> or <b>302</b>.<b>0</b> will change state depending upon whether the change is greater than or less than the previous state. The logic <b>310</b> detects this state change and increases the output of counter <b>304</b> or decreases the output of counter <b>304</b> depending upon whether comparator <b>302</b>.<b>2</b> or <b>302</b>.<b>0</b> changed state. By changing the state of counter <b>304</b>, the reference voltages V<sub>0</sub>, V<sub>1</sub>, and V<sub>2 </sub>to respective comparators <b>302</b>.<b>0</b>, <b>302</b>.<b>1</b>, and <b>302</b>.<b>2</b> are tracked to the new output value of counter <b>304</b>. In each cycle of operation of delta sigma modulator <b>300</b>, the output signal q(n) of quantizer <b>300</b> is generated by using the result of counter <b>304</b> and the output signal of comparators <b>302</b>.<b>0</b>, <b>302</b>.<b>1</b>, and <b>302</b>.<b>2</b>.</p>
<p id="p-0016" num="0015">Despite developments in quantizer technology, ADC delta sigma modulator quantizer design can still be improved to reduce the number of comparators used in comparable ADC delta sigma modulator quantizer designs and the effects of comparator non-idealities.</p>
<heading id="h-0003" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0017" num="0016">In one embodiment of the present invention, a signal processing system includes an analog-to-digital delta sigma modulator. The analog-to-digital delta sigma modulator includes a quantizer output predictor. The quantizer output predictor includes a low pass filter to generate a predicted quantizer output signal, wherein the predicted quantizer output signal is an estimate of a quantizer input signal for time t based upon at least one or more previous delta sigma modulator output signals. The delta sigma modulator also includes a loop filter to generate a loop filter output signal for time t. The delta sigma modulator also includes a quantizer, coupled to the loop filter, to generate a quantizer output signal based on the quantizer input signal, wherein the quantizer input signal comprises a difference between the loop filter output signal for time t and the predicted quantizer output signal for time t.</p>
<p id="p-0018" num="0017">In another embodiment of the present invention, a method of processing a signal using an analog-to-digital delta sigma modulator includes generating a predicted quantizer output signal with a low pass filter, wherein the predicted quantizer output signal is an estimate of a quantizer input signal for time t based upon at least one or more previous delta sigma modulator output signals. The method also includes generating a loop filter output signal for time t. The method further includes generating a quantizer output signal based on the quantizer input signal, wherein the quantizer input signal comprises a difference between the loop filter output signal for time t and the predicted quantizer output signal for time t.</p>
<p id="p-0019" num="0018">In a further embodiment of the present invention, a signal processing system includes an analog-to-digital delta sigma modulator. The delta sigma modulator includes an input to receive an input signal and a filter coupled to the input. The delta sigma modulator further includes a quantizer coupled to the filter to quantize an output of the filter. The quantizer further includes M comparators, wherein each comparator is configured (i) to receive the input signal, (ii) to receive a respective reference signal that approximates the input signal, and (iii) generate comparison data representing a comparison between the input signal and the received reference signal, wherein M is an even integer and M≧2, an N-level reference signal generator, coupled to the M-comparators, to (i) generate each respective reference signal based on content of the comparison data and (ii) provide each respective reference signal to the M comparators, wherein N is an integer and N&gt;M. In at least one embodiment, N&gt;M+2.</p>
<p id="p-0020" num="0019">In another embodiment of the present invention, a method includes receiving a quantizer input signal with first inputs of M comparators of a quantizer of an analog-to-digital delta sigma modulator, wherein M is an even integer and M≧2. The method further includes receiving a respective reference signal on each of second inputs of the M comparators and generating comparison data with each of the M-comparators representing a comparison between the quantizer input signal and the respective reference signal. The method also includes generating each reference signal, wherein the reference signal is based on content of the comparison data, the reference signal has one of N possible levels for each comparison, and N is an integer and N&gt;M.</p>
<p id="p-0021" num="0020">In a further embodiment of the present invention, an apparatus includes means for receiving a quantizer input signal with first inputs of M comparators of a quantizer of an analog-to-digital delta sigma modulator, wherein M is an even integer and M≧2. The apparatus also includes means for receiving a respective reference signal on each of second inputs of the M comparators and means for generating comparison data with each of the M-comparators representing a comparison between the quantizer input signal and the respective reference signal. The apparatus further includes means for generating each reference signal, wherein the reference signal is based on content of the comparison data, the reference signal has one of N possible levels for each comparison, and N is an integer and N&gt;M.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0022" num="0021">The present invention may be better understood, and its numerous objects, features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference number throughout the several figures designates a like or similar element.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 1</figref> (labeled prior art) depicts an analog-to-digital converter (ADC) delta sigma modulator.</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. 2</figref> (labeled prior art) depicts a flash-type quantizer of a delta sigma modulator.</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. 3</figref> (labeled prior art) depicts a tracking ADC quantizer.</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 4</figref> depicts one embodiment of a reduced comparator delta sigma modulator.</p>
<p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. 5</figref> depicts a reduced comparator quantizer.</p>
<p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. 6</figref> depicts a consolidated computation module, DAC, and reduced comparator quantizer.</p>
<p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. 7</figref> depicts a reduced comparator quantizer with a comparator offset noise converter.</p>
<p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. 8</figref> depicts a consolidated computation module, DAC, and reduced comparator quantizer with a comparator offset noise converter.</p>
<p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. 9</figref> depicts a signal processing system with a reduced comparator delta sigma modulator.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0032" num="0031">The quantizers of delta sigma modulators in the signal processing systems described herein use a reduced set of comparators for quantization by predetermining and maintaining a maximum per cycle deviation d between a loop filter output signal V<sub>LF</sub>(t) and a predicted quantizer output signal q<sub>est</sub>. In at least one embodiment, a maximum quantizer level deviation d is defined in terms of a number of quantization levels. Thus, the number of comparators in a quantizer needed to quantize the quantizer input signal V<sub>in</sub>(t) is based on the maximum quantizer level deviation d.</p>
<p id="p-0033" num="0032">In at least one embodiment, the predicted quantizer output signal q<sub>est </sub>is based on previous quantizer output signals. The predicted quantizer output signal q<sub>est </sub>is effectively subtracted from the loop filter output signal V<sub>LF</sub>(t) to generate a quantizer input signal V<sub>in</sub>(t). In at least one embodiment, the predicted quantizer output signal q<sub>est </sub>is designed to ensure that the resulting quantizer input signal V<sub>in</sub>(t) is in the range of −d to +d. Quantization of the quantizer input signal V<sub>in</sub>(t) generates a preliminary quantizer output signal c(n) based on the output signals of the comparators of the quantizer. The delta sigma modulator generates a final delta sigma modulator (DSM) output signal q(n) by adding predicted quantizer output signal q<sub>est </sub>to the preliminary quantizer output signal c(n).</p>
<p id="p-0034" num="0033">In addition to using fewer comparators than available quantization output levels N, in at least one embodiment, the quantizers use an even number of comparators M, in contrast to comparable conventional reduced comparator ADC tracking quantizer designs using M+1 number of comparators, where N and M are integers and M&lt;N. An even number of comparators provides comparator reduction efficiencies over the conventional ‘odd-number’ comparator reduction design while obtaining equivalent quantization results.</p>
<p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. 4</figref> depicts one embodiment of a reduced comparator delta sigma modulator <b>400</b> that includes a reduced comparator quantizer <b>402</b> to quantize an output signal V<sub>LF</sub>(t) of loop filter <b>404</b>. In one embodiment, loop filter <b>404</b> is j<sup>th </sup>order analog filter, where j is an integer greater than one (1). The quantizer output signal q(n)z<sup>−1 </sup>(i.e. q(n−1) is fed back through optional dynamic element matching elements (DEMs) <b>406</b> and digital-to-analog converter (DAC) <b>408</b> to generate a feedback loop filter input signal q(t−1)). Loop filter <b>404</b> provides noise shaping to a difference between delta sigma modulator input signal x(t) and q(t−1). Embodiments of loop filter <b>404</b>, DEMs <b>406</b>, and DAC <b>408</b> are described in more detail in <i>Shreier </i>&amp; <i>Temes. </i></p>
<p id="p-0036" num="0035">Delta sigma modulator <b>400</b> includes a quantizer output predictor <b>410</b> to generate the predicted quantizer output signal q<sub>est</sub>. In at least one embodiment, the quantizer output predictor <b>410</b> is a digital low pass filter. The quantizer output predictor <b>410</b> can be either a finite infinite response (FIR) filter or an infinite impulse response (IIR) filter. Generally, for optimal delta sigma modulator performance, the filter function of the quantizer output predictor <b>410</b> is matched to the noise transfer function (NTF) of the loop filter <b>404</b>. The quantizer output predictor <b>410</b> is preferably designed to generate a predicted quantizer output signal q<sub>est</sub>. The value of predicted quantizer output signal q<sub>est </sub>generally ensures that the quantizer input signal V<sub>in</sub>(t) is in the range of −d to +d. “d” represents a maximum quantizer level deviation between predicted quantizer output signal q<sub>est </sub>and loop filter output signal V<sub>LF</sub>(t). In at least one embodiment, the maximum quantizer level deviation d is defined in terms of a number of quantization levels. However, if the quantizer only rarely steps by an amount that exceeds +/−d (for example, when d≈floor(d)), then it may be acceptable to use only a number of comparators intended to quantize quantizer input signal V<sub>in</sub>(t)+/−d. Some performance degradation can be expected and can be determined by simulation.</p>
<p id="p-0037" num="0036">The quantizer output predictor <b>410</b> can be a relatively simple or an optimized filter. However, it has been found that relatively simple low pass filters perform nearly as well as optimized filters. The following low pass filters have been determined to perform well for delta sigma modulator <b>400</b>:</p>
<p id="p-0038" num="0037">
<maths id="MATH-US-00001" num="00001">
<math overflow="scroll">
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mi>LPF</mi>
          <mo>=</mo>
          <mfrac>
            <mrow>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
              <mo>+</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>2</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
            <mn>2</mn>
          </mfrac>
        </mrow>
        <mo>,</mo>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>[</mo>
        <mrow>
          <mi>Filter</mi>
          <mo>⁢</mo>
          <mstyle>
            <mspace width="0.8em" height="0.8ex"/>
          </mstyle>
          <mo>⁢</mo>
          <mn>1</mn>
        </mrow>
        <mo>]</mo>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mi>LPF</mi>
          <mo>=</mo>
          <mfrac>
            <mrow>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
              <mo>+</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>2</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
              <mo>+</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>3</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
              <mo>+</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>4</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
            <mn>4</mn>
          </mfrac>
        </mrow>
        <mo>,</mo>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>[</mo>
        <mrow>
          <mi>Filter</mi>
          <mo>⁢</mo>
          <mstyle>
            <mspace width="0.8em" height="0.8ex"/>
          </mstyle>
          <mo>⁢</mo>
          <mn>2</mn>
        </mrow>
        <mo>]</mo>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mi>LPF</mi>
          <mo>=</mo>
          <mrow>
            <mrow>
              <mfrac>
                <mn>1</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
            <mo>+</mo>
            <mrow>
              <mfrac>
                <mn>7</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>LPF</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
          </mrow>
        </mrow>
        <mo>,</mo>
        <mi>and</mi>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>[</mo>
        <mrow>
          <mi>Filter</mi>
          <mo>⁢</mo>
          <mstyle>
            <mspace width="0.8em" height="0.8ex"/>
          </mstyle>
          <mo>⁢</mo>
          <mn>3</mn>
        </mrow>
        <mo>]</mo>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mi>LPF</mi>
        <mo>=</mo>
        <mrow>
          <mrow>
            <mfrac>
              <mn>1</mn>
              <mn>8</mn>
            </mfrac>
            <mo>⁢</mo>
            <mrow>
              <mi>q</mi>
              <mo>⁡</mo>
              <mrow>
                <mo>(</mo>
                <mrow>
                  <mi>n</mi>
                  <mo>-</mo>
                  <mn>2</mn>
                </mrow>
                <mo>)</mo>
              </mrow>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mfrac>
              <mn>7</mn>
              <mn>8</mn>
            </mfrac>
            <mo>⁢</mo>
            <mrow>
              <mrow>
                <mi>LPF</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
              <mo>.</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>[</mo>
        <mrow>
          <mi>Filter</mi>
          <mo>⁢</mo>
          <mstyle>
            <mspace width="0.8em" height="0.8ex"/>
          </mstyle>
          <mo>⁢</mo>
          <mn>4</mn>
        </mrow>
        <mo>]</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
</maths>
<br/>
where “LPF” is the low pass filter output, wherein “LPF” is the low pass filter output, “q(n−k)” represents the quantizer output signal immediately preceding quantizer output signal q(n−(k−1)), wherein k is an integer representing the amount of delay. For example, “q(n−1)” represents the quantizer output signal immediately preceding quantizer output signal q(n), “q(n−2)” represents the quantizer output signal immediately preceding q(n−1), and so on. Filters [1] and [2] are exemplary FIR filters, and filters [3] and [4] are exemplary IIR filters. Minimizing the time to obtain the low pass filter output LPF is advantageous since in a real time signal processing environment, the delta sigma modulator <b>400</b> has only a limited amount of time to determine a quantization output signal q(n). Filter [4] can determine the low pass filter LPF output in only two delta sigma modulator output cycles and, thus, is useful for pipelined delta sigma modulator embodiments.
</p>
<p id="p-0039" num="0038">Many other simple and optimized filters can be used with coefficients that allow the filters to closely match the NTF of loop filter <b>404</b> and ensure a maximum quantizer level deviation d that reduces the number of comparators in reduced comparator quantizer <b>402</b> to a number that is less than the number of quantization levels. The coefficient choices may be varied. For example, for the IIR filters, ⅛ and ⅞ may be changed to respectively 1/16 and 15/16, ¼ or ¾, and so on to obtain the best observed performance. Utilizing the immediately prior quantizer output signal q(n÷1) is the simplest predictor to implement. However, using subsequent quantizer output signals to determine predicted quantizer output signal q<sub>est</sub>, as set forth in filters [<b>1</b>]-[4], reduce the range of quantizer input signal V<sub>in</sub>(t) possibilities and, thus, the number of comparators used by reduced comparator quantizer <b>402</b>.</p>
<p id="p-0040" num="0039">After generation of each quantizer output signal q(n), quantizer output predictor <b>410</b> generates a digital predicted quantizer output signal q<sub>est</sub>(n). In at least one embodiment, the predicted quantizer output signal q<sub>est</sub>=floor(LPF+0.5) for an even number of comparators in reduced comparator quantizer <b>402</b>, and q<sub>est</sub>=floor(LPF) for an odd number of comparators in reduced comparator quantizer <b>402</b>, where LPF is the low pass filter output of the quantizer output predictor <b>410</b>. The “floor” function truncates the operand down to the nearest integer. For example, floor(7.9)=7, floor(7.4)=7, and so on. The function “floor(x+0.5)” is a rounding function. For an even number of comparators, the reduced comparator quantizer <b>402</b> has an odd number of possible preliminary quantizer outputs c(n). The rounding function allows the comparators of reduced comparator quantizer <b>402</b> to center around the predicted quantizer input signal V<sub>ins</sub>(t).</p>
<p id="p-0041" num="0040">The predicted quantizer output signal q<sub>est</sub>(n) is fed back to DAC <b>412</b> to generate an analog predicted quantizer output signal q<sub>est</sub>(t). Computation module <b>414</b>, such as an analog summer, determines the quantizer input signal V<sub>in</sub>(t) from the loop filter output signal V<sub>LF</sub>(t) minus the predicted quantizer output signal q<sub>est</sub>(t), i.e. V<sub>in</sub>(t)=V<sub>LF</sub>(t)−q<sub>est</sub>(t). In at least one embodiment, the reduced comparator quantizer <b>402</b> quantizes quantizer input signal V<sub>in</sub>(t) to generate a preliminary quantizer output signal c(n). The preliminary quantizer output signal c(n) is corrected by the predicted quantizer output signal q<sub>est</sub>(n), whose analog version q<sub>est</sub>(t) was subtracted from loop filter output signal V<sub>LF</sub>(t) to generate quantizer input signal V<sub>in</sub>(t). Delta sigma modulator <b>400</b> includes a digital summing module <b>416</b> to generate the final quantizer output signal q(n) by adding the preliminary quantizer output signal c(n) to the predicted quantizer output signal q<sub>est</sub>(n).</p>
<p id="p-0042" num="0041">In at least one embodiment, to determine the maximum quantizer level deviation d, a simulator simulates delta sigma modulator <b>400</b> using multiple values of input signal x(t). The values of input signal x(t) chosen for simulation are values that will induce the largest deviations between successive quantizer input signals. In at least one embodiment, quantization of a full range of input signals x(t) are simulated in operation <b>502</b>. After each loop filter output signal V<sub>LF</sub>(t) is generated, loop filter output signal V<sub>LF</sub>(t) is compared to predicted quantizer output signal q<sub>est</sub>(t) for each time t. In at least one embodiment, the number of comparators M to perform quantization in reduced comparator quantizer <b>402</b> is set forth in Equation [1]:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>M</i>=ceiling(2*<i>d</i>)  [Equation 1]<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
where M is the number of comparators in reduced comparator quantizer <b>402</b>, d is the maximum quantizer level deviation determined during simulation, and the “ceiling(x)” function rounds the operand “x” up to the nearest integer. For example, ceiling(7.4)=8, ceiling(7.9)=8, and so on.
</p>
<p id="p-0043" num="0042">Table 1 sets forth some examples of the number of comparators for reduced comparator quantizer <b>402</b> based on various values of maximum quantizer level deviation d and M=ceiling(2*d):</p>
<p id="p-0044" num="0043">
<tables id="TABLE-US-00001" num="00001">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="1" colwidth="98pt" align="center"/>
<colspec colname="2" colwidth="28pt" align="center"/>
<colspec colname="3" colwidth="91pt" align="center"/>
<thead>
<row>
<entry namest="1" nameend="3" rowsep="1">TABLE 1</entry>
</row>
<row>
<entry namest="1" nameend="3" align="center" rowsep="1"/>
</row>
<row>
<entry/>
<entry/>
<entry>Number of</entry>
</row>
<row>
<entry>Maximum Quantizer</entry>
<entry/>
<entry>Comparators</entry>
</row>
<row>
<entry>Level Deviation d</entry>
<entry>(2 * d)</entry>
<entry>M = ceiling(2 * d)</entry>
</row>
<row>
<entry namest="1" nameend="3" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry/>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="1" colwidth="98pt" align="char" char="."/>
<colspec colname="2" colwidth="28pt" align="char" char="."/>
<colspec colname="3" colwidth="91pt" align="char" char="."/>
<tbody valign="top">
<row>
<entry>1.1</entry>
<entry>2.2</entry>
<entry>3</entry>
</row>
<row>
<entry>1.6</entry>
<entry>3.2</entry>
<entry>4</entry>
</row>
<row>
<entry>0.6</entry>
<entry>1.2</entry>
<entry>2</entry>
</row>
<row>
<entry namest="1" nameend="3" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0045" num="0044">In other embodiments, fewer comparators than indicated by Equation [1] can be used. For example, if the quantizer only rarely steps by 2, it may be acceptable to use only 2 comparators, which corresponds to +/−d=+/−1. Some performance degradation can be expected and can be determined by simulation.</p>
<p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. 5</figref> depicts quantizer <b>500</b>, which represents one embodiment of reduced comparator quantizer <b>402</b>. Each of comparators <b>502</b>.<b>0</b> through <b>502</b>.M−1 (“502.0-502.M−1”) includes an input terminal to receive quantizer input voltage V<sub>in</sub>(t)=V<sub>LF</sub>(t)−q<sub>est</sub>(t). The comparators <b>502</b>.<b>0</b>-<b>502</b>.M−1 also each include an input terminal to receive a respective reference signal V<sub>r0</sub>, V<sub>r1</sub>, . . . , V<sub>rM−1</sub>. During each delta sigma modulator output cycle, the comparators <b>502</b>.<b>0</b>-<b>502</b>.M−1 compare the quantizer input signal V<sub>in</sub>(t) to the respective reference signals generated by reference signal generator <b>506</b>.</p>
<p id="p-0047" num="0046">Upon each comparison between the quantizer input signal V<sub>in</sub>(t) and reference signals V<sub>r0</sub>, V<sub>r1</sub>, . . . , V<sub>rM−1</sub>, comparators <b>502</b>.<b>0</b> through <b>502</b>.M−1 provide respective comparator output signals V<sub>c0</sub>, V<sub>c1</sub>, . . . , V<sub>cM−1 </sub>(collectively referred to as “comparison data”) that represent the outcome of the respective comparisons. In at least one embodiment, the comparator output signal V<sub>ci </sub>of the i<sup>th </sup>comparator <b>502</b>.i is a logical one (1) if the input signal V<sub>in</sub>(t) is greater than the reference signal provided to the i<sup>th </sup>comparator <b>502</b>.i, and is a logical zero (0) if the input signal V<sub>in </sub>is less than or equal to the reference signal provided to the i<sup>th </sup>comparator <b>502</b>.i, where iε{0, 1, . . . , M−1}.</p>
<p id="p-0048" num="0047">For quantizer <b>500</b>, in at least one embodiment, for an even number of comparators, the values of reference signals are +/−0.5 for the center two comparators with step sizes of +/1 between adjacent comparators. For example, for M=4 comparators, V<sub>r0</sub>, V<sub>r1</sub>, V<sub>r2</sub>, and V<sub>r3 </sub>in terms of normalized quantization levels are respectively −1.5, −0.5, +0.5, +1.5. For M=6 comparators, V<sub>r0</sub>, V<sub>r1</sub>, V<sub>r2</sub>, V<sub>r3</sub>, V<sub>r4</sub>, and V<sub>r5 </sub>are respectively −2.5, −1.5, −0.5, +0.5, +1.5, and +2.5. In at least one embodiment, for an odd number of comparators, the values of the center comparator is +0.5 with step sizes of +/1 between adjacent comparators. For example, for M=3 comparators, V<sub>r0</sub>, V<sub>r1</sub>, and V<sub>r2</sub>, are respectively −0.5, +0.5, +1.5. For M=5 comparators, V<sub>r0</sub>, V<sub>r1</sub>, V<sub>r2</sub>, V<sub>r3</sub>, and V<sub>r4 </sub>are respectively −1.5, −0.5, +0.5, +1.5, and +2.5.</p>
<p id="p-0049" num="0048">To generate the reference signals V<sub>r0</sub>, V<sub>r1</sub>, . . . , V<sub>rM−1</sub>, a reference voltage of +Vref to −Vref is applied across the reference resistors <b>504</b>.<b>0</b>-<b>504</b>.M. “+/−Vref” is, for example, +/−1.5 Volts (V). The reference resistors <b>504</b>.<b>0</b>-<b>504</b>.M are preferably designed, as understood by those of ordinary skill in the art, to have differential non-linearity and integral non-linearity characteristics that are acceptable for the intended use of reduced comparator quantizer <b>402</b>. In other embodiments, reference signal generator <b>506</b> uses other types of impedances, such as capacitors, or other circuit component types to generate the selected reference signals V<sub>r0</sub>, V<sub>r1</sub>, . . . , V<sub>rM−1</sub>. In at least one embodiment, the reference signals are generated upon request using configurable components.</p>
<p id="p-0050" num="0049">The reduced comparator quantizer <b>402</b> includes a digital encoder <b>508</b> to (i) receive the comparator output signals V<sub>c0</sub>, V<sub>c1</sub>, . . . , V<sub>cM−1 </sub>and (ii) encode the comparator output signals V<sub>c0</sub>, V<sub>c1</sub>, . . . , V<sub>cM−1 </sub>as the preliminary quantizer output signal c(n). The value of preliminary quantizer output signal c(n) is in terms of relative quantization levels and is determined by comparison of quantizer input signal V<sub>in</sub>(t) to the comparator output signals V<sub>c0</sub>, V<sub>c1</sub>, . . . , V<sub>cM−1</sub>. Table 2 sets forth exemplary determinations of preliminary quantizer output signal c(n) for V<sub>r0</sub>=−0.5 and V<sub>r1</sub>=+0.5 and M=2 comparators in reduced comparator quantizer <b>402</b>:</p>
<p id="p-0051" num="0050">
<tables id="TABLE-US-00002" num="00002">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="1" colwidth="98pt" align="center"/>
<colspec colname="2" colwidth="21pt" align="center"/>
<colspec colname="3" colwidth="98pt" align="center"/>
<thead>
<row>
<entry namest="1" nameend="3" rowsep="1">TABLE 2</entry>
</row>
<row>
<entry namest="1" nameend="3" align="center" rowsep="1"/>
</row>
<row>
<entry>V<sub>c0</sub></entry>
<entry>V<sub>c1</sub></entry>
<entry>c(n)</entry>
</row>
<row>
<entry namest="1" nameend="3" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry>+1</entry>
<entry>+1</entry>
<entry>+1</entry>
</row>
<row>
<entry>+1</entry>
<entry>0</entry>
<entry>0</entry>
</row>
<row>
<entry>0</entry>
<entry>0</entry>
<entry>−1</entry>
</row>
<row>
<entry namest="1" nameend="3" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0052" num="0051">In at least one embodiment, the digital encoder <b>508</b> is a base <b>1</b> to base <b>2</b> (unary to binary) encoder. Delta sigma modulator <b>400</b> adds the predicted quantizer output signal q<sub>est</sub>(n) to c(n) to determine quantizer output signal q(n), as described above. Additionally, any offset can be used for preliminary quantization output signal c(n) and compensated for by reduced comparator quantizer <b>402</b>.</p>
<p id="p-0053" num="0052">In at least one embodiment, reduced comparator quantizer <b>402</b> uses an even number of comparators <b>502</b>.<b>0</b>-<b>502</b>.M−1 to exploit expected per cycle input signal V<sub>in </sub>deviations. Thus, using an even number of comparators <b>502</b>.<b>0</b>-<b>502</b>.M−1 provides comparator reduction efficiencies over the conventional ‘odd-number’ comparator reduction design while obtaining equivalent quantization results.</p>
<p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. 6</figref> depicts a consolidated embodiment <b>600</b> of computation module <b>414</b>, DAC <b>412</b>, and reduced comparator quantizer <b>402</b>. Multiplexers <b>602</b>.<b>0</b> through <b>602</b>.M−1 each select one (1) reference signal from reference signal generator <b>506</b> based on the value of the respective select signals Sq<sub>est.0 </sub>through Sq<sub>est.M−1</sub>. The respective select signals Sq<b>0</b> through SqM−1 are set to each select one reference signal from the set of reference signals V<sub>r0</sub>, V<sub>r1</sub>, . . . , V<sub>rM−1 </sub>that will allow digital encoder <b>604</b> to determine the value of quantizer output signal q(n). M comparators <b>606</b>.<b>0</b> through <b>606</b>.M−1 can determine a quantizer output signal from M+1 possible quantizer output signals.</p>
<p id="p-0055" num="0054">For quantizer <b>600</b>, in at least one embodiment, for an even number of comparators, the values of reference signals are q<sub>est</sub>+/−0.5 for the center two comparators with step sizes of +/1 between adjacent comparators. For example, for M=2 comparators, the possible next quantizer output signals are members of the set {q<sub>est</sub>−1, q<sub>est</sub>, q<sub>est</sub>+1}. Accordingly, select signals Sq<b>0</b> and Sq<b>1</b> are set to respectively select reference signals V<sub>r0 </sub>and V<sub>r1</sub>, and V<sub>r1 </sub>and V<sub>r1 </sub>in normalized quantization levels are equal to respectively q<sub>est</sub>−0.5 and q<sub>est</sub>+0.5. For M=4 comparators, the possible next quantizer output signals are members of the set {q<sub>est</sub>−2, q<sub>est</sub>−1, q<sub>est</sub>, q<sub>est</sub>+1, q<sub>est</sub>+2}. Accordingly, select signals Sq<b>0</b>, Sq<b>1</b>, Sq<b>2</b>, and Sq<b>3</b> are set to respectively select reference signals V<sub>r0</sub>, V<sub>r1</sub>, V<sub>r2</sub>, and V<sub>r3</sub>, and V<sub>r0</sub>, V<sub>r1</sub>, V<sub>r2</sub>, and V<sub>r3 </sub>in normalized quantization levels are equal to respectively q<sub>est</sub>−1.5 and q<sub>est</sub>+0.5, q<sub>est</sub>−0.5, and q<sub>est</sub>+1.5.</p>
<p id="p-0056" num="0055">In at least one embodiment, for an odd number of comparators, the values of the center comparator is q<sub>est</sub>+0.5 with step sizes of +/1 between adjacent comparators. For example, for M=3 comparators, the possible next quantizer output signals are members of the set {q<sub>est</sub>−1, q<sub>est</sub>, q<sub>est</sub>+1, and q<sub>est</sub>+2}. Accordingly, select signals Sq<b>0</b>, Sq<b>1</b>, and Sq<b>2</b> are set to respectively select reference signals V<sub>r0</sub>, V<sub>r1</sub>, and V<sub>r2</sub>, and V<sub>r0</sub>, V<sub>r1</sub>, and V<sub>r2 </sub>in normalized quantization levels are equal to respectively q<sub>est</sub>−0.5, q<sub>est</sub>+0.5, and q<sub>est</sub>+1.5.</p>
<p id="p-0057" num="0056">In a further example, for M=1 comparators, the possible next quantizer output signals are members of the set {q<sub>est</sub>, q<sub>est</sub>+1}. Accordingly, select signal Sq<b>0</b> is set to select reference signal V<sub>r0</sub>, and V<sub>0 </sub>in a normalized quantization level is equal to q<sub>est</sub>+0.5.</p>
<p id="p-0058" num="0057">Quantization levels outside the maximum number of quantization levels N available in a delta sigma modulator need not be considered. Thus, predicted estimates q<sub>est</sub>+/−[X] should not exceed the available quantization levels. For example, for a 17 level system, normalized quantization levels below −8 and above +8 need not be considered.</p>
<p id="p-0059" num="0058">The digital encoder <b>604</b> determines the preliminary quantizer output signal c(n) from the comparator output values V<sub>c0 </sub>through V<sub>cM−1 </sub>and determines the quantizer output signal q(n) in the same manner as described above with reference to quantizer <b>500</b>.</p>
<p id="p-0060" num="0059"><figref idref="DRAWINGS">FIG. 7</figref> depicts quantizer <b>700</b>, which represents one embodiment of reduced comparator quantizer <b>402</b>. Quantizer <b>700</b> includes comparator offset noise conversion as, for example, described in co-pending U.S. patent application Ser. No. 11/388,436, filed concurrently with this application, entitled “Delta Sigma Modulators with Comparator Offset Noise Conversion”, inventor John L. Melanson, assignee Cirrus Logic, Inc., which is hereby incorporated by reference in its entirety.</p>
<p id="p-0061" num="0060">During subsequent periods of time, comparator offset converter <b>702</b> alters “reference signal-to-comparator input terminal” associations to reroute respective reference signals V<sub>r0</sub>, V<sub>r1</sub>, . . . , V<sub>rM−1 </sub>from one arrangement of comparator input terminals of at least two (2) of the comparators <b>502</b> to a different arrangement of comparator input terminals. In at least one embodiment, the comparator offset converter <b>702</b> randomly changes the arrangement of comparator input terminals from one time period to the next time period. In other words, the comparator offset converter <b>702</b> randomly alters the reference signal-to-comparator input terminal associations during subsequent time periods. The comparator offset converter <b>702</b> can maintain a 1:1 reference signal-to-comparator input terminal relationship, i.e., one input terminal of each comparator receives one reference signal.</p>
<p id="p-0062" num="0061">By maintaining the 1:1 ratio of reference signal-to-comparator input terminal and randomizing the reference signal-to-comparator input terminal associations, the comparator offset converter <b>702</b> effectively converts the comparator offset voltage nonlinearities into energies and frequencies that can be constructively processed and, in at least one embodiment, improve signal-to-noise ratios. In at least one embodiment, the comparator offset voltages are converted into additive multi-spectral noise, such as additive white noise. The multi-spectral noise can be part of system dithering or can be filtered out using, for example, a differential filter. Multi-spectral noise refers to noise whose energy is distributed among multiple frequencies with approximately equal energy levels. “White noise” is, in general, noise whose energy is approximately constant for each frequency within a given frequency range, such as 0 to ½ a delta sigma modulator sample rate.</p>
<p id="p-0063" num="0062">In at least one embodiment, the comparator voltage offset reducer <b>702</b> alters the routing of reference signals to input terminals of the comparators <b>502</b>.<b>0</b> through <b>502</b>.M−1 during subsequent periods of time. The comparator offset converter <b>702</b> includes one or more multiplexers to change which of the respective reference signals V<sub>r0</sub>, V<sub>r1</sub>, . . . , V<sub>rM−1 </sub>that each of the one or more comparators <b>502</b>.<b>0</b> through <b>502</b>.M−1 receives during subsequent periods of time.</p>
<p id="p-0064" num="0063">In at least one embodiment, the comparator voltage offset reducer <b>702</b> includes a chopping circuit. The chopping circuit includes multiplexers coupled to the input terminals of the comparators to effectively toggle the inputs of the comparators. The chopping circuit receives a random chopping control signal to cause the chopping circuit to randomly toggle the comparator input terminals. Toggling the comparator input terminals effectively converts the comparator offset voltage into additive multi-spectral noise, such as additive white noise. The chopping control signal can be exclusively OR'ed with each of the respective comparator outputs to restore proper polarity.</p>
<p id="p-0065" num="0064">In another embodiment, randomizing the reference signal-to-comparator input terminal associations and chopping circuits can be respectively utilized with a subset of the comparators <b>502</b>.<b>0</b> through <b>502</b>.M−1 in an embodiment of reduced comparator quantizer <b>402</b>. For example, in one embodiment, only reference signals to adjacent pairs of comparators are randomly altered and/or only a limited number of comparator input terminals are randomly chopped. This limited scope of randomization and chopping has lower complexity implementation but achieves only limited offset related performance improvements.</p>
<p id="p-0066" num="0065">In another embodiment, the chopping circuit and comparator offset converter are combined to obtain an even better whitening of the additive comparator offset.</p>
<p id="p-0067" num="0066">The reference signal-to-comparator input terminal associations are communicated to digital encoder <b>508</b> so that digital encoder <b>508</b> can properly generate preliminary quantizer output signal q(n).</p>
<p id="p-0068" num="0067"><figref idref="DRAWINGS">FIG. 8</figref> depicts consolidated embodiment <b>800</b>, which represents one embodiment of consolidated embodiment <b>600</b>. The consolidated embodiment <b>800</b> also includes comparator voltage offset reducer <b>702</b>. Comparator voltage offset reducer <b>702</b> functions in the same manner with respect to consolidated embodiment <b>800</b> as described above with respect to quantizer <b>600</b>. The reference signal-to-comparator input terminal associations are communicated to digital encoder <b>604</b> so that digital encoder <b>604</b> can properly generate quantizer output signal q(n).</p>
<p id="p-0069" num="0068"><figref idref="DRAWINGS">FIG. 9</figref> depicts a signal processing system <b>900</b> that includes reduced comparator delta sigma modulator <b>400</b>. The signal processing system <b>900</b> is particularly useful for high-end audio applications. Signal processing system <b>900</b> processes an input signal x(t) generated by an input signal source <b>902</b>. The input signal x(t) may be an audio signal, a video signal, an audio plus video signal, and/or other signal type. The input signal x(t) is, for example, an analog signal generated by a microphone. Generally, input signal x(t) undergoes some preprocessing <b>904</b> prior to being modulated by delta sigma modulator <b>400</b>. Example preprocessing includes low pass filtering to attenuate out-of-band signals. Signal processing system <b>900</b> also generally includes post-processing <b>906</b>, such as low-pass filtering the output signals q(n). Additional post-processing can include recording of the averaged, digital output onto a recording medium or providing the averaged, digital output to a device that utilizes digital signals such as a digital audio recorder and/or player.</p>
<p id="p-0070" num="0069">Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made hereto without departing from the spirit and scope of the invention as defined by the appended claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-math idrefs="MATH-US-00001" nb-file="US07298305-20071120-M00001.NB">
<img id="EMI-M00001" he="29.63mm" wi="76.20mm" file="US07298305-20071120-M00001.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-math idrefs="MATH-US-00002 MATH-US-00002-2" nb-file="US07298305-20071120-M00002.NB">
<img id="EMI-M00002" he="12.70mm" wi="76.20mm" file="US07298305-20071120-M00002.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-math idrefs="MATH-US-00003" nb-file="US07298305-20071120-M00003.NB">
<img id="EMI-M00003" he="14.14mm" wi="76.20mm" file="US07298305-20071120-M00003.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-math idrefs="MATH-US-00004 MATH-US-00004-2" nb-file="US07298305-20071120-M00004.NB">
<img id="EMI-M00004" he="12.70mm" wi="76.20mm" file="US07298305-20071120-M00004.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-math idrefs="MATH-US-00005" nb-file="US07298305-20071120-M00005.NB">
<img id="EMI-M00005" he="14.14mm" wi="76.20mm" file="US07298305-20071120-M00005.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A signal processing system comprising:
<claim-text>an analog-to-digital delta sigma modulator comprising:
<claim-text>a quantizer output predictor comprising a low pass filter to generate a predicted quantizer output signal, wherein the predicted quantizer output signal is an estimate of a quantizer input signal for time t based upon at least one or more previous delta sigma modulator output signals;</claim-text>
<claim-text>a loop filter to generate a loop filter output signal for time t; and</claim-text>
<claim-text>a quantizer, coupled to the loop filter, to generate a quantizer output signal based on the quantizer input signal, wherein the quantizer input signal comprises a difference between the loop filter output signal for time t and the predicted quantizer output signal for time t.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the quantizer comprises:
<claim-text>M comparators, wherein M represents a number of comparators determined from a maximum quantizer level deviation d, and the maximum quantizer level deviation d represents a maximum deviation of the loop filter output signal at time t from the predicted quantizer output signal for time t.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The signal processing system of <claim-ref idref="CLM-00002">claim 2</claim-ref> wherein M is determined in accordance with:
<claim-text>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>M</i>=ceiling(2*<i>d</i>)<?in-line-formulae description="In-line Formulae" end="tail"?>
</claim-text>
<claim-text>wherein d represents a maximum deviation of the loop filter output signal at time t from the predicted quantizer output signal for time t.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising:
<claim-text>a compensation module to correct the quantizer output signal with a digital version of the predicted quantizer output signal for time t and to generate a delta sigma modulator output signal q(n).</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the delta sigma modulator is configured to generate a delta sigma modulator output signal q(n) from the quantizer output signal, and the quantizer output predictor comprises a low pass filter to generate the predicted quantizer output signal for discrete time n based upon at least two past delta sigma modulator output signals determined prior to discrete time n.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the quantizer output predictor comprises a low pass filter to average at least two previous delta sigma modulator output signals.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The signal processing system of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the low pass filter is a finite impulse response filter having a filter function to determine the predicted quantizer output signal (q<sub>est</sub>), wherein the filter function is a member of the group consisting of:</claim-text>
<claim-text>
<maths id="MATH-US-00002" num="00002">
<math overflow="scroll">
  <mrow>
    <mi>LPF</mi>
    <mo>=</mo>
    <mrow>
      <mfrac>
        <mrow>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>1</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>2</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
        <mn>2</mn>
      </mfrac>
      <mo>⁢</mo>
      <mstyle>
        <mspace width="0.8em" height="0.8ex"/>
      </mstyle>
      <mo>⁢</mo>
      <mi>and</mi>
    </mrow>
  </mrow>
</math>
</maths>
<maths id="MATH-US-00002-2" num="00002.2">
<math overflow="scroll">
  <mrow>
    <mrow>
      <mi>LPF</mi>
      <mo>=</mo>
      <mfrac>
        <mrow>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>1</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>2</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>4</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
        <mn>4</mn>
      </mfrac>
    </mrow>
    <mo>,</mo>
  </mrow>
</math>
</maths>
<claim-text>wherein “LPF” is the low pass filter output, “q(n−k)” represents the quantizer output signal immediately preceding quantizer output signal q(n−(k−1)), wherein k is an integer representing the amount of delay.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The signal processing system of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the low pass filter is an infinite impulse response filter having a filter function to determine the predicted quantizer output signal (q<sub>est</sub>), wherein the filter function is a member of the group consisting of:</claim-text>
<claim-text>
<maths id="MATH-US-00003" num="00003">
<math overflow="scroll">
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mi>LPF</mi>
          <mo>=</mo>
          <mrow>
            <mrow>
              <mfrac>
                <mn>1</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
            <mo>+</mo>
            <mrow>
              <mfrac>
                <mn>7</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>LPF</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
          </mrow>
        </mrow>
        <mo>,</mo>
        <mi>and</mi>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mi>LPF</mi>
          <mo>=</mo>
          <mrow>
            <mrow>
              <mfrac>
                <mn>1</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>2</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
            <mo>+</mo>
            <mrow>
              <mfrac>
                <mn>7</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>LPF</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
          </mrow>
        </mrow>
        <mo>,</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
</maths>
<claim-text>wherein “LPF” is the low pass filter output, “q(n−k)” represents the quantizer output signal immediately preceding quantizer output signal q(n−(k−1)), wherein k is an integer representing the amount of delay.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the predicted quantizer output signal q<sub>est</sub>=floor(LPF+0.5) for an even number of comparators in the quantizer, and q<sub>est</sub>=floor(LPF) for an odd number of comparators in the quantizer, and LPF is an output of the low pass filter.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising:
<claim-text>a computation module, coupled to the quantizer output predictor and the loop filter, to determine the difference between the loop filter output signal for time t and the predicted quantizer output signal for time t.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the delta sigma modulator has N quantization levels and the quantizer has M comparators, wherein N and Mare integers and M&lt;N.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The signal processing system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the quantizer further comprises:
<claim-text>a plurality of comparators, each of the comparators having an input terminal to receive the quantizer input signal and an input terminal to receive a respective reference signal; and</claim-text>
<claim-text>a comparator offset converter, coupled to the multiple comparators, to reroute respective reference signals from a first arrangement of comparator input terminals during a first time period to a second arrangement of comparator input terminals during a second time period.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. A method of processing a signal using an analog-to-digital delta sigma modulator, the method comprising:
<claim-text>generating a predicted quantizer output signal with a low pass filter, wherein the predicted quantizer output signal is an estimate of a quantizer input signal for time t based upon at least one or more previous delta sigma modulator output signals;</claim-text>
<claim-text>generating a loop filter output signal for time t; and</claim-text>
<claim-text>generating a quantizer output signal based on the quantizer input signal, wherein the quantizer input signal comprises a difference between the loop filter output signal for time t and the predicted quantizer output signal for time t.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> wherein generating the quantizer output signal further comprises generating the quantizer output signal using a quantizer that includes M comparators, M represents a number of comparators determined from a maximum quantizer level of deviation d, maximum quantizer level deviation d represents a maximum deviation of the loop filter output signal at time t from the predicted quantizer output signal for time t and M is determined in accordance with:
<claim-text>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?><i>M</i>=ceiling(2*<i>d</i>)<?in-line-formulae description="In-line Formulae" end="tail"?>
</claim-text>
</claim-text>
<claim-text>wherein d represents a maximum deviation of the loop filter output signal at time t from the predicted quantizer output signal for time t.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising:
<claim-text>adding a digital version of the predicted quantizer output signal for time t to the quantizer output signal to generate a delta sigma modulator output signal q(n).</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising:
<claim-text>generating a delta sigma modulator output signal q(n) from a digital version of the predicted quantizer output signal for time t and the quantizer output signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising:
<claim-text>generating a delta sigma modulator output signal q(n) from the quantizer output signal:</claim-text>
<claim-text>wherein generating a quantizer output signal further comprises generating the predicted quantizer output signal for discrete time n based upon at least two past delta sigma modulator output signals determined prior to discrete time n.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> wherein generating a predicted quantizer output signal further comprises:
<claim-text>low pass filtering at least two previous delta sigma modulator output signals.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref> wherein low pass filtering at least two previous delta sigma modulator output signals comprises using a finite impulse response filter function to determine the predicted quantizer output signal (q<sub>est</sub>), wherein the filter function is a member of the group consisting of:</claim-text>
<claim-text>
<maths id="MATH-US-00004" num="00004">
<math overflow="scroll">
  <mrow>
    <mi>LPF</mi>
    <mo>=</mo>
    <mrow>
      <mfrac>
        <mrow>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>1</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>2</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
        <mn>2</mn>
      </mfrac>
      <mo>⁢</mo>
      <mstyle>
        <mspace width="0.8em" height="0.8ex"/>
      </mstyle>
      <mo>⁢</mo>
      <mi>and</mi>
    </mrow>
  </mrow>
</math>
</maths>
<maths id="MATH-US-00004-2" num="00004.2">
<math overflow="scroll">
  <mrow>
    <mrow>
      <mi>LPF</mi>
      <mo>=</mo>
      <mfrac>
        <mrow>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>1</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>2</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>3</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mi>q</mi>
            <mo>⁡</mo>
            <mrow>
              <mo>(</mo>
              <mrow>
                <mi>n</mi>
                <mo>-</mo>
                <mn>4</mn>
              </mrow>
              <mo>)</mo>
            </mrow>
          </mrow>
        </mrow>
        <mn>4</mn>
      </mfrac>
    </mrow>
    <mo>,</mo>
  </mrow>
</math>
</maths>
<claim-text>wherein “LPF” is the low pass filter output, “q(n−k)” represents the quantizer output signal immediately preceding quantizer output signal q(n−(k−1)), wherein k is an integer representing the amount of delay.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00020" num="00020">
<claim-text>20. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref> wherein low pass filtering at least two previous delta sigma modulator output signals comprises using an infinite impulse response filter function to determine the predicted quantizer output signal (q<sub>est</sub>), wherein the filter function is a member of the group consisting of:</claim-text>
<claim-text>
<maths id="MATH-US-00005" num="00005">
<math overflow="scroll">
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mi>LPF</mi>
          <mo>=</mo>
          <mrow>
            <mrow>
              <mfrac>
                <mn>1</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
            <mo>+</mo>
            <mrow>
              <mfrac>
                <mn>7</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>LPF</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
          </mrow>
        </mrow>
        <mo>,</mo>
        <mi>and</mi>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mi>LPF</mi>
          <mo>=</mo>
          <mrow>
            <mrow>
              <mfrac>
                <mn>1</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>q</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>2</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
            <mo>+</mo>
            <mrow>
              <mfrac>
                <mn>7</mn>
                <mn>8</mn>
              </mfrac>
              <mo>⁢</mo>
              <mrow>
                <mi>LPF</mi>
                <mo>⁡</mo>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>n</mi>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
              </mrow>
            </mrow>
          </mrow>
        </mrow>
        <mo>,</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
</maths>
<claim-text>wherein “LPF” is the low pass filter output, “q(n−k)” represents the quantizer output signal immediately preceding quantizer output signal q(n−(k−1)), wherein k is an integer representing the amount of delay.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00021" num="00021">
<claim-text>21. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> wherein the predicted quantizer output signal q<sub>est</sub>=floor(LPF+0.5) for an even number of comparators in the quantizer, and q<sub>est</sub>=floor(LPF) for an odd number of comparators in the quantizer, and LPF is an output of the low pass filter.</claim-text>
</claim>
<claim id="CLM-00022" num="00022">
<claim-text>22. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising:
<claim-text>receiving reference signals on a first arrangement of input terminals of respective comparators of the delta sigma modulator during a first period of time; and</claim-text>
<claim-text>rerouting the reference signals to a second arrangement of input terminals of the respective comparators of the delta sigma modulator during a second period of time.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00023" num="00023">
<claim-text>23. A signal processing system comprising:
<claim-text>an analog-to-digital delta sigma modulator comprising:
<claim-text>an input to receive an input signal;</claim-text>
<claim-text>a filter coupled to the input; and</claim-text>
<claim-text>a quantizer coupled to the filter to quantize an output of the filter, wherein the quantizer comprises:
<claim-text>M comparators, wherein each comparator is configured (i) to receive the input signal, (ii) to receive a respective reference signal that approximates the input signal, and (iii) generate comparison data representing a comparison between the input signal and the received reference signal, wherein M is an even integer and M≧2; and</claim-text>
<claim-text>an N-level reference signal generator, coupled to the M-comparators, to (i) generate each respective reference signal based on content of the comparison data and (ii) provide each respective reference signal to the M comparators, wherein N is an integer and N&gt;M.</claim-text>
</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00024" num="00024">
<claim-text>24. The signal processing system of <claim-ref idref="CLM-00023">claim 23</claim-ref> wherein the N-level successive approximator further comprises:
<claim-text>processing modules having logic to limit each reference signal to within plus or minus a maximum expected deviation of the input signal from a predicted value quantization output value.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00025" num="00025">
<claim-text>25. The signal processing system of <claim-ref idref="CLM-00023">claim 23</claim-ref> wherein the N-level successive approximator further comprises:
<claim-text>processing modules to process the comparison data and generate a select signal to select a value for each reference signal; and</claim-text>
<claim-text>a reference generator to receive the select signal and provide each reference signal to the M comparators.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00026" num="00026">
<claim-text>26. The signal processing system of <claim-ref idref="CLM-00025">claim 25</claim-ref> wherein the reference generator comprises:
<claim-text>series coupled impedances; and</claim-text>
<claim-text>a multiplexer having multiple inputs coupled to receive respective voltage references generated across the impedances.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00027" num="00027">
<claim-text>27. The signal processing system of <claim-ref idref="CLM-00023">claim 23</claim-ref> wherein each of the M comparators includes multiple inputs to receive a respective input signal and a respective reference signal, the signal processing system further comprising:
<claim-text>a comparator offset voltage reducer to change which of the respective reference signals that each of the M comparators receives during subsequent periods of time.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00028" num="00028">
<claim-text>28. The signal processing system of <claim-ref idref="CLM-00023">claim 23</claim-ref> wherein the filter comprises continuous time filter components.</claim-text>
</claim>
<claim id="CLM-00029" num="00029">
<claim-text>29. The signal processing system of <claim-ref idref="CLM-00023">claim 23</claim-ref> wherein the filter comprises discrete time filter components.</claim-text>
</claim>
<claim id="CLM-00030" num="00030">
<claim-text>30. A method comprising:
<claim-text>receiving a quantizer input signal with first inputs of M comparators of a quantizer of an analog-to-digital delta sigma modulator, wherein M is an even integer and M≧2;</claim-text>
<claim-text>receiving a respective reference signal on each of second inputs of the M comparators;</claim-text>
<claim-text>generating comparison data with each of the M-comparators representing a comparison between the quantizer input signal and the respective reference signal; and</claim-text>
<claim-text>generating each reference signal, wherein the reference signal is based on content of the comparison data, the reference signal has one of N possible levels for each comparison, and N is an integer and N&gt;M.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00031" num="00031">
<claim-text>31. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref> wherein generating each reference signal further comprises:
<claim-text>limiting each reference signal to within plus or minus a maximum expected deviation of the quantizer input signal from a value of a preceding quantizer input signal occurring in a past predetermined length of time.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00032" num="00032">
<claim-text>32. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref> wherein generating each reference signal further comprises:
<claim-text>processing the comparison data to generate a select signal to select a value for each reference signal;</claim-text>
<claim-text>receiving the select signal; and</claim-text>
<claim-text>providing each reference signal to the M comparators in accordance with the select signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00033" num="00033">
<claim-text>33. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref> wherein the quantizer input signal is a continuous time signal.</claim-text>
</claim>
<claim id="CLM-00034" num="00034">
<claim-text>34. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref> wherein the quantizer input signal is a discrete time signal.</claim-text>
</claim>
<claim id="CLM-00035" num="00035">
<claim-text>35. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref> wherein M equals a number of levels of an expected maximum quantization level variation of the input signal from an immediately preceding input signal.</claim-text>
</claim>
<claim id="CLM-00036" num="00036">
<claim-text>36. An apparatus comprising:
<claim-text>means for receiving a quantizer input signal with first inputs of M comparators of a quantizer of an analog-to-digital delta sigma modulator, wherein M is an even integer and M≧2;</claim-text>
<claim-text>means for receiving a respective reference signal on each of second inputs of the M comparators;</claim-text>
<claim-text>means for generating comparison data with each of the M-comparators representing a comparison between the quantizer input signal and the respective reference signal; and</claim-text>
<claim-text>means for generating each reference signal, wherein the reference signal is based on content of the comparison data, the reference signal has one of N possible levels for each comparison, and N is an integer and N&gt;M.</claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
