Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a2c958f37f844cfd9c7720414a0a6ed1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stopwatch_behav xil_defaultlib.tb_stopwatch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'hour' on this module [C:/Working/FPGA_AI_25_2/250516_stopwatch/250516_stopwatch.srcs/sources_1/new/stopwatch.v:37]
ERROR: [VRFC 10-3180] cannot find port 'min' on this module [C:/Working/FPGA_AI_25_2/250516_stopwatch/250516_stopwatch.srcs/sources_1/new/stopwatch.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
