-- VHDL Entity idx_fpga_lib.IO.generatedInstance
--
-- Created:
--          by - nort.UNKNOWN (NORT-NBX200T)
--          at - 13:47:19 01/11/2010
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.1 (Build 12)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

ENTITY IO IS
   PORT( 
      CfgEn    : IN     std_ulogic;
      CMDENBL  : IN     std_ulogic;
      Data     : IN     std_logic_vector ( 15 DOWNTO 0 );
      Dir      : OUT    std_ulogic;
      DirOut   : IN     std_ulogic;
      F8M      : IN     std_ulogic;
      InLimit  : OUT    std_ulogic;
      KillA    : IN     std_ulogic;
      KillB    : IN     std_ulogic;
      LimI     : IN     std_ulogic;
      LimO     : IN     std_ulogic;
      OutLimit : OUT    std_ulogic;
      RdEn     : IN     std_ulogic;
      Run      : OUT    std_ulogic;
      Running  : IN     std_ulogic;
      Step     : OUT    std_ulogic;
      WrEn     : IN     std_ulogic;
      ZeroRef  : OUT    std_logic;
      ZR       : IN     std_ulogic
   );

END IO ;

-- 
-- Auto generated dummy architecture for leaf level instance.
-- 
ARCHITECTURE generatedInstance OF IO IS 
BEGIN


END generatedInstance;
