Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 11 17:27:47 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ICOBS_light_TOP_timing_summary_routed.rpt -pb ICOBS_light_TOP_timing_summary_routed.pb -rpx ICOBS_light_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ICOBS_light_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3587)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7354)
5. checking no_input_delay (38)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3587)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/count_reg[17]/Q (HIGH)

 There are 2287 register/latch pins with no clock driven by root clock pin: clock_div/count_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7354)
---------------------------------------------------
 There are 7354 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.090       -0.652                      8                  210        0.091        0.000                      0                  210        4.500        0.000                       0                    63  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk  {0.000 10.000}     20.000          50.000          
  clk100_VGA_Clock_Multi                            {0.000 5.000}      10.000          100.000         
  clk25_VGA_Clock_Multi                             {0.000 20.000}     40.000          25.000          
  clkfbout_VGA_Clock_Multi                          {0.000 10.000}     20.000          50.000          
sys_clk_pin                                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk                                                                                                                                                    7.000        0.000                       0                     1  
  clk100_VGA_Clock_Multi                                  6.124        0.000                      0                    7        0.233        0.000                      0                    7        4.500        0.000                       0                    30  
  clk25_VGA_Clock_Multi                                  32.961        0.000                      0                   61        0.157        0.000                      0                   61       19.500        0.000                       0                    27  
  clkfbout_VGA_Clock_Multi                                                                                                                                                                           17.845        0.000                       0                     3  
sys_clk_pin                                               7.012        0.000                      0                    1        0.974        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_VGA_Clock_Multi   clk100_VGA_Clock_Multi       -0.090       -0.652                      8                  141        0.091        0.000                      0                  141  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk100_VGA_Clock_Multi                              
(none)                    clk25_VGA_Clock_Multi                               
(none)                    clkfbout_VGA_Clock_Multi                            
(none)                                              clk100_VGA_Clock_Multi    
(none)                                              clk25_VGA_Clock_Multi     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  To Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        6.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.740ns (22.954%)  route 2.484ns (77.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.543     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y78         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     1.962 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           1.372     3.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X12Y68         LUT2 (Prop_lut2_I0_O)        0.321     3.655 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.112     4.767    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y30         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.465    11.465    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.078    11.543    
                         clock uncertainty           -0.088    11.455    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    10.891    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.718ns (24.471%)  route 2.216ns (75.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.543     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y78         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     1.962 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           1.372     3.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X12Y68         LUT1 (Prop_lut1_I0_O)        0.299     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.844     4.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.537    
                         clock uncertainty           -0.088    11.449    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.089    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.679%)  route 1.451ns (69.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     2.066 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.966     3.032    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.124     3.156 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.484     3.641    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.566    
                         clock uncertainty           -0.088    11.478    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.118    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.518ns (37.706%)  route 0.856ns (62.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.856     2.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y18         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.476    11.476    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.568    
                         clock uncertainty           -0.088    11.480    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.120    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.337ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.419ns (31.752%)  route 0.901ns (68.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.543     1.543    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y78         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     1.962 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.901     2.863    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.430    11.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.078    11.508    
                         clock uncertainty           -0.088    11.420    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)       -0.220    11.200    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  8.337    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.149%)  route 0.581ns (52.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.581     2.647    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.432    11.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.116    11.548    
                         clock uncertainty           -0.088    11.460    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)       -0.031    11.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.518ns (57.008%)  route 0.391ns (42.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.391     2.455    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.430    11.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.116    11.546    
                         clock uncertainty           -0.088    11.458    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)       -0.031    11.427    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  8.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     0.848    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.059     0.616    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.507%)  route 0.189ns (53.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.189     0.910    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.059     0.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.667%)  route 0.371ns (69.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.371     1.092    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y18         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.876     0.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.622    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.691    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.128ns (26.577%)  route 0.354ns (73.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y78         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.354     1.035    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)        -0.001     0.590    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.209ns (27.051%)  route 0.564ns (72.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.354     1.076    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.209     1.330    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.620    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.210ns (20.754%)  route 0.802ns (79.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.212     0.932    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X12Y68         LUT2 (Prop_lut2_I1_O)        0.046     0.978 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.590     1.569    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y30         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.864     0.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.003     0.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.226ns (20.564%)  route 0.873ns (79.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y78         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     0.682 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.521     1.202    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X12Y68         LUT1 (Prop_lut1_I0_O)        0.098     1.300 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.352     1.653    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.627    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.696    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.957    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_VGA_Clock_Multi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk25_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack       32.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.961ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.061ns (15.451%)  route 5.806ns (84.549%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.375 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_2/O
                         net (fo=1, routed)           1.038     8.414    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]
    SLICE_X50Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.434    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                         clock pessimism              0.092    41.526    
                         clock uncertainty           -0.123    41.403    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)       -0.028    41.375    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.375    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                 32.961    

Slack (MET) :             33.143ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 1.142ns (17.203%)  route 5.496ns (82.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 41.526 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          0.480     5.531    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X34Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.655 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          2.528     8.182    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/SR[0]
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.526    41.526    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                         clock pessimism              0.007    41.533    
                         clock uncertainty           -0.123    41.410    
    DSP48_X1Y34          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.084    41.326    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                 33.143    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.018ns (16.406%)  route 5.187ns (83.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          2.698     7.749    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.123    41.315    
    SLICE_X50Y81         FDRE (Setup_fdre_C_CE)      -0.169    41.146    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.018ns (16.406%)  route 5.187ns (83.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          2.698     7.749    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.123    41.315    
    SLICE_X50Y81         FDRE (Setup_fdre_C_CE)      -0.169    41.146    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.657ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.142ns (20.115%)  route 4.535ns (79.885%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          0.480     5.531    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X34Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.655 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          1.567     7.221    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X36Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.424    41.424    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.123    41.307    
    SLICE_X36Y69         FDRE (Setup_fdre_C_R)       -0.429    40.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 33.657    

Slack (MET) :             33.737ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.018ns (17.351%)  route 4.849ns (82.649%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          2.360     7.411    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X50Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.434    41.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                         clock pessimism              0.007    41.441    
                         clock uncertainty           -0.123    41.317    
    SLICE_X50Y82         FDRE (Setup_fdre_C_CE)      -0.169    41.148    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 33.737    

Slack (MET) :             33.852ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.018ns (17.816%)  route 4.696ns (82.184%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          2.207     7.258    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.123    41.315    
    SLICE_X53Y81         FDRE (Setup_fdre_C_CE)      -0.205    41.110    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 33.852    

Slack (MET) :             33.852ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.018ns (17.816%)  route 4.696ns (82.184%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          2.207     7.258    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.123    41.315    
    SLICE_X53Y81         FDRE (Setup_fdre_C_CE)      -0.205    41.110    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 33.852    

Slack (MET) :             33.852ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.018ns (17.816%)  route 4.696ns (82.184%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          2.207     7.258    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.123    41.315    
    SLICE_X53Y81         FDRE (Setup_fdre_C_CE)      -0.205    41.110    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.110    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 33.852    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.142ns (21.229%)  route 4.237ns (78.771%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     2.062 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.622     3.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X34Y65         LUT5 (Prop_lut5_I3_O)        0.152     3.836 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.867     4.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.348     5.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=16, routed)          0.480     5.531    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X34Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.655 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          1.269     6.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X38Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.424    41.424    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                         clock pessimism              0.007    41.431    
                         clock uncertainty           -0.123    41.307    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    40.783    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         40.783    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                 33.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.861%)  route 0.302ns (59.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          0.302     1.022    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.067 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_15/O
                         net (fo=2, routed)           0.000     1.067    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[5]
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.091     0.911    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.269%)  route 0.213ns (53.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=48, routed)          0.213     0.910    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.042     0.952 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.952    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                         clock pessimism             -0.269     0.557    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.107     0.664    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.929%)  route 0.210ns (53.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          0.210     0.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.952 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]_i_1/O
                         net (fo=4, routed)           0.000     0.952    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[0]
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X53Y80         FDRE (Hold_fdre_C_D)         0.092     0.648    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.674%)  route 0.213ns (53.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=48, routed)          0.213     0.910    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.045     0.955 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.955    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[7]
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                         clock pessimism             -0.269     0.557    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.092     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.207ns (48.004%)  route 0.224ns (51.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          0.224     0.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.043     0.987 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_20/O
                         net (fo=2, routed)           0.000     0.987    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[0]
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.123     0.679    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.747%)  route 0.270ns (59.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=46, routed)          0.270     0.967    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.045     1.012 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[1]_i_1/O
                         net (fo=3, routed)           0.000     1.012    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[1]
    SLICE_X50Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.121     0.691    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.050%)  route 0.245ns (53.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/Q
                         net (fo=50, routed)          0.245     0.966    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[6]
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.011 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     1.011    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[6]
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                         clock pessimism             -0.269     0.557    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.121     0.678    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.196%)  route 0.253ns (54.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.556     0.556    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/Q
                         net (fo=46, routed)          0.253     0.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[1]
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.018 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_18/O
                         net (fo=2, routed)           0.000     1.018    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[2]
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.091     0.659    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.189ns (36.298%)  route 0.332ns (63.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=48, routed)          0.332     1.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[5]
    SLICE_X38Y68         LUT3 (Prop_lut3_I1_O)        0.048     1.077 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_14/O
                         net (fo=2, routed)           0.000     1.077    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[6]
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.123     0.710    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.854%)  route 0.290ns (58.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=46, routed)          0.163     0.881    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.926 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_11/O
                         net (fo=2, routed)           0.127     1.053    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[9]
    SLICE_X36Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.819     0.819    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.070     0.637    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_VGA_Clock_Multi
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y66     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y66     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y66     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y65     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y66     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y66     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  clkfbout_VGA_Clock_Multi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock_Multi
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.676ns (22.671%)  route 2.306ns (77.329%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.582     6.124    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.220 f  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.724     7.944    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.068 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     8.068    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000    10.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  7.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.212ns (19.907%)  route 0.853ns (80.093%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.229     1.816    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.842 f  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.624     2.466    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.511 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.511    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.974    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXTCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  EXTCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            8  Failing Endpoints,  Worst Slack       -0.090ns,  Total Violation       -0.652ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 7.293ns (79.929%)  route 1.831ns (20.071%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           0.977    10.670    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 7.293ns (79.930%)  route 1.831ns (20.070%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.977    10.670    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 7.293ns (79.938%)  route 1.830ns (20.062%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           0.976    10.669    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 7.293ns (79.953%)  route 1.829ns (20.047%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.974    10.668    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 7.293ns (80.047%)  route 1.818ns (19.953%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.963    10.657    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 7.293ns (80.055%)  route 1.817ns (19.945%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.963    10.656    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 7.293ns (80.055%)  route 1.817ns (19.945%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.963    10.656    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 7.293ns (80.125%)  route 1.809ns (19.875%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.955    10.648    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 7.293ns (81.121%)  route 1.697ns (18.879%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.843    10.536    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 7.293ns (81.365%)  route 1.670ns (18.635%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X49Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.315     2.317    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]_repN
    SLICE_X51Y80         LUT2 (Prop_lut2_I1_O)        0.124     2.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry_i_4/O
                         net (fo=1, routed)           0.000     2.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_1[0]
    SLICE_X51Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.421 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     3.958    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.175    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     9.693 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.816    10.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.478ns (60.587%)  route 0.311ns (39.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.311     1.438    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.478ns (60.140%)  route 0.317ns (39.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.317     1.444    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.478ns (57.969%)  route 0.347ns (42.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.347     1.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.478ns (57.418%)  route 0.354ns (42.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.354     1.482    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.478ns (57.416%)  route 0.355ns (42.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.355     1.482    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.478ns (57.416%)  route 0.355ns (42.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.355     1.482    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.251ns (28.646%)  route 0.625ns (71.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=48, routed)          0.322     1.020    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[5]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.065 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_3__18/O
                         net (fo=1, routed)           0.000     1.065    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.303     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.918    
                         clock uncertainty            0.243     1.161    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.121     1.282    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.478ns (56.219%)  route 0.372ns (43.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.372     1.499    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.478ns (56.116%)  route 0.374ns (43.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.374     1.501    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.478ns (56.109%)  route 0.374ns (43.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.649     0.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X1Y34          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.478     1.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           0.374     1.501    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.921    
                         clock uncertainty            0.243     1.164    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.154    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7414 Endpoints
Min Delay          7414 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.877ns  (logic 4.864ns (12.511%)  route 34.013ns (87.489%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.263    38.877    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.877ns  (logic 4.864ns (12.511%)  route 34.013ns (87.489%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.263    38.877    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X63Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.877ns  (logic 4.864ns (12.511%)  route 34.013ns (87.489%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.263    38.877    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.725ns  (logic 4.864ns (12.561%)  route 33.861ns (87.439%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.111    38.725    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y6          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.725ns  (logic 4.864ns (12.561%)  route 33.861ns (87.439%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.111    38.725    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X62Y6          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.716ns  (logic 4.864ns (12.563%)  route 33.852ns (87.437%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.103    38.716    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y5          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.716ns  (logic 4.864ns (12.563%)  route 33.852ns (87.437%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.103    38.716    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y5          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.716ns  (logic 4.864ns (12.563%)  route 33.852ns (87.437%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.103    38.716    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y5          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.710ns  (logic 4.864ns (12.565%)  route 33.846ns (87.435%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.097    38.710    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.710ns  (logic 4.864ns (12.565%)  route 33.846ns (87.435%))
  Logic Levels:           27  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/C
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]/Q
                         net (fo=23, routed)          2.783     3.239    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_0[2]
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.124     3.363 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/adder_result_ext_o_carry_i_71/O
                         net (fo=7, routed)           1.008     4.371    MCU/IBEX/IBEX_VER_1/if_stage_i/lsu_addr_incr_req
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.495 f  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.200     5.696    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X39Y19         LUT3 (Prop_lut3_I1_O)        0.152     5.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33/O
                         net (fo=8, routed)           1.158     7.005    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_33_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.326     7.331 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25/O
                         net (fo=7, routed)           1.185     8.517    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_25_n_0
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.150     8.667 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25/O
                         net (fo=11, routed)          1.844    10.510    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_25_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_17/O
                         net (fo=2, routed)           0.840    11.677    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[20]
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.801 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.801    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[22][1]
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.351 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.351    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.465 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.465    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.721 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[2]
                         net (fo=12, routed)          1.964    14.684    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[23]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.302    14.986 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3/O
                         net (fo=1, routed)           0.950    15.937    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_3_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.061 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[29]_i_2/O
                         net (fo=4, routed)           1.892    17.952    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[29]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.076 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[29]_i_1/O
                         net (fo=3, routed)           0.832    18.908    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[30]
    SLICE_X61Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.032 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.014    20.046    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.170 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3/O
                         net (fo=1, routed)           0.736    20.906    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_3_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.030 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.237    22.266    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.124    22.390 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.913    23.304    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.428 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.445    25.873    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    25.997 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.423    27.420    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    27.544 f  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.873    28.416    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    28.540 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.508    29.048    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I4_O)        0.124    29.172 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.893    30.065    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X30Y14         LUT6 (Prop_lut6_I5_O)        0.124    30.189 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.147    31.336    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X31Y4          LUT5 (Prop_lut5_I4_O)        0.124    31.460 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.652    32.111    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.235 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         5.254    37.489    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.097    38.710    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X65Y4          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RegTXDATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/TxShifter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RegTXDATA_reg[2]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RegTXDATA_reg[2]/Q
                         net (fo=1, routed)           0.054     0.195    MCU/periphs/U_UART1/RegTXDATA[2]
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  MCU/periphs/U_UART1/TxShifter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    MCU/periphs/U_UART1/TxShifter[2]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  MCU/periphs/U_UART1/TxShifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_GPIOC/RegODRAIN_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_GPIOC/SlaveOut_reg[HRDATA][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_GPIOC/RegODRAIN_reg[2]/C
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_GPIOC/RegODRAIN_reg[2]/Q
                         net (fo=3, routed)           0.070     0.211    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut_reg[HRDATA][3]_3[2]
    SLICE_X28Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/SlaveOut[HRDATA][2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.256    MCU/periphs/U_GPIOC/SlaveOut_reg[HRDATA][3]_1[2]
    SLICE_X28Y33         FDCE                                         r  MCU/periphs/U_GPIOC/SlaveOut_reg[HRDATA][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[6]/C
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  MCU/periphs/U_UART1/RxShifter_reg[6]/Q
                         net (fo=3, routed)           0.131     0.259    MCU/periphs/U_UART1/RxShifter__0[6]
    SLICE_X35Y42         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.382%)  route 0.118ns (45.618%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[1]/C
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxShifter_reg[1]/Q
                         net (fo=3, routed)           0.118     0.259    MCU/periphs/U_UART1/RxShifter__0[1]
    SLICE_X35Y42         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxStep_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RxCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxStep_reg[2]/C
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxStep_reg[2]/Q
                         net (fo=7, routed)           0.078     0.219    MCU/periphs/U_UART1/RxStep[2]
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.264 r  MCU/periphs/U_UART1/RxCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.264    MCU/periphs/U_UART1/RxCounter[0]_i_1_n_0
    SLICE_X34Y44         FDCE                                         r  MCU/periphs/U_UART1/RxCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/bridge/AHB_hwdata_o_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_MY_PERIPH/Reg3_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.917%)  route 0.125ns (47.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE                         0.000     0.000 r  MCU/periphs/bridge/AHB_hwdata_o_reg[16]/C
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/bridge/AHB_hwdata_o_reg[16]/Q
                         net (fo=4, routed)           0.125     0.266    MCU/periphs/U_MY_PERIPH/Q[16]
    SLICE_X49Y34         FDCE                                         r  MCU/periphs/U_MY_PERIPH/Reg3_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][10]/C
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][10]/Q
                         net (fo=1, routed)           0.087     0.228    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[10]
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][10]_i_1/O
                         net (fo=1, routed)           0.000     0.273    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[10]
    SLICE_X34Y28         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][25]/C
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][25]/Q
                         net (fo=1, routed)           0.089     0.230    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[25]
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.275 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][25]_i_1/O
                         net (fo=1, routed)           0.000     0.275    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[25]
    SLICE_X34Y28         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RegTXDATA_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/TxShifter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RegTXDATA_reg[3]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RegTXDATA_reg[3]/Q
                         net (fo=1, routed)           0.089     0.230    MCU/periphs/U_UART1/RegTXDATA[3]
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  MCU/periphs/U_UART1/TxShifter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.275    MCU/periphs/U_UART1/TxShifter[3]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  MCU/periphs/U_UART1/TxShifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][13]/C
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][13]/Q
                         net (fo=1, routed)           0.091     0.232    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[13]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.277 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][13]_i_1/O
                         net (fo=1, routed)           0.000     0.277    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[13]
    SLICE_X38Y27         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.831ns  (logic 5.009ns (39.037%)  route 7.822ns (60.963%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           2.052     4.532    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[3]
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.656 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.243     5.899    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.152     6.051 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.308     7.359    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.326     7.685 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.218    10.903    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.428 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.428    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.734ns  (logic 4.987ns (39.165%)  route 7.747ns (60.835%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.954     4.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[1]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.558 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.429     5.986    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.152     6.138 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.984     7.122    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.326     7.448 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.380    10.828    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.332 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.332    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.228ns  (logic 4.995ns (40.851%)  route 7.233ns (59.149%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.489     3.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[5]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.092 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.368     5.460    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.152     5.612 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.213     6.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.332     7.157 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.163    10.320    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.826 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.826    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.129ns  (logic 5.006ns (41.275%)  route 7.123ns (58.725%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.660     4.139    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[9]
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.263 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.224     5.487    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.154     5.641 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.076     6.717    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.327     7.044 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.163    10.207    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.727 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.727    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.063ns  (logic 4.957ns (41.095%)  route 7.106ns (58.905%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[13]
                         net (fo=1, routed)           1.457     3.937    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[11]
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.061 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.806     4.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.117     4.984 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.298     6.282    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.332     6.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.545    10.158    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.661 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.661    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.019ns  (logic 4.778ns (39.753%)  route 7.241ns (60.247%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           1.662     4.142    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[10]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.266 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.251     5.517    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.124     5.641 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.997     6.638    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.762 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.331    10.093    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.616 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.616    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.992ns  (logic 4.783ns (39.887%)  route 7.208ns (60.113%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           2.031     4.510    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[6]
    SLICE_X46Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.634 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.997     5.631    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.124     5.755 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.006     6.761    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.175    10.060    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.589 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.589    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.983ns  (logic 5.018ns (41.881%)  route 6.964ns (58.119%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.871     4.351    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[7]
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.475 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.027     5.502    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.150     5.652 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.131     6.783    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.332     7.115 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.935    10.050    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.580 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.580    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.958ns  (logic 4.773ns (39.913%)  route 7.185ns (60.087%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           2.152     4.631    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[2]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.755 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.038     5.793    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.124     5.917 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.777     6.694    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.218    10.037    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.555 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.555    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.745ns  (logic 4.778ns (40.678%)  route 6.967ns (59.322%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.597     1.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.882     2.479 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.642     4.122    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[8]
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124     4.246 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.031     5.277    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.124     5.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.156     6.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.681 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.138     9.819    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.343 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.343    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.469ns (50.934%)  route 1.415ns (49.066%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.592     0.592    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.384     1.180    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[9]
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.225 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.032     2.256    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.477 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.477    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.485ns (50.134%)  route 1.477ns (49.866%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.317     1.038    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X12Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.083 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.236     1.319    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[7]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.364 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.924     2.288    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.520 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.520    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.998ns  (logic 1.484ns (49.496%)  route 1.514ns (50.504%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.186     0.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X12Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.952 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.286     1.238    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[6]
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.283 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.042     2.325    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.555 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.555    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.479ns (48.881%)  route 1.546ns (51.119%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.119     0.839    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X13Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.884 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.419     1.303    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[8]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.009     2.357    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.582 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.582    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.054ns  (logic 1.476ns (48.329%)  route 1.578ns (51.671%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.298     1.018    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.063 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.240     1.303    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.041     2.389    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.610 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.610    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.480ns (47.909%)  route 1.609ns (52.091%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.286     1.007    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X12Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.052 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.276     1.328    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[3]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.373 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.046     2.420    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.645 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.645    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.134ns  (logic 1.461ns (46.601%)  route 1.674ns (53.399%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.348     1.069    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X12Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.114 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.302     1.416    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[5]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.461 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.023     2.484    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.691 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.691    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.474ns (46.775%)  route 1.677ns (53.225%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.270     0.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.035 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.361     1.396    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[2]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.441 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.046     2.488    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.708 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.708    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.209ns  (logic 1.459ns (45.453%)  route 1.750ns (54.547%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.264     0.985    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.359     1.388    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[1]
    SLICE_X28Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.433 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.128     2.561    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.766 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.766    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.219ns  (logic 1.451ns (45.065%)  route 1.768ns (54.935%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.222     0.943    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X12Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.988 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.418     1.406    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[0]
    SLICE_X28Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.451 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.128     2.579    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.775 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.775    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.314ns  (logic 5.664ns (29.325%)  route 13.650ns (70.675%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.439    10.965    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.243    12.332    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.152    12.484 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.308    13.792    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.118 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.218    17.336    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    20.861 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.861    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.272ns  (logic 5.642ns (29.277%)  route 13.630ns (70.723%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.396    10.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.046 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.429    12.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.152    12.626 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.984    13.610    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.326    13.936 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.380    17.316    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    20.819 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.819    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.249ns  (logic 5.650ns (29.354%)  route 13.599ns (70.646%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.413    10.939    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.063 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.368    12.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.152    12.582 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.213    13.795    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.332    14.127 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.163    17.291    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    20.796 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.796    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.145ns  (logic 5.661ns (29.571%)  route 13.484ns (70.429%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.579    11.105    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.224    12.452    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.154    12.606 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.076    13.683    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.327    14.010 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.163    17.173    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    20.692 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.692    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.805ns  (logic 5.433ns (28.891%)  route 13.372ns (71.109%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.605    11.131    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.255 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.031    12.285    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.124    12.409 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.156    13.566    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I1_O)        0.124    13.690 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.138    16.828    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    20.352 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.352    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.720ns  (logic 5.433ns (29.022%)  route 13.287ns (70.978%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.267    10.793    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.917 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.251    12.168    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.124    12.292 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.997    13.289    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.413 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.331    16.743    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    20.267 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.267    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.715ns  (logic 5.612ns (29.989%)  route 13.102ns (70.011%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.012    10.538    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I1_O)        0.124    10.662 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.806    11.468    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.117    11.585 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.298    12.883    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.332    13.215 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.545    16.759    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    20.262 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.262    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.482ns  (logic 5.673ns (30.697%)  route 12.809ns (69.303%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.273    10.800    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.027    11.951    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.150    12.101 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.131    13.232    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.332    13.564 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.935    16.499    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    20.029 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.029    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.380ns  (logic 5.430ns (29.542%)  route 12.950ns (70.458%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.377    10.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.027 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.006    12.032    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124    12.156 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.939    13.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I1_O)        0.124    13.220 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.187    16.406    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.927 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.927    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.221ns  (logic 5.438ns (29.846%)  route 12.783ns (70.154%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          3.304     5.307    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.154     5.461 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5/O
                         net (fo=1, routed)           1.031     6.491    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_5_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.327     6.818 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=2, routed)           0.433     7.251    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.150     7.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.433     7.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_14_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     8.161 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          1.241     9.402    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.526 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.163    10.689    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.813 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.997    11.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I3_O)        0.124    11.933 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.006    12.940    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.175    16.239    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.768 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.768    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.384ns (42.157%)  route 1.899ns (57.843%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=48, routed)          0.943     1.640    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[5]
    SLICE_X29Y54         LUT5 (Prop_lut5_I1_O)        0.045     1.685 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.956     2.641    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.839 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.839    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.564ns  (logic 1.777ns (49.854%)  route 1.787ns (50.146%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          0.377     1.072    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X32Y61         LUT4 (Prop_lut4_I2_O)        0.045     1.117 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000     1.117    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.236 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.312 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0/CO[0]
                         net (fo=1, routed)           0.182     1.493    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed529_in
    SLICE_X32Y66         LUT5 (Prop_lut5_I2_O)        0.126     1.619 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.219     1.839    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]
    SLICE_X28Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.009     2.893    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.117 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.117    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.641ns  (logic 1.413ns (38.819%)  route 2.228ns (61.181%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/Q
                         net (fo=49, routed)          1.016     1.737    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[4]
    SLICE_X40Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.782 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.212     2.993    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.198 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.198    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.653ns  (logic 1.749ns (47.862%)  route 1.905ns (52.138%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          0.377     1.072    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X32Y61         LUT4 (Prop_lut4_I2_O)        0.045     1.117 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000     1.117    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.236 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.312 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0/CO[0]
                         net (fo=1, routed)           0.182     1.493    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed529_in
    SLICE_X32Y66         LUT5 (Prop_lut5_I2_O)        0.126     1.619 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.218     1.838    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]
    SLICE_X28Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.883 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.128     3.010    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.207 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.207    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.674ns  (logic 1.772ns (48.230%)  route 1.902ns (51.770%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          0.377     1.072    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X32Y61         LUT4 (Prop_lut4_I2_O)        0.045     1.117 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000     1.117    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.236 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.312 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0/CO[0]
                         net (fo=1, routed)           0.182     1.493    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed529_in
    SLICE_X32Y66         LUT5 (Prop_lut5_I2_O)        0.126     1.619 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.297     1.916    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]
    SLICE_X28Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.961 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.046     3.008    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.227 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.227    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.673ns  (logic 1.759ns (47.883%)  route 1.914ns (52.117%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=48, routed)          0.149     0.846    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_0[5]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.993 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.993    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.038 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=1, routed)           0.205     1.243    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_2_2[0]
    SLICE_X41Y67         LUT5 (Prop_lut5_I2_O)        0.114     1.357 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.179     1.536    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.581 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.341     1.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.041     3.008    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.230 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.230    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.686ns  (logic 1.529ns (41.486%)  route 2.157ns (58.514%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=46, routed)          0.383     1.100    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X45Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.145 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          0.512     1.658    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_1
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.219     1.922    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.967 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.042     3.009    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.239 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.239    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.708ns  (logic 1.530ns (41.270%)  route 2.178ns (58.730%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=46, routed)          0.383     1.100    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X45Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.145 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          0.512     1.658    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_1
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.359     2.062    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.107 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.924     3.031    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.262 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.262    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.797ns  (logic 1.519ns (40.016%)  route 2.277ns (59.984%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=46, routed)          0.383     1.100    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X45Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.145 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=18, routed)          0.512     1.658    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_1
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.703 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.350     2.053    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.098 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.032     3.130    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.350 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.350    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.803ns  (logic 1.778ns (46.741%)  route 2.026ns (53.259%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=45, routed)          0.377     1.072    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X32Y61         LUT4 (Prop_lut4_I2_O)        0.045     1.117 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000     1.117    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.236 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.312 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__12/i__carry__0/CO[0]
                         net (fo=1, routed)           0.182     1.493    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed529_in
    SLICE_X32Y66         LUT5 (Prop_lut5_I2_O)        0.126     1.619 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.420     2.040    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.045     2.085 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.046     3.131    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.357 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.357    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_VGA_Clock_Multi

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.107ns  (logic 7.383ns (60.981%)  route 4.724ns (39.019%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           0.977    12.107    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.107ns  (logic 7.383ns (60.982%)  route 4.724ns (39.018%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.977    12.107    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.106ns  (logic 7.383ns (60.986%)  route 4.723ns (39.014%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           0.976    12.106    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.104ns  (logic 7.383ns (60.995%)  route 4.721ns (39.005%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.974    12.104    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.094ns  (logic 7.383ns (61.049%)  route 4.711ns (38.951%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.963    12.094    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.093ns  (logic 7.383ns (61.054%)  route 4.710ns (38.946%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.963    12.093    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.093ns  (logic 7.383ns (61.054%)  route 4.710ns (38.946%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.963    12.093    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.085ns  (logic 7.383ns (61.094%)  route 4.702ns (38.906%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.955    12.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.973ns  (logic 7.383ns (61.664%)  route 4.590ns (38.336%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.843    11.973    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.946ns  (logic 7.383ns (61.803%)  route 4.563ns (38.197%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=15, routed)          1.383     1.901    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X40Y63         LUT3 (Prop_lut3_I1_O)        0.124     2.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.825     3.850    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I2_O)        0.124     3.974 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.974    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.524 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.524    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.537     5.395    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.610 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.612    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.130 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.816    11.946    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.464ns (40.440%)  route 0.683ns (59.560%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.269     0.410    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.455    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.560 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0/O[1]
                         net (fo=1, routed)           0.111     0.671    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[5]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.108     0.779 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_3__18/O
                         net (fo=1, routed)           0.000     0.779    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.844 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.303     1.147    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.464ns (39.731%)  route 0.704ns (60.269%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.269     0.410    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.455    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.560 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0/O[1]
                         net (fo=1, routed)           0.111     0.671    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[5]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.108     0.779 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_3__18/O
                         net (fo=1, routed)           0.000     0.779    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.844 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.323     1.168    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.424ns (36.280%)  route 0.745ns (63.720%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.262     0.403    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.045     0.448 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry_i_1/O
                         net (fo=1, routed)           0.000     0.448    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry/O[3]
                         net (fo=1, routed)           0.168     0.680    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[3]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.111     0.791 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__24/O
                         net (fo=1, routed)           0.000     0.791    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[3]
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.314     1.169    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.424ns (36.231%)  route 0.746ns (63.769%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.262     0.403    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.045     0.448 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry_i_1/O
                         net (fo=1, routed)           0.000     0.448    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry/O[3]
                         net (fo=1, routed)           0.168     0.680    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[3]
    SLICE_X45Y62         LUT2 (Prop_lut2_I1_O)        0.111     0.791 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1__24/O
                         net (fo=1, routed)           0.000     0.791    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[3]
    SLICE_X45Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.316     1.170    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.431ns (36.548%)  route 0.748ns (63.452%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.269     0.410    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.455    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.525 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0/O[0]
                         net (fo=1, routed)           0.168     0.693    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[4]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.105     0.798 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_4__12/O
                         net (fo=1, routed)           0.000     0.798    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_0[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.868 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.311     1.179    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.431ns (36.500%)  route 0.750ns (63.500%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.269     0.410    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.455    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.525 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0/O[0]
                         net (fo=1, routed)           0.168     0.693    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[4]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.105     0.798 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_4__12/O
                         net (fo=1, routed)           0.000     0.798    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_0[0]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.868 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.313     1.181    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.505ns (42.586%)  route 0.681ns (57.414%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.269     0.410    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.455    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.600 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0/O[2]
                         net (fo=1, routed)           0.106     0.706    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[6]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.108     0.814 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_2__25/O
                         net (fo=1, routed)           0.000     0.814    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_0[2]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.305     1.186    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.505ns (42.530%)  route 0.682ns (57.470%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/C
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[3]/Q
                         net (fo=12, routed)          0.269     0.410    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[3]
    SLICE_X42Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.455    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0_i_8_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.600 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__0/O[2]
                         net (fo=1, routed)           0.106     0.706    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[6]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.108     0.814 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__0_i_2__25/O
                         net (fo=1, routed)           0.000     0.814    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_0[2]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.880 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.307     1.187    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.431ns (35.902%)  route 0.770ns (64.098%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[8]/C
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[8]/Q
                         net (fo=5, routed)           0.301     0.442    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[8]
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.487 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.487    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.557 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1/O[0]
                         net (fo=1, routed)           0.169     0.726    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[8]
    SLICE_X45Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.831 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.831    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_1[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.901 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.300     1.201    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.431ns (35.902%)  route 0.770ns (64.098%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[8]/C
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[8]/Q
                         net (fo=5, routed)           0.301     0.442    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_0[8]
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.487 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.487    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.557 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_carry__1/O[0]
                         net (fo=1, routed)           0.169     0.726    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/PCIN[8]
    SLICE_X45Y64         LUT2 (Prop_lut2_I1_O)        0.105     0.831 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.831    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7_1[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.901 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.300     1.201    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_VGA_Clock_Multi

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.223ns  (logic 0.580ns (3.810%)  route 14.643ns (96.190%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.484    15.223    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X50Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.434     1.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.986ns  (logic 0.580ns (3.870%)  route 14.406ns (96.130%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.248    14.986    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.986ns  (logic 0.580ns (3.870%)  route 14.406ns (96.130%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.248    14.986    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.953ns  (logic 0.580ns (3.879%)  route 14.373ns (96.121%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.214    14.953    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.953ns  (logic 0.580ns (3.879%)  route 14.373ns (96.121%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.214    14.953    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.953ns  (logic 0.580ns (3.879%)  route 14.373ns (96.121%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.214    14.953    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y81         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.853ns  (logic 0.580ns (3.905%)  route 14.273ns (96.095%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.114    14.853    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X50Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431     1.431    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.853ns  (logic 0.580ns (3.905%)  route 14.273ns (96.095%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.114    14.853    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X50Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431     1.431    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]_replica/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.804ns  (logic 0.580ns (3.918%)  route 14.224ns (96.082%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.066    14.804    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431     1.431    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.804ns  (logic 0.580ns (3.918%)  route 14.224ns (96.082%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          2.159     2.615    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124     2.739 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=1879, routed)       12.066    14.804    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431     1.431    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y80         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.494%)  route 0.820ns (81.506%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.209     1.006    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.538%)  route 0.875ns (82.462%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.264     1.061    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.538%)  route 0.875ns (82.462%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.264     1.061    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X35Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.186ns (17.431%)  route 0.881ns (82.569%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.271     1.067    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.186ns (17.431%)  route 0.881ns (82.569%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.271     1.067    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X34Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.244%)  route 0.893ns (82.756%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.282     1.079    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X40Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.186ns (14.890%)  route 1.063ns (85.110%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.453     1.249    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.186ns (14.890%)  route 1.063ns (85.110%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.453     1.249    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.027%)  route 1.140ns (85.973%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.530     1.326    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X38Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.819     0.819    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X38Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.186ns (12.855%)  route 1.261ns (87.145%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=15, routed)          0.610     0.751    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/HRESETn
    SLICE_X34Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.651     1.447    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X36Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1024, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=26, routed)          0.819     0.819    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X36Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C





