Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/ekorletey/Processor/first_example2/TOP_isim_beh.exe" -prj "/home/ekorletey/Processor/first_example2/TOP_beh.prj" "work.TOP" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/ekorletey/Processor/first_example2/sum.vhd" into library work
Parsing VHDL file "/home/ekorletey/Processor/first_example2/N.vhd" into library work
Parsing VHDL file "/home/ekorletey/Processor/first_example2/addition.vhd" into library work
Parsing VHDL file "/home/ekorletey/Processor/first_example2/Example1.vhd" into library work
Parsing VHDL file "/home/ekorletey/Processor/first_example2/CU.vhd" into library work
Parsing VHDL file "/home/ekorletey/Processor/first_example2/TOP.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84752 KB
Fuse CPU Usage: 1360 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture behavioral of entity CU [cu_default]
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity sum [sum_default]
Compiling architecture behavioral of entity NREG [nreg_default]
Compiling architecture behavioral of entity addition [addition_default]
Compiling architecture behavioral of entity Example1 [example1_default]
Compiling architecture structural of entity top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable /home/ekorletey/Processor/first_example2/TOP_isim_beh.exe
Fuse Memory Usage: 395004 KB
Fuse CPU Usage: 1430 ms
GCC CPU Usage: 190 ms
