{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701722871497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701722871497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 13:47:51 2023 " "Processing started: Mon Dec 04 13:47:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701722871497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701722871497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701722871497 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701722871638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701722873334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722873397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722873397 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "121 " "The Timing Analyzer is analyzing 121 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701722874588 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701722874747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722874747 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701722874794 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701722874794 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_counter:vga_counter_i\|counter\[0\] vga_counter:vga_counter_i\|counter\[0\] " "create_clock -period 1.000 -name vga_counter:vga_counter_i\|counter\[0\] vga_counter:vga_counter_i\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701722874794 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\] " "create_clock -period 1.000 -name cpu:cpu\|controller:cont\|previous_state\[0\] cpu:cpu\|controller:cont\|previous_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701722874794 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701722874794 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722874826 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701722874826 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701722874851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701722875093 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701722875093 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701722875125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701722876098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701722876098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.592 " "Worst-case setup slack is -16.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.592            -326.478 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -16.592            -326.478 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.273            -702.571 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.273            -702.571 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.822          -22697.598 clk  " "   -6.822          -22697.598 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.434            -550.637 vga_counter:vga_counter_i\|counter\[0\]  " "   -6.434            -550.637 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722876099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.159 " "Worst-case hold slack is -0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.159 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -0.159              -0.159 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk  " "    0.363               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.526               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.421               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    2.421               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722876162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722876162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722876172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28542.479 clk  " "   -2.636          -28542.479 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.930            -137.912 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.930            -137.912 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414            -132.867 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.414            -132.867 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    0.053               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722876172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722876172 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701722876315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701722876384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701722879705 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722880116 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701722880116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701722880369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701722880546 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701722880546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.313 " "Worst-case setup slack is -16.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.313            -321.830 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -16.313            -321.830 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.577            -690.964 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.577            -690.964 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.667            -568.766 vga_counter:vga_counter_i\|counter\[0\]  " "   -6.667            -568.766 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.557          -21543.020 clk  " "   -6.557          -21543.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722880546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.082 " "Worst-case hold slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.082 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -0.082              -0.082 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk  " "    0.253               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.540               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    2.563               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722880598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722880602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722880608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28502.668 clk  " "   -2.636          -28502.668 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896            -139.479 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.896            -139.479 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -128.197 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394            -128.197 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    0.071               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722880610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722880610 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701722880754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701722881068 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701722884083 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722884510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701722884510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701722884780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701722884836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701722884836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.173 " "Worst-case setup slack is -10.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.173            -197.935 cpu:cpu\|controller:cont\|previous_state\[0\]  " "  -10.173            -197.935 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205          -12515.469 clk  " "   -4.205          -12515.469 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.913            -367.011 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.913            -367.011 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534            -284.827 vga_counter:vga_counter_i\|counter\[0\]  " "   -3.534            -284.827 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722884844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.232 " "Worst-case hold slack is -0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -0.232 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -0.232              -0.232 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.277               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    1.284               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722884899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722884904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722884911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28348.057 clk  " "   -2.636          -28348.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010             -52.846 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -1.010             -52.846 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171             -13.887 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.171             -13.887 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    0.096               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722884920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722884920 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701722885062 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout " "Cell: cpu\|cont\|Selector10~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout " "Cell: cpu\|cont\|Selector10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout " "Cell: cpu\|cont\|Selector11~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout " "Cell: cpu\|cont\|Selector9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout " "Cell: cpu\|cont\|Selector9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout " "Cell: cpu\|cont\|Selector9~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout " "Cell: cpu\|dp\|alu_rf_i\|Selector2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701722885569 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701722885569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701722885837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701722885894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701722885894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.157 " "Worst-case setup slack is -9.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.157            -178.521 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -9.157            -178.521 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.644            -328.229 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.644            -328.229 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.540          -10633.429 clk  " "   -3.540          -10633.429 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.437            -279.663 vga_counter:vga_counter_i\|counter\[0\]  " "   -3.437            -279.663 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722885900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.158 " "Worst-case hold slack is -0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -0.158 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -0.158              -0.158 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.237               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.360               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    1.360               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722885955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722885963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701722885966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28365.040 clk  " "   -2.636          -28365.040 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805             -42.308 cpu:cpu\|controller:cont\|previous_state\[0\]  " "   -0.805             -42.308 cpu:cpu\|controller:cont\|previous_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -4.701 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.089              -4.701 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 vga_counter:vga_counter_i\|counter\[0\]  " "    0.186               0.000 vga_counter:vga_counter_i\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701722885981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701722885981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701722889205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701722889209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5367 " "Peak virtual memory: 5367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701722889347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 13:48:09 2023 " "Processing ended: Mon Dec 04 13:48:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701722889347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701722889347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701722889347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701722889347 ""}
