// Seed: 4211853318
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  reg id_5;
  always @(1) id_5 <= {1, 1, 1, 1'h0, 1, 1, 1'b0, 1, id_5, 1'b0, id_1, "", 1, id_1, 1, 1, 1, id_1};
  logic id_6;
  reg   id_7 = id_1;
  type_12 id_8 (
      .id_0(1),
      .id_1(id_5),
      .id_2(1'h0 * id_2),
      .id_3(id_5)
  );
  logic id_9;
endmodule
