verilog xil_defaultlib --include "../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl" --include "../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl" --include "../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0" \
"../../../bd/FullBuild/ip/FullBuild_util_vector_logic_0_0/sim/FullBuild_util_vector_logic_0_0.v" \
"../../../bd/FullBuild/ip/FullBuild_xlconstant_0_0/sim/FullBuild_xlconstant_0_0.v" \
"../../../bd/FullBuild/ip/FullBuild_processing_system7_0_0/sim/FullBuild_processing_system7_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
