# CEG3156Lab3
This is the repo for Lab 3 of Computer Systems Design.

The main objective of this laboratory is to design a single cycle 32bit MIPS Pipelined CPU in VHDL.  
Made by Josh Blinn, Alec Bazinet, & Matthew
