<root><simulation><result_generated_time />2023-05-12 16:27:12<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 115200, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 1003.52, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />20/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [2, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 2), ('K', 16)]], [], []]<I />[[[('K', 32)], [('K', 16)]], [[], [('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 32)], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7)], [('FX', 3), ('FY', 3), ('C', 4), ('C', 64)], []]<I />[[], [('OY', 7), ('OX', 7), ('FX', 3), ('FY', 3), ('C', 4), ('C', 64)], []]<O />[[], [('OY', 7), ('OX', 7), ('FX', 3), ('FY', 3), ('C', 4), ('C', 64)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [512.0, 1.0, 1.96, 1.0], 'O': [2.0, 1, 2304, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 18874368, 18874368], 'I': [8, 921600, 921600], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.02, 0.56, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.6, 0.0], 'I': [0.02, 0.6, 0.0], 'O': [0.02, 0.6, 0.0]}<effective_mem_size_bit />{'W': [8, 6291456, 18874368], 'I': [8, 230400, 921600], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 2, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [2, 2, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [512.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2359296, 2359296], [2359296, 2359296], [2359296, 0]]<I />[[225792, 225792], [225792, 115200], [115200, 0]]<O />[[(57777664, 57802752), (57802752, 57777664)], [(57777664, 57802752), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(57777664, 57802752), (57802752, 57777664)], [(57777664, 57802752), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[294912, 294912], [36864, 36864], [9216, 0]]<I />[[28224, 28224], [3528, 1800], [450, 0]]<O />[[(7222208, 7225344), (7225344, 7222208)], [(902776, 903168), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([7222208, 7225344], [7225344, 7222208]), ([902776, 903168], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252923825.2<mem_energy_breakdown><W />[206.6, 7306.0, 12274.3]<I />[19.8, 538.7, 599.3]<O />[10121.7, 178996.5, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1154<utilization_without_data_loading />0.1201<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.1154<mac_utilize_temporal_without_data_loading />0.1201</mac_array_utilization><latency><latency_cycle_with_data_loading />978681<latency_cycle_without_data_loading />940016<ideal_computing_cycle />112896<data_loading><load_cycle_total />38665<load_cycle_individual />{'W': [16, 36864, 0], 'I': [1, 1800, 0]}<load_cycle_combined />{'W': 36864, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />827120<mem_stall_cycle_individual />{'W': [[-112895], [-112847, -75999], [-112896, -112896]], 'I': [[-112895], [-112895, -112895], [-112896, -112896]], 'O': [[-112896], [-112896, 790272], [-112504, -112798]]}<mem_stall_cycle_shared />{'W': [[-112895], [-112847, 827120], [0, 0]], 'I': [[-112895], [-112895, 827120], [0, 0]], 'O': [[-112896], [-112896, 790272], [-112504, -112798]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 18874368, 18874368], 'I': [8, 921600, 921600], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [8192, 18874368, 18874368], 'I': [16, 921600, 921600], 'O': [4096, 200704, 200704]}<loop_cycles_each_level />{'W': [49, 112896, 112896], 'I': [1, 112896, 112896], 'O': [1, 112896, 112896]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 1, 1], 'O': [1, 2304, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [16.0, 8.2], [8.2, 8.2]], 'O': [[8.0, 8.0], [4096.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [16.0, 8.2], [8.2, 8.2]], 'O': [[8.0, 8.0], [4096.0, 4096.0], [4096.0, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [16.0, 8.2], [8.2, 0]], 'O': [[8.0, 8.0], [4096.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [4281.0, 4271.3], [175.3, 1.8]], 'I': [[8.0, 8.0], [4281.0, 4271.3], [175.3, 1.8]], 'O': [[8.0, 8.0], [4281.0, 4271.3], [175.3, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [49, 49, 2304], [112896, 112896, 1]], 'I': [[1, 1, 112896], [1, 1, 112896], [112896, 112896, 1]], 'O': [[1, 1, 112896], [1, 1, 112896], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[0, 49, 2304], [16, 49, 2304]], [[36864, 112896, 1], [9216, 112896, 1]]], 'I': [[0, 1, 112896], [[0, 1, 112896], [0, 1, 112896]], [[1800, 112896, 1], [450, 112896, 1]]], 'O': [[0, 1, 112896], [[0, 1, 112896], [8, 1, 112896]], [[392, 112896, 1], [98, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-76032, -103680]], 'I': [[-1], [-1, -1], [-111096, -112446]], 'O': [[-1], [-1, 7], [-112504, -112798]]}<single_stall_count />{'W': [112895, 2303, 0], 'I': [112895, 112895, 0], 'O': [112896, 112896, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [36848, 0], 'I': [0, 0], 'O': [112896, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[36848, -112896], [0, -112504]], 1: [[-112896, -112896], [-112504, -112896]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>