
BT_2try.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b790  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013470  0800b968  0800b968  0001b968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801edd8  0801edd8  000300ac  2**0
                  CONTENTS
  4 .ARM          00000008  0801edd8  0801edd8  0002edd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ede0  0801ede0  000300ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ede0  0801ede0  0002ede0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ede4  0801ede4  0002ede4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0801ede8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000062c  200000ac  0801ee94  000300ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d8  0801ee94  000306d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028bcf  00000000  00000000  000300dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e6e  00000000  00000000  00058cab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002440  00000000  00000000  0005db20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002248  00000000  00000000  0005ff60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031818  00000000  00000000  000621a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000274dd  00000000  00000000  000939c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013351f  00000000  00000000  000bae9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ee3bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a39c  00000000  00000000  001ee40c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000ac 	.word	0x200000ac
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b950 	.word	0x0800b950

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000b0 	.word	0x200000b0
 8000214:	0800b950 	.word	0x0800b950

08000218 <strlen>:
 8000218:	4603      	mov	r3, r0
 800021a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021e:	2a00      	cmp	r2, #0
 8000220:	d1fb      	bne.n	800021a <strlen+0x2>
 8000222:	1a18      	subs	r0, r3, r0
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr

08000228 <__aeabi_dmul>:
 8000228:	b570      	push	{r4, r5, r6, lr}
 800022a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800022e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000232:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000236:	bf1d      	ittte	ne
 8000238:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800023c:	ea94 0f0c 	teqne	r4, ip
 8000240:	ea95 0f0c 	teqne	r5, ip
 8000244:	f000 f8de 	bleq	8000404 <__aeabi_dmul+0x1dc>
 8000248:	442c      	add	r4, r5
 800024a:	ea81 0603 	eor.w	r6, r1, r3
 800024e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000252:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000256:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800025a:	bf18      	it	ne
 800025c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000260:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000264:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000268:	d038      	beq.n	80002dc <__aeabi_dmul+0xb4>
 800026a:	fba0 ce02 	umull	ip, lr, r0, r2
 800026e:	f04f 0500 	mov.w	r5, #0
 8000272:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000276:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800027a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800027e:	f04f 0600 	mov.w	r6, #0
 8000282:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000286:	f09c 0f00 	teq	ip, #0
 800028a:	bf18      	it	ne
 800028c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000290:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000294:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000298:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800029c:	d204      	bcs.n	80002a8 <__aeabi_dmul+0x80>
 800029e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002a2:	416d      	adcs	r5, r5
 80002a4:	eb46 0606 	adc.w	r6, r6, r6
 80002a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002c0:	bf88      	it	hi
 80002c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002c6:	d81e      	bhi.n	8000306 <__aeabi_dmul+0xde>
 80002c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002cc:	bf08      	it	eq
 80002ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002d2:	f150 0000 	adcs.w	r0, r0, #0
 80002d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002da:	bd70      	pop	{r4, r5, r6, pc}
 80002dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002e0:	ea46 0101 	orr.w	r1, r6, r1
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	ea81 0103 	eor.w	r1, r1, r3
 80002ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f0:	bfc2      	ittt	gt
 80002f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002fa:	bd70      	popgt	{r4, r5, r6, pc}
 80002fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000300:	f04f 0e00 	mov.w	lr, #0
 8000304:	3c01      	subs	r4, #1
 8000306:	f300 80ab 	bgt.w	8000460 <__aeabi_dmul+0x238>
 800030a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800030e:	bfde      	ittt	le
 8000310:	2000      	movle	r0, #0
 8000312:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000316:	bd70      	pople	{r4, r5, r6, pc}
 8000318:	f1c4 0400 	rsb	r4, r4, #0
 800031c:	3c20      	subs	r4, #32
 800031e:	da35      	bge.n	800038c <__aeabi_dmul+0x164>
 8000320:	340c      	adds	r4, #12
 8000322:	dc1b      	bgt.n	800035c <__aeabi_dmul+0x134>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0520 	rsb	r5, r4, #32
 800032c:	fa00 f305 	lsl.w	r3, r0, r5
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f205 	lsl.w	r2, r1, r5
 8000338:	ea40 0002 	orr.w	r0, r0, r2
 800033c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000340:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000344:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000348:	fa21 f604 	lsr.w	r6, r1, r4
 800034c:	eb42 0106 	adc.w	r1, r2, r6
 8000350:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000354:	bf08      	it	eq
 8000356:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	f1c4 040c 	rsb	r4, r4, #12
 8000360:	f1c4 0520 	rsb	r5, r4, #32
 8000364:	fa00 f304 	lsl.w	r3, r0, r4
 8000368:	fa20 f005 	lsr.w	r0, r0, r5
 800036c:	fa01 f204 	lsl.w	r2, r1, r4
 8000370:	ea40 0002 	orr.w	r0, r0, r2
 8000374:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000378:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000384:	bf08      	it	eq
 8000386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800038a:	bd70      	pop	{r4, r5, r6, pc}
 800038c:	f1c4 0520 	rsb	r5, r4, #32
 8000390:	fa00 f205 	lsl.w	r2, r0, r5
 8000394:	ea4e 0e02 	orr.w	lr, lr, r2
 8000398:	fa20 f304 	lsr.w	r3, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea43 0302 	orr.w	r3, r3, r2
 80003a4:	fa21 f004 	lsr.w	r0, r1, r4
 80003a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	fa21 f204 	lsr.w	r2, r1, r4
 80003b0:	ea20 0002 	bic.w	r0, r0, r2
 80003b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f094 0f00 	teq	r4, #0
 80003c8:	d10f      	bne.n	80003ea <__aeabi_dmul+0x1c2>
 80003ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ce:	0040      	lsls	r0, r0, #1
 80003d0:	eb41 0101 	adc.w	r1, r1, r1
 80003d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3c01      	subeq	r4, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1a6>
 80003de:	ea41 0106 	orr.w	r1, r1, r6
 80003e2:	f095 0f00 	teq	r5, #0
 80003e6:	bf18      	it	ne
 80003e8:	4770      	bxne	lr
 80003ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ee:	0052      	lsls	r2, r2, #1
 80003f0:	eb43 0303 	adc.w	r3, r3, r3
 80003f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003f8:	bf08      	it	eq
 80003fa:	3d01      	subeq	r5, #1
 80003fc:	d0f7      	beq.n	80003ee <__aeabi_dmul+0x1c6>
 80003fe:	ea43 0306 	orr.w	r3, r3, r6
 8000402:	4770      	bx	lr
 8000404:	ea94 0f0c 	teq	r4, ip
 8000408:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800040c:	bf18      	it	ne
 800040e:	ea95 0f0c 	teqne	r5, ip
 8000412:	d00c      	beq.n	800042e <__aeabi_dmul+0x206>
 8000414:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000418:	bf18      	it	ne
 800041a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041e:	d1d1      	bne.n	80003c4 <__aeabi_dmul+0x19c>
 8000420:	ea81 0103 	eor.w	r1, r1, r3
 8000424:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd70      	pop	{r4, r5, r6, pc}
 800042e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000432:	bf06      	itte	eq
 8000434:	4610      	moveq	r0, r2
 8000436:	4619      	moveq	r1, r3
 8000438:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800043c:	d019      	beq.n	8000472 <__aeabi_dmul+0x24a>
 800043e:	ea94 0f0c 	teq	r4, ip
 8000442:	d102      	bne.n	800044a <__aeabi_dmul+0x222>
 8000444:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000448:	d113      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800044a:	ea95 0f0c 	teq	r5, ip
 800044e:	d105      	bne.n	800045c <__aeabi_dmul+0x234>
 8000450:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000454:	bf1c      	itt	ne
 8000456:	4610      	movne	r0, r2
 8000458:	4619      	movne	r1, r3
 800045a:	d10a      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800045c:	ea81 0103 	eor.w	r1, r1, r3
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000464:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd70      	pop	{r4, r5, r6, pc}
 8000472:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000476:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800047a:	bd70      	pop	{r4, r5, r6, pc}

0800047c <__aeabi_drsub>:
 800047c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e002      	b.n	8000488 <__adddf3>
 8000482:	bf00      	nop

08000484 <__aeabi_dsub>:
 8000484:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000488 <__adddf3>:
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800048e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000492:	ea94 0f05 	teq	r4, r5
 8000496:	bf08      	it	eq
 8000498:	ea90 0f02 	teqeq	r0, r2
 800049c:	bf1f      	itttt	ne
 800049e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ae:	f000 80e2 	beq.w	8000676 <__adddf3+0x1ee>
 80004b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004ba:	bfb8      	it	lt
 80004bc:	426d      	neglt	r5, r5
 80004be:	dd0c      	ble.n	80004da <__adddf3+0x52>
 80004c0:	442c      	add	r4, r5
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	ea82 0000 	eor.w	r0, r2, r0
 80004ce:	ea83 0101 	eor.w	r1, r3, r1
 80004d2:	ea80 0202 	eor.w	r2, r0, r2
 80004d6:	ea81 0303 	eor.w	r3, r1, r3
 80004da:	2d36      	cmp	r5, #54	; 0x36
 80004dc:	bf88      	it	hi
 80004de:	bd30      	pophi	{r4, r5, pc}
 80004e0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f0:	d002      	beq.n	80004f8 <__adddf3+0x70>
 80004f2:	4240      	negs	r0, r0
 80004f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000500:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000504:	d002      	beq.n	800050c <__adddf3+0x84>
 8000506:	4252      	negs	r2, r2
 8000508:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800050c:	ea94 0f05 	teq	r4, r5
 8000510:	f000 80a7 	beq.w	8000662 <__adddf3+0x1da>
 8000514:	f1a4 0401 	sub.w	r4, r4, #1
 8000518:	f1d5 0e20 	rsbs	lr, r5, #32
 800051c:	db0d      	blt.n	800053a <__adddf3+0xb2>
 800051e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000522:	fa22 f205 	lsr.w	r2, r2, r5
 8000526:	1880      	adds	r0, r0, r2
 8000528:	f141 0100 	adc.w	r1, r1, #0
 800052c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000530:	1880      	adds	r0, r0, r2
 8000532:	fa43 f305 	asr.w	r3, r3, r5
 8000536:	4159      	adcs	r1, r3
 8000538:	e00e      	b.n	8000558 <__adddf3+0xd0>
 800053a:	f1a5 0520 	sub.w	r5, r5, #32
 800053e:	f10e 0e20 	add.w	lr, lr, #32
 8000542:	2a01      	cmp	r2, #1
 8000544:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000548:	bf28      	it	cs
 800054a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800054e:	fa43 f305 	asr.w	r3, r3, r5
 8000552:	18c0      	adds	r0, r0, r3
 8000554:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	d507      	bpl.n	800056e <__adddf3+0xe6>
 800055e:	f04f 0e00 	mov.w	lr, #0
 8000562:	f1dc 0c00 	rsbs	ip, ip, #0
 8000566:	eb7e 0000 	sbcs.w	r0, lr, r0
 800056a:	eb6e 0101 	sbc.w	r1, lr, r1
 800056e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000572:	d31b      	bcc.n	80005ac <__adddf3+0x124>
 8000574:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000578:	d30c      	bcc.n	8000594 <__adddf3+0x10c>
 800057a:	0849      	lsrs	r1, r1, #1
 800057c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000580:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000584:	f104 0401 	add.w	r4, r4, #1
 8000588:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800058c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000590:	f080 809a 	bcs.w	80006c8 <__adddf3+0x240>
 8000594:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000598:	bf08      	it	eq
 800059a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800059e:	f150 0000 	adcs.w	r0, r0, #0
 80005a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a6:	ea41 0105 	orr.w	r1, r1, r5
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b0:	4140      	adcs	r0, r0
 80005b2:	eb41 0101 	adc.w	r1, r1, r1
 80005b6:	3c01      	subs	r4, #1
 80005b8:	bf28      	it	cs
 80005ba:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005be:	d2e9      	bcs.n	8000594 <__adddf3+0x10c>
 80005c0:	f091 0f00 	teq	r1, #0
 80005c4:	bf04      	itt	eq
 80005c6:	4601      	moveq	r1, r0
 80005c8:	2000      	moveq	r0, #0
 80005ca:	fab1 f381 	clz	r3, r1
 80005ce:	bf08      	it	eq
 80005d0:	3320      	addeq	r3, #32
 80005d2:	f1a3 030b 	sub.w	r3, r3, #11
 80005d6:	f1b3 0220 	subs.w	r2, r3, #32
 80005da:	da0c      	bge.n	80005f6 <__adddf3+0x16e>
 80005dc:	320c      	adds	r2, #12
 80005de:	dd08      	ble.n	80005f2 <__adddf3+0x16a>
 80005e0:	f102 0c14 	add.w	ip, r2, #20
 80005e4:	f1c2 020c 	rsb	r2, r2, #12
 80005e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005ec:	fa21 f102 	lsr.w	r1, r1, r2
 80005f0:	e00c      	b.n	800060c <__adddf3+0x184>
 80005f2:	f102 0214 	add.w	r2, r2, #20
 80005f6:	bfd8      	it	le
 80005f8:	f1c2 0c20 	rsble	ip, r2, #32
 80005fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000600:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000604:	bfdc      	itt	le
 8000606:	ea41 010c 	orrle.w	r1, r1, ip
 800060a:	4090      	lslle	r0, r2
 800060c:	1ae4      	subs	r4, r4, r3
 800060e:	bfa2      	ittt	ge
 8000610:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000614:	4329      	orrge	r1, r5
 8000616:	bd30      	popge	{r4, r5, pc}
 8000618:	ea6f 0404 	mvn.w	r4, r4
 800061c:	3c1f      	subs	r4, #31
 800061e:	da1c      	bge.n	800065a <__adddf3+0x1d2>
 8000620:	340c      	adds	r4, #12
 8000622:	dc0e      	bgt.n	8000642 <__adddf3+0x1ba>
 8000624:	f104 0414 	add.w	r4, r4, #20
 8000628:	f1c4 0220 	rsb	r2, r4, #32
 800062c:	fa20 f004 	lsr.w	r0, r0, r4
 8000630:	fa01 f302 	lsl.w	r3, r1, r2
 8000634:	ea40 0003 	orr.w	r0, r0, r3
 8000638:	fa21 f304 	lsr.w	r3, r1, r4
 800063c:	ea45 0103 	orr.w	r1, r5, r3
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f1c4 040c 	rsb	r4, r4, #12
 8000646:	f1c4 0220 	rsb	r2, r4, #32
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 f304 	lsl.w	r3, r1, r4
 8000652:	ea40 0003 	orr.w	r0, r0, r3
 8000656:	4629      	mov	r1, r5
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	fa21 f004 	lsr.w	r0, r1, r4
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	f094 0f00 	teq	r4, #0
 8000666:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800066a:	bf06      	itte	eq
 800066c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000670:	3401      	addeq	r4, #1
 8000672:	3d01      	subne	r5, #1
 8000674:	e74e      	b.n	8000514 <__adddf3+0x8c>
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf18      	it	ne
 800067c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000680:	d029      	beq.n	80006d6 <__adddf3+0x24e>
 8000682:	ea94 0f05 	teq	r4, r5
 8000686:	bf08      	it	eq
 8000688:	ea90 0f02 	teqeq	r0, r2
 800068c:	d005      	beq.n	800069a <__adddf3+0x212>
 800068e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000692:	bf04      	itt	eq
 8000694:	4619      	moveq	r1, r3
 8000696:	4610      	moveq	r0, r2
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	ea91 0f03 	teq	r1, r3
 800069e:	bf1e      	ittt	ne
 80006a0:	2100      	movne	r1, #0
 80006a2:	2000      	movne	r0, #0
 80006a4:	bd30      	popne	{r4, r5, pc}
 80006a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006aa:	d105      	bne.n	80006b8 <__adddf3+0x230>
 80006ac:	0040      	lsls	r0, r0, #1
 80006ae:	4149      	adcs	r1, r1
 80006b0:	bf28      	it	cs
 80006b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006b6:	bd30      	pop	{r4, r5, pc}
 80006b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006bc:	bf3c      	itt	cc
 80006be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006c2:	bd30      	popcc	{r4, r5, pc}
 80006c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd30      	pop	{r4, r5, pc}
 80006d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006da:	bf1a      	itte	ne
 80006dc:	4619      	movne	r1, r3
 80006de:	4610      	movne	r0, r2
 80006e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e4:	bf1c      	itt	ne
 80006e6:	460b      	movne	r3, r1
 80006e8:	4602      	movne	r2, r0
 80006ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ee:	bf06      	itte	eq
 80006f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f4:	ea91 0f03 	teqeq	r1, r3
 80006f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006fc:	bd30      	pop	{r4, r5, pc}
 80006fe:	bf00      	nop

08000700 <__aeabi_ui2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000714:	f04f 0500 	mov.w	r5, #0
 8000718:	f04f 0100 	mov.w	r1, #0
 800071c:	e750      	b.n	80005c0 <__adddf3+0x138>
 800071e:	bf00      	nop

08000720 <__aeabi_i2d>:
 8000720:	f090 0f00 	teq	r0, #0
 8000724:	bf04      	itt	eq
 8000726:	2100      	moveq	r1, #0
 8000728:	4770      	bxeq	lr
 800072a:	b530      	push	{r4, r5, lr}
 800072c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000730:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000734:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000738:	bf48      	it	mi
 800073a:	4240      	negmi	r0, r0
 800073c:	f04f 0100 	mov.w	r1, #0
 8000740:	e73e      	b.n	80005c0 <__adddf3+0x138>
 8000742:	bf00      	nop

08000744 <__aeabi_f2d>:
 8000744:	0042      	lsls	r2, r0, #1
 8000746:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800074a:	ea4f 0131 	mov.w	r1, r1, rrx
 800074e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000752:	bf1f      	itttt	ne
 8000754:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000758:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800075c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000760:	4770      	bxne	lr
 8000762:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000766:	bf08      	it	eq
 8000768:	4770      	bxeq	lr
 800076a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800076e:	bf04      	itt	eq
 8000770:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000774:	4770      	bxeq	lr
 8000776:	b530      	push	{r4, r5, lr}
 8000778:	f44f 7460 	mov.w	r4, #896	; 0x380
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	e71c      	b.n	80005c0 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_ul2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f04f 0500 	mov.w	r5, #0
 8000796:	e00a      	b.n	80007ae <__aeabi_l2d+0x16>

08000798 <__aeabi_l2d>:
 8000798:	ea50 0201 	orrs.w	r2, r0, r1
 800079c:	bf08      	it	eq
 800079e:	4770      	bxeq	lr
 80007a0:	b530      	push	{r4, r5, lr}
 80007a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007a6:	d502      	bpl.n	80007ae <__aeabi_l2d+0x16>
 80007a8:	4240      	negs	r0, r0
 80007aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007ba:	f43f aed8 	beq.w	800056e <__adddf3+0xe6>
 80007be:	f04f 0203 	mov.w	r2, #3
 80007c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c6:	bf18      	it	ne
 80007c8:	3203      	addne	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007d6:	f1c2 0320 	rsb	r3, r2, #32
 80007da:	fa00 fc03 	lsl.w	ip, r0, r3
 80007de:	fa20 f002 	lsr.w	r0, r0, r2
 80007e2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007e6:	ea40 000e 	orr.w	r0, r0, lr
 80007ea:	fa21 f102 	lsr.w	r1, r1, r2
 80007ee:	4414      	add	r4, r2
 80007f0:	e6bd      	b.n	800056e <__adddf3+0xe6>
 80007f2:	bf00      	nop

080007f4 <__aeabi_d2iz>:
 80007f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007fc:	d215      	bcs.n	800082a <__aeabi_d2iz+0x36>
 80007fe:	d511      	bpl.n	8000824 <__aeabi_d2iz+0x30>
 8000800:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000804:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000808:	d912      	bls.n	8000830 <__aeabi_d2iz+0x3c>
 800080a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800080e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000812:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000816:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800081a:	fa23 f002 	lsr.w	r0, r3, r2
 800081e:	bf18      	it	ne
 8000820:	4240      	negne	r0, r0
 8000822:	4770      	bx	lr
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	4770      	bx	lr
 800082a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800082e:	d105      	bne.n	800083c <__aeabi_d2iz+0x48>
 8000830:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000834:	bf08      	it	eq
 8000836:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800083a:	4770      	bx	lr
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <__aeabi_uldivmod>:
 8000844:	b953      	cbnz	r3, 800085c <__aeabi_uldivmod+0x18>
 8000846:	b94a      	cbnz	r2, 800085c <__aeabi_uldivmod+0x18>
 8000848:	2900      	cmp	r1, #0
 800084a:	bf08      	it	eq
 800084c:	2800      	cmpeq	r0, #0
 800084e:	bf1c      	itt	ne
 8000850:	f04f 31ff 	movne.w	r1, #4294967295
 8000854:	f04f 30ff 	movne.w	r0, #4294967295
 8000858:	f000 b974 	b.w	8000b44 <__aeabi_idiv0>
 800085c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000860:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000864:	f000 f806 	bl	8000874 <__udivmoddi4>
 8000868:	f8dd e004 	ldr.w	lr, [sp, #4]
 800086c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000870:	b004      	add	sp, #16
 8000872:	4770      	bx	lr

08000874 <__udivmoddi4>:
 8000874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000878:	9d08      	ldr	r5, [sp, #32]
 800087a:	4604      	mov	r4, r0
 800087c:	468e      	mov	lr, r1
 800087e:	2b00      	cmp	r3, #0
 8000880:	d14d      	bne.n	800091e <__udivmoddi4+0xaa>
 8000882:	428a      	cmp	r2, r1
 8000884:	4694      	mov	ip, r2
 8000886:	d969      	bls.n	800095c <__udivmoddi4+0xe8>
 8000888:	fab2 f282 	clz	r2, r2
 800088c:	b152      	cbz	r2, 80008a4 <__udivmoddi4+0x30>
 800088e:	fa01 f302 	lsl.w	r3, r1, r2
 8000892:	f1c2 0120 	rsb	r1, r2, #32
 8000896:	fa20 f101 	lsr.w	r1, r0, r1
 800089a:	fa0c fc02 	lsl.w	ip, ip, r2
 800089e:	ea41 0e03 	orr.w	lr, r1, r3
 80008a2:	4094      	lsls	r4, r2
 80008a4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a8:	0c21      	lsrs	r1, r4, #16
 80008aa:	fbbe f6f8 	udiv	r6, lr, r8
 80008ae:	fa1f f78c 	uxth.w	r7, ip
 80008b2:	fb08 e316 	mls	r3, r8, r6, lr
 80008b6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008ba:	fb06 f107 	mul.w	r1, r6, r7
 80008be:	4299      	cmp	r1, r3
 80008c0:	d90a      	bls.n	80008d8 <__udivmoddi4+0x64>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 30ff 	add.w	r0, r6, #4294967295
 80008ca:	f080 811f 	bcs.w	8000b0c <__udivmoddi4+0x298>
 80008ce:	4299      	cmp	r1, r3
 80008d0:	f240 811c 	bls.w	8000b0c <__udivmoddi4+0x298>
 80008d4:	3e02      	subs	r6, #2
 80008d6:	4463      	add	r3, ip
 80008d8:	1a5b      	subs	r3, r3, r1
 80008da:	b2a4      	uxth	r4, r4
 80008dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80008e0:	fb08 3310 	mls	r3, r8, r0, r3
 80008e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008e8:	fb00 f707 	mul.w	r7, r0, r7
 80008ec:	42a7      	cmp	r7, r4
 80008ee:	d90a      	bls.n	8000906 <__udivmoddi4+0x92>
 80008f0:	eb1c 0404 	adds.w	r4, ip, r4
 80008f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80008f8:	f080 810a 	bcs.w	8000b10 <__udivmoddi4+0x29c>
 80008fc:	42a7      	cmp	r7, r4
 80008fe:	f240 8107 	bls.w	8000b10 <__udivmoddi4+0x29c>
 8000902:	4464      	add	r4, ip
 8000904:	3802      	subs	r0, #2
 8000906:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800090a:	1be4      	subs	r4, r4, r7
 800090c:	2600      	movs	r6, #0
 800090e:	b11d      	cbz	r5, 8000918 <__udivmoddi4+0xa4>
 8000910:	40d4      	lsrs	r4, r2
 8000912:	2300      	movs	r3, #0
 8000914:	e9c5 4300 	strd	r4, r3, [r5]
 8000918:	4631      	mov	r1, r6
 800091a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800091e:	428b      	cmp	r3, r1
 8000920:	d909      	bls.n	8000936 <__udivmoddi4+0xc2>
 8000922:	2d00      	cmp	r5, #0
 8000924:	f000 80ef 	beq.w	8000b06 <__udivmoddi4+0x292>
 8000928:	2600      	movs	r6, #0
 800092a:	e9c5 0100 	strd	r0, r1, [r5]
 800092e:	4630      	mov	r0, r6
 8000930:	4631      	mov	r1, r6
 8000932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000936:	fab3 f683 	clz	r6, r3
 800093a:	2e00      	cmp	r6, #0
 800093c:	d14a      	bne.n	80009d4 <__udivmoddi4+0x160>
 800093e:	428b      	cmp	r3, r1
 8000940:	d302      	bcc.n	8000948 <__udivmoddi4+0xd4>
 8000942:	4282      	cmp	r2, r0
 8000944:	f200 80f9 	bhi.w	8000b3a <__udivmoddi4+0x2c6>
 8000948:	1a84      	subs	r4, r0, r2
 800094a:	eb61 0303 	sbc.w	r3, r1, r3
 800094e:	2001      	movs	r0, #1
 8000950:	469e      	mov	lr, r3
 8000952:	2d00      	cmp	r5, #0
 8000954:	d0e0      	beq.n	8000918 <__udivmoddi4+0xa4>
 8000956:	e9c5 4e00 	strd	r4, lr, [r5]
 800095a:	e7dd      	b.n	8000918 <__udivmoddi4+0xa4>
 800095c:	b902      	cbnz	r2, 8000960 <__udivmoddi4+0xec>
 800095e:	deff      	udf	#255	; 0xff
 8000960:	fab2 f282 	clz	r2, r2
 8000964:	2a00      	cmp	r2, #0
 8000966:	f040 8092 	bne.w	8000a8e <__udivmoddi4+0x21a>
 800096a:	eba1 010c 	sub.w	r1, r1, ip
 800096e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000972:	fa1f fe8c 	uxth.w	lr, ip
 8000976:	2601      	movs	r6, #1
 8000978:	0c20      	lsrs	r0, r4, #16
 800097a:	fbb1 f3f7 	udiv	r3, r1, r7
 800097e:	fb07 1113 	mls	r1, r7, r3, r1
 8000982:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000986:	fb0e f003 	mul.w	r0, lr, r3
 800098a:	4288      	cmp	r0, r1
 800098c:	d908      	bls.n	80009a0 <__udivmoddi4+0x12c>
 800098e:	eb1c 0101 	adds.w	r1, ip, r1
 8000992:	f103 38ff 	add.w	r8, r3, #4294967295
 8000996:	d202      	bcs.n	800099e <__udivmoddi4+0x12a>
 8000998:	4288      	cmp	r0, r1
 800099a:	f200 80cb 	bhi.w	8000b34 <__udivmoddi4+0x2c0>
 800099e:	4643      	mov	r3, r8
 80009a0:	1a09      	subs	r1, r1, r0
 80009a2:	b2a4      	uxth	r4, r4
 80009a4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009a8:	fb07 1110 	mls	r1, r7, r0, r1
 80009ac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009b0:	fb0e fe00 	mul.w	lr, lr, r0
 80009b4:	45a6      	cmp	lr, r4
 80009b6:	d908      	bls.n	80009ca <__udivmoddi4+0x156>
 80009b8:	eb1c 0404 	adds.w	r4, ip, r4
 80009bc:	f100 31ff 	add.w	r1, r0, #4294967295
 80009c0:	d202      	bcs.n	80009c8 <__udivmoddi4+0x154>
 80009c2:	45a6      	cmp	lr, r4
 80009c4:	f200 80bb 	bhi.w	8000b3e <__udivmoddi4+0x2ca>
 80009c8:	4608      	mov	r0, r1
 80009ca:	eba4 040e 	sub.w	r4, r4, lr
 80009ce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80009d2:	e79c      	b.n	800090e <__udivmoddi4+0x9a>
 80009d4:	f1c6 0720 	rsb	r7, r6, #32
 80009d8:	40b3      	lsls	r3, r6
 80009da:	fa22 fc07 	lsr.w	ip, r2, r7
 80009de:	ea4c 0c03 	orr.w	ip, ip, r3
 80009e2:	fa20 f407 	lsr.w	r4, r0, r7
 80009e6:	fa01 f306 	lsl.w	r3, r1, r6
 80009ea:	431c      	orrs	r4, r3
 80009ec:	40f9      	lsrs	r1, r7
 80009ee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80009f2:	fa00 f306 	lsl.w	r3, r0, r6
 80009f6:	fbb1 f8f9 	udiv	r8, r1, r9
 80009fa:	0c20      	lsrs	r0, r4, #16
 80009fc:	fa1f fe8c 	uxth.w	lr, ip
 8000a00:	fb09 1118 	mls	r1, r9, r8, r1
 8000a04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a08:	fb08 f00e 	mul.w	r0, r8, lr
 8000a0c:	4288      	cmp	r0, r1
 8000a0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000a12:	d90b      	bls.n	8000a2c <__udivmoddi4+0x1b8>
 8000a14:	eb1c 0101 	adds.w	r1, ip, r1
 8000a18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a1c:	f080 8088 	bcs.w	8000b30 <__udivmoddi4+0x2bc>
 8000a20:	4288      	cmp	r0, r1
 8000a22:	f240 8085 	bls.w	8000b30 <__udivmoddi4+0x2bc>
 8000a26:	f1a8 0802 	sub.w	r8, r8, #2
 8000a2a:	4461      	add	r1, ip
 8000a2c:	1a09      	subs	r1, r1, r0
 8000a2e:	b2a4      	uxth	r4, r4
 8000a30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a34:	fb09 1110 	mls	r1, r9, r0, r1
 8000a38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a40:	458e      	cmp	lr, r1
 8000a42:	d908      	bls.n	8000a56 <__udivmoddi4+0x1e2>
 8000a44:	eb1c 0101 	adds.w	r1, ip, r1
 8000a48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a4c:	d26c      	bcs.n	8000b28 <__udivmoddi4+0x2b4>
 8000a4e:	458e      	cmp	lr, r1
 8000a50:	d96a      	bls.n	8000b28 <__udivmoddi4+0x2b4>
 8000a52:	3802      	subs	r0, #2
 8000a54:	4461      	add	r1, ip
 8000a56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000a5e:	eba1 010e 	sub.w	r1, r1, lr
 8000a62:	42a1      	cmp	r1, r4
 8000a64:	46c8      	mov	r8, r9
 8000a66:	46a6      	mov	lr, r4
 8000a68:	d356      	bcc.n	8000b18 <__udivmoddi4+0x2a4>
 8000a6a:	d053      	beq.n	8000b14 <__udivmoddi4+0x2a0>
 8000a6c:	b15d      	cbz	r5, 8000a86 <__udivmoddi4+0x212>
 8000a6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000a72:	eb61 010e 	sbc.w	r1, r1, lr
 8000a76:	fa01 f707 	lsl.w	r7, r1, r7
 8000a7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000a7e:	40f1      	lsrs	r1, r6
 8000a80:	431f      	orrs	r7, r3
 8000a82:	e9c5 7100 	strd	r7, r1, [r5]
 8000a86:	2600      	movs	r6, #0
 8000a88:	4631      	mov	r1, r6
 8000a8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8e:	f1c2 0320 	rsb	r3, r2, #32
 8000a92:	40d8      	lsrs	r0, r3
 8000a94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a98:	fa21 f303 	lsr.w	r3, r1, r3
 8000a9c:	4091      	lsls	r1, r2
 8000a9e:	4301      	orrs	r1, r0
 8000aa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aa4:	fa1f fe8c 	uxth.w	lr, ip
 8000aa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000aac:	fb07 3610 	mls	r6, r7, r0, r3
 8000ab0:	0c0b      	lsrs	r3, r1, #16
 8000ab2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ab6:	fb00 f60e 	mul.w	r6, r0, lr
 8000aba:	429e      	cmp	r6, r3
 8000abc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ac0:	d908      	bls.n	8000ad4 <__udivmoddi4+0x260>
 8000ac2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ac6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000aca:	d22f      	bcs.n	8000b2c <__udivmoddi4+0x2b8>
 8000acc:	429e      	cmp	r6, r3
 8000ace:	d92d      	bls.n	8000b2c <__udivmoddi4+0x2b8>
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	4463      	add	r3, ip
 8000ad4:	1b9b      	subs	r3, r3, r6
 8000ad6:	b289      	uxth	r1, r1
 8000ad8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000adc:	fb07 3316 	mls	r3, r7, r6, r3
 8000ae0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ae4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ae8:	428b      	cmp	r3, r1
 8000aea:	d908      	bls.n	8000afe <__udivmoddi4+0x28a>
 8000aec:	eb1c 0101 	adds.w	r1, ip, r1
 8000af0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000af4:	d216      	bcs.n	8000b24 <__udivmoddi4+0x2b0>
 8000af6:	428b      	cmp	r3, r1
 8000af8:	d914      	bls.n	8000b24 <__udivmoddi4+0x2b0>
 8000afa:	3e02      	subs	r6, #2
 8000afc:	4461      	add	r1, ip
 8000afe:	1ac9      	subs	r1, r1, r3
 8000b00:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b04:	e738      	b.n	8000978 <__udivmoddi4+0x104>
 8000b06:	462e      	mov	r6, r5
 8000b08:	4628      	mov	r0, r5
 8000b0a:	e705      	b.n	8000918 <__udivmoddi4+0xa4>
 8000b0c:	4606      	mov	r6, r0
 8000b0e:	e6e3      	b.n	80008d8 <__udivmoddi4+0x64>
 8000b10:	4618      	mov	r0, r3
 8000b12:	e6f8      	b.n	8000906 <__udivmoddi4+0x92>
 8000b14:	454b      	cmp	r3, r9
 8000b16:	d2a9      	bcs.n	8000a6c <__udivmoddi4+0x1f8>
 8000b18:	ebb9 0802 	subs.w	r8, r9, r2
 8000b1c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b20:	3801      	subs	r0, #1
 8000b22:	e7a3      	b.n	8000a6c <__udivmoddi4+0x1f8>
 8000b24:	4646      	mov	r6, r8
 8000b26:	e7ea      	b.n	8000afe <__udivmoddi4+0x28a>
 8000b28:	4620      	mov	r0, r4
 8000b2a:	e794      	b.n	8000a56 <__udivmoddi4+0x1e2>
 8000b2c:	4640      	mov	r0, r8
 8000b2e:	e7d1      	b.n	8000ad4 <__udivmoddi4+0x260>
 8000b30:	46d0      	mov	r8, sl
 8000b32:	e77b      	b.n	8000a2c <__udivmoddi4+0x1b8>
 8000b34:	3b02      	subs	r3, #2
 8000b36:	4461      	add	r1, ip
 8000b38:	e732      	b.n	80009a0 <__udivmoddi4+0x12c>
 8000b3a:	4630      	mov	r0, r6
 8000b3c:	e709      	b.n	8000952 <__udivmoddi4+0xde>
 8000b3e:	4464      	add	r4, ip
 8000b40:	3802      	subs	r0, #2
 8000b42:	e742      	b.n	80009ca <__udivmoddi4+0x156>

08000b44 <__aeabi_idiv0>:
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b4c:	4b04      	ldr	r3, [pc, #16]	; (8000b60 <__NVIC_GetPriorityGrouping+0x18>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	0a1b      	lsrs	r3, r3, #8
 8000b52:	f003 0307 	and.w	r3, r3, #7
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	db0b      	blt.n	8000b8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	f003 021f 	and.w	r2, r3, #31
 8000b7c:	4907      	ldr	r1, [pc, #28]	; (8000b9c <__NVIC_EnableIRQ+0x38>)
 8000b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b82:	095b      	lsrs	r3, r3, #5
 8000b84:	2001      	movs	r0, #1
 8000b86:	fa00 f202 	lsl.w	r2, r0, r2
 8000b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	e000e100 	.word	0xe000e100

08000ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	6039      	str	r1, [r7, #0]
 8000baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	db0a      	blt.n	8000bca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	490c      	ldr	r1, [pc, #48]	; (8000bec <__NVIC_SetPriority+0x4c>)
 8000bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bbe:	0112      	lsls	r2, r2, #4
 8000bc0:	b2d2      	uxtb	r2, r2
 8000bc2:	440b      	add	r3, r1
 8000bc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc8:	e00a      	b.n	8000be0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	b2da      	uxtb	r2, r3
 8000bce:	4908      	ldr	r1, [pc, #32]	; (8000bf0 <__NVIC_SetPriority+0x50>)
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	f003 030f 	and.w	r3, r3, #15
 8000bd6:	3b04      	subs	r3, #4
 8000bd8:	0112      	lsls	r2, r2, #4
 8000bda:	b2d2      	uxtb	r2, r2
 8000bdc:	440b      	add	r3, r1
 8000bde:	761a      	strb	r2, [r3, #24]
}
 8000be0:	bf00      	nop
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	e000e100 	.word	0xe000e100
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b089      	sub	sp, #36	; 0x24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	60f8      	str	r0, [r7, #12]
 8000bfc:	60b9      	str	r1, [r7, #8]
 8000bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f003 0307 	and.w	r3, r3, #7
 8000c06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c08:	69fb      	ldr	r3, [r7, #28]
 8000c0a:	f1c3 0307 	rsb	r3, r3, #7
 8000c0e:	2b04      	cmp	r3, #4
 8000c10:	bf28      	it	cs
 8000c12:	2304      	movcs	r3, #4
 8000c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	3304      	adds	r3, #4
 8000c1a:	2b06      	cmp	r3, #6
 8000c1c:	d902      	bls.n	8000c24 <NVIC_EncodePriority+0x30>
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	3b03      	subs	r3, #3
 8000c22:	e000      	b.n	8000c26 <NVIC_EncodePriority+0x32>
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c28:	f04f 32ff 	mov.w	r2, #4294967295
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	43da      	mvns	r2, r3
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	401a      	ands	r2, r3
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	fa01 f303 	lsl.w	r3, r1, r3
 8000c46:	43d9      	mvns	r1, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c4c:	4313      	orrs	r3, r2
         );
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3724      	adds	r7, #36	; 0x24
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b083      	sub	sp, #12
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	601a      	str	r2, [r3, #0]
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
	...

08000c7c <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d02e      	beq.n	8000cea <LL_TIM_OC_DisableFast+0x6e>
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	2b04      	cmp	r3, #4
 8000c90:	d029      	beq.n	8000ce6 <LL_TIM_OC_DisableFast+0x6a>
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	2b10      	cmp	r3, #16
 8000c96:	d024      	beq.n	8000ce2 <LL_TIM_OC_DisableFast+0x66>
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	2b40      	cmp	r3, #64	; 0x40
 8000c9c:	d01f      	beq.n	8000cde <LL_TIM_OC_DisableFast+0x62>
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ca4:	d019      	beq.n	8000cda <LL_TIM_OC_DisableFast+0x5e>
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000cac:	d013      	beq.n	8000cd6 <LL_TIM_OC_DisableFast+0x5a>
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000cb4:	d00d      	beq.n	8000cd2 <LL_TIM_OC_DisableFast+0x56>
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000cbc:	d007      	beq.n	8000cce <LL_TIM_OC_DisableFast+0x52>
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cc4:	d101      	bne.n	8000cca <LL_TIM_OC_DisableFast+0x4e>
 8000cc6:	2308      	movs	r3, #8
 8000cc8:	e010      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000cca:	2309      	movs	r3, #9
 8000ccc:	e00e      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000cce:	2307      	movs	r3, #7
 8000cd0:	e00c      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000cd2:	2306      	movs	r3, #6
 8000cd4:	e00a      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000cd6:	2305      	movs	r3, #5
 8000cd8:	e008      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000cda:	2304      	movs	r3, #4
 8000cdc:	e006      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000cde:	2303      	movs	r3, #3
 8000ce0:	e004      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	e002      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e000      	b.n	8000cec <LL_TIM_OC_DisableFast+0x70>
 8000cea:	2300      	movs	r3, #0
 8000cec:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3318      	adds	r3, #24
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	4a0b      	ldr	r2, [pc, #44]	; (8000d24 <LL_TIM_OC_DisableFast+0xa8>)
 8000cf8:	5cd3      	ldrb	r3, [r2, r3]
 8000cfa:	440b      	add	r3, r1
 8000cfc:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	7bfb      	ldrb	r3, [r7, #15]
 8000d04:	4908      	ldr	r1, [pc, #32]	; (8000d28 <LL_TIM_OC_DisableFast+0xac>)
 8000d06:	5ccb      	ldrb	r3, [r1, r3]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	2304      	movs	r3, #4
 8000d0c:	408b      	lsls	r3, r1
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	401a      	ands	r2, r3
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	601a      	str	r2, [r3, #0]

}
 8000d16:	bf00      	nop
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	0800bcac 	.word	0x0800bcac
 8000d28:	0800bcb8 	.word	0x0800bcb8

08000d2c <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d02e      	beq.n	8000d9a <LL_TIM_OC_EnablePreload+0x6e>
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	d029      	beq.n	8000d96 <LL_TIM_OC_EnablePreload+0x6a>
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	2b10      	cmp	r3, #16
 8000d46:	d024      	beq.n	8000d92 <LL_TIM_OC_EnablePreload+0x66>
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	2b40      	cmp	r3, #64	; 0x40
 8000d4c:	d01f      	beq.n	8000d8e <LL_TIM_OC_EnablePreload+0x62>
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d54:	d019      	beq.n	8000d8a <LL_TIM_OC_EnablePreload+0x5e>
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d5c:	d013      	beq.n	8000d86 <LL_TIM_OC_EnablePreload+0x5a>
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d64:	d00d      	beq.n	8000d82 <LL_TIM_OC_EnablePreload+0x56>
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000d6c:	d007      	beq.n	8000d7e <LL_TIM_OC_EnablePreload+0x52>
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d74:	d101      	bne.n	8000d7a <LL_TIM_OC_EnablePreload+0x4e>
 8000d76:	2308      	movs	r3, #8
 8000d78:	e010      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d7a:	2309      	movs	r3, #9
 8000d7c:	e00e      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d7e:	2307      	movs	r3, #7
 8000d80:	e00c      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d82:	2306      	movs	r3, #6
 8000d84:	e00a      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d86:	2305      	movs	r3, #5
 8000d88:	e008      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d8a:	2304      	movs	r3, #4
 8000d8c:	e006      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d8e:	2303      	movs	r3, #3
 8000d90:	e004      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d92:	2302      	movs	r3, #2
 8000d94:	e002      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d96:	2301      	movs	r3, #1
 8000d98:	e000      	b.n	8000d9c <LL_TIM_OC_EnablePreload+0x70>
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	3318      	adds	r3, #24
 8000da2:	4619      	mov	r1, r3
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	4a0a      	ldr	r2, [pc, #40]	; (8000dd0 <LL_TIM_OC_EnablePreload+0xa4>)
 8000da8:	5cd3      	ldrb	r3, [r2, r3]
 8000daa:	440b      	add	r3, r1
 8000dac:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	4907      	ldr	r1, [pc, #28]	; (8000dd4 <LL_TIM_OC_EnablePreload+0xa8>)
 8000db6:	5ccb      	ldrb	r3, [r1, r3]
 8000db8:	4619      	mov	r1, r3
 8000dba:	2308      	movs	r3, #8
 8000dbc:	408b      	lsls	r3, r1
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	601a      	str	r2, [r3, #0]
}
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	0800bcac 	.word	0x0800bcac
 8000dd4:	0800bcb8 	.word	0x0800bcb8

08000dd8 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8000dea:	f023 0307 	bic.w	r3, r3, #7
 8000dee:	683a      	ldr	r2, [r7, #0]
 8000df0:	431a      	orrs	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	609a      	str	r2, [r3, #8]
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000e02:	b480      	push	{r7}
 8000e04:	b083      	sub	sp, #12
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
 8000e0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	605a      	str	r2, [r3, #4]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	683a      	ldr	r2, [r7, #0]
 8000e5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000e72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e74:	4907      	ldr	r1, [pc, #28]	; (8000e94 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4013      	ands	r3, r2
 8000e84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e86:	68fb      	ldr	r3, [r7, #12]
}
 8000e88:	bf00      	nop
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	40021000 	.word	0x40021000

08000e98 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000ea0:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ea2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000ea4:	4907      	ldr	r1, [pc, #28]	; (8000ec4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000eae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
}
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	40021000 	.word	0x40021000

08000ec8 <HAL_UARTEx_RxEventCallback>:

#define CONBuf_SIZE 50
uint8_t CONBuf[CONBuf_SIZE];

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) 	//UART DMA RX handler
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	807b      	strh	r3, [r7, #2]
	 * 		  za namene hitrega debagiranja in ker ne moti samega programa pri delovanju
	 *
	 * 		  Ugotovitev: Ta zadeva dela velik bols ko na arduinu (Software serial je trash)
	 *
	 */
	if(huart->Instance == USART1) 											// RX iz BT
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a1b      	ldr	r2, [pc, #108]	; (8000f48 <HAL_UARTEx_RxEventCallback+0x80>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d112      	bne.n	8000f04 <HAL_UARTEx_RxEventCallback+0x3c>
		{
			HAL_UART_Transmit_IT(&huart3, BTBuf, Size); 					//pole kar sprejme iz BT na Con
 8000ede:	887b      	ldrh	r3, [r7, #2]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	491a      	ldr	r1, [pc, #104]	; (8000f4c <HAL_UARTEx_RxEventCallback+0x84>)
 8000ee4:	481a      	ldr	r0, [pc, #104]	; (8000f50 <HAL_UARTEx_RxEventCallback+0x88>)
 8000ee6:	f005 fde7 	bl	8006ab8 <HAL_UART_Transmit_IT>

			HAL_UARTEx_ReceiveToIdle_DMA(&huart1, BTBuf, BTBuf_SIZE);		//ponovno vklopi DMA za uart
 8000eea:	2232      	movs	r2, #50	; 0x32
 8000eec:	4917      	ldr	r1, [pc, #92]	; (8000f4c <HAL_UARTEx_RxEventCallback+0x84>)
 8000eee:	4819      	ldr	r0, [pc, #100]	; (8000f54 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000ef0:	f007 fb70 	bl	80085d4 <HAL_UARTEx_ReceiveToIdle_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT); 				//izklopi interupt Half transfer
 8000ef4:	4b18      	ldr	r3, [pc, #96]	; (8000f58 <HAL_UARTEx_RxEventCallback+0x90>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <HAL_UARTEx_RxEventCallback+0x90>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f022 0204 	bic.w	r2, r2, #4
 8000f02:	601a      	str	r2, [r3, #0]
		}

	if(huart->Instance == USART3) 										// RX iz console
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <HAL_UARTEx_RxEventCallback+0x94>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d118      	bne.n	8000f40 <HAL_UARTEx_RxEventCallback+0x78>
	{
#if DEBUG_MODE == 1
		HAL_UART_Transmit_IT(&huart3, CONBuf, Size); 					//echo (za testirat zadeve)
 8000f0e:	887b      	ldrh	r3, [r7, #2]
 8000f10:	461a      	mov	r2, r3
 8000f12:	4913      	ldr	r1, [pc, #76]	; (8000f60 <HAL_UARTEx_RxEventCallback+0x98>)
 8000f14:	480e      	ldr	r0, [pc, #56]	; (8000f50 <HAL_UARTEx_RxEventCallback+0x88>)
 8000f16:	f005 fdcf 	bl	8006ab8 <HAL_UART_Transmit_IT>
#endif
		HAL_UART_Transmit_IT(&huart1, CONBuf, Size); 					//Posle prejeto iz konzole na BT
 8000f1a:	887b      	ldrh	r3, [r7, #2]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4910      	ldr	r1, [pc, #64]	; (8000f60 <HAL_UARTEx_RxEventCallback+0x98>)
 8000f20:	480c      	ldr	r0, [pc, #48]	; (8000f54 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000f22:	f005 fdc9 	bl	8006ab8 <HAL_UART_Transmit_IT>

		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, CONBuf, CONBuf_SIZE);		//ponovno vklopi DMA za uart
 8000f26:	2232      	movs	r2, #50	; 0x32
 8000f28:	490d      	ldr	r1, [pc, #52]	; (8000f60 <HAL_UARTEx_RxEventCallback+0x98>)
 8000f2a:	4809      	ldr	r0, [pc, #36]	; (8000f50 <HAL_UARTEx_RxEventCallback+0x88>)
 8000f2c:	f007 fb52 	bl	80085d4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT); 				//izklopi interupt Half transfer
 8000f30:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f022 0204 	bic.w	r2, r2, #4
 8000f3e:	601a      	str	r2, [r3, #0]
	}
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40013800 	.word	0x40013800
 8000f4c:	2000047c 	.word	0x2000047c
 8000f50:	200002d4 	.word	0x200002d4
 8000f54:	20000244 	.word	0x20000244
 8000f58:	20000364 	.word	0x20000364
 8000f5c:	40004800 	.word	0x40004800
 8000f60:	200004b0 	.word	0x200004b0
 8000f64:	200003c4 	.word	0x200003c4

08000f68 <_write>:

int _write(int file, char *ptr, int len)		//Za printf (standard output redirection)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
	// Vhodna argumenta _write funkcije "*ptr" in "len" specificirata,
	// kje se nahajajo podatki, ki jih printf() funkcija eli poslati
	// ter kako dolgi so ti podatki (v smislu tevila bajtov).


	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, (uint16_t) len, 1);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	2301      	movs	r3, #1
 8000f7a:	68b9      	ldr	r1, [r7, #8]
 8000f7c:	4803      	ldr	r0, [pc, #12]	; (8000f8c <_write+0x24>)
 8000f7e:	f005 fd05 	bl	800698c <HAL_UART_Transmit>

	// Funkcija _write() mora vrniti tevilo uspeno poslanih
	// znakov. Tu poenostavimo in privzamemo, da je bilo uspeno
	// poslanih vseh "len" znakov.
	return len;
 8000f82:	687b      	ldr	r3, [r7, #4]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200002d4 	.word	0x200002d4

08000f90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f96:	f001 fe3a 	bl	8002c0e <HAL_Init>

  /* USER CODE BEGIN Init */

  //////////	SPREMENLJIVKE	/////////////
    uint8_t Connected = 0; 	//e je HC05 povezan z upravljano napravo = 1 //spremenljivka se bo passala naprej kot pointer
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	71fb      	strb	r3, [r7, #7]


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9e:	f000 fa0b 	bl	80013b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa2:	f000 fd43 	bl	8001a2c <MX_GPIO_Init>
  MX_DMA_Init();
 8000fa6:	f000 fc9f 	bl	80018e8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000faa:	f000 fc05 	bl	80017b8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000fae:	f000 fc4f 	bl	8001850 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000fb2:	f000 fbc7 	bl	8001744 <MX_TIM6_Init>
  MX_TIM4_Init();
 8000fb6:	f000 fb55 	bl	8001664 <MX_TIM4_Init>
  MX_FMC_Init();
 8000fba:	f000 fccf 	bl	800195c <MX_FMC_Init>
  MX_SPI1_Init();
 8000fbe:	f000 fabf 	bl	8001540 <MX_SPI1_Init>
  MX_ADC4_Init();
 8000fc2:	f000 fa45 	bl	8001450 <MX_ADC4_Init>
  MX_TIM1_Init();
 8000fc6:	f000 faf9 	bl	80015bc <MX_TIM1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //Inicializacija sistemskih modulov
  LED_init();
 8000fca:	f008 fcbf 	bl	800994c <LED_init>
  KBD_init();
 8000fce:	f008 ff8b 	bl	8009ee8 <KBD_init>
  PSERV_init();
 8000fd2:	f009 fbdd 	bl	800a790 <PSERV_init>
  PSERV_enable(); 	//Zaene periodic services (branje tipkovnice)
 8000fd6:	f009 fbeb 	bl	800a7b0 <PSERV_enable>
  LCD_Init(); 		//Vsebuje tudi init za backlight
 8000fda:	f009 f8b4 	bl	800a146 <LCD_Init>
  LCD_uGUI_init();
 8000fde:	f009 f8ef 	bl	800a1c0 <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 8000fe2:	49b2      	ldr	r1, [pc, #712]	; (80012ac <main+0x31c>)
 8000fe4:	48b2      	ldr	r0, [pc, #712]	; (80012b0 <main+0x320>)
 8000fe6:	f008 fe9b 	bl	8009d20 <JOY_init>

  BT_init(&huart1, &huart3, &Connected);
 8000fea:	1dfb      	adds	r3, r7, #7
 8000fec:	461a      	mov	r2, r3
 8000fee:	49b1      	ldr	r1, [pc, #708]	; (80012b4 <main+0x324>)
 8000ff0:	48b1      	ldr	r0, [pc, #708]	; (80012b8 <main+0x328>)
 8000ff2:	f008 fb39 	bl	8009668 <BT_init>

  setvbuf(stdout, NULL, _IONBF, 0);
 8000ff6:	4bb1      	ldr	r3, [pc, #708]	; (80012bc <main+0x32c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6898      	ldr	r0, [r3, #8]
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	2202      	movs	r2, #2
 8001000:	2100      	movs	r1, #0
 8001002:	f00a f85f 	bl	800b0c4 <setvbuf>


//Znaki da je miko priel s kodo
  LEDs_on(0b10101010);
 8001006:	20aa      	movs	r0, #170	; 0xaa
 8001008:	f008 fd26 	bl	8009a58 <LEDs_on>
  HAL_Delay(50);
 800100c:	2032      	movs	r0, #50	; 0x32
 800100e:	f001 fe6f 	bl	8002cf0 <HAL_Delay>
  LEDs_off(LEDs_read());
 8001012:	f008 fda5 	bl	8009b60 <LEDs_read>
 8001016:	4603      	mov	r3, r0
 8001018:	4618      	mov	r0, r3
 800101a:	f008 fd4b 	bl	8009ab4 <LEDs_off>
  LEDs_on(0b01010101);
 800101e:	2055      	movs	r0, #85	; 0x55
 8001020:	f008 fd1a 	bl	8009a58 <LEDs_on>
  HAL_Delay(50);
 8001024:	2032      	movs	r0, #50	; 0x32
 8001026:	f001 fe63 	bl	8002cf0 <HAL_Delay>
  LEDs_off(LEDs_read());
 800102a:	f008 fd99 	bl	8009b60 <LEDs_read>
 800102e:	4603      	mov	r3, r0
 8001030:	4618      	mov	r0, r3
 8001032:	f008 fd3f 	bl	8009ab4 <LEDs_off>
  LEDs_on(0b10101010);
 8001036:	20aa      	movs	r0, #170	; 0xaa
 8001038:	f008 fd0e 	bl	8009a58 <LEDs_on>
  HAL_Delay(50);
 800103c:	2032      	movs	r0, #50	; 0x32
 800103e:	f001 fe57 	bl	8002cf0 <HAL_Delay>
  LEDs_write(0);
 8001042:	2000      	movs	r0, #0
 8001044:	f008 fd64 	bl	8009b10 <LEDs_write>


  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, BTBuf, BTBuf_SIZE); 	//Vklop DMA za UART1 RX
 8001048:	2232      	movs	r2, #50	; 0x32
 800104a:	499d      	ldr	r1, [pc, #628]	; (80012c0 <main+0x330>)
 800104c:	489a      	ldr	r0, [pc, #616]	; (80012b8 <main+0x328>)
 800104e:	f007 fac1 	bl	80085d4 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);				//Izklop interuta HalfTransfer
 8001052:	4b9c      	ldr	r3, [pc, #624]	; (80012c4 <main+0x334>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	4b9a      	ldr	r3, [pc, #616]	; (80012c4 <main+0x334>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f022 0204 	bic.w	r2, r2, #4
 8001060:	601a      	str	r2, [r3, #0]

  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, CONBuf, CONBuf_SIZE);	//Vklop DMA za UART3 RX
 8001062:	2232      	movs	r2, #50	; 0x32
 8001064:	4998      	ldr	r1, [pc, #608]	; (80012c8 <main+0x338>)
 8001066:	4893      	ldr	r0, [pc, #588]	; (80012b4 <main+0x324>)
 8001068:	f007 fab4 	bl	80085d4 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);				//Izklop interuta HalfTransfer
 800106c:	4b97      	ldr	r3, [pc, #604]	; (80012cc <main+0x33c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b96      	ldr	r3, [pc, #600]	; (80012cc <main+0x33c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f022 0204 	bic.w	r2, r2, #4
 800107a:	601a      	str	r2, [r3, #0]

#if DEBUG_MODE == 1
  HAL_UART_Transmit_IT(&huart3, (uint8_t*) "Im alive\n", 9);
 800107c:	2209      	movs	r2, #9
 800107e:	4994      	ldr	r1, [pc, #592]	; (80012d0 <main+0x340>)
 8001080:	488c      	ldr	r0, [pc, #560]	; (80012b4 <main+0x324>)
 8001082:	f005 fd19 	bl	8006ab8 <HAL_UART_Transmit_IT>
#endif


  //Priprava zaslona
 LCD_uGUI_demo_Misko3();
 8001086:	f009 f8b1 	bl	800a1ec <LCD_uGUI_demo_Misko3>
 UG_SetForecolor(C_WHITE);
 800108a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800108e:	f009 fd33 	bl	800aaf8 <UG_SetForecolor>
 UG_FontSelect(&FONT_16X26);
 8001092:	4890      	ldr	r0, [pc, #576]	; (80012d4 <main+0x344>)
 8001094:	f009 fc20 	bl	800a8d8 <UG_FontSelect>
 UG_PutString(7, 90,"__________________");
 8001098:	4a8f      	ldr	r2, [pc, #572]	; (80012d8 <main+0x348>)
 800109a:	215a      	movs	r1, #90	; 0x5a
 800109c:	2007      	movs	r0, #7
 800109e:	f009 fca1 	bl	800a9e4 <UG_PutString>
 UG_FontSelect(&FONT_10X16);
 80010a2:	488e      	ldr	r0, [pc, #568]	; (80012dc <main+0x34c>)
 80010a4:	f009 fc18 	bl	800a8d8 <UG_FontSelect>
 UG_PutString(295, 3,":)");
 80010a8:	4a8d      	ldr	r2, [pc, #564]	; (80012e0 <main+0x350>)
 80010aa:	2103      	movs	r1, #3
 80010ac:	f240 1027 	movw	r0, #295	; 0x127
 80010b0:	f009 fc98 	bl	800a9e4 <UG_PutString>


 	 while (1)
 	 {
 		 //Joystisk button to Connect or Disconnect
 		 if(JOY_get_pressed_key() == JOY_BTN_FIRE)		//Ali je JOY gumb pritisnjen
 80010b4:	f008 feb8 	bl	8009e28 <JOY_get_pressed_key>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d107      	bne.n	80010ce <main+0x13e>
 		 {
 			if(Connected == 0)						//Ali je BT povezan ali ne
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d102      	bne.n	80010ca <main+0x13a>
 			{BT_Connect();}
 80010c4:	f008 faec 	bl	80096a0 <BT_Connect>
 80010c8:	e001      	b.n	80010ce <main+0x13e>
 			else
 			{BT_Disconnect();}
 80010ca:	f008 fb0b 	bl	80096e4 <BT_Disconnect>
 		 }

 		if(HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_7)) //Preverja povezanost BT modula z napravo
 80010ce:	2180      	movs	r1, #128	; 0x80
 80010d0:	4884      	ldr	r0, [pc, #528]	; (80012e4 <main+0x354>)
 80010d2:	f003 ff13 	bl	8004efc <HAL_GPIO_ReadPin>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d00c      	beq.n	80010f6 <main+0x166>
 		{
 			if(Mode == 0)		//To se zgodi ob prehodu iz Mode 0 na Mode 1
 80010dc:	4b82      	ldr	r3, [pc, #520]	; (80012e8 <main+0x358>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d114      	bne.n	800110e <main+0x17e>
 			{
 				LED_on(7);			//LED 7 se prizge ko je BT povezan
 80010e4:	2007      	movs	r0, #7
 80010e6:	f008 fc6f 	bl	80099c8 <LED_on>
 				Connected = 1;		//Postavi Connected flag da lahko ostale funkcije vidijo ali je BT povezan
 80010ea:	2301      	movs	r3, #1
 80010ec:	71fb      	strb	r3, [r7, #7]
 				Mode = 1;
 80010ee:	4b7e      	ldr	r3, [pc, #504]	; (80012e8 <main+0x358>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
 80010f4:	e00b      	b.n	800110e <main+0x17e>
 			}

 		}else
 		{
 			 if(Mode != 0)		//To se zgodi na pregodu na Mode 0
 80010f6:	4b7c      	ldr	r3, [pc, #496]	; (80012e8 <main+0x358>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d007      	beq.n	800110e <main+0x17e>
 			 {
 				 LED_off(7);			//LED 7 se ugasne ko je BT povezan
 80010fe:	2007      	movs	r0, #7
 8001100:	f008 fc7a 	bl	80099f8 <LED_off>
 				  Connected = 0;		//Postavi Connected flag da lahko ostale funkcije vidijo ali je BT povezan
 8001104:	2300      	movs	r3, #0
 8001106:	71fb      	strb	r3, [r7, #7]
 				  Mode = 0;
 8001108:	4b77      	ldr	r3, [pc, #476]	; (80012e8 <main+0x358>)
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
 			 }
 		}

	 switch(Mode)		//Mode handler
 800110e:	4b76      	ldr	r3, [pc, #472]	; (80012e8 <main+0x358>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b03      	cmp	r3, #3
 8001114:	f200 813d 	bhi.w	8001392 <main+0x402>
 8001118:	a201      	add	r2, pc, #4	; (adr r2, 8001120 <main+0x190>)
 800111a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111e:	bf00      	nop
 8001120:	0800133d 	.word	0x0800133d
 8001124:	08001131 	.word	0x08001131
 8001128:	08001195 	.word	0x08001195
 800112c:	08001217 	.word	0x08001217
	 {
		 case 1:	//Mouse mode
			 if(OldMode != Mode)				//To se zgodi ob spremembi modov (1x prvi cikel moda)
 8001130:	4b6e      	ldr	r3, [pc, #440]	; (80012ec <main+0x35c>)
 8001132:	781a      	ldrb	r2, [r3, #0]
 8001134:	4b6c      	ldr	r3, [pc, #432]	; (80012e8 <main+0x358>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	429a      	cmp	r2, r3
 800113a:	d028      	beq.n	800118e <main+0x1fe>
			 {
				 KBD_flush();
 800113c:	f008 ffa6 	bl	800a08c <KBD_flush>
				 UG_FillFrame( 0, 120, 320, 240, C_BLACK); 	//Blackout working portion
 8001140:	2300      	movs	r3, #0
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	23f0      	movs	r3, #240	; 0xf0
 8001146:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800114a:	2178      	movs	r1, #120	; 0x78
 800114c:	2000      	movs	r0, #0
 800114e:	f009 fbf5 	bl	800a93c <UG_FillFrame>
				 UG_FontSelect(&FONT_10X16);
 8001152:	4862      	ldr	r0, [pc, #392]	; (80012dc <main+0x34c>)
 8001154:	f009 fbc0 	bl	800a8d8 <UG_FontSelect>
				 UG_PutString(25, 130,"MODE: Mouse Mode");
 8001158:	4a65      	ldr	r2, [pc, #404]	; (80012f0 <main+0x360>)
 800115a:	2182      	movs	r1, #130	; 0x82
 800115c:	2019      	movs	r0, #25
 800115e:	f009 fc41 	bl	800a9e4 <UG_PutString>
				 UG_FontSelect(&FONT_6X8);
 8001162:	4864      	ldr	r0, [pc, #400]	; (80012f4 <main+0x364>)
 8001164:	f009 fbb8 	bl	800a8d8 <UG_FontSelect>
				 UG_PutString(15, 160,"Joystick: Move cursor");
 8001168:	4a63      	ldr	r2, [pc, #396]	; (80012f8 <main+0x368>)
 800116a:	21a0      	movs	r1, #160	; 0xa0
 800116c:	200f      	movs	r0, #15
 800116e:	f009 fc39 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 180,"Buttons: ^ Scroll Up\n         v Scroll Down\n         < Left Click\n         > Right Click\n        OK Middle Click");
 8001172:	4a62      	ldr	r2, [pc, #392]	; (80012fc <main+0x36c>)
 8001174:	21b4      	movs	r1, #180	; 0xb4
 8001176:	200f      	movs	r0, #15
 8001178:	f009 fc34 	bl	800a9e4 <UG_PutString>
				 UG_PutString(220, 230,"ESC Next Mode");
 800117c:	4a60      	ldr	r2, [pc, #384]	; (8001300 <main+0x370>)
 800117e:	21e6      	movs	r1, #230	; 0xe6
 8001180:	20dc      	movs	r0, #220	; 0xdc
 8001182:	f009 fc2f 	bl	800a9e4 <UG_PutString>
				 OldMode = Mode;
 8001186:	4b58      	ldr	r3, [pc, #352]	; (80012e8 <main+0x358>)
 8001188:	781a      	ldrb	r2, [r3, #0]
 800118a:	4b58      	ldr	r3, [pc, #352]	; (80012ec <main+0x35c>)
 800118c:	701a      	strb	r2, [r3, #0]
			 }
			 MouseMode();
 800118e:	f000 fda3 	bl	8001cd8 <MouseMode>
			 break;
 8001192:	e101      	b.n	8001398 <main+0x408>

		 case 2:
			 if(OldMode != Mode)
 8001194:	4b55      	ldr	r3, [pc, #340]	; (80012ec <main+0x35c>)
 8001196:	781a      	ldrb	r2, [r3, #0]
 8001198:	4b53      	ldr	r3, [pc, #332]	; (80012e8 <main+0x358>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	429a      	cmp	r2, r3
 800119e:	d037      	beq.n	8001210 <main+0x280>
			 {
				 KBD_flush();
 80011a0:	f008 ff74 	bl	800a08c <KBD_flush>
				 UG_FillFrame( 0, 120, 320, 240, C_BLACK); 	//Blackout working portion
 80011a4:	2300      	movs	r3, #0
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	23f0      	movs	r3, #240	; 0xf0
 80011aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80011ae:	2178      	movs	r1, #120	; 0x78
 80011b0:	2000      	movs	r0, #0
 80011b2:	f009 fbc3 	bl	800a93c <UG_FillFrame>
				 UG_FontSelect(&FONT_10X16);
 80011b6:	4849      	ldr	r0, [pc, #292]	; (80012dc <main+0x34c>)
 80011b8:	f009 fb8e 	bl	800a8d8 <UG_FontSelect>
				 UG_PutString(25, 130,"MODE: Keyboard Mode");
 80011bc:	4a51      	ldr	r2, [pc, #324]	; (8001304 <main+0x374>)
 80011be:	2182      	movs	r1, #130	; 0x82
 80011c0:	2019      	movs	r0, #25
 80011c2:	f009 fc0f 	bl	800a9e4 <UG_PutString>
				 UG_FontSelect(&FONT_6X8);
 80011c6:	484b      	ldr	r0, [pc, #300]	; (80012f4 <main+0x364>)
 80011c8:	f009 fb86 	bl	800a8d8 <UG_FontSelect>
				 UG_PutString(15, 160,"Joystick: ^ & v Cycle character");
 80011cc:	4a4e      	ldr	r2, [pc, #312]	; (8001308 <main+0x378>)
 80011ce:	21a0      	movs	r1, #160	; 0xa0
 80011d0:	200f      	movs	r0, #15
 80011d2:	f009 fc07 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 170,"          < Clear character");
 80011d6:	4a4d      	ldr	r2, [pc, #308]	; (800130c <main+0x37c>)
 80011d8:	21aa      	movs	r1, #170	; 0xaa
 80011da:	200f      	movs	r0, #15
 80011dc:	f009 fc02 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 180,"          > Next character / 3x New line");
 80011e0:	4a4b      	ldr	r2, [pc, #300]	; (8001310 <main+0x380>)
 80011e2:	21b4      	movs	r1, #180	; 0xb4
 80011e4:	200f      	movs	r0, #15
 80011e6:	f009 fbfd 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 200,"Buttons: Arrow Keys");
 80011ea:	4a4a      	ldr	r2, [pc, #296]	; (8001314 <main+0x384>)
 80011ec:	21c8      	movs	r1, #200	; 0xc8
 80011ee:	200f      	movs	r0, #15
 80011f0:	f009 fbf8 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 210,"         OK - Capslock");
 80011f4:	4a48      	ldr	r2, [pc, #288]	; (8001318 <main+0x388>)
 80011f6:	21d2      	movs	r1, #210	; 0xd2
 80011f8:	200f      	movs	r0, #15
 80011fa:	f009 fbf3 	bl	800a9e4 <UG_PutString>
				 UG_PutString(220, 230,"ESC Next Mode");
 80011fe:	4a40      	ldr	r2, [pc, #256]	; (8001300 <main+0x370>)
 8001200:	21e6      	movs	r1, #230	; 0xe6
 8001202:	20dc      	movs	r0, #220	; 0xdc
 8001204:	f009 fbee 	bl	800a9e4 <UG_PutString>
				 OldMode = Mode;
 8001208:	4b37      	ldr	r3, [pc, #220]	; (80012e8 <main+0x358>)
 800120a:	781a      	ldrb	r2, [r3, #0]
 800120c:	4b37      	ldr	r3, [pc, #220]	; (80012ec <main+0x35c>)
 800120e:	701a      	strb	r2, [r3, #0]
			 }
			 KeyboardMode();
 8001210:	f000 ff40 	bl	8002094 <KeyboardMode>
			 break;
 8001214:	e0c0      	b.n	8001398 <main+0x408>

		 case 3:
			 if(OldMode != Mode)
 8001216:	4b35      	ldr	r3, [pc, #212]	; (80012ec <main+0x35c>)
 8001218:	781a      	ldrb	r2, [r3, #0]
 800121a:	4b33      	ldr	r3, [pc, #204]	; (80012e8 <main+0x358>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	429a      	cmp	r2, r3
 8001220:	d041      	beq.n	80012a6 <main+0x316>
			 {
				 KBD_flush();
 8001222:	f008 ff33 	bl	800a08c <KBD_flush>
				 UG_FillFrame( 0, 120, 320, 240, C_BLACK); 	//Blackout working portion
 8001226:	2300      	movs	r3, #0
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	23f0      	movs	r3, #240	; 0xf0
 800122c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001230:	2178      	movs	r1, #120	; 0x78
 8001232:	2000      	movs	r0, #0
 8001234:	f009 fb82 	bl	800a93c <UG_FillFrame>
				 UG_FontSelect(&FONT_10X16);
 8001238:	4828      	ldr	r0, [pc, #160]	; (80012dc <main+0x34c>)
 800123a:	f009 fb4d 	bl	800a8d8 <UG_FontSelect>
				 UG_PutString(25, 130,"MODE: Music control Mode");
 800123e:	4a37      	ldr	r2, [pc, #220]	; (800131c <main+0x38c>)
 8001240:	2182      	movs	r1, #130	; 0x82
 8001242:	2019      	movs	r0, #25
 8001244:	f009 fbce 	bl	800a9e4 <UG_PutString>
				 UG_FontSelect(&FONT_6X8);
 8001248:	482a      	ldr	r0, [pc, #168]	; (80012f4 <main+0x364>)
 800124a:	f009 fb45 	bl	800a8d8 <UG_FontSelect>
				 UG_PutString(15, 160,"Joystick: ^ & v Volume Up/Down");
 800124e:	4a34      	ldr	r2, [pc, #208]	; (8001320 <main+0x390>)
 8001250:	21a0      	movs	r1, #160	; 0xa0
 8001252:	200f      	movs	r0, #15
 8001254:	f009 fbc6 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 170,"          < & > Prev/Next Track");
 8001258:	4a32      	ldr	r2, [pc, #200]	; (8001324 <main+0x394>)
 800125a:	21aa      	movs	r1, #170	; 0xaa
 800125c:	200f      	movs	r0, #15
 800125e:	f009 fbc1 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 190,"Buttons: ^ Play/Pause");
 8001262:	4a31      	ldr	r2, [pc, #196]	; (8001328 <main+0x398>)
 8001264:	21be      	movs	r1, #190	; 0xbe
 8001266:	200f      	movs	r0, #15
 8001268:	f009 fbbc 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 200,"         v Mute/Unmute");
 800126c:	4a2f      	ldr	r2, [pc, #188]	; (800132c <main+0x39c>)
 800126e:	21c8      	movs	r1, #200	; 0xc8
 8001270:	200f      	movs	r0, #15
 8001272:	f009 fbb7 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 210,"         < Open browser");
 8001276:	4a2e      	ldr	r2, [pc, #184]	; (8001330 <main+0x3a0>)
 8001278:	21d2      	movs	r1, #210	; 0xd2
 800127a:	200f      	movs	r0, #15
 800127c:	f009 fbb2 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 220,"         > Home");
 8001280:	4a2c      	ldr	r2, [pc, #176]	; (8001334 <main+0x3a4>)
 8001282:	21dc      	movs	r1, #220	; 0xdc
 8001284:	200f      	movs	r0, #15
 8001286:	f009 fbad 	bl	800a9e4 <UG_PutString>
				 UG_PutString(15, 230,"        OK Signature");
 800128a:	4a2b      	ldr	r2, [pc, #172]	; (8001338 <main+0x3a8>)
 800128c:	21e6      	movs	r1, #230	; 0xe6
 800128e:	200f      	movs	r0, #15
 8001290:	f009 fba8 	bl	800a9e4 <UG_PutString>
				 UG_PutString(220, 230,"ESC Next Mode");
 8001294:	4a1a      	ldr	r2, [pc, #104]	; (8001300 <main+0x370>)
 8001296:	21e6      	movs	r1, #230	; 0xe6
 8001298:	20dc      	movs	r0, #220	; 0xdc
 800129a:	f009 fba3 	bl	800a9e4 <UG_PutString>

				 OldMode = Mode;
 800129e:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <main+0x358>)
 80012a0:	781a      	ldrb	r2, [r3, #0]
 80012a2:	4b12      	ldr	r3, [pc, #72]	; (80012ec <main+0x35c>)
 80012a4:	701a      	strb	r2, [r3, #0]
			 }
			 MusicMode();
 80012a6:	f000 fdf5 	bl	8001e94 <MusicMode>
			 break;
 80012aa:	e075      	b.n	8001398 <main+0x408>
 80012ac:	200001f8 	.word	0x200001f8
 80012b0:	200000c8 	.word	0x200000c8
 80012b4:	200002d4 	.word	0x200002d4
 80012b8:	20000244 	.word	0x20000244
 80012bc:	20000048 	.word	0x20000048
 80012c0:	2000047c 	.word	0x2000047c
 80012c4:	20000364 	.word	0x20000364
 80012c8:	200004b0 	.word	0x200004b0
 80012cc:	200003c4 	.word	0x200003c4
 80012d0:	0800b968 	.word	0x0800b968
 80012d4:	0801ed3c 	.word	0x0801ed3c
 80012d8:	0800b974 	.word	0x0800b974
 80012dc:	0801ed20 	.word	0x0801ed20
 80012e0:	0800b988 	.word	0x0800b988
 80012e4:	48001400 	.word	0x48001400
 80012e8:	200004e2 	.word	0x200004e2
 80012ec:	20000000 	.word	0x20000000
 80012f0:	0800b98c 	.word	0x0800b98c
 80012f4:	0801ed04 	.word	0x0801ed04
 80012f8:	0800b9a0 	.word	0x0800b9a0
 80012fc:	0800b9b8 	.word	0x0800b9b8
 8001300:	0800ba2c 	.word	0x0800ba2c
 8001304:	0800ba3c 	.word	0x0800ba3c
 8001308:	0800ba50 	.word	0x0800ba50
 800130c:	0800ba70 	.word	0x0800ba70
 8001310:	0800ba8c 	.word	0x0800ba8c
 8001314:	0800bab8 	.word	0x0800bab8
 8001318:	0800bacc 	.word	0x0800bacc
 800131c:	0800bae4 	.word	0x0800bae4
 8001320:	0800bb00 	.word	0x0800bb00
 8001324:	0800bb20 	.word	0x0800bb20
 8001328:	0800bb40 	.word	0x0800bb40
 800132c:	0800bb58 	.word	0x0800bb58
 8001330:	0800bb70 	.word	0x0800bb70
 8001334:	0800bb88 	.word	0x0800bb88
 8001338:	0800bb98 	.word	0x0800bb98

		 case 0:
			 if(OldMode != Mode)
 800133c:	4b17      	ldr	r3, [pc, #92]	; (800139c <main+0x40c>)
 800133e:	781a      	ldrb	r2, [r3, #0]
 8001340:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <main+0x410>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	429a      	cmp	r2, r3
 8001346:	d026      	beq.n	8001396 <main+0x406>
			 {
				 UG_FillFrame( 0, 120, 320, 240, C_BLACK); 	//Blackout working portion
 8001348:	2300      	movs	r3, #0
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	23f0      	movs	r3, #240	; 0xf0
 800134e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001352:	2178      	movs	r1, #120	; 0x78
 8001354:	2000      	movs	r0, #0
 8001356:	f009 faf1 	bl	800a93c <UG_FillFrame>
				 UG_FontSelect(&FONT_10X16);
 800135a:	4812      	ldr	r0, [pc, #72]	; (80013a4 <main+0x414>)
 800135c:	f009 fabc 	bl	800a8d8 <UG_FontSelect>
				 UG_PutString(50, 125,"Press Joystick button");
 8001360:	4a11      	ldr	r2, [pc, #68]	; (80013a8 <main+0x418>)
 8001362:	217d      	movs	r1, #125	; 0x7d
 8001364:	2032      	movs	r0, #50	; 0x32
 8001366:	f009 fb3d 	bl	800a9e4 <UG_PutString>
				 UG_PutString(50, 145,"to Connect/Disconnect");
 800136a:	4a10      	ldr	r2, [pc, #64]	; (80013ac <main+0x41c>)
 800136c:	2191      	movs	r1, #145	; 0x91
 800136e:	2032      	movs	r0, #50	; 0x32
 8001370:	f009 fb38 	bl	800a9e4 <UG_PutString>
				 UG_PutString(10, 200,"(1st connection is manual)");
 8001374:	4a0e      	ldr	r2, [pc, #56]	; (80013b0 <main+0x420>)
 8001376:	21c8      	movs	r1, #200	; 0xc8
 8001378:	200a      	movs	r0, #10
 800137a:	f009 fb33 	bl	800a9e4 <UG_PutString>
				 UG_PutString(10, 220,"Connect to Miska3 Bluetooth");
 800137e:	4a0d      	ldr	r2, [pc, #52]	; (80013b4 <main+0x424>)
 8001380:	21dc      	movs	r1, #220	; 0xdc
 8001382:	200a      	movs	r0, #10
 8001384:	f009 fb2e 	bl	800a9e4 <UG_PutString>
				 OldMode = Mode;
 8001388:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <main+0x410>)
 800138a:	781a      	ldrb	r2, [r3, #0]
 800138c:	4b03      	ldr	r3, [pc, #12]	; (800139c <main+0x40c>)
 800138e:	701a      	strb	r2, [r3, #0]
			 }

			 break;
 8001390:	e001      	b.n	8001396 <main+0x406>

		 default:

			 break;
 8001392:	bf00      	nop
 8001394:	e68e      	b.n	80010b4 <main+0x124>
			 break;
 8001396:	bf00      	nop
 		 if(JOY_get_pressed_key() == JOY_BTN_FIRE)		//Ali je JOY gumb pritisnjen
 8001398:	e68c      	b.n	80010b4 <main+0x124>
 800139a:	bf00      	nop
 800139c:	20000000 	.word	0x20000000
 80013a0:	200004e2 	.word	0x200004e2
 80013a4:	0801ed20 	.word	0x0801ed20
 80013a8:	0800bbb0 	.word	0x0800bbb0
 80013ac:	0800bbc8 	.word	0x0800bbc8
 80013b0:	0800bbe0 	.word	0x0800bbe0
 80013b4:	0800bbfc 	.word	0x0800bbfc

080013b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b094      	sub	sp, #80	; 0x50
 80013bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013be:	f107 0318 	add.w	r3, r7, #24
 80013c2:	2238      	movs	r2, #56	; 0x38
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f009 fe74 	bl	800b0b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]
 80013d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013da:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013de:	f003 fda5 	bl	8004f2c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013e2:	2302      	movs	r3, #2
 80013e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ec:	2340      	movs	r3, #64	; 0x40
 80013ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013f0:	2302      	movs	r3, #2
 80013f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013f4:	2302      	movs	r3, #2
 80013f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80013f8:	2304      	movs	r3, #4
 80013fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80013fc:	2348      	movs	r3, #72	; 0x48
 80013fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001400:	2302      	movs	r3, #2
 8001402:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001404:	2302      	movs	r3, #2
 8001406:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001408:	2302      	movs	r3, #2
 800140a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800140c:	f107 0318 	add.w	r3, r7, #24
 8001410:	4618      	mov	r0, r3
 8001412:	f003 fe3f 	bl	8005094 <HAL_RCC_OscConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800141c:	f000 fff4 	bl	8002408 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001420:	230f      	movs	r3, #15
 8001422:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001424:	2303      	movs	r3, #3
 8001426:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800142c:	2300      	movs	r3, #0
 800142e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001434:	1d3b      	adds	r3, r7, #4
 8001436:	2104      	movs	r1, #4
 8001438:	4618      	mov	r0, r3
 800143a:	f004 f943 	bl	80056c4 <HAL_RCC_ClockConfig>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001444:	f000 ffe0 	bl	8002408 <Error_Handler>
  }
}
 8001448:	bf00      	nop
 800144a:	3750      	adds	r7, #80	; 0x50
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001456:	463b      	mov	r3, r7
 8001458:	2220      	movs	r2, #32
 800145a:	2100      	movs	r1, #0
 800145c:	4618      	mov	r0, r3
 800145e:	f009 fe29 	bl	800b0b4 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001462:	4b33      	ldr	r3, [pc, #204]	; (8001530 <MX_ADC4_Init+0xe0>)
 8001464:	4a33      	ldr	r2, [pc, #204]	; (8001534 <MX_ADC4_Init+0xe4>)
 8001466:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001468:	4b31      	ldr	r3, [pc, #196]	; (8001530 <MX_ADC4_Init+0xe0>)
 800146a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800146e:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001470:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <MX_ADC4_Init+0xe0>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001476:	4b2e      	ldr	r3, [pc, #184]	; (8001530 <MX_ADC4_Init+0xe0>)
 8001478:	2200      	movs	r2, #0
 800147a:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 800147c:	4b2c      	ldr	r3, [pc, #176]	; (8001530 <MX_ADC4_Init+0xe0>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001482:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <MX_ADC4_Init+0xe0>)
 8001484:	2201      	movs	r2, #1
 8001486:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001488:	4b29      	ldr	r3, [pc, #164]	; (8001530 <MX_ADC4_Init+0xe0>)
 800148a:	2204      	movs	r2, #4
 800148c:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800148e:	4b28      	ldr	r3, [pc, #160]	; (8001530 <MX_ADC4_Init+0xe0>)
 8001490:	2200      	movs	r2, #0
 8001492:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 8001494:	4b26      	ldr	r3, [pc, #152]	; (8001530 <MX_ADC4_Init+0xe0>)
 8001496:	2200      	movs	r2, #0
 8001498:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 800149a:	4b25      	ldr	r3, [pc, #148]	; (8001530 <MX_ADC4_Init+0xe0>)
 800149c:	2202      	movs	r2, #2
 800149e:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80014a0:	4b23      	ldr	r3, [pc, #140]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80014a8:	4b21      	ldr	r3, [pc, #132]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014aa:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 80014ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80014b0:	4b1f      	ldr	r3, [pc, #124]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014b6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 80014b8:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 80014c6:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80014ce:	4818      	ldr	r0, [pc, #96]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014d0:	f001 fe78 	bl	80031c4 <HAL_ADC_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_ADC4_Init+0x8e>
  {
    Error_Handler();
 80014da:	f000 ff95 	bl	8002408 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80014de:	4b16      	ldr	r3, [pc, #88]	; (8001538 <MX_ADC4_Init+0xe8>)
 80014e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014e2:	2306      	movs	r3, #6
 80014e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80014e6:	2307      	movs	r3, #7
 80014e8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014ea:	237f      	movs	r3, #127	; 0x7f
 80014ec:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014ee:	2304      	movs	r3, #4
 80014f0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80014f6:	463b      	mov	r3, r7
 80014f8:	4619      	mov	r1, r3
 80014fa:	480d      	ldr	r0, [pc, #52]	; (8001530 <MX_ADC4_Init+0xe0>)
 80014fc:	f002 f916 	bl	800372c <HAL_ADC_ConfigChannel>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_ADC4_Init+0xba>
  {
    Error_Handler();
 8001506:	f000 ff7f 	bl	8002408 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800150a:	4b0c      	ldr	r3, [pc, #48]	; (800153c <MX_ADC4_Init+0xec>)
 800150c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800150e:	230c      	movs	r3, #12
 8001510:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001512:	463b      	mov	r3, r7
 8001514:	4619      	mov	r1, r3
 8001516:	4806      	ldr	r0, [pc, #24]	; (8001530 <MX_ADC4_Init+0xe0>)
 8001518:	f002 f908 	bl	800372c <HAL_ADC_ConfigChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_ADC4_Init+0xd6>
  {
    Error_Handler();
 8001522:	f000 ff71 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200000c8 	.word	0x200000c8
 8001534:	50000500 	.word	0x50000500
 8001538:	10c00010 	.word	0x10c00010
 800153c:	14f00020 	.word	0x14f00020

08001540 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001546:	4a1c      	ldr	r2, [pc, #112]	; (80015b8 <MX_SPI1_Init+0x78>)
 8001548:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800154a:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <MX_SPI1_Init+0x74>)
 800154c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001550:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001552:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001558:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <MX_SPI1_Init+0x74>)
 800155a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800155e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001560:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001566:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_SPI1_Init+0x74>)
 800156e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001572:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001576:	2228      	movs	r2, #40	; 0x28
 8001578:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_SPI1_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001582:	2200      	movs	r2, #0
 8001584:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001588:	2200      	movs	r2, #0
 800158a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_SPI1_Init+0x74>)
 800158e:	2207      	movs	r2, #7
 8001590:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <MX_SPI1_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_SPI1_Init+0x74>)
 800159a:	2200      	movs	r2, #0
 800159c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_SPI1_Init+0x74>)
 80015a0:	f004 fcfa 	bl	8005f98 <HAL_SPI_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015aa:	f000 ff2d 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000194 	.word	0x20000194
 80015b8:	40013000 	.word	0x40013000

080015bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015da:	4b20      	ldr	r3, [pc, #128]	; (800165c <MX_TIM1_Init+0xa0>)
 80015dc:	4a20      	ldr	r2, [pc, #128]	; (8001660 <MX_TIM1_Init+0xa4>)
 80015de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14399;
 80015e0:	4b1e      	ldr	r3, [pc, #120]	; (800165c <MX_TIM1_Init+0xa0>)
 80015e2:	f643 023f 	movw	r2, #14399	; 0x383f
 80015e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e8:	4b1c      	ldr	r3, [pc, #112]	; (800165c <MX_TIM1_Init+0xa0>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90;
 80015ee:	4b1b      	ldr	r3, [pc, #108]	; (800165c <MX_TIM1_Init+0xa0>)
 80015f0:	225a      	movs	r2, #90	; 0x5a
 80015f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f4:	4b19      	ldr	r3, [pc, #100]	; (800165c <MX_TIM1_Init+0xa0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <MX_TIM1_Init+0xa0>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001600:	4b16      	ldr	r3, [pc, #88]	; (800165c <MX_TIM1_Init+0xa0>)
 8001602:	2200      	movs	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001606:	4815      	ldr	r0, [pc, #84]	; (800165c <MX_TIM1_Init+0xa0>)
 8001608:	f004 fdb9 	bl	800617e <HAL_TIM_Base_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001612:	f000 fef9 	bl	8002408 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001616:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800161a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800161c:	f107 0310 	add.w	r3, r7, #16
 8001620:	4619      	mov	r1, r3
 8001622:	480e      	ldr	r0, [pc, #56]	; (800165c <MX_TIM1_Init+0xa0>)
 8001624:	f004 fe72 	bl	800630c <HAL_TIM_ConfigClockSource>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800162e:	f000 feeb 	bl	8002408 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001632:	2320      	movs	r3, #32
 8001634:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	4619      	mov	r1, r3
 8001642:	4806      	ldr	r0, [pc, #24]	; (800165c <MX_TIM1_Init+0xa0>)
 8001644:	f005 f8bc 	bl	80067c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800164e:	f000 fedb 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	3720      	adds	r7, #32
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200001f8 	.word	0x200001f8
 8001660:	40012c00 	.word	0x40012c00

08001664 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b094      	sub	sp, #80	; 0x50
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800166a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800167a:	f107 031c 	add.w	r3, r7, #28
 800167e:	2220      	movs	r2, #32
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f009 fd16 	bl	800b0b4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]
 8001696:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8001698:	2004      	movs	r0, #4
 800169a:	f7ff fbfd 	bl	8000e98 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 1439;
 800169e:	f240 539f 	movw	r3, #1439	; 0x59f
 80016a2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80016a4:	2300      	movs	r3, #0
 80016a6:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 99;
 80016a8:	2363      	movs	r3, #99	; 0x63
 80016aa:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80016b0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80016b4:	4619      	mov	r1, r3
 80016b6:	4821      	ldr	r0, [pc, #132]	; (800173c <MX_TIM4_Init+0xd8>)
 80016b8:	f007 fbdc 	bl	8008e74 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80016bc:	481f      	ldr	r0, [pc, #124]	; (800173c <MX_TIM4_Init+0xd8>)
 80016be:	f7ff facc 	bl	8000c5a <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80016c2:	2100      	movs	r1, #0
 80016c4:	481d      	ldr	r0, [pc, #116]	; (800173c <MX_TIM4_Init+0xd8>)
 80016c6:	f7ff fb87 	bl	8000dd8 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 80016ca:	2101      	movs	r1, #1
 80016cc:	481b      	ldr	r0, [pc, #108]	; (800173c <MX_TIM4_Init+0xd8>)
 80016ce:	f7ff fb2d 	bl	8000d2c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80016d2:	2360      	movs	r3, #96	; 0x60
 80016d4:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80016da:	2300      	movs	r3, #0
 80016dc:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80016e2:	2300      	movs	r3, #0
 80016e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80016e6:	f107 031c 	add.w	r3, r7, #28
 80016ea:	461a      	mov	r2, r3
 80016ec:	2101      	movs	r1, #1
 80016ee:	4813      	ldr	r0, [pc, #76]	; (800173c <MX_TIM4_Init+0xd8>)
 80016f0:	f007 fc62 	bl	8008fb8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 80016f4:	2101      	movs	r1, #1
 80016f6:	4811      	ldr	r0, [pc, #68]	; (800173c <MX_TIM4_Init+0xd8>)
 80016f8:	f7ff fac0 	bl	8000c7c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80016fc:	2100      	movs	r1, #0
 80016fe:	480f      	ldr	r0, [pc, #60]	; (800173c <MX_TIM4_Init+0xd8>)
 8001700:	f7ff fb7f 	bl	8000e02 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8001704:	480d      	ldr	r0, [pc, #52]	; (800173c <MX_TIM4_Init+0xd8>)
 8001706:	f7ff fb91 	bl	8000e2c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800170a:	2002      	movs	r0, #2
 800170c:	f7ff fbac 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = LCD_BKLT_Pin;
 8001710:	2340      	movs	r3, #64	; 0x40
 8001712:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001714:	2302      	movs	r3, #2
 8001716:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001724:	2302      	movs	r3, #2
 8001726:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(LCD_BKLT_GPIO_Port, &GPIO_InitStruct);
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	4619      	mov	r1, r3
 800172c:	4804      	ldr	r0, [pc, #16]	; (8001740 <MX_TIM4_Init+0xdc>)
 800172e:	f007 faa2 	bl	8008c76 <LL_GPIO_Init>

}
 8001732:	bf00      	nop
 8001734:	3750      	adds	r7, #80	; 0x50
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40000800 	.word	0x40000800
 8001740:	48000400 	.word	0x48000400

08001744 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8001758:	2010      	movs	r0, #16
 800175a:	f7ff fb9d 	bl	8000e98 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800175e:	f7ff f9f3 	bl	8000b48 <__NVIC_GetPriorityGrouping>
 8001762:	4603      	mov	r3, r0
 8001764:	2200      	movs	r2, #0
 8001766:	210f      	movs	r1, #15
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fa43 	bl	8000bf4 <NVIC_EncodePriority>
 800176e:	4603      	mov	r3, r0
 8001770:	4619      	mov	r1, r3
 8001772:	2036      	movs	r0, #54	; 0x36
 8001774:	f7ff fa14 	bl	8000ba0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001778:	2036      	movs	r0, #54	; 0x36
 800177a:	f7ff f9f3 	bl	8000b64 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 143;
 800177e:	238f      	movs	r3, #143	; 0x8f
 8001780:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 8001786:	f24c 334f 	movw	r3, #49999	; 0xc34f
 800178a:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	4619      	mov	r1, r3
 8001790:	4808      	ldr	r0, [pc, #32]	; (80017b4 <MX_TIM6_Init+0x70>)
 8001792:	f007 fb6f 	bl	8008e74 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8001796:	4807      	ldr	r0, [pc, #28]	; (80017b4 <MX_TIM6_Init+0x70>)
 8001798:	f7ff fa5f 	bl	8000c5a <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 800179c:	2100      	movs	r1, #0
 800179e:	4805      	ldr	r0, [pc, #20]	; (80017b4 <MX_TIM6_Init+0x70>)
 80017a0:	f7ff fb2f 	bl	8000e02 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 80017a4:	4803      	ldr	r0, [pc, #12]	; (80017b4 <MX_TIM6_Init+0x70>)
 80017a6:	f7ff fb41 	bl	8000e2c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40001000 	.word	0x40001000

080017b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017bc:	4b22      	ldr	r3, [pc, #136]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017be:	4a23      	ldr	r2, [pc, #140]	; (800184c <MX_USART1_UART_Init+0x94>)
 80017c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017c2:	4b21      	ldr	r3, [pc, #132]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017ca:	4b1f      	ldr	r3, [pc, #124]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017d6:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017dc:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017de:	220c      	movs	r2, #12
 80017e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e8:	4b17      	ldr	r3, [pc, #92]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ee:	4b16      	ldr	r3, [pc, #88]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <MX_USART1_UART_Init+0x90>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001800:	4811      	ldr	r0, [pc, #68]	; (8001848 <MX_USART1_UART_Init+0x90>)
 8001802:	f005 f873 	bl	80068ec <HAL_UART_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800180c:	f000 fdfc 	bl	8002408 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001810:	2100      	movs	r1, #0
 8001812:	480d      	ldr	r0, [pc, #52]	; (8001848 <MX_USART1_UART_Init+0x90>)
 8001814:	f006 fe62 	bl	80084dc <HAL_UARTEx_SetTxFifoThreshold>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800181e:	f000 fdf3 	bl	8002408 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001822:	2100      	movs	r1, #0
 8001824:	4808      	ldr	r0, [pc, #32]	; (8001848 <MX_USART1_UART_Init+0x90>)
 8001826:	f006 fe97 	bl	8008558 <HAL_UARTEx_SetRxFifoThreshold>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001830:	f000 fdea 	bl	8002408 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001834:	4804      	ldr	r0, [pc, #16]	; (8001848 <MX_USART1_UART_Init+0x90>)
 8001836:	f006 fe18 	bl	800846a <HAL_UARTEx_DisableFifoMode>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001840:	f000 fde2 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000244 	.word	0x20000244
 800184c:	40013800 	.word	0x40013800

08001850 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001854:	4b22      	ldr	r3, [pc, #136]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 8001856:	4a23      	ldr	r2, [pc, #140]	; (80018e4 <MX_USART3_UART_Init+0x94>)
 8001858:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800185a:	4b21      	ldr	r3, [pc, #132]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 800185c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001860:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001862:	4b1f      	ldr	r3, [pc, #124]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001868:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 800186a:	2200      	movs	r2, #0
 800186c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800186e:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001874:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 8001876:	220c      	movs	r2, #12
 8001878:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800187a:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001880:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800188c:	4b14      	ldr	r3, [pc, #80]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 800188e:	2200      	movs	r2, #0
 8001890:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001892:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 8001894:	2200      	movs	r2, #0
 8001896:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001898:	4811      	ldr	r0, [pc, #68]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 800189a:	f005 f827 	bl	80068ec <HAL_UART_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80018a4:	f000 fdb0 	bl	8002408 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018a8:	2100      	movs	r1, #0
 80018aa:	480d      	ldr	r0, [pc, #52]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 80018ac:	f006 fe16 	bl	80084dc <HAL_UARTEx_SetTxFifoThreshold>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80018b6:	f000 fda7 	bl	8002408 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018ba:	2100      	movs	r1, #0
 80018bc:	4808      	ldr	r0, [pc, #32]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 80018be:	f006 fe4b 	bl	8008558 <HAL_UARTEx_SetRxFifoThreshold>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80018c8:	f000 fd9e 	bl	8002408 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <MX_USART3_UART_Init+0x90>)
 80018ce:	f006 fdcc 	bl	800846a <HAL_UARTEx_DisableFifoMode>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80018d8:	f000 fd96 	bl	8002408 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	200002d4 	.word	0x200002d4
 80018e4:	40004800 	.word	0x40004800

080018e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <MX_DMA_Init+0x70>)
 80018f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018f2:	4a19      	ldr	r2, [pc, #100]	; (8001958 <MX_DMA_Init+0x70>)
 80018f4:	f043 0304 	orr.w	r3, r3, #4
 80018f8:	6493      	str	r3, [r2, #72]	; 0x48
 80018fa:	4b17      	ldr	r3, [pc, #92]	; (8001958 <MX_DMA_Init+0x70>)
 80018fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001906:	4b14      	ldr	r3, [pc, #80]	; (8001958 <MX_DMA_Init+0x70>)
 8001908:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800190a:	4a13      	ldr	r2, [pc, #76]	; (8001958 <MX_DMA_Init+0x70>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6493      	str	r3, [r2, #72]	; 0x48
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <MX_DMA_Init+0x70>)
 8001914:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	200b      	movs	r0, #11
 8001924:	f002 fe01 	bl	800452a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001928:	200b      	movs	r0, #11
 800192a:	f002 fe18 	bl	800455e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	200c      	movs	r0, #12
 8001934:	f002 fdf9 	bl	800452a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001938:	200c      	movs	r0, #12
 800193a:	f002 fe10 	bl	800455e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	200d      	movs	r0, #13
 8001944:	f002 fdf1 	bl	800452a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001948:	200d      	movs	r0, #13
 800194a:	f002 fe08 	bl	800455e <HAL_NVIC_EnableIRQ>

}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000

0800195c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b088      	sub	sp, #32
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001962:	463b      	mov	r3, r7
 8001964:	2220      	movs	r2, #32
 8001966:	2100      	movs	r1, #0
 8001968:	4618      	mov	r0, r3
 800196a:	f009 fba3 	bl	800b0b4 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800196e:	4b2d      	ldr	r3, [pc, #180]	; (8001a24 <MX_FMC_Init+0xc8>)
 8001970:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001974:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001976:	4b2b      	ldr	r3, [pc, #172]	; (8001a24 <MX_FMC_Init+0xc8>)
 8001978:	4a2b      	ldr	r2, [pc, #172]	; (8001a28 <MX_FMC_Init+0xcc>)
 800197a:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 800197c:	4b29      	ldr	r3, [pc, #164]	; (8001a24 <MX_FMC_Init+0xc8>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001982:	4b28      	ldr	r3, [pc, #160]	; (8001a24 <MX_FMC_Init+0xc8>)
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001988:	4b26      	ldr	r3, [pc, #152]	; (8001a24 <MX_FMC_Init+0xc8>)
 800198a:	2200      	movs	r2, #0
 800198c:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800198e:	4b25      	ldr	r3, [pc, #148]	; (8001a24 <MX_FMC_Init+0xc8>)
 8001990:	2210      	movs	r2, #16
 8001992:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001994:	4b23      	ldr	r3, [pc, #140]	; (8001a24 <MX_FMC_Init+0xc8>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800199a:	4b22      	ldr	r3, [pc, #136]	; (8001a24 <MX_FMC_Init+0xc8>)
 800199c:	2200      	movs	r2, #0
 800199e:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80019a0:	4b20      	ldr	r3, [pc, #128]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80019a6:	4b1f      	ldr	r3, [pc, #124]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019ac:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80019ae:	4b1d      	ldr	r3, [pc, #116]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80019b4:	4b1b      	ldr	r3, [pc, #108]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80019ba:	4b1a      	ldr	r3, [pc, #104]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019bc:	2200      	movs	r2, #0
 80019be:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80019c0:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80019c6:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80019cc:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 80019d2:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80019d8:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019da:	2200      	movs	r2, #0
 80019dc:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 80019de:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <MX_FMC_Init+0xc8>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 80019e6:	2301      	movs	r3, #1
 80019e8:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80019ea:	230f      	movs	r3, #15
 80019ec:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 80019ee:	2301      	movs	r3, #1
 80019f0:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 80019f2:	2301      	movs	r3, #1
 80019f4:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 80019f6:	2301      	movs	r3, #1
 80019f8:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80019fa:	2310      	movs	r3, #16
 80019fc:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80019fe:	2311      	movs	r3, #17
 8001a00:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001a06:	463b      	mov	r3, r7
 8001a08:	2200      	movs	r2, #0
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4805      	ldr	r0, [pc, #20]	; (8001a24 <MX_FMC_Init+0xc8>)
 8001a0e:	f004 fb6e 	bl	80060ee <HAL_SRAM_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8001a18:	f000 fcf6 	bl	8002408 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001a1c:	bf00      	nop
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000424 	.word	0x20000424
 8001a28:	a0000104 	.word	0xa0000104

08001a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a32:	463b      	mov	r3, r7
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
 8001a40:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001a42:	2004      	movs	r0, #4
 8001a44:	f7ff fa10 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001a48:	2020      	movs	r0, #32
 8001a4a:	f7ff fa0d 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8001a4e:	2010      	movs	r0, #16
 8001a50:	f7ff fa0a 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001a54:	2002      	movs	r0, #2
 8001a56:	f7ff fa07 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8001a5a:	2008      	movs	r0, #8
 8001a5c:	f7ff fa04 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8001a60:	2040      	movs	r0, #64	; 0x40
 8001a62:	f7ff fa01 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001a66:	2001      	movs	r0, #1
 8001a68:	f7ff f9fe 	bl	8000e68 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_1_GPIO_Port, LED_1_Pin);
 8001a6c:	2108      	movs	r1, #8
 8001a6e:	4894      	ldr	r0, [pc, #592]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001a70:	f7ff f9ec 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_2_GPIO_Port, LED_2_Pin);
 8001a74:	2110      	movs	r1, #16
 8001a76:	4892      	ldr	r0, [pc, #584]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001a78:	f7ff f9e8 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_3_GPIO_Port, LED_3_Pin);
 8001a7c:	2120      	movs	r1, #32
 8001a7e:	4890      	ldr	r0, [pc, #576]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001a80:	f7ff f9e4 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_4_GPIO_Port, LED_4_Pin);
 8001a84:	2101      	movs	r1, #1
 8001a86:	488f      	ldr	r0, [pc, #572]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001a88:	f7ff f9e0 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_5_GPIO_Port, LED_5_Pin);
 8001a8c:	2102      	movs	r1, #2
 8001a8e:	488d      	ldr	r0, [pc, #564]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001a90:	f7ff f9dc 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_6_GPIO_Port, LED_6_Pin);
 8001a94:	2104      	movs	r1, #4
 8001a96:	488b      	ldr	r0, [pc, #556]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001a98:	f7ff f9d8 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_7_GPIO_Port, LED_7_Pin);
 8001a9c:	2108      	movs	r1, #8
 8001a9e:	4889      	ldr	r0, [pc, #548]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001aa0:	f7ff f9d4 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_0_GPIO_Port, LED_0_Pin);
 8001aa4:	2104      	movs	r1, #4
 8001aa6:	4886      	ldr	r0, [pc, #536]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001aa8:	f7ff f9d0 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_RST_GPIO_Port, LCD_RST_Pin);
 8001aac:	2108      	movs	r1, #8
 8001aae:	4886      	ldr	r0, [pc, #536]	; (8001cc8 <MX_GPIO_Init+0x29c>)
 8001ab0:	f7ff f9cc 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TCH_ChipSelect_GPIO_Port, TCH_ChipSelect_Pin);
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	4885      	ldr	r0, [pc, #532]	; (8001ccc <MX_GPIO_Init+0x2a0>)
 8001ab8:	f7ff f9c8 	bl	8000e4c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = JOY_BTN_Pin;
 8001abc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ac0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(JOY_BTN_GPIO_Port, &GPIO_InitStruct);
 8001aca:	463b      	mov	r3, r7
 8001acc:	4619      	mov	r1, r3
 8001ace:	487d      	ldr	r0, [pc, #500]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001ad0:	f007 f8d1 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 8001ad4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ad8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4877      	ldr	r0, [pc, #476]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001ae8:	f007 f8c5 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_OK_Pin;
 8001aec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001af0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001af2:	2300      	movs	r3, #0
 8001af4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_OK_GPIO_Port, &GPIO_InitStruct);
 8001afa:	463b      	mov	r3, r7
 8001afc:	4619      	mov	r1, r3
 8001afe:	4871      	ldr	r0, [pc, #452]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001b00:	f007 f8b9 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_1_Pin;
 8001b04:	2308      	movs	r3, #8
 8001b06:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b14:	2300      	movs	r3, #0
 8001b16:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8001b18:	463b      	mov	r3, r7
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4868      	ldr	r0, [pc, #416]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001b1e:	f007 f8aa 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_2_Pin;
 8001b22:	2310      	movs	r3, #16
 8001b24:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b26:	2301      	movs	r3, #1
 8001b28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 8001b36:	463b      	mov	r3, r7
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4861      	ldr	r0, [pc, #388]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001b3c:	f007 f89b 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_3_Pin;
 8001b40:	2320      	movs	r3, #32
 8001b42:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b44:	2301      	movs	r3, #1
 8001b46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_3_GPIO_Port, &GPIO_InitStruct);
 8001b54:	463b      	mov	r3, r7
 8001b56:	4619      	mov	r1, r3
 8001b58:	4859      	ldr	r0, [pc, #356]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001b5a:	f007 f88c 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = HC_05_Pin;
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001b62:	2300      	movs	r3, #0
 8001b64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(HC_05_GPIO_Port, &GPIO_InitStruct);
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4854      	ldr	r0, [pc, #336]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001b70:	f007 f881 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_4_Pin;
 8001b74:	2301      	movs	r3, #1
 8001b76:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b84:	2300      	movs	r3, #0
 8001b86:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_4_GPIO_Port, &GPIO_InitStruct);
 8001b88:	463b      	mov	r3, r7
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	484d      	ldr	r0, [pc, #308]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001b8e:	f007 f872 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_5_Pin;
 8001b92:	2302      	movs	r3, #2
 8001b94:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001b96:	2301      	movs	r3, #1
 8001b98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 8001ba6:	463b      	mov	r3, r7
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4846      	ldr	r0, [pc, #280]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001bac:	f007 f863 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_6_Pin;
 8001bb0:	2304      	movs	r3, #4
 8001bb2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_6_GPIO_Port, &GPIO_InitStruct);
 8001bc4:	463b      	mov	r3, r7
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	483e      	ldr	r0, [pc, #248]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001bca:	f007 f854 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_7_Pin;
 8001bce:	2308      	movs	r3, #8
 8001bd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_7_GPIO_Port, &GPIO_InitStruct);
 8001be2:	463b      	mov	r3, r7
 8001be4:	4619      	mov	r1, r3
 8001be6:	4837      	ldr	r0, [pc, #220]	; (8001cc4 <MX_GPIO_Init+0x298>)
 8001be8:	f007 f845 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_0_Pin;
 8001bec:	2304      	movs	r3, #4
 8001bee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_0_GPIO_Port, &GPIO_InitStruct);
 8001c00:	463b      	mov	r3, r7
 8001c02:	4619      	mov	r1, r3
 8001c04:	482e      	ldr	r0, [pc, #184]	; (8001cc0 <MX_GPIO_Init+0x294>)
 8001c06:	f007 f836 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8001c16:	463b      	mov	r3, r7
 8001c18:	4619      	mov	r1, r3
 8001c1a:	482d      	ldr	r0, [pc, #180]	; (8001cd0 <MX_GPIO_Init+0x2a4>)
 8001c1c:	f007 f82b 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 8001c20:	2302      	movs	r3, #2
 8001c22:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001c24:	2300      	movs	r3, #0
 8001c26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 8001c2c:	463b      	mov	r3, r7
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4827      	ldr	r0, [pc, #156]	; (8001cd0 <MX_GPIO_Init+0x2a4>)
 8001c32:	f007 f820 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8001c36:	2340      	movs	r3, #64	; 0x40
 8001c38:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 8001c42:	463b      	mov	r3, r7
 8001c44:	4619      	mov	r1, r3
 8001c46:	4822      	ldr	r0, [pc, #136]	; (8001cd0 <MX_GPIO_Init+0x2a4>)
 8001c48:	f007 f815 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8001c4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c50:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001c52:	2300      	movs	r3, #0
 8001c54:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001c56:	2301      	movs	r3, #1
 8001c58:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001c5a:	463b      	mov	r3, r7
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	481c      	ldr	r0, [pc, #112]	; (8001cd0 <MX_GPIO_Init+0x2a4>)
 8001c60:	f007 f809 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001c64:	2308      	movs	r3, #8
 8001c66:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c74:	2300      	movs	r3, #0
 8001c76:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001c78:	463b      	mov	r3, r7
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4812      	ldr	r0, [pc, #72]	; (8001cc8 <MX_GPIO_Init+0x29c>)
 8001c7e:	f006 fffa 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_ReqPending_Pin;
 8001c82:	2340      	movs	r3, #64	; 0x40
 8001c84:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_ReqPending_GPIO_Port, &GPIO_InitStruct);
 8001c8e:	463b      	mov	r3, r7
 8001c90:	4619      	mov	r1, r3
 8001c92:	480d      	ldr	r0, [pc, #52]	; (8001cc8 <MX_GPIO_Init+0x29c>)
 8001c94:	f006 ffef 	bl	8008c76 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TCH_ChipSelect_Pin;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TCH_ChipSelect_GPIO_Port, &GPIO_InitStruct);
 8001cac:	463b      	mov	r3, r7
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4806      	ldr	r0, [pc, #24]	; (8001ccc <MX_GPIO_Init+0x2a0>)
 8001cb2:	f006 ffe0 	bl	8008c76 <LL_GPIO_Init>

}
 8001cb6:	bf00      	nop
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	48001400 	.word	0x48001400
 8001cc4:	48000800 	.word	0x48000800
 8001cc8:	48000c00 	.word	0x48000c00
 8001ccc:	48001000 	.word	0x48001000
 8001cd0:	48001800 	.word	0x48001800
 8001cd4:	00000000 	.word	0x00000000

08001cd8 <MouseMode>:

/* USER CODE BEGIN 4 */

void MouseMode()
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
	int8_t MoveX = JOY_get_axis_position(X);
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f008 f8b8 	bl	8009e54 <JOY_get_axis_position>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	71fb      	strb	r3, [r7, #7]
	int8_t MoveY = JOY_get_axis_position(Y);
 8001ce8:	2001      	movs	r0, #1
 8001cea:	f008 f8b3 	bl	8009e54 <JOY_get_axis_position>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71bb      	strb	r3, [r7, #6]

	MoveX -= 50;				//Joystick ma 4 razlone hitrsti
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
 8001cf4:	3b32      	subs	r3, #50	; 0x32
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	71fb      	strb	r3, [r7, #7]
	MoveX = MoveX / 10;
 8001cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfe:	4a60      	ldr	r2, [pc, #384]	; (8001e80 <MouseMode+0x1a8>)
 8001d00:	fb82 1203 	smull	r1, r2, r2, r3
 8001d04:	1092      	asrs	r2, r2, #2
 8001d06:	17db      	asrs	r3, r3, #31
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	71fb      	strb	r3, [r7, #7]
	MoveX *= 1.6;				//naredi rahlo nelinearnost pri premikanu
 8001d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fd05 	bl	8000720 <__aeabi_i2d>
 8001d16:	a358      	add	r3, pc, #352	; (adr r3, 8001e78 <MouseMode+0x1a0>)
 8001d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1c:	f7fe fa84 	bl	8000228 <__aeabi_dmul>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4610      	mov	r0, r2
 8001d26:	4619      	mov	r1, r3
 8001d28:	f7fe fd64 	bl	80007f4 <__aeabi_d2iz>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	71fb      	strb	r3, [r7, #7]

	MoveY -= 50;
 8001d30:	79bb      	ldrb	r3, [r7, #6]
 8001d32:	3b32      	subs	r3, #50	; 0x32
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	71bb      	strb	r3, [r7, #6]
	MoveY = MoveY / 10;
 8001d38:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d3c:	4a50      	ldr	r2, [pc, #320]	; (8001e80 <MouseMode+0x1a8>)
 8001d3e:	fb82 1203 	smull	r1, r2, r2, r3
 8001d42:	1092      	asrs	r2, r2, #2
 8001d44:	17db      	asrs	r3, r3, #31
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	71bb      	strb	r3, [r7, #6]
	MoveY *= -1;
 8001d4a:	79bb      	ldrb	r3, [r7, #6]
 8001d4c:	425b      	negs	r3, r3
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	71bb      	strb	r3, [r7, #6]
	MoveY *= 1.6;
 8001d52:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fce2 	bl	8000720 <__aeabi_i2d>
 8001d5c:	a346      	add	r3, pc, #280	; (adr r3, 8001e78 <MouseMode+0x1a0>)
 8001d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d62:	f7fe fa61 	bl	8000228 <__aeabi_dmul>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4610      	mov	r0, r2
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f7fe fd41 	bl	80007f4 <__aeabi_d2iz>
 8001d72:	4603      	mov	r3, r0
 8001d74:	71bb      	strb	r3, [r7, #6]

	static uint8_t update = 0;		//Ko Poljemo L/D klik ga moremo nato izpustit.. to je nice reitev da ne upocasnjuje prevec
	static int8_t Wheel = 0;
	static uint8_t Button = 0x00;
	if(Wheel || Button)
 8001d76:	4b43      	ldr	r3, [pc, #268]	; (8001e84 <MouseMode+0x1ac>)
 8001d78:	f993 3000 	ldrsb.w	r3, [r3]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d103      	bne.n	8001d88 <MouseMode+0xb0>
 8001d80:	4b41      	ldr	r3, [pc, #260]	; (8001e88 <MouseMode+0x1b0>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d008      	beq.n	8001d9a <MouseMode+0xc2>
	{
		update = 1;
 8001d88:	4b40      	ldr	r3, [pc, #256]	; (8001e8c <MouseMode+0x1b4>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	701a      	strb	r2, [r3, #0]
		Wheel = 0;
 8001d8e:	4b3d      	ldr	r3, [pc, #244]	; (8001e84 <MouseMode+0x1ac>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
		Button = 0;
 8001d94:	4b3c      	ldr	r3, [pc, #240]	; (8001e88 <MouseMode+0x1b0>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	701a      	strb	r2, [r3, #0]
	}



	//Preverja pritisnjenost posameznih tipk na miskotu
	if(KBD_get_button_state(BTN_UP) == BTN_SIG_VALUE_PRESSED)
 8001d9a:	2005      	movs	r0, #5
 8001d9c:	f008 f980 	bl	800a0a0 <KBD_get_button_state>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d105      	bne.n	8001db2 <MouseMode+0xda>
	{
		Wheel = 1;				//
 8001da6:	4b37      	ldr	r3, [pc, #220]	; (8001e84 <MouseMode+0x1ac>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	701a      	strb	r2, [r3, #0]
		//SendKeyCode(0x52);	//Polje tipko tipkovnice Arrow up //Lepsi scroll na telefonu
		HAL_Delay(50); 			//Ni uporabno brez delaya.. scrolla prehitr
 8001dac:	2032      	movs	r0, #50	; 0x32
 8001dae:	f000 ff9f 	bl	8002cf0 <HAL_Delay>
	}
	if(KBD_get_button_state(BTN_DOWN) == BTN_SIG_VALUE_PRESSED)
 8001db2:	2004      	movs	r0, #4
 8001db4:	f008 f974 	bl	800a0a0 <KBD_get_button_state>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d105      	bne.n	8001dca <MouseMode+0xf2>
	{
		Wheel = -1;
 8001dbe:	4b31      	ldr	r3, [pc, #196]	; (8001e84 <MouseMode+0x1ac>)
 8001dc0:	22ff      	movs	r2, #255	; 0xff
 8001dc2:	701a      	strb	r2, [r3, #0]
		//SendKeyCode(0x51);	//Polje tipko tipkovnice Arrow down	//Lepsi scroll na telefonu
		HAL_Delay(50);			//Ni uporabno brez delaya.. scrolla prehitr
 8001dc4:	2032      	movs	r0, #50	; 0x32
 8001dc6:	f000 ff93 	bl	8002cf0 <HAL_Delay>
	}
	if(KBD_get_button_state(BTN_LEFT) == BTN_SIG_VALUE_PRESSED)
 8001dca:	2003      	movs	r0, #3
 8001dcc:	f008 f968 	bl	800a0a0 <KBD_get_button_state>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d102      	bne.n	8001ddc <MouseMode+0x104>
	{
		Button = BP_MOUSE_BTN_LEFT;			//0x01 == Left click
 8001dd6:	4b2c      	ldr	r3, [pc, #176]	; (8001e88 <MouseMode+0x1b0>)
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]
	}
	if(KBD_get_button_state(BTN_RIGHT) == BTN_SIG_VALUE_PRESSED)
 8001ddc:	2002      	movs	r0, #2
 8001dde:	f008 f95f 	bl	800a0a0 <KBD_get_button_state>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d102      	bne.n	8001dee <MouseMode+0x116>
	{
		Button = BP_MOUSE_BTN_RIGHT;			//0x01 == Right click
 8001de8:	4b27      	ldr	r3, [pc, #156]	; (8001e88 <MouseMode+0x1b0>)
 8001dea:	2202      	movs	r2, #2
 8001dec:	701a      	strb	r2, [r3, #0]
	}
	if(KBD_get_button_state(BTN_OK) == BTN_SIG_VALUE_PRESSED)
 8001dee:	2001      	movs	r0, #1
 8001df0:	f008 f956 	bl	800a0a0 <KBD_get_button_state>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d102      	bne.n	8001e00 <MouseMode+0x128>
	{
		Button = BP_MOUSE_BTN_MIDDLE;
 8001dfa:	4b23      	ldr	r3, [pc, #140]	; (8001e88 <MouseMode+0x1b0>)
 8001dfc:	2204      	movs	r2, #4
 8001dfe:	701a      	strb	r2, [r3, #0]
	}
	if(KBD_get_button_state(BTN_ESC) == BTN_SIG_VALUE_PRESSED)
 8001e00:	2000      	movs	r0, #0
 8001e02:	f008 f94d 	bl	800a0a0 <KBD_get_button_state>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d102      	bne.n	8001e12 <MouseMode+0x13a>
	{
		Mode = 2; 	//Gumb esc premakne mode na Keyboard mode
 8001e0c:	4b20      	ldr	r3, [pc, #128]	; (8001e90 <MouseMode+0x1b8>)
 8001e0e:	2202      	movs	r2, #2
 8001e10:	701a      	strb	r2, [r3, #0]
	}


	if(MoveX || MoveY || Button || Wheel || update) 		//Preveri ali je sploh potrebno poiljati premik
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d110      	bne.n	8001e3c <MouseMode+0x164>
 8001e1a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10c      	bne.n	8001e3c <MouseMode+0x164>
 8001e22:	4b19      	ldr	r3, [pc, #100]	; (8001e88 <MouseMode+0x1b0>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d108      	bne.n	8001e3c <MouseMode+0x164>
 8001e2a:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <MouseMode+0x1ac>)
 8001e2c:	f993 3000 	ldrsb.w	r3, [r3]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d103      	bne.n	8001e3c <MouseMode+0x164>
 8001e34:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <MouseMode+0x1b4>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d016      	beq.n	8001e6a <MouseMode+0x192>
	{
		LED_on(0);											//Led 0 Se prige ko se nekaj polje
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f007 fdc3 	bl	80099c8 <LED_on>
		MouseMoveClickWheel(MoveX, MoveY, Button, Wheel); 	//Polji pakez za miko
 8001e42:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <MouseMode+0x1b0>)
 8001e44:	781a      	ldrb	r2, [r3, #0]
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <MouseMode+0x1ac>)
 8001e48:	f993 3000 	ldrsb.w	r3, [r3]
 8001e4c:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8001e50:	f997 0007 	ldrsb.w	r0, [r7, #7]
 8001e54:	f007 fc60 	bl	8009718 <MouseMoveClickWheel>
		HAL_Delay(8);										//Bluetooth umira e poiljamo prehitro
 8001e58:	2008      	movs	r0, #8
 8001e5a:	f000 ff49 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8001e5e:	2000      	movs	r0, #0
 8001e60:	f007 fdca 	bl	80099f8 <LED_off>
		update = 0;
 8001e64:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <MouseMode+0x1b4>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	701a      	strb	r2, [r3, #0]
	}
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	f3af 8000 	nop.w
 8001e78:	9999999a 	.word	0x9999999a
 8001e7c:	3ff99999 	.word	0x3ff99999
 8001e80:	66666667 	.word	0x66666667
 8001e84:	200004e3 	.word	0x200004e3
 8001e88:	200004e4 	.word	0x200004e4
 8001e8c:	200004e5 	.word	0x200004e5
 8001e90:	200004e2 	.word	0x200004e2

08001e94 <MusicMode>:


void MusicMode()
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
	int8_t JoyposX = JOY_get_axis_position(X);
 8001e9a:	2000      	movs	r0, #0
 8001e9c:	f007 ffda 	bl	8009e54 <JOY_get_axis_position>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	71fb      	strb	r3, [r7, #7]
	int8_t JoyposY = JOY_get_axis_position(Y);
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	f007 ffd5 	bl	8009e54 <JOY_get_axis_position>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71bb      	strb	r3, [r7, #6]
	static uint8_t XisInRange = 0;

	if(JoyposX >= 80 || JoyposX <= 20)	//Pozicija za X
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	2b4f      	cmp	r3, #79	; 0x4f
 8001eb4:	dc03      	bgt.n	8001ebe <MusicMode+0x2a>
 8001eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eba:	2b14      	cmp	r3, #20
 8001ebc:	dc1b      	bgt.n	8001ef6 <MusicMode+0x62>
	{
		if(XisInRange == 0)
 8001ebe:	4b6d      	ldr	r3, [pc, #436]	; (8002074 <MusicMode+0x1e0>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d121      	bne.n	8001f0a <MusicMode+0x76>
		{
			//Ko se premaknemo v obmoje
			LED_on(0);
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	f007 fd7e 	bl	80099c8 <LED_on>
			if(JoyposX >= 80) //ko je joy na desni
 8001ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed0:	2b4f      	cmp	r3, #79	; 0x4f
 8001ed2:	dd04      	ble.n	8001ede <MusicMode+0x4a>
			{
				SendDataByte(0x01, 0x00);	//Scan next track
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	f007 fc4a 	bl	8009770 <SendDataByte>
 8001edc:	e007      	b.n	8001eee <MusicMode+0x5a>
			}
			else if(JoyposX <= 20)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	2b14      	cmp	r3, #20
 8001ee4:	dc03      	bgt.n	8001eee <MusicMode+0x5a>
			{
				SendDataByte(0x02, 0x00);	//Scan prev track
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	2002      	movs	r0, #2
 8001eea:	f007 fc41 	bl	8009770 <SendDataByte>
			}
		XisInRange = 1;
 8001eee:	4b61      	ldr	r3, [pc, #388]	; (8002074 <MusicMode+0x1e0>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
		if(XisInRange == 0)
 8001ef4:	e009      	b.n	8001f0a <MusicMode+0x76>
		}
	}
	else
	{
		if(XisInRange)
 8001ef6:	4b5f      	ldr	r3, [pc, #380]	; (8002074 <MusicMode+0x1e0>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d005      	beq.n	8001f0a <MusicMode+0x76>
		{
			// ko se premaknemo izven obmoja
			LED_off(0);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f007 fd7a 	bl	80099f8 <LED_off>
			XisInRange = 0;
 8001f04:	4b5b      	ldr	r3, [pc, #364]	; (8002074 <MusicMode+0x1e0>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
		}
	}

	if(JoyposY >= 80)		//Pozicija za Y
 8001f0a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f0e:	2b4f      	cmp	r3, #79	; 0x4f
 8001f10:	dd0d      	ble.n	8001f2e <MusicMode+0x9a>
	{
		LED_on(0);
 8001f12:	2000      	movs	r0, #0
 8001f14:	f007 fd58 	bl	80099c8 <LED_on>
		SendDataByte(0x00, 0x10);	//Volume Up
 8001f18:	2110      	movs	r1, #16
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f007 fc28 	bl	8009770 <SendDataByte>
		HAL_Delay(150);		//Da ne gre prehitr volume
 8001f20:	2096      	movs	r0, #150	; 0x96
 8001f22:	f000 fee5 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8001f26:	2000      	movs	r0, #0
 8001f28:	f007 fd66 	bl	80099f8 <LED_off>
 8001f2c:	e010      	b.n	8001f50 <MusicMode+0xbc>
	}else if(JoyposY <= 20)	//Pozicija za Y
 8001f2e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f32:	2b14      	cmp	r3, #20
 8001f34:	dc0c      	bgt.n	8001f50 <MusicMode+0xbc>
	{
		LED_on(0);
 8001f36:	2000      	movs	r0, #0
 8001f38:	f007 fd46 	bl	80099c8 <LED_on>
		SendDataByte(0x00, 0x20);	//Volume Down
 8001f3c:	2120      	movs	r1, #32
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f007 fc16 	bl	8009770 <SendDataByte>
		HAL_Delay(150);				//Da ne gre prehitr volume
 8001f44:	2096      	movs	r0, #150	; 0x96
 8001f46:	f000 fed3 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f007 fd54 	bl	80099f8 <LED_off>
	}


	buttons_enum_t pressed_key = KBD_get_pressed_key();		//Pregleda gumbe
 8001f50:	f008 f888 	bl	800a064 <KBD_get_pressed_key>
 8001f54:	4603      	mov	r3, r0
 8001f56:	717b      	strb	r3, [r7, #5]
	switch(pressed_key)
 8001f58:	797b      	ldrb	r3, [r7, #5]
 8001f5a:	2b05      	cmp	r3, #5
 8001f5c:	f200 8085 	bhi.w	800206a <MusicMode+0x1d6>
 8001f60:	a201      	add	r2, pc, #4	; (adr r2, 8001f68 <MusicMode+0xd4>)
 8001f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f66:	bf00      	nop
 8001f68:	08002063 	.word	0x08002063
 8001f6c:	08001fa9 	.word	0x08001fa9
 8001f70:	08001f9f 	.word	0x08001f9f
 8001f74:	08001f95 	.word	0x08001f95
 8001f78:	08001f8b 	.word	0x08001f8b
 8001f7c:	08001f81 	.word	0x08001f81
	{
	case BTN_UP:
		SendDataByte(0x00, 0x80);	//Play/pause
 8001f80:	2180      	movs	r1, #128	; 0x80
 8001f82:	2000      	movs	r0, #0
 8001f84:	f007 fbf4 	bl	8009770 <SendDataByte>
		break;
 8001f88:	e070      	b.n	800206c <MusicMode+0x1d8>
	case BTN_DOWN:
		SendDataByte(0x00, 0x40);	//Mute
 8001f8a:	2140      	movs	r1, #64	; 0x40
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f007 fbef 	bl	8009770 <SendDataByte>
		break;
 8001f92:	e06b      	b.n	800206c <MusicMode+0x1d8>
	case BTN_LEFT:
		SendDataByte(0x80, 0x00);	//Open Browser
 8001f94:	2100      	movs	r1, #0
 8001f96:	2080      	movs	r0, #128	; 0x80
 8001f98:	f007 fbea 	bl	8009770 <SendDataByte>
		break;
 8001f9c:	e066      	b.n	800206c <MusicMode+0x1d8>
	case BTN_RIGHT:
		SendDataByte(0x00, 0x01);	//Home
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f007 fbe5 	bl	8009770 <SendDataByte>
		break;
 8001fa6:	e061      	b.n	800206c <MusicMode+0x1d8>
	case BTN_OK:
		//SendDataByte(0x04, 0x00);	//Stop music
#define MyDelay 300
		LED_on(0);
 8001fa8:	2000      	movs	r0, #0
 8001faa:	f007 fd0d 	bl	80099c8 <LED_on>
		SendString("MiSKa3\n");
 8001fae:	4832      	ldr	r0, [pc, #200]	; (8002078 <MusicMode+0x1e4>)
 8001fb0:	f007 fc48 	bl	8009844 <SendString>
		HAL_Delay(MyDelay);
 8001fb4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001fb8:	f000 fe9a 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f007 fd1b 	bl	80099f8 <LED_off>
		HAL_Delay(MyDelay);
 8001fc2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001fc6:	f000 fe93 	bl	8002cf0 <HAL_Delay>
		LED_on(0);
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f007 fcfc 	bl	80099c8 <LED_on>
		SendString("By: Rok Plesko ");
 8001fd0:	482a      	ldr	r0, [pc, #168]	; (800207c <MusicMode+0x1e8>)
 8001fd2:	f007 fc37 	bl	8009844 <SendString>
		HAL_Delay(MyDelay);
 8001fd6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001fda:	f000 fe89 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8001fde:	2000      	movs	r0, #0
 8001fe0:	f007 fd0a 	bl	80099f8 <LED_off>
		HAL_Delay(MyDelay);
 8001fe4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001fe8:	f000 fe82 	bl	8002cf0 <HAL_Delay>
		LED_on(0);
 8001fec:	2000      	movs	r0, #0
 8001fee:	f007 fceb 	bl	80099c8 <LED_on>
		SendString("vss IKT\n");
 8001ff2:	4823      	ldr	r0, [pc, #140]	; (8002080 <MusicMode+0x1ec>)
 8001ff4:	f007 fc26 	bl	8009844 <SendString>
		HAL_Delay(MyDelay);
 8001ff8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001ffc:	f000 fe78 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8002000:	2000      	movs	r0, #0
 8002002:	f007 fcf9 	bl	80099f8 <LED_off>
		HAL_Delay(MyDelay);
 8002006:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800200a:	f000 fe71 	bl	8002cf0 <HAL_Delay>
		LED_on(0);
 800200e:	2000      	movs	r0, #0
 8002010:	f007 fcda 	bl	80099c8 <LED_on>
		SendString("FE UNI LJ - 1.7.2022\n");
 8002014:	481b      	ldr	r0, [pc, #108]	; (8002084 <MusicMode+0x1f0>)
 8002016:	f007 fc15 	bl	8009844 <SendString>
		HAL_Delay(MyDelay);
 800201a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800201e:	f000 fe67 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8002022:	2000      	movs	r0, #0
 8002024:	f007 fce8 	bl	80099f8 <LED_off>
		HAL_Delay(MyDelay);
 8002028:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800202c:	f000 fe60 	bl	8002cf0 <HAL_Delay>
		LED_on(0);
 8002030:	2000      	movs	r0, #0
 8002032:	f007 fcc9 	bl	80099c8 <LED_on>
		SendString("main.rokplesko");
 8002036:	4814      	ldr	r0, [pc, #80]	; (8002088 <MusicMode+0x1f4>)
 8002038:	f007 fc04 	bl	8009844 <SendString>
		HAL_Delay(MyDelay);
 800203c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002040:	f000 fe56 	bl	8002cf0 <HAL_Delay>
		SendString("@gmail.com\n\n");
 8002044:	4811      	ldr	r0, [pc, #68]	; (800208c <MusicMode+0x1f8>)
 8002046:	f007 fbfd 	bl	8009844 <SendString>
		HAL_Delay(MyDelay);
 800204a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800204e:	f000 fe4f 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8002052:	2000      	movs	r0, #0
 8002054:	f007 fcd0 	bl	80099f8 <LED_off>
		HAL_Delay(MyDelay);
 8002058:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800205c:	f000 fe48 	bl	8002cf0 <HAL_Delay>




		break;
 8002060:	e004      	b.n	800206c <MusicMode+0x1d8>
	case BTN_ESC:
		Mode = 1;
 8002062:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <MusicMode+0x1fc>)
 8002064:	2201      	movs	r2, #1
 8002066:	701a      	strb	r2, [r3, #0]
		break;
 8002068:	e000      	b.n	800206c <MusicMode+0x1d8>
	default:
		break;
 800206a:	bf00      	nop
	}
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	200004e6 	.word	0x200004e6
 8002078:	0800bc18 	.word	0x0800bc18
 800207c:	0800bc20 	.word	0x0800bc20
 8002080:	0800bc30 	.word	0x0800bc30
 8002084:	0800bc3c 	.word	0x0800bc3c
 8002088:	0800bc54 	.word	0x0800bc54
 800208c:	0800bc64 	.word	0x0800bc64
 8002090:	200004e2 	.word	0x200004e2

08002094 <KeyboardMode>:
                   'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '9', '8', '7', '6', '5', '4', '3', '2', '1', '0'//, '@', ';', ',', '.'
                  };
uint8_t TableLen = sizeof(keyTable) - 1; //to bi se verjetno lah bols nardil

void KeyboardMode()
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
	int8_t JoyposX = JOY_get_axis_position(X);
 800209a:	2000      	movs	r0, #0
 800209c:	f007 feda 	bl	8009e54 <JOY_get_axis_position>
 80020a0:	4603      	mov	r3, r0
 80020a2:	71fb      	strb	r3, [r7, #7]
	int8_t JoyposY = JOY_get_axis_position(Y);
 80020a4:	2001      	movs	r0, #1
 80020a6:	f007 fed5 	bl	8009e54 <JOY_get_axis_position>
 80020aa:	4603      	mov	r3, r0
 80020ac:	71bb      	strb	r3, [r7, #6]
	static int8_t tablePos = 0;
	static uint8_t spaceRepet = 1;
	static uint16_t CharsInRow = 0;
	static uint8_t BkSpce = 0;

	OldPos = CurrentPos;
 80020ae:	4bb9      	ldr	r3, [pc, #740]	; (8002394 <KeyboardMode+0x300>)
 80020b0:	781a      	ldrb	r2, [r3, #0]
 80020b2:	4bb9      	ldr	r3, [pc, #740]	; (8002398 <KeyboardMode+0x304>)
 80020b4:	701a      	strb	r2, [r3, #0]

	if(JoyposY <= 20)			//Preverja v katerem ekstremu je joystick
 80020b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80020ba:	2b14      	cmp	r3, #20
 80020bc:	dc03      	bgt.n	80020c6 <KeyboardMode+0x32>
		CurrentPos = DOWN;
 80020be:	4bb5      	ldr	r3, [pc, #724]	; (8002394 <KeyboardMode+0x300>)
 80020c0:	2202      	movs	r2, #2
 80020c2:	701a      	strb	r2, [r3, #0]
 80020c4:	e01a      	b.n	80020fc <KeyboardMode+0x68>
	else if(JoyposY >= 80)
 80020c6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80020ca:	2b4f      	cmp	r3, #79	; 0x4f
 80020cc:	dd03      	ble.n	80020d6 <KeyboardMode+0x42>
		CurrentPos = UP;
 80020ce:	4bb1      	ldr	r3, [pc, #708]	; (8002394 <KeyboardMode+0x300>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	701a      	strb	r2, [r3, #0]
 80020d4:	e012      	b.n	80020fc <KeyboardMode+0x68>
	else if(JoyposX >= 80)
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	2b4f      	cmp	r3, #79	; 0x4f
 80020dc:	dd03      	ble.n	80020e6 <KeyboardMode+0x52>
		CurrentPos = RIGHT;
 80020de:	4bad      	ldr	r3, [pc, #692]	; (8002394 <KeyboardMode+0x300>)
 80020e0:	2204      	movs	r2, #4
 80020e2:	701a      	strb	r2, [r3, #0]
 80020e4:	e00a      	b.n	80020fc <KeyboardMode+0x68>
	else if(JoyposX <= 20)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	2b14      	cmp	r3, #20
 80020ec:	dc03      	bgt.n	80020f6 <KeyboardMode+0x62>
		CurrentPos = LEFT;
 80020ee:	4ba9      	ldr	r3, [pc, #676]	; (8002394 <KeyboardMode+0x300>)
 80020f0:	2203      	movs	r2, #3
 80020f2:	701a      	strb	r2, [r3, #0]
 80020f4:	e002      	b.n	80020fc <KeyboardMode+0x68>
	else
		CurrentPos = MID;
 80020f6:	4ba7      	ldr	r3, [pc, #668]	; (8002394 <KeyboardMode+0x300>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]

	if(OldPos != CurrentPos)	//Preverja ali je joystick v novem extremu
 80020fc:	4ba6      	ldr	r3, [pc, #664]	; (8002398 <KeyboardMode+0x304>)
 80020fe:	781a      	ldrb	r2, [r3, #0]
 8002100:	4ba4      	ldr	r3, [pc, #656]	; (8002394 <KeyboardMode+0x300>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	429a      	cmp	r2, r3
 8002106:	d002      	beq.n	800210e <KeyboardMode+0x7a>
	{
		CharsInRow = 0;
 8002108:	4ba4      	ldr	r3, [pc, #656]	; (800239c <KeyboardMode+0x308>)
 800210a:	2200      	movs	r2, #0
 800210c:	801a      	strh	r2, [r3, #0]
	}


	switch(CurrentPos)			//Izvaja kodo posameznega ekstrema
 800210e:	4ba1      	ldr	r3, [pc, #644]	; (8002394 <KeyboardMode+0x300>)
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	2b04      	cmp	r3, #4
 8002114:	f200 8100 	bhi.w	8002318 <KeyboardMode+0x284>
 8002118:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <KeyboardMode+0x8c>)
 800211a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211e:	bf00      	nop
 8002120:	08002319 	.word	0x08002319
 8002124:	08002135 	.word	0x08002135
 8002128:	080021d1 	.word	0x080021d1
 800212c:	0800226f 	.word	0x0800226f
 8002130:	080022cf 	.word	0x080022cf
	{
	case UP:
		tablePos --;
 8002134:	4b9a      	ldr	r3, [pc, #616]	; (80023a0 <KeyboardMode+0x30c>)
 8002136:	f993 3000 	ldrsb.w	r3, [r3]
 800213a:	b2db      	uxtb	r3, r3
 800213c:	3b01      	subs	r3, #1
 800213e:	b2db      	uxtb	r3, r3
 8002140:	b25a      	sxtb	r2, r3
 8002142:	4b97      	ldr	r3, [pc, #604]	; (80023a0 <KeyboardMode+0x30c>)
 8002144:	701a      	strb	r2, [r3, #0]
		CharsInRow ++;
 8002146:	4b95      	ldr	r3, [pc, #596]	; (800239c <KeyboardMode+0x308>)
 8002148:	881b      	ldrh	r3, [r3, #0]
 800214a:	3301      	adds	r3, #1
 800214c:	b29a      	uxth	r2, r3
 800214e:	4b93      	ldr	r3, [pc, #588]	; (800239c <KeyboardMode+0x308>)
 8002150:	801a      	strh	r2, [r3, #0]
		if(tablePos <= 0)		//Za primer ko pride do preliva znakov
 8002152:	4b93      	ldr	r3, [pc, #588]	; (80023a0 <KeyboardMode+0x30c>)
 8002154:	f993 3000 	ldrsb.w	r3, [r3]
 8002158:	2b00      	cmp	r3, #0
 800215a:	dc04      	bgt.n	8002166 <KeyboardMode+0xd2>
			tablePos = TableLen;
 800215c:	4b91      	ldr	r3, [pc, #580]	; (80023a4 <KeyboardMode+0x310>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b25a      	sxtb	r2, r3
 8002162:	4b8f      	ldr	r3, [pc, #572]	; (80023a0 <KeyboardMode+0x30c>)
 8002164:	701a      	strb	r2, [r3, #0]
		if(spaceRepet < 3 || BkSpce)			//V primeru da je bil pred tem poslan Enter ne pobrie tega znaka (Entra)
 8002166:	4b90      	ldr	r3, [pc, #576]	; (80023a8 <KeyboardMode+0x314>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d903      	bls.n	8002176 <KeyboardMode+0xe2>
 800216e:	4b8f      	ldr	r3, [pc, #572]	; (80023ac <KeyboardMode+0x318>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <KeyboardMode+0xe8>
			SendChar((char) 8);			//Send backspace
 8002176:	2008      	movs	r0, #8
 8002178:	f007 fb8c 	bl	8009894 <SendChar>
		spaceRepet = 0;
 800217c:	4b8a      	ldr	r3, [pc, #552]	; (80023a8 <KeyboardMode+0x314>)
 800217e:	2200      	movs	r2, #0
 8002180:	701a      	strb	r2, [r3, #0]
		BkSpce = 0;
 8002182:	4b8a      	ldr	r3, [pc, #552]	; (80023ac <KeyboardMode+0x318>)
 8002184:	2200      	movs	r2, #0
 8002186:	701a      	strb	r2, [r3, #0]
		SendCharAddr(&keyTable[tablePos]);
 8002188:	4b85      	ldr	r3, [pc, #532]	; (80023a0 <KeyboardMode+0x30c>)
 800218a:	f993 3000 	ldrsb.w	r3, [r3]
 800218e:	461a      	mov	r2, r3
 8002190:	4b87      	ldr	r3, [pc, #540]	; (80023b0 <KeyboardMode+0x31c>)
 8002192:	4413      	add	r3, r2
 8002194:	4618      	mov	r0, r3
 8002196:	f007 fb6b 	bl	8009870 <SendCharAddr>
		LED_on(0);
 800219a:	2000      	movs	r0, #0
 800219c:	f007 fc14 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 80021a0:	2005      	movs	r0, #5
 80021a2:	f000 fda5 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 80021a6:	2000      	movs	r0, #0
 80021a8:	f007 fc26 	bl	80099f8 <LED_off>
		HAL_Delay((250 - (CharsInRow * 30) > 100) ? 250 - (CharsInRow * 30) : 100); 	//To je samo fancy nain postopnega zmansevanja
 80021ac:	4b7b      	ldr	r3, [pc, #492]	; (800239c <KeyboardMode+0x308>)
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	461a      	mov	r2, r3
 80021b2:	4613      	mov	r3, r2
 80021b4:	0112      	lsls	r2, r2, #4
 80021b6:	1a9b      	subs	r3, r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	461a      	mov	r2, r3
 80021bc:	f06f 0395 	mvn.w	r3, #149	; 0x95
 80021c0:	4293      	cmp	r3, r2
 80021c2:	bfb8      	it	lt
 80021c4:	4613      	movlt	r3, r2
 80021c6:	33fa      	adds	r3, #250	; 0xfa
 80021c8:	4618      	mov	r0, r3
 80021ca:	f000 fd91 	bl	8002cf0 <HAL_Delay>
		break;																				//delaya ampak da ima mejo
 80021ce:	e0a3      	b.n	8002318 <KeyboardMode+0x284>

	case DOWN:						//Joystick dol pobrie trenutni znak in ga zamenja z njegovim naslednikom (iz keyTable)
		tablePos ++;
 80021d0:	4b73      	ldr	r3, [pc, #460]	; (80023a0 <KeyboardMode+0x30c>)
 80021d2:	f993 3000 	ldrsb.w	r3, [r3]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	3301      	adds	r3, #1
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	b25a      	sxtb	r2, r3
 80021de:	4b70      	ldr	r3, [pc, #448]	; (80023a0 <KeyboardMode+0x30c>)
 80021e0:	701a      	strb	r2, [r3, #0]
		CharsInRow ++;
 80021e2:	4b6e      	ldr	r3, [pc, #440]	; (800239c <KeyboardMode+0x308>)
 80021e4:	881b      	ldrh	r3, [r3, #0]
 80021e6:	3301      	adds	r3, #1
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	4b6c      	ldr	r3, [pc, #432]	; (800239c <KeyboardMode+0x308>)
 80021ec:	801a      	strh	r2, [r3, #0]
		if(tablePos > TableLen)		//Za primer ko pride do preliva znakov
 80021ee:	4b6c      	ldr	r3, [pc, #432]	; (80023a0 <KeyboardMode+0x30c>)
 80021f0:	f993 3000 	ldrsb.w	r3, [r3]
 80021f4:	461a      	mov	r2, r3
 80021f6:	4b6b      	ldr	r3, [pc, #428]	; (80023a4 <KeyboardMode+0x310>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	dd02      	ble.n	8002204 <KeyboardMode+0x170>
			tablePos = 1;
 80021fe:	4b68      	ldr	r3, [pc, #416]	; (80023a0 <KeyboardMode+0x30c>)
 8002200:	2201      	movs	r2, #1
 8002202:	701a      	strb	r2, [r3, #0]
		if(spaceRepet < 3 || BkSpce)			//V primeru da je bil pred tem poslan Enter ne pobrie tega znaka (Entra)
 8002204:	4b68      	ldr	r3, [pc, #416]	; (80023a8 <KeyboardMode+0x314>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b02      	cmp	r3, #2
 800220a:	d903      	bls.n	8002214 <KeyboardMode+0x180>
 800220c:	4b67      	ldr	r3, [pc, #412]	; (80023ac <KeyboardMode+0x318>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <KeyboardMode+0x186>
			SendChar((char) 8);			//Send backspace
 8002214:	2008      	movs	r0, #8
 8002216:	f007 fb3d 	bl	8009894 <SendChar>
		spaceRepet = 0;
 800221a:	4b63      	ldr	r3, [pc, #396]	; (80023a8 <KeyboardMode+0x314>)
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
		BkSpce = 0;
 8002220:	4b62      	ldr	r3, [pc, #392]	; (80023ac <KeyboardMode+0x318>)
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
		SendCharAddr(&keyTable[tablePos]);
 8002226:	4b5e      	ldr	r3, [pc, #376]	; (80023a0 <KeyboardMode+0x30c>)
 8002228:	f993 3000 	ldrsb.w	r3, [r3]
 800222c:	461a      	mov	r2, r3
 800222e:	4b60      	ldr	r3, [pc, #384]	; (80023b0 <KeyboardMode+0x31c>)
 8002230:	4413      	add	r3, r2
 8002232:	4618      	mov	r0, r3
 8002234:	f007 fb1c 	bl	8009870 <SendCharAddr>
		LED_on(0);
 8002238:	2000      	movs	r0, #0
 800223a:	f007 fbc5 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 800223e:	2005      	movs	r0, #5
 8002240:	f000 fd56 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8002244:	2000      	movs	r0, #0
 8002246:	f007 fbd7 	bl	80099f8 <LED_off>
		HAL_Delay((250 - (CharsInRow * 30) > 100) ? 250 - (CharsInRow * 30) : 100); 	//To je samo fancy nain postopnega zmansevanja
 800224a:	4b54      	ldr	r3, [pc, #336]	; (800239c <KeyboardMode+0x308>)
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	461a      	mov	r2, r3
 8002250:	4613      	mov	r3, r2
 8002252:	0112      	lsls	r2, r2, #4
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	461a      	mov	r2, r3
 800225a:	f06f 0395 	mvn.w	r3, #149	; 0x95
 800225e:	4293      	cmp	r3, r2
 8002260:	bfb8      	it	lt
 8002262:	4613      	movlt	r3, r2
 8002264:	33fa      	adds	r3, #250	; 0xfa
 8002266:	4618      	mov	r0, r3
 8002268:	f000 fd42 	bl	8002cf0 <HAL_Delay>
		break;																				//delaya ampak da ima mejo
 800226c:	e054      	b.n	8002318 <KeyboardMode+0x284>

	case LEFT:					//Joystick v levo pobrise zadnji znak (lahko se ga tudi zadrzi)
		spaceRepet = 0;
 800226e:	4b4e      	ldr	r3, [pc, #312]	; (80023a8 <KeyboardMode+0x314>)
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
		BkSpce ++;
 8002274:	4b4d      	ldr	r3, [pc, #308]	; (80023ac <KeyboardMode+0x318>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	3301      	adds	r3, #1
 800227a:	b2da      	uxtb	r2, r3
 800227c:	4b4b      	ldr	r3, [pc, #300]	; (80023ac <KeyboardMode+0x318>)
 800227e:	701a      	strb	r2, [r3, #0]
		CharsInRow ++;
 8002280:	4b46      	ldr	r3, [pc, #280]	; (800239c <KeyboardMode+0x308>)
 8002282:	881b      	ldrh	r3, [r3, #0]
 8002284:	3301      	adds	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	4b44      	ldr	r3, [pc, #272]	; (800239c <KeyboardMode+0x308>)
 800228a:	801a      	strh	r2, [r3, #0]
		tablePos = 0;						//Ob pisanju novega znaka se pozicija v tebeli postavi na zaetek
 800228c:	4b44      	ldr	r3, [pc, #272]	; (80023a0 <KeyboardMode+0x30c>)
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]
		SendKeyCode(0x2a);		//Send backspace
 8002292:	202a      	movs	r0, #42	; 0x2a
 8002294:	f007 fac4 	bl	8009820 <SendKeyCode>
		LED_on(0);
 8002298:	2000      	movs	r0, #0
 800229a:	f007 fb95 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 800229e:	2005      	movs	r0, #5
 80022a0:	f000 fd26 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 80022a4:	2000      	movs	r0, #0
 80022a6:	f007 fba7 	bl	80099f8 <LED_off>
		HAL_Delay((250 - (CharsInRow * 30) > 50) ? 250 - (CharsInRow * 30) : 50);		//Fancy delay
 80022aa:	4b3c      	ldr	r3, [pc, #240]	; (800239c <KeyboardMode+0x308>)
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	461a      	mov	r2, r3
 80022b0:	4613      	mov	r3, r2
 80022b2:	0112      	lsls	r2, r2, #4
 80022b4:	1a9b      	subs	r3, r3, r2
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	461a      	mov	r2, r3
 80022ba:	f06f 03c7 	mvn.w	r3, #199	; 0xc7
 80022be:	4293      	cmp	r3, r2
 80022c0:	bfb8      	it	lt
 80022c2:	4613      	movlt	r3, r2
 80022c4:	33fa      	adds	r3, #250	; 0xfa
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 fd12 	bl	8002cf0 <HAL_Delay>
		break;
 80022cc:	e024      	b.n	8002318 <KeyboardMode+0x284>

	case RIGHT:
		if(OldPos == MID)
 80022ce:	4b32      	ldr	r3, [pc, #200]	; (8002398 <KeyboardMode+0x304>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d11f      	bne.n	8002316 <KeyboardMode+0x282>
		{
			tablePos = 0;						//Ob pisanju novega znaka se pozicija v tebeli postavi na zaetek
 80022d6:	4b32      	ldr	r3, [pc, #200]	; (80023a0 <KeyboardMode+0x30c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	701a      	strb	r2, [r3, #0]
			spaceRepet ++;						//stetje zaporednih presledkov
 80022dc:	4b32      	ldr	r3, [pc, #200]	; (80023a8 <KeyboardMode+0x314>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	3301      	adds	r3, #1
 80022e2:	b2da      	uxtb	r2, r3
 80022e4:	4b30      	ldr	r3, [pc, #192]	; (80023a8 <KeyboardMode+0x314>)
 80022e6:	701a      	strb	r2, [r3, #0]
			BkSpce = 0;
 80022e8:	4b30      	ldr	r3, [pc, #192]	; (80023ac <KeyboardMode+0x318>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
			if(spaceRepet <= 3)
 80022ee:	4b2e      	ldr	r3, [pc, #184]	; (80023a8 <KeyboardMode+0x314>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	2b03      	cmp	r3, #3
 80022f4:	d803      	bhi.n	80022fe <KeyboardMode+0x26a>
			{
				SendCharAddr(&keyTable[0]); 	//Polje prvi znak ki je 'SPACE'
 80022f6:	482e      	ldr	r0, [pc, #184]	; (80023b0 <KeyboardMode+0x31c>)
 80022f8:	f007 faba 	bl	8009870 <SendCharAddr>
 80022fc:	e002      	b.n	8002304 <KeyboardMode+0x270>
			}else
			{
				SendChar((char) 13);			//Polje CR znak ki se obnaa kot enter
 80022fe:	200d      	movs	r0, #13
 8002300:	f007 fac8 	bl	8009894 <SendChar>
			}
			LED_on(0);
 8002304:	2000      	movs	r0, #0
 8002306:	f007 fb5f 	bl	80099c8 <LED_on>
			HAL_Delay(5);
 800230a:	2005      	movs	r0, #5
 800230c:	f000 fcf0 	bl	8002cf0 <HAL_Delay>
			LED_off(0);
 8002310:	2000      	movs	r0, #0
 8002312:	f007 fb71 	bl	80099f8 <LED_off>
		}
		break;
 8002316:	bf00      	nop

	case MID:
		break;
	}

	buttons_enum_t pressed_key = KBD_get_pressed_key();		//Pregleda gumbe
 8002318:	f007 fea4 	bl	800a064 <KBD_get_pressed_key>
 800231c:	4603      	mov	r3, r0
 800231e:	717b      	strb	r3, [r7, #5]
	switch(pressed_key)
 8002320:	797b      	ldrb	r3, [r7, #5]
 8002322:	2b05      	cmp	r3, #5
 8002324:	d869      	bhi.n	80023fa <KeyboardMode+0x366>
 8002326:	a201      	add	r2, pc, #4	; (adr r2, 800232c <KeyboardMode+0x298>)
 8002328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800232c:	080023f5 	.word	0x080023f5
 8002330:	080023cf 	.word	0x080023cf
 8002334:	080023b5 	.word	0x080023b5
 8002338:	08002379 	.word	0x08002379
 800233c:	0800235f 	.word	0x0800235f
 8002340:	08002345 	.word	0x08002345
	{
	case BTN_UP:
		SendKeyCode(0x52);
 8002344:	2052      	movs	r0, #82	; 0x52
 8002346:	f007 fa6b 	bl	8009820 <SendKeyCode>
		LED_on(0);
 800234a:	2000      	movs	r0, #0
 800234c:	f007 fb3c 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 8002350:	2005      	movs	r0, #5
 8002352:	f000 fccd 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8002356:	2000      	movs	r0, #0
 8002358:	f007 fb4e 	bl	80099f8 <LED_off>
		break;
 800235c:	e04e      	b.n	80023fc <KeyboardMode+0x368>
	case BTN_DOWN:
		SendKeyCode(0x51);
 800235e:	2051      	movs	r0, #81	; 0x51
 8002360:	f007 fa5e 	bl	8009820 <SendKeyCode>
		LED_on(0);
 8002364:	2000      	movs	r0, #0
 8002366:	f007 fb2f 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 800236a:	2005      	movs	r0, #5
 800236c:	f000 fcc0 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 8002370:	2000      	movs	r0, #0
 8002372:	f007 fb41 	bl	80099f8 <LED_off>
		break;
 8002376:	e041      	b.n	80023fc <KeyboardMode+0x368>
	case BTN_LEFT:
		SendKeyCode(0x50);
 8002378:	2050      	movs	r0, #80	; 0x50
 800237a:	f007 fa51 	bl	8009820 <SendKeyCode>
		LED_on(0);
 800237e:	2000      	movs	r0, #0
 8002380:	f007 fb22 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 8002384:	2005      	movs	r0, #5
 8002386:	f000 fcb3 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 800238a:	2000      	movs	r0, #0
 800238c:	f007 fb34 	bl	80099f8 <LED_off>
		break;
 8002390:	e034      	b.n	80023fc <KeyboardMode+0x368>
 8002392:	bf00      	nop
 8002394:	200004e7 	.word	0x200004e7
 8002398:	200004e8 	.word	0x200004e8
 800239c:	200004ea 	.word	0x200004ea
 80023a0:	200004ec 	.word	0x200004ec
 80023a4:	20000029 	.word	0x20000029
 80023a8:	2000002a 	.word	0x2000002a
 80023ac:	200004ed 	.word	0x200004ed
 80023b0:	20000004 	.word	0x20000004
	case BTN_RIGHT:
		SendKeyCode(0x4F);
 80023b4:	204f      	movs	r0, #79	; 0x4f
 80023b6:	f007 fa33 	bl	8009820 <SendKeyCode>
		LED_on(0);
 80023ba:	2000      	movs	r0, #0
 80023bc:	f007 fb04 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 80023c0:	2005      	movs	r0, #5
 80023c2:	f000 fc95 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 80023c6:	2000      	movs	r0, #0
 80023c8:	f007 fb16 	bl	80099f8 <LED_off>
		break;
 80023cc:	e016      	b.n	80023fc <KeyboardMode+0x368>
	case BTN_OK:
		LED_toggle(3);
 80023ce:	2003      	movs	r0, #3
 80023d0:	f007 fb2a 	bl	8009a28 <LED_toggle>
		LED_toggle(4);
 80023d4:	2004      	movs	r0, #4
 80023d6:	f007 fb27 	bl	8009a28 <LED_toggle>
		SendKeyCode(0x39);
 80023da:	2039      	movs	r0, #57	; 0x39
 80023dc:	f007 fa20 	bl	8009820 <SendKeyCode>
		LED_on(0);
 80023e0:	2000      	movs	r0, #0
 80023e2:	f007 faf1 	bl	80099c8 <LED_on>
		HAL_Delay(5);
 80023e6:	2005      	movs	r0, #5
 80023e8:	f000 fc82 	bl	8002cf0 <HAL_Delay>
		LED_off(0);
 80023ec:	2000      	movs	r0, #0
 80023ee:	f007 fb03 	bl	80099f8 <LED_off>
		break;
 80023f2:	e003      	b.n	80023fc <KeyboardMode+0x368>
	case BTN_ESC:
		Mode = 3;
 80023f4:	4b03      	ldr	r3, [pc, #12]	; (8002404 <KeyboardMode+0x370>)
 80023f6:	2203      	movs	r2, #3
 80023f8:	701a      	strb	r2, [r3, #0]
	default:
		break;
 80023fa:	bf00      	nop





}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	200004e2 	.word	0x200004e2

08002408 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800240c:	b672      	cpsid	i
}
 800240e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002410:	e7fe      	b.n	8002410 <Error_Handler+0x8>
	...

08002414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241a:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <HAL_MspInit+0x44>)
 800241c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800241e:	4a0e      	ldr	r2, [pc, #56]	; (8002458 <HAL_MspInit+0x44>)
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	6613      	str	r3, [r2, #96]	; 0x60
 8002426:	4b0c      	ldr	r3, [pc, #48]	; (8002458 <HAL_MspInit+0x44>)
 8002428:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002432:	4b09      	ldr	r3, [pc, #36]	; (8002458 <HAL_MspInit+0x44>)
 8002434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002436:	4a08      	ldr	r2, [pc, #32]	; (8002458 <HAL_MspInit+0x44>)
 8002438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800243c:	6593      	str	r3, [r2, #88]	; 0x58
 800243e:	4b06      	ldr	r3, [pc, #24]	; (8002458 <HAL_MspInit+0x44>)
 8002440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800244a:	f002 fe13 	bl	8005074 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40021000 	.word	0x40021000

0800245c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b09e      	sub	sp, #120	; 0x78
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002464:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002474:	f107 0310 	add.w	r3, r7, #16
 8002478:	2254      	movs	r2, #84	; 0x54
 800247a:	2100      	movs	r1, #0
 800247c:	4618      	mov	r0, r3
 800247e:	f008 fe19 	bl	800b0b4 <memset>
  if(hadc->Instance==ADC4)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a33      	ldr	r2, [pc, #204]	; (8002554 <HAL_ADC_MspInit+0xf8>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d15f      	bne.n	800254c <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800248c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002490:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8002492:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002496:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002498:	f107 0310 	add.w	r3, r7, #16
 800249c:	4618      	mov	r0, r3
 800249e:	f003 fb2d 	bl	8005afc <HAL_RCCEx_PeriphCLKConfig>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80024a8:	f7ff ffae 	bl	8002408 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 80024ac:	4b2a      	ldr	r3, [pc, #168]	; (8002558 <HAL_ADC_MspInit+0xfc>)
 80024ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b0:	4a29      	ldr	r2, [pc, #164]	; (8002558 <HAL_ADC_MspInit+0xfc>)
 80024b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024b8:	4b27      	ldr	r3, [pc, #156]	; (8002558 <HAL_ADC_MspInit+0xfc>)
 80024ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c4:	4b24      	ldr	r3, [pc, #144]	; (8002558 <HAL_ADC_MspInit+0xfc>)
 80024c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c8:	4a23      	ldr	r2, [pc, #140]	; (8002558 <HAL_ADC_MspInit+0xfc>)
 80024ca:	f043 0302 	orr.w	r3, r3, #2
 80024ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024d0:	4b21      	ldr	r3, [pc, #132]	; (8002558 <HAL_ADC_MspInit+0xfc>)
 80024d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	68bb      	ldr	r3, [r7, #8]
    /**ADC4 GPIO Configuration
    PB14     ------> ADC4_IN4
    PB15     ------> ADC4_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80024dc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80024e0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024e2:	2303      	movs	r3, #3
 80024e4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ea:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80024ee:	4619      	mov	r1, r3
 80024f0:	481a      	ldr	r0, [pc, #104]	; (800255c <HAL_ADC_MspInit+0x100>)
 80024f2:	f002 fb81 	bl	8004bf8 <HAL_GPIO_Init>

    /* ADC4 DMA Init */
    /* ADC4 Init */
    hdma_adc4.Instance = DMA1_Channel3;
 80024f6:	4b1a      	ldr	r3, [pc, #104]	; (8002560 <HAL_ADC_MspInit+0x104>)
 80024f8:	4a1a      	ldr	r2, [pc, #104]	; (8002564 <HAL_ADC_MspInit+0x108>)
 80024fa:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80024fc:	4b18      	ldr	r3, [pc, #96]	; (8002560 <HAL_ADC_MspInit+0x104>)
 80024fe:	2226      	movs	r2, #38	; 0x26
 8002500:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002502:	4b17      	ldr	r3, [pc, #92]	; (8002560 <HAL_ADC_MspInit+0x104>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002508:	4b15      	ldr	r3, [pc, #84]	; (8002560 <HAL_ADC_MspInit+0x104>)
 800250a:	2200      	movs	r2, #0
 800250c:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800250e:	4b14      	ldr	r3, [pc, #80]	; (8002560 <HAL_ADC_MspInit+0x104>)
 8002510:	2280      	movs	r2, #128	; 0x80
 8002512:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002514:	4b12      	ldr	r3, [pc, #72]	; (8002560 <HAL_ADC_MspInit+0x104>)
 8002516:	f44f 7280 	mov.w	r2, #256	; 0x100
 800251a:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800251c:	4b10      	ldr	r3, [pc, #64]	; (8002560 <HAL_ADC_MspInit+0x104>)
 800251e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002522:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8002524:	4b0e      	ldr	r3, [pc, #56]	; (8002560 <HAL_ADC_MspInit+0x104>)
 8002526:	2220      	movs	r2, #32
 8002528:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800252a:	4b0d      	ldr	r3, [pc, #52]	; (8002560 <HAL_ADC_MspInit+0x104>)
 800252c:	2200      	movs	r2, #0
 800252e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8002530:	480b      	ldr	r0, [pc, #44]	; (8002560 <HAL_ADC_MspInit+0x104>)
 8002532:	f002 f82f 	bl	8004594 <HAL_DMA_Init>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800253c:	f7ff ff64 	bl	8002408 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a07      	ldr	r2, [pc, #28]	; (8002560 <HAL_ADC_MspInit+0x104>)
 8002544:	655a      	str	r2, [r3, #84]	; 0x54
 8002546:	4a06      	ldr	r2, [pc, #24]	; (8002560 <HAL_ADC_MspInit+0x104>)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800254c:	bf00      	nop
 800254e:	3778      	adds	r7, #120	; 0x78
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	50000500 	.word	0x50000500
 8002558:	40021000 	.word	0x40021000
 800255c:	48000400 	.word	0x48000400
 8002560:	20000134 	.word	0x20000134
 8002564:	40020030 	.word	0x40020030

08002568 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08a      	sub	sp, #40	; 0x28
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	605a      	str	r2, [r3, #4]
 800257a:	609a      	str	r2, [r3, #8]
 800257c:	60da      	str	r2, [r3, #12]
 800257e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a17      	ldr	r2, [pc, #92]	; (80025e4 <HAL_SPI_MspInit+0x7c>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d127      	bne.n	80025da <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800258a:	4b17      	ldr	r3, [pc, #92]	; (80025e8 <HAL_SPI_MspInit+0x80>)
 800258c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800258e:	4a16      	ldr	r2, [pc, #88]	; (80025e8 <HAL_SPI_MspInit+0x80>)
 8002590:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002594:	6613      	str	r3, [r2, #96]	; 0x60
 8002596:	4b14      	ldr	r3, [pc, #80]	; (80025e8 <HAL_SPI_MspInit+0x80>)
 8002598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800259a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80025a2:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <HAL_SPI_MspInit+0x80>)
 80025a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a6:	4a10      	ldr	r2, [pc, #64]	; (80025e8 <HAL_SPI_MspInit+0x80>)
 80025a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025ae:	4b0e      	ldr	r3, [pc, #56]	; (80025e8 <HAL_SPI_MspInit+0x80>)
 80025b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80025ba:	231c      	movs	r3, #28
 80025bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	2302      	movs	r3, #2
 80025c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c6:	2300      	movs	r3, #0
 80025c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025ca:	2305      	movs	r3, #5
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80025ce:	f107 0314 	add.w	r3, r7, #20
 80025d2:	4619      	mov	r1, r3
 80025d4:	4805      	ldr	r0, [pc, #20]	; (80025ec <HAL_SPI_MspInit+0x84>)
 80025d6:	f002 fb0f 	bl	8004bf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80025da:	bf00      	nop
 80025dc:	3728      	adds	r7, #40	; 0x28
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40013000 	.word	0x40013000
 80025e8:	40021000 	.word	0x40021000
 80025ec:	48001800 	.word	0x48001800

080025f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a0a      	ldr	r2, [pc, #40]	; (8002628 <HAL_TIM_Base_MspInit+0x38>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d10b      	bne.n	800261a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002602:	4b0a      	ldr	r3, [pc, #40]	; (800262c <HAL_TIM_Base_MspInit+0x3c>)
 8002604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002606:	4a09      	ldr	r2, [pc, #36]	; (800262c <HAL_TIM_Base_MspInit+0x3c>)
 8002608:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800260c:	6613      	str	r3, [r2, #96]	; 0x60
 800260e:	4b07      	ldr	r3, [pc, #28]	; (800262c <HAL_TIM_Base_MspInit+0x3c>)
 8002610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002612:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800261a:	bf00      	nop
 800261c:	3714      	adds	r7, #20
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	40012c00 	.word	0x40012c00
 800262c:	40021000 	.word	0x40021000

08002630 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b0a2      	sub	sp, #136	; 0x88
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002638:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
 8002646:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002648:	f107 0320 	add.w	r3, r7, #32
 800264c:	2254      	movs	r2, #84	; 0x54
 800264e:	2100      	movs	r1, #0
 8002650:	4618      	mov	r0, r3
 8002652:	f008 fd2f 	bl	800b0b4 <memset>
  if(huart->Instance==USART1)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a81      	ldr	r2, [pc, #516]	; (8002860 <HAL_UART_MspInit+0x230>)
 800265c:	4293      	cmp	r3, r2
 800265e:	f040 808b 	bne.w	8002778 <HAL_UART_MspInit+0x148>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002662:	2301      	movs	r3, #1
 8002664:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002666:	2300      	movs	r3, #0
 8002668:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800266a:	f107 0320 	add.w	r3, r7, #32
 800266e:	4618      	mov	r0, r3
 8002670:	f003 fa44 	bl	8005afc <HAL_RCCEx_PeriphCLKConfig>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800267a:	f7ff fec5 	bl	8002408 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800267e:	4b79      	ldr	r3, [pc, #484]	; (8002864 <HAL_UART_MspInit+0x234>)
 8002680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002682:	4a78      	ldr	r2, [pc, #480]	; (8002864 <HAL_UART_MspInit+0x234>)
 8002684:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002688:	6613      	str	r3, [r2, #96]	; 0x60
 800268a:	4b76      	ldr	r3, [pc, #472]	; (8002864 <HAL_UART_MspInit+0x234>)
 800268c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800268e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002692:	61fb      	str	r3, [r7, #28]
 8002694:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002696:	4b73      	ldr	r3, [pc, #460]	; (8002864 <HAL_UART_MspInit+0x234>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	4a72      	ldr	r2, [pc, #456]	; (8002864 <HAL_UART_MspInit+0x234>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026a2:	4b70      	ldr	r3, [pc, #448]	; (8002864 <HAL_UART_MspInit+0x234>)
 80026a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	61bb      	str	r3, [r7, #24]
 80026ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80026ae:	4b6d      	ldr	r3, [pc, #436]	; (8002864 <HAL_UART_MspInit+0x234>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b2:	4a6c      	ldr	r2, [pc, #432]	; (8002864 <HAL_UART_MspInit+0x234>)
 80026b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ba:	4b6a      	ldr	r3, [pc, #424]	; (8002864 <HAL_UART_MspInit+0x234>)
 80026bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PG9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026ca:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	2302      	movs	r3, #2
 80026ce:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d4:	2300      	movs	r3, #0
 80026d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026da:	2307      	movs	r3, #7
 80026dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80026e4:	4619      	mov	r1, r3
 80026e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ea:	f002 fa85 	bl	8004bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026f2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f4:	2302      	movs	r3, #2
 80026f6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fc:	2300      	movs	r3, #0
 80026fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002702:	2307      	movs	r3, #7
 8002704:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002708:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800270c:	4619      	mov	r1, r3
 800270e:	4856      	ldr	r0, [pc, #344]	; (8002868 <HAL_UART_MspInit+0x238>)
 8002710:	f002 fa72 	bl	8004bf8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002714:	4b55      	ldr	r3, [pc, #340]	; (800286c <HAL_UART_MspInit+0x23c>)
 8002716:	4a56      	ldr	r2, [pc, #344]	; (8002870 <HAL_UART_MspInit+0x240>)
 8002718:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800271a:	4b54      	ldr	r3, [pc, #336]	; (800286c <HAL_UART_MspInit+0x23c>)
 800271c:	2218      	movs	r2, #24
 800271e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002720:	4b52      	ldr	r3, [pc, #328]	; (800286c <HAL_UART_MspInit+0x23c>)
 8002722:	2200      	movs	r2, #0
 8002724:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002726:	4b51      	ldr	r3, [pc, #324]	; (800286c <HAL_UART_MspInit+0x23c>)
 8002728:	2200      	movs	r2, #0
 800272a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800272c:	4b4f      	ldr	r3, [pc, #316]	; (800286c <HAL_UART_MspInit+0x23c>)
 800272e:	2280      	movs	r2, #128	; 0x80
 8002730:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002732:	4b4e      	ldr	r3, [pc, #312]	; (800286c <HAL_UART_MspInit+0x23c>)
 8002734:	2200      	movs	r2, #0
 8002736:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002738:	4b4c      	ldr	r3, [pc, #304]	; (800286c <HAL_UART_MspInit+0x23c>)
 800273a:	2200      	movs	r2, #0
 800273c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800273e:	4b4b      	ldr	r3, [pc, #300]	; (800286c <HAL_UART_MspInit+0x23c>)
 8002740:	2200      	movs	r2, #0
 8002742:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002744:	4b49      	ldr	r3, [pc, #292]	; (800286c <HAL_UART_MspInit+0x23c>)
 8002746:	2200      	movs	r2, #0
 8002748:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800274a:	4848      	ldr	r0, [pc, #288]	; (800286c <HAL_UART_MspInit+0x23c>)
 800274c:	f001 ff22 	bl	8004594 <HAL_DMA_Init>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002756:	f7ff fe57 	bl	8002408 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a43      	ldr	r2, [pc, #268]	; (800286c <HAL_UART_MspInit+0x23c>)
 800275e:	67da      	str	r2, [r3, #124]	; 0x7c
 8002760:	4a42      	ldr	r2, [pc, #264]	; (800286c <HAL_UART_MspInit+0x23c>)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002766:	2200      	movs	r2, #0
 8002768:	2100      	movs	r1, #0
 800276a:	2025      	movs	r0, #37	; 0x25
 800276c:	f001 fedd 	bl	800452a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002770:	2025      	movs	r0, #37	; 0x25
 8002772:	f001 fef4 	bl	800455e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002776:	e06e      	b.n	8002856 <HAL_UART_MspInit+0x226>
  else if(huart->Instance==USART3)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a3d      	ldr	r2, [pc, #244]	; (8002874 <HAL_UART_MspInit+0x244>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d169      	bne.n	8002856 <HAL_UART_MspInit+0x226>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002782:	2304      	movs	r3, #4
 8002784:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002786:	2300      	movs	r3, #0
 8002788:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800278a:	f107 0320 	add.w	r3, r7, #32
 800278e:	4618      	mov	r0, r3
 8002790:	f003 f9b4 	bl	8005afc <HAL_RCCEx_PeriphCLKConfig>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_UART_MspInit+0x16e>
      Error_Handler();
 800279a:	f7ff fe35 	bl	8002408 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800279e:	4b31      	ldr	r3, [pc, #196]	; (8002864 <HAL_UART_MspInit+0x234>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a2:	4a30      	ldr	r2, [pc, #192]	; (8002864 <HAL_UART_MspInit+0x234>)
 80027a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027a8:	6593      	str	r3, [r2, #88]	; 0x58
 80027aa:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <HAL_UART_MspInit+0x234>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b6:	4b2b      	ldr	r3, [pc, #172]	; (8002864 <HAL_UART_MspInit+0x234>)
 80027b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ba:	4a2a      	ldr	r2, [pc, #168]	; (8002864 <HAL_UART_MspInit+0x234>)
 80027bc:	f043 0302 	orr.w	r3, r3, #2
 80027c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027c2:	4b28      	ldr	r3, [pc, #160]	; (8002864 <HAL_UART_MspInit+0x234>)
 80027c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027d2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d4:	2302      	movs	r3, #2
 80027d6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d8:	2300      	movs	r3, #0
 80027da:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027dc:	2300      	movs	r3, #0
 80027de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80027e2:	2307      	movs	r3, #7
 80027e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80027ec:	4619      	mov	r1, r3
 80027ee:	4822      	ldr	r0, [pc, #136]	; (8002878 <HAL_UART_MspInit+0x248>)
 80027f0:	f002 fa02 	bl	8004bf8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel2;
 80027f4:	4b21      	ldr	r3, [pc, #132]	; (800287c <HAL_UART_MspInit+0x24c>)
 80027f6:	4a22      	ldr	r2, [pc, #136]	; (8002880 <HAL_UART_MspInit+0x250>)
 80027f8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80027fa:	4b20      	ldr	r3, [pc, #128]	; (800287c <HAL_UART_MspInit+0x24c>)
 80027fc:	221c      	movs	r2, #28
 80027fe:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002800:	4b1e      	ldr	r3, [pc, #120]	; (800287c <HAL_UART_MspInit+0x24c>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002806:	4b1d      	ldr	r3, [pc, #116]	; (800287c <HAL_UART_MspInit+0x24c>)
 8002808:	2200      	movs	r2, #0
 800280a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800280c:	4b1b      	ldr	r3, [pc, #108]	; (800287c <HAL_UART_MspInit+0x24c>)
 800280e:	2280      	movs	r2, #128	; 0x80
 8002810:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002812:	4b1a      	ldr	r3, [pc, #104]	; (800287c <HAL_UART_MspInit+0x24c>)
 8002814:	2200      	movs	r2, #0
 8002816:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002818:	4b18      	ldr	r3, [pc, #96]	; (800287c <HAL_UART_MspInit+0x24c>)
 800281a:	2200      	movs	r2, #0
 800281c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800281e:	4b17      	ldr	r3, [pc, #92]	; (800287c <HAL_UART_MspInit+0x24c>)
 8002820:	2200      	movs	r2, #0
 8002822:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002824:	4b15      	ldr	r3, [pc, #84]	; (800287c <HAL_UART_MspInit+0x24c>)
 8002826:	2200      	movs	r2, #0
 8002828:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800282a:	4814      	ldr	r0, [pc, #80]	; (800287c <HAL_UART_MspInit+0x24c>)
 800282c:	f001 feb2 	bl	8004594 <HAL_DMA_Init>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <HAL_UART_MspInit+0x20a>
      Error_Handler();
 8002836:	f7ff fde7 	bl	8002408 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a0f      	ldr	r2, [pc, #60]	; (800287c <HAL_UART_MspInit+0x24c>)
 800283e:	67da      	str	r2, [r3, #124]	; 0x7c
 8002840:	4a0e      	ldr	r2, [pc, #56]	; (800287c <HAL_UART_MspInit+0x24c>)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002846:	2200      	movs	r2, #0
 8002848:	2100      	movs	r1, #0
 800284a:	2027      	movs	r0, #39	; 0x27
 800284c:	f001 fe6d 	bl	800452a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002850:	2027      	movs	r0, #39	; 0x27
 8002852:	f001 fe84 	bl	800455e <HAL_NVIC_EnableIRQ>
}
 8002856:	bf00      	nop
 8002858:	3788      	adds	r7, #136	; 0x88
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40013800 	.word	0x40013800
 8002864:	40021000 	.word	0x40021000
 8002868:	48001800 	.word	0x48001800
 800286c:	20000364 	.word	0x20000364
 8002870:	40020008 	.word	0x40020008
 8002874:	40004800 	.word	0x40004800
 8002878:	48000400 	.word	0x48000400
 800287c:	200003c4 	.word	0x200003c4
 8002880:	4002001c 	.word	0x4002001c

08002884 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800288a:	1d3b      	adds	r3, r7, #4
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002898:	4b23      	ldr	r3, [pc, #140]	; (8002928 <HAL_FMC_MspInit+0xa4>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d13e      	bne.n	800291e <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 80028a0:	4b21      	ldr	r3, [pc, #132]	; (8002928 <HAL_FMC_MspInit+0xa4>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80028a6:	4b21      	ldr	r3, [pc, #132]	; (800292c <HAL_FMC_MspInit+0xa8>)
 80028a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028aa:	4a20      	ldr	r2, [pc, #128]	; (800292c <HAL_FMC_MspInit+0xa8>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6513      	str	r3, [r2, #80]	; 0x50
 80028b2:	4b1e      	ldr	r3, [pc, #120]	; (800292c <HAL_FMC_MspInit+0xa8>)
 80028b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	603b      	str	r3, [r7, #0]
 80028bc:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80028be:	f64f 7380 	movw	r3, #65408	; 0xff80
 80028c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028cc:	2303      	movs	r3, #3
 80028ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80028d0:	230c      	movs	r3, #12
 80028d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028d4:	1d3b      	adds	r3, r7, #4
 80028d6:	4619      	mov	r1, r3
 80028d8:	4815      	ldr	r0, [pc, #84]	; (8002930 <HAL_FMC_MspInit+0xac>)
 80028da:	f002 f98d 	bl	8004bf8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80028de:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80028e2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	2302      	movs	r3, #2
 80028e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ec:	2303      	movs	r3, #3
 80028ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80028f0:	230c      	movs	r3, #12
 80028f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028f4:	1d3b      	adds	r3, r7, #4
 80028f6:	4619      	mov	r1, r3
 80028f8:	480e      	ldr	r0, [pc, #56]	; (8002934 <HAL_FMC_MspInit+0xb0>)
 80028fa:	f002 f97d 	bl	8004bf8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80028fe:	2320      	movs	r3, #32
 8002900:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002902:	2302      	movs	r3, #2
 8002904:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800290a:	2303      	movs	r3, #3
 800290c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800290e:	230c      	movs	r3, #12
 8002910:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002912:	1d3b      	adds	r3, r7, #4
 8002914:	4619      	mov	r1, r3
 8002916:	4808      	ldr	r0, [pc, #32]	; (8002938 <HAL_FMC_MspInit+0xb4>)
 8002918:	f002 f96e 	bl	8004bf8 <HAL_GPIO_Init>
 800291c:	e000      	b.n	8002920 <HAL_FMC_MspInit+0x9c>
    return;
 800291e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002920:	3718      	adds	r7, #24
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	200004f0 	.word	0x200004f0
 800292c:	40021000 	.word	0x40021000
 8002930:	48001000 	.word	0x48001000
 8002934:	48000c00 	.word	0x48000c00
 8002938:	48001800 	.word	0x48001800

0800293c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002944:	f7ff ff9e 	bl	8002884 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002948:	bf00      	nop
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f06f 0201 	mvn.w	r2, #1
 800295e:	611a      	str	r2, [r3, #16]
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	691b      	ldr	r3, [r3, #16]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b01      	cmp	r3, #1
 800297e:	d101      	bne.n	8002984 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8002980:	2301      	movs	r3, #1
 8002982:	e000      	b.n	8002986 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d101      	bne.n	80029aa <LL_TIM_IsEnabledIT_UPDATE+0x18>
 80029a6:	2301      	movs	r3, #1
 80029a8:	e000      	b.n	80029ac <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029bc:	e7fe      	b.n	80029bc <NMI_Handler+0x4>

080029be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029be:	b480      	push	{r7}
 80029c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029c2:	e7fe      	b.n	80029c2 <HardFault_Handler+0x4>

080029c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029c8:	e7fe      	b.n	80029c8 <MemManage_Handler+0x4>

080029ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ce:	e7fe      	b.n	80029ce <BusFault_Handler+0x4>

080029d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029d4:	e7fe      	b.n	80029d4 <UsageFault_Handler+0x4>

080029d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029da:	bf00      	nop
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029f2:	b480      	push	{r7}
 80029f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a04:	f000 f956 	bl	8002cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a08:	bf00      	nop
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a10:	4802      	ldr	r0, [pc, #8]	; (8002a1c <DMA1_Channel1_IRQHandler+0x10>)
 8002a12:	f001 ffa2 	bl	800495a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a16:	bf00      	nop
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000364 	.word	0x20000364

08002a20 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002a24:	4802      	ldr	r0, [pc, #8]	; (8002a30 <DMA1_Channel2_IRQHandler+0x10>)
 8002a26:	f001 ff98 	bl	800495a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	200003c4 	.word	0x200003c4

08002a34 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8002a38:	4802      	ldr	r0, [pc, #8]	; (8002a44 <DMA1_Channel3_IRQHandler+0x10>)
 8002a3a:	f001 ff8e 	bl	800495a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000134 	.word	0x20000134

08002a48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a4c:	4802      	ldr	r0, [pc, #8]	; (8002a58 <USART1_IRQHandler+0x10>)
 8002a4e:	f004 f8db 	bl	8006c08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000244 	.word	0x20000244

08002a5c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002a60:	4802      	ldr	r0, [pc, #8]	; (8002a6c <USART3_IRQHandler+0x10>)
 8002a62:	f004 f8d1 	bl	8006c08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	200002d4 	.word	0x200002d4

08002a70 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	if (LL_TIM_IsEnabledIT_UPDATE(TIM6))  //Za delovanje Periodic services
 8002a74:	4809      	ldr	r0, [pc, #36]	; (8002a9c <TIM6_DAC_IRQHandler+0x2c>)
 8002a76:	f7ff ff8c 	bl	8002992 <LL_TIM_IsEnabledIT_UPDATE>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00a      	beq.n	8002a96 <TIM6_DAC_IRQHandler+0x26>
	{
			if (LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 8002a80:	4806      	ldr	r0, [pc, #24]	; (8002a9c <TIM6_DAC_IRQHandler+0x2c>)
 8002a82:	f7ff ff73 	bl	800296c <LL_TIM_IsActiveFlag_UPDATE>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d004      	beq.n	8002a96 <TIM6_DAC_IRQHandler+0x26>

				PSERV_run_services_Callback();
 8002a8c:	f007 fe9c 	bl	800a7c8 <PSERV_run_services_Callback>
				LL_TIM_ClearFlag_UPDATE(TIM6);
 8002a90:	4802      	ldr	r0, [pc, #8]	; (8002a9c <TIM6_DAC_IRQHandler+0x2c>)
 8002a92:	f7ff ff5d 	bl	8002950 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40001000 	.word	0x40001000

08002aa0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	e00a      	b.n	8002ac8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ab2:	f3af 8000 	nop.w
 8002ab6:	4601      	mov	r1, r0
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	1c5a      	adds	r2, r3, #1
 8002abc:	60ba      	str	r2, [r7, #8]
 8002abe:	b2ca      	uxtb	r2, r1
 8002ac0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	dbf0      	blt.n	8002ab2 <_read+0x12>
	}

return len;
 8002ad0:	687b      	ldr	r3, [r7, #4]
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_close>:
	}
	return len;
}

int _close(int file)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
	return -1;
 8002ae2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b02:	605a      	str	r2, [r3, #4]
	return 0;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <_lseek>:
{
	return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b085      	sub	sp, #20
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	607a      	str	r2, [r7, #4]
	return 0;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b34:	4a14      	ldr	r2, [pc, #80]	; (8002b88 <_sbrk+0x5c>)
 8002b36:	4b15      	ldr	r3, [pc, #84]	; (8002b8c <_sbrk+0x60>)
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b40:	4b13      	ldr	r3, [pc, #76]	; (8002b90 <_sbrk+0x64>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d102      	bne.n	8002b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b48:	4b11      	ldr	r3, [pc, #68]	; (8002b90 <_sbrk+0x64>)
 8002b4a:	4a12      	ldr	r2, [pc, #72]	; (8002b94 <_sbrk+0x68>)
 8002b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b4e:	4b10      	ldr	r3, [pc, #64]	; (8002b90 <_sbrk+0x64>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4413      	add	r3, r2
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d207      	bcs.n	8002b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b5c:	f008 fa80 	bl	800b060 <__errno>
 8002b60:	4603      	mov	r3, r0
 8002b62:	220c      	movs	r2, #12
 8002b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b66:	f04f 33ff 	mov.w	r3, #4294967295
 8002b6a:	e009      	b.n	8002b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b6c:	4b08      	ldr	r3, [pc, #32]	; (8002b90 <_sbrk+0x64>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b72:	4b07      	ldr	r3, [pc, #28]	; (8002b90 <_sbrk+0x64>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4413      	add	r3, r2
 8002b7a:	4a05      	ldr	r2, [pc, #20]	; (8002b90 <_sbrk+0x64>)
 8002b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	20020000 	.word	0x20020000
 8002b8c:	00000400 	.word	0x00000400
 8002b90:	200004f4 	.word	0x200004f4
 8002b94:	200006d8 	.word	0x200006d8

08002b98 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002b9c:	4b06      	ldr	r3, [pc, #24]	; (8002bb8 <SystemInit+0x20>)
 8002b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba2:	4a05      	ldr	r2, [pc, #20]	; (8002bb8 <SystemInit+0x20>)
 8002ba4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ba8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bac:	bf00      	nop
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000ed00 	.word	0xe000ed00

08002bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bbc:	480d      	ldr	r0, [pc, #52]	; (8002bf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bbe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bc0:	480d      	ldr	r0, [pc, #52]	; (8002bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002bc2:	490e      	ldr	r1, [pc, #56]	; (8002bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bc4:	4a0e      	ldr	r2, [pc, #56]	; (8002c00 <LoopForever+0xe>)
  movs r3, #0
 8002bc6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002bc8:	e002      	b.n	8002bd0 <LoopCopyDataInit>

08002bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bce:	3304      	adds	r3, #4

08002bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd4:	d3f9      	bcc.n	8002bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd6:	4a0b      	ldr	r2, [pc, #44]	; (8002c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bd8:	4c0b      	ldr	r4, [pc, #44]	; (8002c08 <LoopForever+0x16>)
  movs r3, #0
 8002bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bdc:	e001      	b.n	8002be2 <LoopFillZerobss>

08002bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002be0:	3204      	adds	r2, #4

08002be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be4:	d3fb      	bcc.n	8002bde <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002be6:	f7ff ffd7 	bl	8002b98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bea:	f008 fa3f 	bl	800b06c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bee:	f7fe f9cf 	bl	8000f90 <main>

08002bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8002bf2:	e7fe      	b.n	8002bf2 <LoopForever>
  ldr   r0, =_estack
 8002bf4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bfc:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8002c00:	0801ede8 	.word	0x0801ede8
  ldr r2, =_sbss
 8002c04:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8002c08:	200006d8 	.word	0x200006d8

08002c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c0c:	e7fe      	b.n	8002c0c <ADC1_2_IRQHandler>

08002c0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c14:	2300      	movs	r3, #0
 8002c16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f001 fc7b 	bl	8004514 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c1e:	200e      	movs	r0, #14
 8002c20:	f000 f80e 	bl	8002c40 <HAL_InitTick>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	71fb      	strb	r3, [r7, #7]
 8002c2e:	e001      	b.n	8002c34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c30:	f7ff fbf0 	bl	8002414 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c34:	79fb      	ldrb	r3, [r7, #7]

}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c4c:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <HAL_InitTick+0x68>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d022      	beq.n	8002c9a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c54:	4b15      	ldr	r3, [pc, #84]	; (8002cac <HAL_InitTick+0x6c>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b13      	ldr	r3, [pc, #76]	; (8002ca8 <HAL_InitTick+0x68>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c60:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f001 fc86 	bl	800457a <HAL_SYSTICK_Config>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10f      	bne.n	8002c94 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b0f      	cmp	r3, #15
 8002c78:	d809      	bhi.n	8002c8e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c82:	f001 fc52 	bl	800452a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c86:	4a0a      	ldr	r2, [pc, #40]	; (8002cb0 <HAL_InitTick+0x70>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6013      	str	r3, [r2, #0]
 8002c8c:	e007      	b.n	8002c9e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	73fb      	strb	r3, [r7, #15]
 8002c92:	e004      	b.n	8002c9e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	73fb      	strb	r3, [r7, #15]
 8002c98:	e001      	b.n	8002c9e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20000034 	.word	0x20000034
 8002cac:	2000002c 	.word	0x2000002c
 8002cb0:	20000030 	.word	0x20000030

08002cb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cb8:	4b05      	ldr	r3, [pc, #20]	; (8002cd0 <HAL_IncTick+0x1c>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_IncTick+0x20>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	4a03      	ldr	r2, [pc, #12]	; (8002cd0 <HAL_IncTick+0x1c>)
 8002cc4:	6013      	str	r3, [r2, #0]
}
 8002cc6:	bf00      	nop
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	200004f8 	.word	0x200004f8
 8002cd4:	20000034 	.word	0x20000034

08002cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return uwTick;
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <HAL_GetTick+0x14>)
 8002cde:	681b      	ldr	r3, [r3, #0]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	200004f8 	.word	0x200004f8

08002cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cf8:	f7ff ffee 	bl	8002cd8 <HAL_GetTick>
 8002cfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d08:	d004      	beq.n	8002d14 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d0a:	4b09      	ldr	r3, [pc, #36]	; (8002d30 <HAL_Delay+0x40>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4413      	add	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d14:	bf00      	nop
 8002d16:	f7ff ffdf 	bl	8002cd8 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d8f7      	bhi.n	8002d16 <HAL_Delay+0x26>
  {
  }
}
 8002d26:	bf00      	nop
 8002d28:	bf00      	nop
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	20000034 	.word	0x20000034

08002d34 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	609a      	str	r2, [r3, #8]
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	609a      	str	r2, [r3, #8]
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
 8002da8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	3360      	adds	r3, #96	; 0x60
 8002dae:	461a      	mov	r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	4413      	add	r3, r2
 8002db6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <LL_ADC_SetOffset+0x44>)
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002dd4:	bf00      	nop
 8002dd6:	371c      	adds	r7, #28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	03fff000 	.word	0x03fff000

08002de4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	3360      	adds	r3, #96	; 0x60
 8002df2:	461a      	mov	r2, r3
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	4413      	add	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3714      	adds	r7, #20
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b087      	sub	sp, #28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	3360      	adds	r3, #96	; 0x60
 8002e20:	461a      	mov	r2, r3
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	431a      	orrs	r2, r3
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002e3a:	bf00      	nop
 8002e3c:	371c      	adds	r7, #28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b087      	sub	sp, #28
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	3360      	adds	r3, #96	; 0x60
 8002e56:	461a      	mov	r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002e70:	bf00      	nop
 8002e72:	371c      	adds	r7, #28
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	3360      	adds	r3, #96	; 0x60
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002ea6:	bf00      	nop
 8002ea8:	371c      	adds	r7, #28
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
 8002eba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	695b      	ldr	r3, [r3, #20]
 8002ec0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	615a      	str	r2, [r3, #20]
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002eec:	2301      	movs	r3, #1
 8002eee:	e000      	b.n	8002ef2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr

08002efe <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b087      	sub	sp, #28
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	60f8      	str	r0, [r7, #12]
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	3330      	adds	r3, #48	; 0x30
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	4413      	add	r3, r2
 8002f1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	f003 031f 	and.w	r3, r3, #31
 8002f28:	211f      	movs	r1, #31
 8002f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	401a      	ands	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	0e9b      	lsrs	r3, r3, #26
 8002f36:	f003 011f 	and.w	r1, r3, #31
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	f003 031f 	and.w	r3, r3, #31
 8002f40:	fa01 f303 	lsl.w	r3, r1, r3
 8002f44:	431a      	orrs	r2, r3
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f4a:	bf00      	nop
 8002f4c:	371c      	adds	r7, #28
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b087      	sub	sp, #28
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	60f8      	str	r0, [r7, #12]
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	3314      	adds	r3, #20
 8002f66:	461a      	mov	r2, r3
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	0e5b      	lsrs	r3, r3, #25
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	f003 0304 	and.w	r3, r3, #4
 8002f72:	4413      	add	r3, r2
 8002f74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	0d1b      	lsrs	r3, r3, #20
 8002f7e:	f003 031f 	and.w	r3, r3, #31
 8002f82:	2107      	movs	r1, #7
 8002f84:	fa01 f303 	lsl.w	r3, r1, r3
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	0d1b      	lsrs	r3, r3, #20
 8002f90:	f003 031f 	and.w	r3, r3, #31
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002fa0:	bf00      	nop
 8002fa2:	371c      	adds	r7, #28
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a0f      	ldr	r2, [pc, #60]	; (8002ff8 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d10a      	bne.n	8002fd6 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fcc:	431a      	orrs	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002fd4:	e00a      	b.n	8002fec <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	401a      	ands	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002fec:	bf00      	nop
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	407f0000 	.word	0x407f0000

08002ffc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f003 031f 	and.w	r3, r3, #31
}
 800300c:	4618      	mov	r0, r3
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003028:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6093      	str	r3, [r2, #8]
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800304c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003050:	d101      	bne.n	8003056 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003074:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003078:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030a0:	d101      	bne.n	80030a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030c8:	f043 0201 	orr.w	r2, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030f0:	f043 0202 	orr.w	r2, r3, #2
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <LL_ADC_IsEnabled+0x18>
 8003118:	2301      	movs	r3, #1
 800311a:	e000      	b.n	800311e <LL_ADC_IsEnabled+0x1a>
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b02      	cmp	r3, #2
 800313c:	d101      	bne.n	8003142 <LL_ADC_IsDisableOngoing+0x18>
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <LL_ADC_IsDisableOngoing+0x1a>
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003160:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003164:	f043 0204 	orr.w	r2, r3, #4
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b04      	cmp	r3, #4
 800318a:	d101      	bne.n	8003190 <LL_ADC_REG_IsConversionOngoing+0x18>
 800318c:	2301      	movs	r3, #1
 800318e:	e000      	b.n	8003192 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f003 0308 	and.w	r3, r3, #8
 80031ae:	2b08      	cmp	r3, #8
 80031b0:	d101      	bne.n	80031b6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031c4:	b590      	push	{r4, r7, lr}
 80031c6:	b089      	sub	sp, #36	; 0x24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80031d0:	2300      	movs	r3, #0
 80031d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e1af      	b.n	800353e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d109      	bne.n	8003200 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7ff f935 	bl	800245c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff ff19 	bl	800303c <LL_ADC_IsDeepPowerDownEnabled>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d004      	beq.n	800321a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff feff 	bl	8003018 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff ff34 	bl	800308c <LL_ADC_IsInternalRegulatorEnabled>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d115      	bne.n	8003256 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff ff18 	bl	8003064 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003234:	4b9f      	ldr	r3, [pc, #636]	; (80034b4 <HAL_ADC_Init+0x2f0>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	099b      	lsrs	r3, r3, #6
 800323a:	4a9f      	ldr	r2, [pc, #636]	; (80034b8 <HAL_ADC_Init+0x2f4>)
 800323c:	fba2 2303 	umull	r2, r3, r2, r3
 8003240:	099b      	lsrs	r3, r3, #6
 8003242:	3301      	adds	r3, #1
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003248:	e002      	b.n	8003250 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	3b01      	subs	r3, #1
 800324e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1f9      	bne.n	800324a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff ff16 	bl	800308c <LL_ADC_IsInternalRegulatorEnabled>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10d      	bne.n	8003282 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326a:	f043 0210 	orr.w	r2, r3, #16
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003276:	f043 0201 	orr.w	r2, r3, #1
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff ff76 	bl	8003178 <LL_ADC_REG_IsConversionOngoing>
 800328c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	2b00      	cmp	r3, #0
 8003298:	f040 8148 	bne.w	800352c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f040 8144 	bne.w	800352c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80032ac:	f043 0202 	orr.w	r2, r3, #2
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff ff23 	bl	8003104 <LL_ADC_IsEnabled>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d141      	bne.n	8003348 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032cc:	d004      	beq.n	80032d8 <HAL_ADC_Init+0x114>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a7a      	ldr	r2, [pc, #488]	; (80034bc <HAL_ADC_Init+0x2f8>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d10f      	bne.n	80032f8 <HAL_ADC_Init+0x134>
 80032d8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80032dc:	f7ff ff12 	bl	8003104 <LL_ADC_IsEnabled>
 80032e0:	4604      	mov	r4, r0
 80032e2:	4876      	ldr	r0, [pc, #472]	; (80034bc <HAL_ADC_Init+0x2f8>)
 80032e4:	f7ff ff0e 	bl	8003104 <LL_ADC_IsEnabled>
 80032e8:	4603      	mov	r3, r0
 80032ea:	4323      	orrs	r3, r4
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bf0c      	ite	eq
 80032f0:	2301      	moveq	r3, #1
 80032f2:	2300      	movne	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	e012      	b.n	800331e <HAL_ADC_Init+0x15a>
 80032f8:	4871      	ldr	r0, [pc, #452]	; (80034c0 <HAL_ADC_Init+0x2fc>)
 80032fa:	f7ff ff03 	bl	8003104 <LL_ADC_IsEnabled>
 80032fe:	4604      	mov	r4, r0
 8003300:	4870      	ldr	r0, [pc, #448]	; (80034c4 <HAL_ADC_Init+0x300>)
 8003302:	f7ff feff 	bl	8003104 <LL_ADC_IsEnabled>
 8003306:	4603      	mov	r3, r0
 8003308:	431c      	orrs	r4, r3
 800330a:	486f      	ldr	r0, [pc, #444]	; (80034c8 <HAL_ADC_Init+0x304>)
 800330c:	f7ff fefa 	bl	8003104 <LL_ADC_IsEnabled>
 8003310:	4603      	mov	r3, r0
 8003312:	4323      	orrs	r3, r4
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf0c      	ite	eq
 8003318:	2301      	moveq	r3, #1
 800331a:	2300      	movne	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d012      	beq.n	8003348 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800332a:	d004      	beq.n	8003336 <HAL_ADC_Init+0x172>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a62      	ldr	r2, [pc, #392]	; (80034bc <HAL_ADC_Init+0x2f8>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d101      	bne.n	800333a <HAL_ADC_Init+0x176>
 8003336:	4a65      	ldr	r2, [pc, #404]	; (80034cc <HAL_ADC_Init+0x308>)
 8003338:	e000      	b.n	800333c <HAL_ADC_Init+0x178>
 800333a:	4a65      	ldr	r2, [pc, #404]	; (80034d0 <HAL_ADC_Init+0x30c>)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	4619      	mov	r1, r3
 8003342:	4610      	mov	r0, r2
 8003344:	f7ff fcf6 	bl	8002d34 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	7f5b      	ldrb	r3, [r3, #29]
 800334c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003352:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003358:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800335e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003366:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003368:	4313      	orrs	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003372:	2b01      	cmp	r3, #1
 8003374:	d106      	bne.n	8003384 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337a:	3b01      	subs	r3, #1
 800337c:	045b      	lsls	r3, r3, #17
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	4313      	orrs	r3, r2
 8003382:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003388:	2b00      	cmp	r3, #0
 800338a:	d009      	beq.n	80033a0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003390:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003398:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4313      	orrs	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	4b4b      	ldr	r3, [pc, #300]	; (80034d4 <HAL_ADC_Init+0x310>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	69b9      	ldr	r1, [r7, #24]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff fed2 	bl	8003178 <LL_ADC_REG_IsConversionOngoing>
 80033d4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fedf 	bl	800319e <LL_ADC_INJ_IsConversionOngoing>
 80033e0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d17f      	bne.n	80034e8 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d17c      	bne.n	80034e8 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80033f2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033fa:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80033fc:	4313      	orrs	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800340a:	f023 0302 	bic.w	r3, r3, #2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	69b9      	ldr	r1, [r7, #24]
 8003414:	430b      	orrs	r3, r1
 8003416:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d017      	beq.n	8003450 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800342e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003438:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800343c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6911      	ldr	r1, [r2, #16]
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	430b      	orrs	r3, r1
 800344a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800344e:	e013      	b.n	8003478 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800345e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6812      	ldr	r2, [r2, #0]
 800346c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003470:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003474:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800347e:	2b01      	cmp	r3, #1
 8003480:	d12a      	bne.n	80034d8 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800348c:	f023 0304 	bic.w	r3, r3, #4
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003498:	4311      	orrs	r1, r2
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800349e:	4311      	orrs	r1, r2
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80034a4:	430a      	orrs	r2, r1
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f042 0201 	orr.w	r2, r2, #1
 80034b0:	611a      	str	r2, [r3, #16]
 80034b2:	e019      	b.n	80034e8 <HAL_ADC_Init+0x324>
 80034b4:	2000002c 	.word	0x2000002c
 80034b8:	053e2d63 	.word	0x053e2d63
 80034bc:	50000100 	.word	0x50000100
 80034c0:	50000400 	.word	0x50000400
 80034c4:	50000500 	.word	0x50000500
 80034c8:	50000600 	.word	0x50000600
 80034cc:	50000300 	.word	0x50000300
 80034d0:	50000700 	.word	0x50000700
 80034d4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	691a      	ldr	r2, [r3, #16]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0201 	bic.w	r2, r2, #1
 80034e6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d10c      	bne.n	800350a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	f023 010f 	bic.w	r1, r3, #15
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a1b      	ldr	r3, [r3, #32]
 80034fe:	1e5a      	subs	r2, r3, #1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	631a      	str	r2, [r3, #48]	; 0x30
 8003508:	e007      	b.n	800351a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 020f 	bic.w	r2, r2, #15
 8003518:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351e:	f023 0303 	bic.w	r3, r3, #3
 8003522:	f043 0201 	orr.w	r2, r3, #1
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	65da      	str	r2, [r3, #92]	; 0x5c
 800352a:	e007      	b.n	800353c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003530:	f043 0210 	orr.w	r2, r3, #16
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800353c:	7ffb      	ldrb	r3, [r7, #31]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3724      	adds	r7, #36	; 0x24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd90      	pop	{r4, r7, pc}
 8003546:	bf00      	nop

08003548 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800355c:	d004      	beq.n	8003568 <HAL_ADC_Start_DMA+0x20>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a5a      	ldr	r2, [pc, #360]	; (80036cc <HAL_ADC_Start_DMA+0x184>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d101      	bne.n	800356c <HAL_ADC_Start_DMA+0x24>
 8003568:	4b59      	ldr	r3, [pc, #356]	; (80036d0 <HAL_ADC_Start_DMA+0x188>)
 800356a:	e000      	b.n	800356e <HAL_ADC_Start_DMA+0x26>
 800356c:	4b59      	ldr	r3, [pc, #356]	; (80036d4 <HAL_ADC_Start_DMA+0x18c>)
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff fd44 	bl	8002ffc <LL_ADC_GetMultimode>
 8003574:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fdfc 	bl	8003178 <LL_ADC_REG_IsConversionOngoing>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	f040 809b 	bne.w	80036be <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800358e:	2b01      	cmp	r3, #1
 8003590:	d101      	bne.n	8003596 <HAL_ADC_Start_DMA+0x4e>
 8003592:	2302      	movs	r3, #2
 8003594:	e096      	b.n	80036c4 <HAL_ADC_Start_DMA+0x17c>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a4d      	ldr	r2, [pc, #308]	; (80036d8 <HAL_ADC_Start_DMA+0x190>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d008      	beq.n	80035ba <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d005      	beq.n	80035ba <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	2b05      	cmp	r3, #5
 80035b2:	d002      	beq.n	80035ba <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	2b09      	cmp	r3, #9
 80035b8:	d17a      	bne.n	80036b0 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 fcf6 	bl	8003fac <ADC_Enable>
 80035c0:	4603      	mov	r3, r0
 80035c2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80035c4:	7dfb      	ldrb	r3, [r7, #23]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d16d      	bne.n	80036a6 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ce:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80035d2:	f023 0301 	bic.w	r3, r3, #1
 80035d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a3a      	ldr	r2, [pc, #232]	; (80036cc <HAL_ADC_Start_DMA+0x184>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d009      	beq.n	80035fc <HAL_ADC_Start_DMA+0xb4>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a3b      	ldr	r2, [pc, #236]	; (80036dc <HAL_ADC_Start_DMA+0x194>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d002      	beq.n	80035f8 <HAL_ADC_Start_DMA+0xb0>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	e003      	b.n	8003600 <HAL_ADC_Start_DMA+0xb8>
 80035f8:	4b39      	ldr	r3, [pc, #228]	; (80036e0 <HAL_ADC_Start_DMA+0x198>)
 80035fa:	e001      	b.n	8003600 <HAL_ADC_Start_DMA+0xb8>
 80035fc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	4293      	cmp	r3, r2
 8003606:	d002      	beq.n	800360e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d105      	bne.n	800361a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003612:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d006      	beq.n	8003634 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800362a:	f023 0206 	bic.w	r2, r3, #6
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	661a      	str	r2, [r3, #96]	; 0x60
 8003632:	e002      	b.n	800363a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363e:	4a29      	ldr	r2, [pc, #164]	; (80036e4 <HAL_ADC_Start_DMA+0x19c>)
 8003640:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003646:	4a28      	ldr	r2, [pc, #160]	; (80036e8 <HAL_ADC_Start_DMA+0x1a0>)
 8003648:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800364e:	4a27      	ldr	r2, [pc, #156]	; (80036ec <HAL_ADC_Start_DMA+0x1a4>)
 8003650:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	221c      	movs	r2, #28
 8003658:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f042 0210 	orr.w	r2, r2, #16
 8003670:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68da      	ldr	r2, [r3, #12]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0201 	orr.w	r2, r2, #1
 8003680:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	3340      	adds	r3, #64	; 0x40
 800368c:	4619      	mov	r1, r3
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f001 f827 	bl	80046e4 <HAL_DMA_Start_IT>
 8003696:	4603      	mov	r3, r0
 8003698:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff fd56 	bl	8003150 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80036a4:	e00d      	b.n	80036c2 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80036ae:	e008      	b.n	80036c2 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80036bc:	e001      	b.n	80036c2 <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80036be:	2302      	movs	r3, #2
 80036c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80036c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	50000100 	.word	0x50000100
 80036d0:	50000300 	.word	0x50000300
 80036d4:	50000700 	.word	0x50000700
 80036d8:	50000600 	.word	0x50000600
 80036dc:	50000500 	.word	0x50000500
 80036e0:	50000400 	.word	0x50000400
 80036e4:	0800412f 	.word	0x0800412f
 80036e8:	08004207 	.word	0x08004207
 80036ec:	08004223 	.word	0x08004223

080036f0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b0b6      	sub	sp, #216	; 0xd8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003736:	2300      	movs	r3, #0
 8003738:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800373c:	2300      	movs	r3, #0
 800373e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003746:	2b01      	cmp	r3, #1
 8003748:	d102      	bne.n	8003750 <HAL_ADC_ConfigChannel+0x24>
 800374a:	2302      	movs	r3, #2
 800374c:	f000 bc13 	b.w	8003f76 <HAL_ADC_ConfigChannel+0x84a>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff fd0b 	bl	8003178 <LL_ADC_REG_IsConversionOngoing>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	f040 83f3 	bne.w	8003f50 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6859      	ldr	r1, [r3, #4]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	f7ff fbc1 	bl	8002efe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fcf9 	bl	8003178 <LL_ADC_REG_IsConversionOngoing>
 8003786:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff fd05 	bl	800319e <LL_ADC_INJ_IsConversionOngoing>
 8003794:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003798:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800379c:	2b00      	cmp	r3, #0
 800379e:	f040 81d9 	bne.w	8003b54 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f040 81d4 	bne.w	8003b54 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037b4:	d10f      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2200      	movs	r2, #0
 80037c0:	4619      	mov	r1, r3
 80037c2:	f7ff fbc8 	bl	8002f56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff fb6f 	bl	8002eb2 <LL_ADC_SetSamplingTimeCommonConfig>
 80037d4:	e00e      	b.n	80037f4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6818      	ldr	r0, [r3, #0]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	6819      	ldr	r1, [r3, #0]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	461a      	mov	r2, r3
 80037e4:	f7ff fbb7 	bl	8002f56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2100      	movs	r1, #0
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7ff fb5f 	bl	8002eb2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	695a      	ldr	r2, [r3, #20]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	08db      	lsrs	r3, r3, #3
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	2b04      	cmp	r3, #4
 8003814:	d022      	beq.n	800385c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6818      	ldr	r0, [r3, #0]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	6919      	ldr	r1, [r3, #16]
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003826:	f7ff fab9 	bl	8002d9c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6818      	ldr	r0, [r3, #0]
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	6919      	ldr	r1, [r3, #16]
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	461a      	mov	r2, r3
 8003838:	f7ff fb05 	bl	8002e46 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6818      	ldr	r0, [r3, #0]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	6919      	ldr	r1, [r3, #16]
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	7f1b      	ldrb	r3, [r3, #28]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d102      	bne.n	8003852 <HAL_ADC_ConfigChannel+0x126>
 800384c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003850:	e000      	b.n	8003854 <HAL_ADC_ConfigChannel+0x128>
 8003852:	2300      	movs	r3, #0
 8003854:	461a      	mov	r2, r3
 8003856:	f7ff fb11 	bl	8002e7c <LL_ADC_SetOffsetSaturation>
 800385a:	e17b      	b.n	8003b54 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2100      	movs	r1, #0
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff fabe 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003868:	4603      	mov	r3, r0
 800386a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10a      	bne.n	8003888 <HAL_ADC_ConfigChannel+0x15c>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2100      	movs	r1, #0
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff fab3 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 800387e:	4603      	mov	r3, r0
 8003880:	0e9b      	lsrs	r3, r3, #26
 8003882:	f003 021f 	and.w	r2, r3, #31
 8003886:	e01e      	b.n	80038c6 <HAL_ADC_ConfigChannel+0x19a>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2100      	movs	r1, #0
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff faa8 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003894:	4603      	mov	r3, r0
 8003896:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800389a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800389e:	fa93 f3a3 	rbit	r3, r3
 80038a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80038a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80038aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80038ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80038b6:	2320      	movs	r3, #32
 80038b8:	e004      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80038ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80038be:	fab3 f383 	clz	r3, r3
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d105      	bne.n	80038de <HAL_ADC_ConfigChannel+0x1b2>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	0e9b      	lsrs	r3, r3, #26
 80038d8:	f003 031f 	and.w	r3, r3, #31
 80038dc:	e018      	b.n	8003910 <HAL_ADC_ConfigChannel+0x1e4>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80038ea:	fa93 f3a3 	rbit	r3, r3
 80038ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80038f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80038fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003902:	2320      	movs	r3, #32
 8003904:	e004      	b.n	8003910 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003906:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800390a:	fab3 f383 	clz	r3, r3
 800390e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003910:	429a      	cmp	r2, r3
 8003912:	d106      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2200      	movs	r2, #0
 800391a:	2100      	movs	r1, #0
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff fa77 	bl	8002e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2101      	movs	r1, #1
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff fa5b 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 800392e:	4603      	mov	r3, r0
 8003930:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10a      	bne.n	800394e <HAL_ADC_ConfigChannel+0x222>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2101      	movs	r1, #1
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fa50 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003944:	4603      	mov	r3, r0
 8003946:	0e9b      	lsrs	r3, r3, #26
 8003948:	f003 021f 	and.w	r2, r3, #31
 800394c:	e01e      	b.n	800398c <HAL_ADC_ConfigChannel+0x260>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2101      	movs	r1, #1
 8003954:	4618      	mov	r0, r3
 8003956:	f7ff fa45 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 800395a:	4603      	mov	r3, r0
 800395c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003964:	fa93 f3a3 	rbit	r3, r3
 8003968:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800396c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003970:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003974:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800397c:	2320      	movs	r3, #32
 800397e:	e004      	b.n	800398a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003980:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003984:	fab3 f383 	clz	r3, r3
 8003988:	b2db      	uxtb	r3, r3
 800398a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003994:	2b00      	cmp	r3, #0
 8003996:	d105      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x278>
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	0e9b      	lsrs	r3, r3, #26
 800399e:	f003 031f 	and.w	r3, r3, #31
 80039a2:	e018      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x2aa>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80039b0:	fa93 f3a3 	rbit	r3, r3
 80039b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80039b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80039bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80039c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80039c8:	2320      	movs	r3, #32
 80039ca:	e004      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80039cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80039d0:	fab3 f383 	clz	r3, r3
 80039d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d106      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2200      	movs	r2, #0
 80039e0:	2101      	movs	r1, #1
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff fa14 	bl	8002e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2102      	movs	r1, #2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff f9f8 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10a      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x2e8>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2102      	movs	r1, #2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff f9ed 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	0e9b      	lsrs	r3, r3, #26
 8003a0e:	f003 021f 	and.w	r2, r3, #31
 8003a12:	e01e      	b.n	8003a52 <HAL_ADC_ConfigChannel+0x326>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2102      	movs	r1, #2
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff f9e2 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a2a:	fa93 f3a3 	rbit	r3, r3
 8003a2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003a32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003a3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003a42:	2320      	movs	r3, #32
 8003a44:	e004      	b.n	8003a50 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003a46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a4a:	fab3 f383 	clz	r3, r3
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d105      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x33e>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	0e9b      	lsrs	r3, r3, #26
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	e016      	b.n	8003a98 <HAL_ADC_ConfigChannel+0x36c>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a72:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a76:	fa93 f3a3 	rbit	r3, r3
 8003a7a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003a7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003a82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003a8a:	2320      	movs	r3, #32
 8003a8c:	e004      	b.n	8003a98 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003a8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a92:	fab3 f383 	clz	r3, r3
 8003a96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d106      	bne.n	8003aaa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2102      	movs	r1, #2
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff f9b3 	bl	8002e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2103      	movs	r1, #3
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff f997 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d10a      	bne.n	8003ad6 <HAL_ADC_ConfigChannel+0x3aa>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2103      	movs	r1, #3
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7ff f98c 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003acc:	4603      	mov	r3, r0
 8003ace:	0e9b      	lsrs	r3, r3, #26
 8003ad0:	f003 021f 	and.w	r2, r3, #31
 8003ad4:	e017      	b.n	8003b06 <HAL_ADC_ConfigChannel+0x3da>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2103      	movs	r1, #3
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7ff f981 	bl	8002de4 <LL_ADC_GetOffsetChannel>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ae8:	fa93 f3a3 	rbit	r3, r3
 8003aec:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003aee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003af0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003af2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003af8:	2320      	movs	r3, #32
 8003afa:	e003      	b.n	8003b04 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003afc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003afe:	fab3 f383 	clz	r3, r3
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d105      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0x3f2>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	0e9b      	lsrs	r3, r3, #26
 8003b18:	f003 031f 	and.w	r3, r3, #31
 8003b1c:	e011      	b.n	8003b42 <HAL_ADC_ConfigChannel+0x416>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b26:	fa93 f3a3 	rbit	r3, r3
 8003b2a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003b2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b2e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003b30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003b36:	2320      	movs	r3, #32
 8003b38:	e003      	b.n	8003b42 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003b3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b3c:	fab3 f383 	clz	r3, r3
 8003b40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d106      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2103      	movs	r1, #3
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff f95e 	bl	8002e10 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff fad3 	bl	8003104 <LL_ADC_IsEnabled>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f040 813d 	bne.w	8003de0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6818      	ldr	r0, [r3, #0]
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	6819      	ldr	r1, [r3, #0]
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	461a      	mov	r2, r3
 8003b74:	f7ff fa1a 	bl	8002fac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	4aa2      	ldr	r2, [pc, #648]	; (8003e08 <HAL_ADC_ConfigChannel+0x6dc>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	f040 812e 	bne.w	8003de0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d10b      	bne.n	8003bac <HAL_ADC_ConfigChannel+0x480>
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	0e9b      	lsrs	r3, r3, #26
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	f003 031f 	and.w	r3, r3, #31
 8003ba0:	2b09      	cmp	r3, #9
 8003ba2:	bf94      	ite	ls
 8003ba4:	2301      	movls	r3, #1
 8003ba6:	2300      	movhi	r3, #0
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	e019      	b.n	8003be0 <HAL_ADC_ConfigChannel+0x4b4>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003bb4:	fa93 f3a3 	rbit	r3, r3
 8003bb8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003bba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003bbc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003bbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003bc4:	2320      	movs	r3, #32
 8003bc6:	e003      	b.n	8003bd0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003bc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bca:	fab3 f383 	clz	r3, r3
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	f003 031f 	and.w	r3, r3, #31
 8003bd6:	2b09      	cmp	r3, #9
 8003bd8:	bf94      	ite	ls
 8003bda:	2301      	movls	r3, #1
 8003bdc:	2300      	movhi	r3, #0
 8003bde:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d079      	beq.n	8003cd8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d107      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x4d4>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	0e9b      	lsrs	r3, r3, #26
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	069b      	lsls	r3, r3, #26
 8003bfa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bfe:	e015      	b.n	8003c2c <HAL_ADC_ConfigChannel+0x500>
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c08:	fa93 f3a3 	rbit	r3, r3
 8003c0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003c0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c10:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003c18:	2320      	movs	r3, #32
 8003c1a:	e003      	b.n	8003c24 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003c1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c1e:	fab3 f383 	clz	r3, r3
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	3301      	adds	r3, #1
 8003c26:	069b      	lsls	r3, r3, #26
 8003c28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d109      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x520>
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	0e9b      	lsrs	r3, r3, #26
 8003c3e:	3301      	adds	r3, #1
 8003c40:	f003 031f 	and.w	r3, r3, #31
 8003c44:	2101      	movs	r1, #1
 8003c46:	fa01 f303 	lsl.w	r3, r1, r3
 8003c4a:	e017      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x550>
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c54:	fa93 f3a3 	rbit	r3, r3
 8003c58:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003c5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c5c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003c5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003c64:	2320      	movs	r3, #32
 8003c66:	e003      	b.n	8003c70 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c6a:	fab3 f383 	clz	r3, r3
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	3301      	adds	r3, #1
 8003c72:	f003 031f 	and.w	r3, r3, #31
 8003c76:	2101      	movs	r1, #1
 8003c78:	fa01 f303 	lsl.w	r3, r1, r3
 8003c7c:	ea42 0103 	orr.w	r1, r2, r3
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10a      	bne.n	8003ca2 <HAL_ADC_ConfigChannel+0x576>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	0e9b      	lsrs	r3, r3, #26
 8003c92:	3301      	adds	r3, #1
 8003c94:	f003 021f 	and.w	r2, r3, #31
 8003c98:	4613      	mov	r3, r2
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	4413      	add	r3, r2
 8003c9e:	051b      	lsls	r3, r3, #20
 8003ca0:	e018      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x5a8>
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003caa:	fa93 f3a3 	rbit	r3, r3
 8003cae:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003cba:	2320      	movs	r3, #32
 8003cbc:	e003      	b.n	8003cc6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003cbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cc0:	fab3 f383 	clz	r3, r3
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	f003 021f 	and.w	r2, r3, #31
 8003ccc:	4613      	mov	r3, r2
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	4413      	add	r3, r2
 8003cd2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cd4:	430b      	orrs	r3, r1
 8003cd6:	e07e      	b.n	8003dd6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d107      	bne.n	8003cf4 <HAL_ADC_ConfigChannel+0x5c8>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	0e9b      	lsrs	r3, r3, #26
 8003cea:	3301      	adds	r3, #1
 8003cec:	069b      	lsls	r3, r3, #26
 8003cee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cf2:	e015      	b.n	8003d20 <HAL_ADC_ConfigChannel+0x5f4>
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cfc:	fa93 f3a3 	rbit	r3, r3
 8003d00:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d04:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003d0c:	2320      	movs	r3, #32
 8003d0e:	e003      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d12:	fab3 f383 	clz	r3, r3
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	3301      	adds	r3, #1
 8003d1a:	069b      	lsls	r3, r3, #26
 8003d1c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d109      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x614>
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	0e9b      	lsrs	r3, r3, #26
 8003d32:	3301      	adds	r3, #1
 8003d34:	f003 031f 	and.w	r3, r3, #31
 8003d38:	2101      	movs	r1, #1
 8003d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3e:	e017      	b.n	8003d70 <HAL_ADC_ConfigChannel+0x644>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	fa93 f3a3 	rbit	r3, r3
 8003d4c:	61fb      	str	r3, [r7, #28]
  return result;
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003d58:	2320      	movs	r3, #32
 8003d5a:	e003      	b.n	8003d64 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5e:	fab3 f383 	clz	r3, r3
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	3301      	adds	r3, #1
 8003d66:	f003 031f 	and.w	r3, r3, #31
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d70:	ea42 0103 	orr.w	r1, r2, r3
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10d      	bne.n	8003d9c <HAL_ADC_ConfigChannel+0x670>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	0e9b      	lsrs	r3, r3, #26
 8003d86:	3301      	adds	r3, #1
 8003d88:	f003 021f 	and.w	r2, r3, #31
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	4413      	add	r3, r2
 8003d92:	3b1e      	subs	r3, #30
 8003d94:	051b      	lsls	r3, r3, #20
 8003d96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d9a:	e01b      	b.n	8003dd4 <HAL_ADC_ConfigChannel+0x6a8>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	fa93 f3a3 	rbit	r3, r3
 8003da8:	613b      	str	r3, [r7, #16]
  return result;
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d101      	bne.n	8003db8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003db4:	2320      	movs	r3, #32
 8003db6:	e003      	b.n	8003dc0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	fab3 f383 	clz	r3, r3
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	f003 021f 	and.w	r2, r3, #31
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	4413      	add	r3, r2
 8003dcc:	3b1e      	subs	r3, #30
 8003dce:	051b      	lsls	r3, r3, #20
 8003dd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003dd4:	430b      	orrs	r3, r1
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	6892      	ldr	r2, [r2, #8]
 8003dda:	4619      	mov	r1, r3
 8003ddc:	f7ff f8bb 	bl	8002f56 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	4b09      	ldr	r3, [pc, #36]	; (8003e0c <HAL_ADC_ConfigChannel+0x6e0>)
 8003de6:	4013      	ands	r3, r2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 80be 	beq.w	8003f6a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003df6:	d004      	beq.n	8003e02 <HAL_ADC_ConfigChannel+0x6d6>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a04      	ldr	r2, [pc, #16]	; (8003e10 <HAL_ADC_ConfigChannel+0x6e4>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d10a      	bne.n	8003e18 <HAL_ADC_ConfigChannel+0x6ec>
 8003e02:	4b04      	ldr	r3, [pc, #16]	; (8003e14 <HAL_ADC_ConfigChannel+0x6e8>)
 8003e04:	e009      	b.n	8003e1a <HAL_ADC_ConfigChannel+0x6ee>
 8003e06:	bf00      	nop
 8003e08:	407f0000 	.word	0x407f0000
 8003e0c:	80080000 	.word	0x80080000
 8003e10:	50000100 	.word	0x50000100
 8003e14:	50000300 	.word	0x50000300
 8003e18:	4b59      	ldr	r3, [pc, #356]	; (8003f80 <HAL_ADC_ConfigChannel+0x854>)
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe ffb0 	bl	8002d80 <LL_ADC_GetCommonPathInternalCh>
 8003e20:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a56      	ldr	r2, [pc, #344]	; (8003f84 <HAL_ADC_ConfigChannel+0x858>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d004      	beq.n	8003e38 <HAL_ADC_ConfigChannel+0x70c>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a55      	ldr	r2, [pc, #340]	; (8003f88 <HAL_ADC_ConfigChannel+0x85c>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d13a      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d134      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e4c:	d005      	beq.n	8003e5a <HAL_ADC_ConfigChannel+0x72e>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a4e      	ldr	r2, [pc, #312]	; (8003f8c <HAL_ADC_ConfigChannel+0x860>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	f040 8085 	bne.w	8003f64 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e62:	d004      	beq.n	8003e6e <HAL_ADC_ConfigChannel+0x742>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a49      	ldr	r2, [pc, #292]	; (8003f90 <HAL_ADC_ConfigChannel+0x864>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d101      	bne.n	8003e72 <HAL_ADC_ConfigChannel+0x746>
 8003e6e:	4a49      	ldr	r2, [pc, #292]	; (8003f94 <HAL_ADC_ConfigChannel+0x868>)
 8003e70:	e000      	b.n	8003e74 <HAL_ADC_ConfigChannel+0x748>
 8003e72:	4a43      	ldr	r2, [pc, #268]	; (8003f80 <HAL_ADC_ConfigChannel+0x854>)
 8003e74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	4610      	mov	r0, r2
 8003e80:	f7fe ff6b 	bl	8002d5a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e84:	4b44      	ldr	r3, [pc, #272]	; (8003f98 <HAL_ADC_ConfigChannel+0x86c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	099b      	lsrs	r3, r3, #6
 8003e8a:	4a44      	ldr	r2, [pc, #272]	; (8003f9c <HAL_ADC_ConfigChannel+0x870>)
 8003e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e90:	099b      	lsrs	r3, r3, #6
 8003e92:	1c5a      	adds	r2, r3, #1
 8003e94:	4613      	mov	r3, r2
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	4413      	add	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e9e:	e002      	b.n	8003ea6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1f9      	bne.n	8003ea0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003eac:	e05a      	b.n	8003f64 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a3b      	ldr	r2, [pc, #236]	; (8003fa0 <HAL_ADC_ConfigChannel+0x874>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d125      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x7d8>
 8003eb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ebc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d11f      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a31      	ldr	r2, [pc, #196]	; (8003f90 <HAL_ADC_ConfigChannel+0x864>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d104      	bne.n	8003ed8 <HAL_ADC_ConfigChannel+0x7ac>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a34      	ldr	r2, [pc, #208]	; (8003fa4 <HAL_ADC_ConfigChannel+0x878>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d047      	beq.n	8003f68 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ee0:	d004      	beq.n	8003eec <HAL_ADC_ConfigChannel+0x7c0>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a2a      	ldr	r2, [pc, #168]	; (8003f90 <HAL_ADC_ConfigChannel+0x864>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d101      	bne.n	8003ef0 <HAL_ADC_ConfigChannel+0x7c4>
 8003eec:	4a29      	ldr	r2, [pc, #164]	; (8003f94 <HAL_ADC_ConfigChannel+0x868>)
 8003eee:	e000      	b.n	8003ef2 <HAL_ADC_ConfigChannel+0x7c6>
 8003ef0:	4a23      	ldr	r2, [pc, #140]	; (8003f80 <HAL_ADC_ConfigChannel+0x854>)
 8003ef2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ef6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003efa:	4619      	mov	r1, r3
 8003efc:	4610      	mov	r0, r2
 8003efe:	f7fe ff2c 	bl	8002d5a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f02:	e031      	b.n	8003f68 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a27      	ldr	r2, [pc, #156]	; (8003fa8 <HAL_ADC_ConfigChannel+0x87c>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d12d      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d127      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a1c      	ldr	r2, [pc, #112]	; (8003f90 <HAL_ADC_ConfigChannel+0x864>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d022      	beq.n	8003f6a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f2c:	d004      	beq.n	8003f38 <HAL_ADC_ConfigChannel+0x80c>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a17      	ldr	r2, [pc, #92]	; (8003f90 <HAL_ADC_ConfigChannel+0x864>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d101      	bne.n	8003f3c <HAL_ADC_ConfigChannel+0x810>
 8003f38:	4a16      	ldr	r2, [pc, #88]	; (8003f94 <HAL_ADC_ConfigChannel+0x868>)
 8003f3a:	e000      	b.n	8003f3e <HAL_ADC_ConfigChannel+0x812>
 8003f3c:	4a10      	ldr	r2, [pc, #64]	; (8003f80 <HAL_ADC_ConfigChannel+0x854>)
 8003f3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f42:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f46:	4619      	mov	r1, r3
 8003f48:	4610      	mov	r0, r2
 8003f4a:	f7fe ff06 	bl	8002d5a <LL_ADC_SetCommonPathInternalCh>
 8003f4e:	e00c      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f54:	f043 0220 	orr.w	r2, r3, #32
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003f62:	e002      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f64:	bf00      	nop
 8003f66:	e000      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f68:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f72:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	37d8      	adds	r7, #216	; 0xd8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	50000700 	.word	0x50000700
 8003f84:	c3210000 	.word	0xc3210000
 8003f88:	90c00010 	.word	0x90c00010
 8003f8c:	50000600 	.word	0x50000600
 8003f90:	50000100 	.word	0x50000100
 8003f94:	50000300 	.word	0x50000300
 8003f98:	2000002c 	.word	0x2000002c
 8003f9c:	053e2d63 	.word	0x053e2d63
 8003fa0:	c7520000 	.word	0xc7520000
 8003fa4:	50000500 	.word	0x50000500
 8003fa8:	cb840000 	.word	0xcb840000

08003fac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff f8a3 	bl	8003104 <LL_ADC_IsEnabled>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d14d      	bne.n	8004060 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	4b28      	ldr	r3, [pc, #160]	; (800406c <ADC_Enable+0xc0>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00d      	beq.n	8003fee <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd6:	f043 0210 	orr.w	r2, r3, #16
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fe2:	f043 0201 	orr.w	r2, r3, #1
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e039      	b.n	8004062 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7ff f85e 	bl	80030b4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003ff8:	f7fe fe6e 	bl	8002cd8 <HAL_GetTick>
 8003ffc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ffe:	e028      	b.n	8004052 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff f87d 	bl	8003104 <LL_ADC_IsEnabled>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d104      	bne.n	800401a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff f84d 	bl	80030b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800401a:	f7fe fe5d 	bl	8002cd8 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d914      	bls.n	8004052 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b01      	cmp	r3, #1
 8004034:	d00d      	beq.n	8004052 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800403a:	f043 0210 	orr.w	r2, r3, #16
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004046:	f043 0201 	orr.w	r2, r3, #1
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e007      	b.n	8004062 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	2b01      	cmp	r3, #1
 800405e:	d1cf      	bne.n	8004000 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	8000003f 	.word	0x8000003f

08004070 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff f854 	bl	800312a <LL_ADC_IsDisableOngoing>
 8004082:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4618      	mov	r0, r3
 800408a:	f7ff f83b 	bl	8003104 <LL_ADC_IsEnabled>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d047      	beq.n	8004124 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d144      	bne.n	8004124 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f003 030d 	and.w	r3, r3, #13
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d10c      	bne.n	80040c2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff f815 	bl	80030dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2203      	movs	r2, #3
 80040b8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ba:	f7fe fe0d 	bl	8002cd8 <HAL_GetTick>
 80040be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040c0:	e029      	b.n	8004116 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c6:	f043 0210 	orr.w	r2, r3, #16
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040d2:	f043 0201 	orr.w	r2, r3, #1
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e023      	b.n	8004126 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80040de:	f7fe fdfb 	bl	8002cd8 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d914      	bls.n	8004116 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00d      	beq.n	8004116 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040fe:	f043 0210 	orr.w	r2, r3, #16
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800410a:	f043 0201 	orr.w	r2, r3, #1
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e007      	b.n	8004126 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 0301 	and.w	r3, r3, #1
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1dc      	bne.n	80040de <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3710      	adds	r7, #16
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b084      	sub	sp, #16
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800413a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004140:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004144:	2b00      	cmp	r3, #0
 8004146:	d14b      	bne.n	80041e0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800414c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	2b00      	cmp	r3, #0
 8004160:	d021      	beq.n	80041a6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4618      	mov	r0, r3
 8004168:	f7fe feb6 	bl	8002ed8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d032      	beq.n	80041d8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d12b      	bne.n	80041d8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004184:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004190:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d11f      	bne.n	80041d8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419c:	f043 0201 	orr.w	r2, r3, #1
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80041a4:	e018      	b.n	80041d8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d111      	bne.n	80041d8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d105      	bne.n	80041d8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d0:	f043 0201 	orr.w	r2, r3, #1
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f7ff fa89 	bl	80036f0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80041de:	e00e      	b.n	80041fe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e4:	f003 0310 	and.w	r3, r3, #16
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f7ff fa93 	bl	8003718 <HAL_ADC_ErrorCallback>
}
 80041f2:	e004      	b.n	80041fe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	4798      	blx	r3
}
 80041fe:	bf00      	nop
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b084      	sub	sp, #16
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004212:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f7ff fa75 	bl	8003704 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004234:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004240:	f043 0204 	orr.w	r2, r3, #4
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f7ff fa65 	bl	8003718 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800424e:	bf00      	nop
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <LL_ADC_StartCalibration>:
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
 800425e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004268:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004272:	4313      	orrs	r3, r2
 8004274:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	609a      	str	r2, [r3, #8]
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <LL_ADC_IsCalibrationOnGoing>:
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004298:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800429c:	d101      	bne.n	80042a2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80042ba:	2300      	movs	r3, #0
 80042bc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <HAL_ADCEx_Calibration_Start+0x1c>
 80042c8:	2302      	movs	r3, #2
 80042ca:	e04d      	b.n	8004368 <HAL_ADCEx_Calibration_Start+0xb8>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7ff fecb 	bl	8004070 <ADC_Disable>
 80042da:	4603      	mov	r3, r0
 80042dc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d136      	bne.n	8004352 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80042ec:	f023 0302 	bic.w	r3, r3, #2
 80042f0:	f043 0202 	orr.w	r2, r3, #2
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6839      	ldr	r1, [r7, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff ffa9 	bl	8004256 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004304:	e014      	b.n	8004330 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	3301      	adds	r3, #1
 800430a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4a18      	ldr	r2, [pc, #96]	; (8004370 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d90d      	bls.n	8004330 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004318:	f023 0312 	bic.w	r3, r3, #18
 800431c:	f043 0210 	orr.w	r2, r3, #16
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e01b      	b.n	8004368 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f7ff ffa7 	bl	8004288 <LL_ADC_IsCalibrationOnGoing>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1e2      	bne.n	8004306 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004344:	f023 0303 	bic.w	r3, r3, #3
 8004348:	f043 0201 	orr.w	r2, r3, #1
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004350:	e005      	b.n	800435e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004356:	f043 0210 	orr.w	r2, r3, #16
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004366:	7bfb      	ldrb	r3, [r7, #15]
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	0004de01 	.word	0x0004de01

08004374 <__NVIC_SetPriorityGrouping>:
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f003 0307 	and.w	r3, r3, #7
 8004382:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004384:	4b0c      	ldr	r3, [pc, #48]	; (80043b8 <__NVIC_SetPriorityGrouping+0x44>)
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004390:	4013      	ands	r3, r2
 8004392:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800439c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043a6:	4a04      	ldr	r2, [pc, #16]	; (80043b8 <__NVIC_SetPriorityGrouping+0x44>)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	60d3      	str	r3, [r2, #12]
}
 80043ac:	bf00      	nop
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr
 80043b8:	e000ed00 	.word	0xe000ed00

080043bc <__NVIC_GetPriorityGrouping>:
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043c0:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <__NVIC_GetPriorityGrouping+0x18>)
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	0a1b      	lsrs	r3, r3, #8
 80043c6:	f003 0307 	and.w	r3, r3, #7
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	e000ed00 	.word	0xe000ed00

080043d8 <__NVIC_EnableIRQ>:
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	db0b      	blt.n	8004402 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	f003 021f 	and.w	r2, r3, #31
 80043f0:	4907      	ldr	r1, [pc, #28]	; (8004410 <__NVIC_EnableIRQ+0x38>)
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	095b      	lsrs	r3, r3, #5
 80043f8:	2001      	movs	r0, #1
 80043fa:	fa00 f202 	lsl.w	r2, r0, r2
 80043fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	e000e100 	.word	0xe000e100

08004414 <__NVIC_SetPriority>:
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	4603      	mov	r3, r0
 800441c:	6039      	str	r1, [r7, #0]
 800441e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004424:	2b00      	cmp	r3, #0
 8004426:	db0a      	blt.n	800443e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	b2da      	uxtb	r2, r3
 800442c:	490c      	ldr	r1, [pc, #48]	; (8004460 <__NVIC_SetPriority+0x4c>)
 800442e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004432:	0112      	lsls	r2, r2, #4
 8004434:	b2d2      	uxtb	r2, r2
 8004436:	440b      	add	r3, r1
 8004438:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800443c:	e00a      	b.n	8004454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	b2da      	uxtb	r2, r3
 8004442:	4908      	ldr	r1, [pc, #32]	; (8004464 <__NVIC_SetPriority+0x50>)
 8004444:	79fb      	ldrb	r3, [r7, #7]
 8004446:	f003 030f 	and.w	r3, r3, #15
 800444a:	3b04      	subs	r3, #4
 800444c:	0112      	lsls	r2, r2, #4
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	440b      	add	r3, r1
 8004452:	761a      	strb	r2, [r3, #24]
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	e000e100 	.word	0xe000e100
 8004464:	e000ed00 	.word	0xe000ed00

08004468 <NVIC_EncodePriority>:
{
 8004468:	b480      	push	{r7}
 800446a:	b089      	sub	sp, #36	; 0x24
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 0307 	and.w	r3, r3, #7
 800447a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	f1c3 0307 	rsb	r3, r3, #7
 8004482:	2b04      	cmp	r3, #4
 8004484:	bf28      	it	cs
 8004486:	2304      	movcs	r3, #4
 8004488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	3304      	adds	r3, #4
 800448e:	2b06      	cmp	r3, #6
 8004490:	d902      	bls.n	8004498 <NVIC_EncodePriority+0x30>
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	3b03      	subs	r3, #3
 8004496:	e000      	b.n	800449a <NVIC_EncodePriority+0x32>
 8004498:	2300      	movs	r3, #0
 800449a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800449c:	f04f 32ff 	mov.w	r2, #4294967295
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	43da      	mvns	r2, r3
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	401a      	ands	r2, r3
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044b0:	f04f 31ff 	mov.w	r1, #4294967295
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ba:	43d9      	mvns	r1, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044c0:	4313      	orrs	r3, r2
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3724      	adds	r7, #36	; 0x24
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
	...

080044d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	3b01      	subs	r3, #1
 80044dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044e0:	d301      	bcc.n	80044e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044e2:	2301      	movs	r3, #1
 80044e4:	e00f      	b.n	8004506 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044e6:	4a0a      	ldr	r2, [pc, #40]	; (8004510 <SysTick_Config+0x40>)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044ee:	210f      	movs	r1, #15
 80044f0:	f04f 30ff 	mov.w	r0, #4294967295
 80044f4:	f7ff ff8e 	bl	8004414 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044f8:	4b05      	ldr	r3, [pc, #20]	; (8004510 <SysTick_Config+0x40>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044fe:	4b04      	ldr	r3, [pc, #16]	; (8004510 <SysTick_Config+0x40>)
 8004500:	2207      	movs	r2, #7
 8004502:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	e000e010 	.word	0xe000e010

08004514 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7ff ff29 	bl	8004374 <__NVIC_SetPriorityGrouping>
}
 8004522:	bf00      	nop
 8004524:	3708      	adds	r7, #8
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b086      	sub	sp, #24
 800452e:	af00      	add	r7, sp, #0
 8004530:	4603      	mov	r3, r0
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	607a      	str	r2, [r7, #4]
 8004536:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004538:	f7ff ff40 	bl	80043bc <__NVIC_GetPriorityGrouping>
 800453c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	68b9      	ldr	r1, [r7, #8]
 8004542:	6978      	ldr	r0, [r7, #20]
 8004544:	f7ff ff90 	bl	8004468 <NVIC_EncodePriority>
 8004548:	4602      	mov	r2, r0
 800454a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800454e:	4611      	mov	r1, r2
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff ff5f 	bl	8004414 <__NVIC_SetPriority>
}
 8004556:	bf00      	nop
 8004558:	3718      	adds	r7, #24
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b082      	sub	sp, #8
 8004562:	af00      	add	r7, sp, #0
 8004564:	4603      	mov	r3, r0
 8004566:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456c:	4618      	mov	r0, r3
 800456e:	f7ff ff33 	bl	80043d8 <__NVIC_EnableIRQ>
}
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b082      	sub	sp, #8
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f7ff ffa4 	bl	80044d0 <SysTick_Config>
 8004588:	4603      	mov	r3, r0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3708      	adds	r7, #8
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e08d      	b.n	80046c2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	461a      	mov	r2, r3
 80045ac:	4b47      	ldr	r3, [pc, #284]	; (80046cc <HAL_DMA_Init+0x138>)
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d80f      	bhi.n	80045d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	4b45      	ldr	r3, [pc, #276]	; (80046d0 <HAL_DMA_Init+0x13c>)
 80045ba:	4413      	add	r3, r2
 80045bc:	4a45      	ldr	r2, [pc, #276]	; (80046d4 <HAL_DMA_Init+0x140>)
 80045be:	fba2 2303 	umull	r2, r3, r2, r3
 80045c2:	091b      	lsrs	r3, r3, #4
 80045c4:	009a      	lsls	r2, r3, #2
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a42      	ldr	r2, [pc, #264]	; (80046d8 <HAL_DMA_Init+0x144>)
 80045ce:	641a      	str	r2, [r3, #64]	; 0x40
 80045d0:	e00e      	b.n	80045f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	4b40      	ldr	r3, [pc, #256]	; (80046dc <HAL_DMA_Init+0x148>)
 80045da:	4413      	add	r3, r2
 80045dc:	4a3d      	ldr	r2, [pc, #244]	; (80046d4 <HAL_DMA_Init+0x140>)
 80045de:	fba2 2303 	umull	r2, r3, r2, r3
 80045e2:	091b      	lsrs	r3, r3, #4
 80045e4:	009a      	lsls	r2, r3, #2
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a3c      	ldr	r2, [pc, #240]	; (80046e0 <HAL_DMA_Init+0x14c>)
 80045ee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800460a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004614:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004620:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800462c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a1b      	ldr	r3, [r3, #32]
 8004632:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	4313      	orrs	r3, r2
 8004638:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fa76 	bl	8004b34 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004650:	d102      	bne.n	8004658 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800466c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d010      	beq.n	8004698 <HAL_DMA_Init+0x104>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2b04      	cmp	r3, #4
 800467c:	d80c      	bhi.n	8004698 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fa96 	bl	8004bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004688:	2200      	movs	r2, #0
 800468a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004694:	605a      	str	r2, [r3, #4]
 8004696:	e008      	b.n	80046aa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40020407 	.word	0x40020407
 80046d0:	bffdfff8 	.word	0xbffdfff8
 80046d4:	cccccccd 	.word	0xcccccccd
 80046d8:	40020000 	.word	0x40020000
 80046dc:	bffdfbf8 	.word	0xbffdfbf8
 80046e0:	40020400 	.word	0x40020400

080046e4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046f2:	2300      	movs	r3, #0
 80046f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d101      	bne.n	8004704 <HAL_DMA_Start_IT+0x20>
 8004700:	2302      	movs	r3, #2
 8004702:	e066      	b.n	80047d2 <HAL_DMA_Start_IT+0xee>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b01      	cmp	r3, #1
 8004716:	d155      	bne.n	80047c4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 0201 	bic.w	r2, r2, #1
 8004734:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	68b9      	ldr	r1, [r7, #8]
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 f9bb 	bl	8004ab8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004746:	2b00      	cmp	r3, #0
 8004748:	d008      	beq.n	800475c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f042 020e 	orr.w	r2, r2, #14
 8004758:	601a      	str	r2, [r3, #0]
 800475a:	e00f      	b.n	800477c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0204 	bic.w	r2, r2, #4
 800476a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 020a 	orr.w	r2, r2, #10
 800477a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004794:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004798:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d007      	beq.n	80047b2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047b0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 0201 	orr.w	r2, r2, #1
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	e005      	b.n	80047d0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80047cc:	2302      	movs	r3, #2
 80047ce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80047d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047da:	b480      	push	{r7}
 80047dc:	b085      	sub	sp, #20
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047e2:	2300      	movs	r3, #0
 80047e4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d005      	beq.n	80047fe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2204      	movs	r2, #4
 80047f6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	73fb      	strb	r3, [r7, #15]
 80047fc:	e037      	b.n	800486e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 020e 	bic.w	r2, r2, #14
 800480c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004818:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800481c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 0201 	bic.w	r2, r2, #1
 800482c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004832:	f003 021f 	and.w	r2, r3, #31
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	2101      	movs	r1, #1
 800483c:	fa01 f202 	lsl.w	r2, r1, r2
 8004840:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800484a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00c      	beq.n	800486e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004862:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800486c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800487e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004880:	4618      	mov	r0, r3
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004894:	2300      	movs	r3, #0
 8004896:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d00d      	beq.n	80048c0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2204      	movs	r2, #4
 80048a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	73fb      	strb	r3, [r7, #15]
 80048be:	e047      	b.n	8004950 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 020e 	bic.w	r2, r2, #14
 80048ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f022 0201 	bic.w	r2, r2, #1
 80048de:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f4:	f003 021f 	and.w	r2, r3, #31
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fc:	2101      	movs	r1, #1
 80048fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004902:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800490c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00c      	beq.n	8004930 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004920:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004924:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800492e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	4798      	blx	r3
    }
  }
  return status;
 8004950:	7bfb      	ldrb	r3, [r7, #15]
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b084      	sub	sp, #16
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004976:	f003 031f 	and.w	r3, r3, #31
 800497a:	2204      	movs	r2, #4
 800497c:	409a      	lsls	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4013      	ands	r3, r2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d026      	beq.n	80049d4 <HAL_DMA_IRQHandler+0x7a>
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f003 0304 	and.w	r3, r3, #4
 800498c:	2b00      	cmp	r3, #0
 800498e:	d021      	beq.n	80049d4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0320 	and.w	r3, r3, #32
 800499a:	2b00      	cmp	r3, #0
 800499c:	d107      	bne.n	80049ae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0204 	bic.w	r2, r2, #4
 80049ac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b2:	f003 021f 	and.w	r2, r3, #31
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	2104      	movs	r1, #4
 80049bc:	fa01 f202 	lsl.w	r2, r1, r2
 80049c0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d071      	beq.n	8004aae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80049d2:	e06c      	b.n	8004aae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d8:	f003 031f 	and.w	r3, r3, #31
 80049dc:	2202      	movs	r2, #2
 80049de:	409a      	lsls	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	4013      	ands	r3, r2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d02e      	beq.n	8004a46 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d029      	beq.n	8004a46 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0320 	and.w	r3, r3, #32
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d10b      	bne.n	8004a18 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f022 020a 	bic.w	r2, r2, #10
 8004a0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1c:	f003 021f 	and.w	r2, r3, #31
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	2102      	movs	r1, #2
 8004a26:	fa01 f202 	lsl.w	r2, r1, r2
 8004a2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d038      	beq.n	8004aae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004a44:	e033      	b.n	8004aae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4a:	f003 031f 	and.w	r3, r3, #31
 8004a4e:	2208      	movs	r2, #8
 8004a50:	409a      	lsls	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d02a      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	f003 0308 	and.w	r3, r3, #8
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d025      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 020e 	bic.w	r2, r2, #14
 8004a72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a78:	f003 021f 	and.w	r2, r3, #31
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a80:	2101      	movs	r1, #1
 8004a82:	fa01 f202 	lsl.w	r2, r1, r2
 8004a86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d004      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004aae:	bf00      	nop
 8004ab0:	bf00      	nop
}
 8004ab2:	3710      	adds	r7, #16
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ace:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d004      	beq.n	8004ae2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004ae0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae6:	f003 021f 	and.w	r2, r3, #31
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	2101      	movs	r1, #1
 8004af0:	fa01 f202 	lsl.w	r2, r1, r2
 8004af4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	2b10      	cmp	r3, #16
 8004b04:	d108      	bne.n	8004b18 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b16:	e007      	b.n	8004b28 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	60da      	str	r2, [r3, #12]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b087      	sub	sp, #28
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	461a      	mov	r2, r3
 8004b42:	4b16      	ldr	r3, [pc, #88]	; (8004b9c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d802      	bhi.n	8004b4e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004b48:	4b15      	ldr	r3, [pc, #84]	; (8004ba0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	e001      	b.n	8004b52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004b4e:	4b15      	ldr	r3, [pc, #84]	; (8004ba4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004b50:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	3b08      	subs	r3, #8
 8004b5e:	4a12      	ldr	r2, [pc, #72]	; (8004ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004b60:	fba2 2303 	umull	r2, r3, r2, r3
 8004b64:	091b      	lsrs	r3, r3, #4
 8004b66:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b6c:	089b      	lsrs	r3, r3, #2
 8004b6e:	009a      	lsls	r2, r3, #2
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	4413      	add	r3, r2
 8004b74:	461a      	mov	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a0b      	ldr	r2, [pc, #44]	; (8004bac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004b7e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f003 031f 	and.w	r3, r3, #31
 8004b86:	2201      	movs	r2, #1
 8004b88:	409a      	lsls	r2, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004b8e:	bf00      	nop
 8004b90:	371c      	adds	r7, #28
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	40020407 	.word	0x40020407
 8004ba0:	40020800 	.word	0x40020800
 8004ba4:	40020820 	.word	0x40020820
 8004ba8:	cccccccd 	.word	0xcccccccd
 8004bac:	40020880 	.word	0x40020880

08004bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	4b0b      	ldr	r3, [pc, #44]	; (8004bf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	461a      	mov	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a08      	ldr	r2, [pc, #32]	; (8004bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004bd2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	f003 031f 	and.w	r3, r3, #31
 8004bdc:	2201      	movs	r2, #1
 8004bde:	409a      	lsls	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004be4:	bf00      	nop
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	1000823f 	.word	0x1000823f
 8004bf4:	40020940 	.word	0x40020940

08004bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004c06:	e15a      	b.n	8004ebe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	2101      	movs	r1, #1
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	fa01 f303 	lsl.w	r3, r1, r3
 8004c14:	4013      	ands	r3, r2
 8004c16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 814c 	beq.w	8004eb8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f003 0303 	and.w	r3, r3, #3
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d005      	beq.n	8004c38 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d130      	bne.n	8004c9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	2203      	movs	r2, #3
 8004c44:	fa02 f303 	lsl.w	r3, r2, r3
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	68da      	ldr	r2, [r3, #12]
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c6e:	2201      	movs	r2, #1
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	fa02 f303 	lsl.w	r3, r2, r3
 8004c76:	43db      	mvns	r3, r3
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	091b      	lsrs	r3, r3, #4
 8004c84:	f003 0201 	and.w	r2, r3, #1
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f003 0303 	and.w	r3, r3, #3
 8004ca2:	2b03      	cmp	r3, #3
 8004ca4:	d017      	beq.n	8004cd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	2203      	movs	r2, #3
 8004cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb6:	43db      	mvns	r3, r3
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	4013      	ands	r3, r2
 8004cbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d123      	bne.n	8004d2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	08da      	lsrs	r2, r3, #3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	3208      	adds	r2, #8
 8004cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	220f      	movs	r2, #15
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	4013      	ands	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	fa02 f303 	lsl.w	r3, r2, r3
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	08da      	lsrs	r2, r3, #3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3208      	adds	r2, #8
 8004d24:	6939      	ldr	r1, [r7, #16]
 8004d26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	2203      	movs	r2, #3
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f003 0203 	and.w	r2, r3, #3
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 80a6 	beq.w	8004eb8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d6c:	4b5b      	ldr	r3, [pc, #364]	; (8004edc <HAL_GPIO_Init+0x2e4>)
 8004d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d70:	4a5a      	ldr	r2, [pc, #360]	; (8004edc <HAL_GPIO_Init+0x2e4>)
 8004d72:	f043 0301 	orr.w	r3, r3, #1
 8004d76:	6613      	str	r3, [r2, #96]	; 0x60
 8004d78:	4b58      	ldr	r3, [pc, #352]	; (8004edc <HAL_GPIO_Init+0x2e4>)
 8004d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	60bb      	str	r3, [r7, #8]
 8004d82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d84:	4a56      	ldr	r2, [pc, #344]	; (8004ee0 <HAL_GPIO_Init+0x2e8>)
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	089b      	lsrs	r3, r3, #2
 8004d8a:	3302      	adds	r3, #2
 8004d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f003 0303 	and.w	r3, r3, #3
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	220f      	movs	r2, #15
 8004d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004da0:	43db      	mvns	r3, r3
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4013      	ands	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004dae:	d01f      	beq.n	8004df0 <HAL_GPIO_Init+0x1f8>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a4c      	ldr	r2, [pc, #304]	; (8004ee4 <HAL_GPIO_Init+0x2ec>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d019      	beq.n	8004dec <HAL_GPIO_Init+0x1f4>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a4b      	ldr	r2, [pc, #300]	; (8004ee8 <HAL_GPIO_Init+0x2f0>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d013      	beq.n	8004de8 <HAL_GPIO_Init+0x1f0>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a4a      	ldr	r2, [pc, #296]	; (8004eec <HAL_GPIO_Init+0x2f4>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00d      	beq.n	8004de4 <HAL_GPIO_Init+0x1ec>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a49      	ldr	r2, [pc, #292]	; (8004ef0 <HAL_GPIO_Init+0x2f8>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d007      	beq.n	8004de0 <HAL_GPIO_Init+0x1e8>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a48      	ldr	r2, [pc, #288]	; (8004ef4 <HAL_GPIO_Init+0x2fc>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d101      	bne.n	8004ddc <HAL_GPIO_Init+0x1e4>
 8004dd8:	2305      	movs	r3, #5
 8004dda:	e00a      	b.n	8004df2 <HAL_GPIO_Init+0x1fa>
 8004ddc:	2306      	movs	r3, #6
 8004dde:	e008      	b.n	8004df2 <HAL_GPIO_Init+0x1fa>
 8004de0:	2304      	movs	r3, #4
 8004de2:	e006      	b.n	8004df2 <HAL_GPIO_Init+0x1fa>
 8004de4:	2303      	movs	r3, #3
 8004de6:	e004      	b.n	8004df2 <HAL_GPIO_Init+0x1fa>
 8004de8:	2302      	movs	r3, #2
 8004dea:	e002      	b.n	8004df2 <HAL_GPIO_Init+0x1fa>
 8004dec:	2301      	movs	r3, #1
 8004dee:	e000      	b.n	8004df2 <HAL_GPIO_Init+0x1fa>
 8004df0:	2300      	movs	r3, #0
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	f002 0203 	and.w	r2, r2, #3
 8004df8:	0092      	lsls	r2, r2, #2
 8004dfa:	4093      	lsls	r3, r2
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e02:	4937      	ldr	r1, [pc, #220]	; (8004ee0 <HAL_GPIO_Init+0x2e8>)
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	089b      	lsrs	r3, r3, #2
 8004e08:	3302      	adds	r3, #2
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e10:	4b39      	ldr	r3, [pc, #228]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	43db      	mvns	r3, r3
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e34:	4a30      	ldr	r2, [pc, #192]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e3a:	4b2f      	ldr	r3, [pc, #188]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	43db      	mvns	r3, r3
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4013      	ands	r3, r2
 8004e48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e5e:	4a26      	ldr	r2, [pc, #152]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004e64:	4b24      	ldr	r3, [pc, #144]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	4013      	ands	r3, r2
 8004e72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d003      	beq.n	8004e88 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e88:	4a1b      	ldr	r2, [pc, #108]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004e8e:	4b1a      	ldr	r3, [pc, #104]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	43db      	mvns	r3, r3
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004eb2:	4a11      	ldr	r2, [pc, #68]	; (8004ef8 <HAL_GPIO_Init+0x300>)
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f47f ae9d 	bne.w	8004c08 <HAL_GPIO_Init+0x10>
  }
}
 8004ece:	bf00      	nop
 8004ed0:	bf00      	nop
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	40010000 	.word	0x40010000
 8004ee4:	48000400 	.word	0x48000400
 8004ee8:	48000800 	.word	0x48000800
 8004eec:	48000c00 	.word	0x48000c00
 8004ef0:	48001000 	.word	0x48001000
 8004ef4:	48001400 	.word	0x48001400
 8004ef8:	40010400 	.word	0x40010400

08004efc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	691a      	ldr	r2, [r3, #16]
 8004f0c:	887b      	ldrh	r3, [r7, #2]
 8004f0e:	4013      	ands	r3, r2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d002      	beq.n	8004f1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f14:	2301      	movs	r3, #1
 8004f16:	73fb      	strb	r3, [r7, #15]
 8004f18:	e001      	b.n	8004f1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d141      	bne.n	8004fbe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f3a:	4b4b      	ldr	r3, [pc, #300]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f46:	d131      	bne.n	8004fac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f48:	4b47      	ldr	r3, [pc, #284]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f4e:	4a46      	ldr	r2, [pc, #280]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f58:	4b43      	ldr	r3, [pc, #268]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f60:	4a41      	ldr	r2, [pc, #260]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f66:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f68:	4b40      	ldr	r3, [pc, #256]	; (800506c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2232      	movs	r2, #50	; 0x32
 8004f6e:	fb02 f303 	mul.w	r3, r2, r3
 8004f72:	4a3f      	ldr	r2, [pc, #252]	; (8005070 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f74:	fba2 2303 	umull	r2, r3, r2, r3
 8004f78:	0c9b      	lsrs	r3, r3, #18
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f7e:	e002      	b.n	8004f86 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	3b01      	subs	r3, #1
 8004f84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f86:	4b38      	ldr	r3, [pc, #224]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f92:	d102      	bne.n	8004f9a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1f2      	bne.n	8004f80 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f9a:	4b33      	ldr	r3, [pc, #204]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fa6:	d158      	bne.n	800505a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e057      	b.n	800505c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fac:	4b2e      	ldr	r3, [pc, #184]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fb2:	4a2d      	ldr	r2, [pc, #180]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fb8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004fbc:	e04d      	b.n	800505a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fc4:	d141      	bne.n	800504a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fc6:	4b28      	ldr	r3, [pc, #160]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd2:	d131      	bne.n	8005038 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fd4:	4b24      	ldr	r3, [pc, #144]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fda:	4a23      	ldr	r2, [pc, #140]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fe0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fe4:	4b20      	ldr	r3, [pc, #128]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fec:	4a1e      	ldr	r2, [pc, #120]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ff2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ff4:	4b1d      	ldr	r3, [pc, #116]	; (800506c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2232      	movs	r2, #50	; 0x32
 8004ffa:	fb02 f303 	mul.w	r3, r2, r3
 8004ffe:	4a1c      	ldr	r2, [pc, #112]	; (8005070 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005000:	fba2 2303 	umull	r2, r3, r2, r3
 8005004:	0c9b      	lsrs	r3, r3, #18
 8005006:	3301      	adds	r3, #1
 8005008:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800500a:	e002      	b.n	8005012 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	3b01      	subs	r3, #1
 8005010:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005012:	4b15      	ldr	r3, [pc, #84]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800501a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800501e:	d102      	bne.n	8005026 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1f2      	bne.n	800500c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005026:	4b10      	ldr	r3, [pc, #64]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800502e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005032:	d112      	bne.n	800505a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e011      	b.n	800505c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005038:	4b0b      	ldr	r3, [pc, #44]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800503a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800503e:	4a0a      	ldr	r2, [pc, #40]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005040:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005044:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005048:	e007      	b.n	800505a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800504a:	4b07      	ldr	r3, [pc, #28]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005052:	4a05      	ldr	r2, [pc, #20]	; (8005068 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005054:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005058:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	40007000 	.word	0x40007000
 800506c:	2000002c 	.word	0x2000002c
 8005070:	431bde83 	.word	0x431bde83

08005074 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005078:	4b05      	ldr	r3, [pc, #20]	; (8005090 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	4a04      	ldr	r2, [pc, #16]	; (8005090 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800507e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005082:	6093      	str	r3, [r2, #8]
}
 8005084:	bf00      	nop
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40007000 	.word	0x40007000

08005094 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b088      	sub	sp, #32
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e306      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d075      	beq.n	800519e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050b2:	4b97      	ldr	r3, [pc, #604]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 030c 	and.w	r3, r3, #12
 80050ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050bc:	4b94      	ldr	r3, [pc, #592]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f003 0303 	and.w	r3, r3, #3
 80050c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	2b0c      	cmp	r3, #12
 80050ca:	d102      	bne.n	80050d2 <HAL_RCC_OscConfig+0x3e>
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	2b03      	cmp	r3, #3
 80050d0:	d002      	beq.n	80050d8 <HAL_RCC_OscConfig+0x44>
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d10b      	bne.n	80050f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d8:	4b8d      	ldr	r3, [pc, #564]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d05b      	beq.n	800519c <HAL_RCC_OscConfig+0x108>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d157      	bne.n	800519c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e2e1      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050f8:	d106      	bne.n	8005108 <HAL_RCC_OscConfig+0x74>
 80050fa:	4b85      	ldr	r3, [pc, #532]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a84      	ldr	r2, [pc, #528]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	e01d      	b.n	8005144 <HAL_RCC_OscConfig+0xb0>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005110:	d10c      	bne.n	800512c <HAL_RCC_OscConfig+0x98>
 8005112:	4b7f      	ldr	r3, [pc, #508]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a7e      	ldr	r2, [pc, #504]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005118:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	4b7c      	ldr	r3, [pc, #496]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a7b      	ldr	r2, [pc, #492]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005128:	6013      	str	r3, [r2, #0]
 800512a:	e00b      	b.n	8005144 <HAL_RCC_OscConfig+0xb0>
 800512c:	4b78      	ldr	r3, [pc, #480]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a77      	ldr	r2, [pc, #476]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005132:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005136:	6013      	str	r3, [r2, #0]
 8005138:	4b75      	ldr	r3, [pc, #468]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a74      	ldr	r2, [pc, #464]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 800513e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005142:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d013      	beq.n	8005174 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514c:	f7fd fdc4 	bl	8002cd8 <HAL_GetTick>
 8005150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005152:	e008      	b.n	8005166 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005154:	f7fd fdc0 	bl	8002cd8 <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2b64      	cmp	r3, #100	; 0x64
 8005160:	d901      	bls.n	8005166 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e2a6      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005166:	4b6a      	ldr	r3, [pc, #424]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d0f0      	beq.n	8005154 <HAL_RCC_OscConfig+0xc0>
 8005172:	e014      	b.n	800519e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005174:	f7fd fdb0 	bl	8002cd8 <HAL_GetTick>
 8005178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800517a:	e008      	b.n	800518e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800517c:	f7fd fdac 	bl	8002cd8 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b64      	cmp	r3, #100	; 0x64
 8005188:	d901      	bls.n	800518e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e292      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800518e:	4b60      	ldr	r3, [pc, #384]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1f0      	bne.n	800517c <HAL_RCC_OscConfig+0xe8>
 800519a:	e000      	b.n	800519e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800519c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d075      	beq.n	8005296 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051aa:	4b59      	ldr	r3, [pc, #356]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f003 030c 	and.w	r3, r3, #12
 80051b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051b4:	4b56      	ldr	r3, [pc, #344]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	f003 0303 	and.w	r3, r3, #3
 80051bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	2b0c      	cmp	r3, #12
 80051c2:	d102      	bne.n	80051ca <HAL_RCC_OscConfig+0x136>
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d002      	beq.n	80051d0 <HAL_RCC_OscConfig+0x13c>
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	2b04      	cmp	r3, #4
 80051ce:	d11f      	bne.n	8005210 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051d0:	4b4f      	ldr	r3, [pc, #316]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d005      	beq.n	80051e8 <HAL_RCC_OscConfig+0x154>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e265      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051e8:	4b49      	ldr	r3, [pc, #292]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	061b      	lsls	r3, r3, #24
 80051f6:	4946      	ldr	r1, [pc, #280]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80051fc:	4b45      	ldr	r3, [pc, #276]	; (8005314 <HAL_RCC_OscConfig+0x280>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4618      	mov	r0, r3
 8005202:	f7fd fd1d 	bl	8002c40 <HAL_InitTick>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d043      	beq.n	8005294 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e251      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d023      	beq.n	8005260 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005218:	4b3d      	ldr	r3, [pc, #244]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a3c      	ldr	r2, [pc, #240]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 800521e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005222:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005224:	f7fd fd58 	bl	8002cd8 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800522c:	f7fd fd54 	bl	8002cd8 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e23a      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800523e:	4b34      	ldr	r3, [pc, #208]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0f0      	beq.n	800522c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800524a:	4b31      	ldr	r3, [pc, #196]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	061b      	lsls	r3, r3, #24
 8005258:	492d      	ldr	r1, [pc, #180]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 800525a:	4313      	orrs	r3, r2
 800525c:	604b      	str	r3, [r1, #4]
 800525e:	e01a      	b.n	8005296 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005260:	4b2b      	ldr	r3, [pc, #172]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a2a      	ldr	r2, [pc, #168]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005266:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800526a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526c:	f7fd fd34 	bl	8002cd8 <HAL_GetTick>
 8005270:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005274:	f7fd fd30 	bl	8002cd8 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e216      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005286:	4b22      	ldr	r3, [pc, #136]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1f0      	bne.n	8005274 <HAL_RCC_OscConfig+0x1e0>
 8005292:	e000      	b.n	8005296 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005294:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0308 	and.w	r3, r3, #8
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d041      	beq.n	8005326 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d01c      	beq.n	80052e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052aa:	4b19      	ldr	r3, [pc, #100]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80052ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052b0:	4a17      	ldr	r2, [pc, #92]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80052b2:	f043 0301 	orr.w	r3, r3, #1
 80052b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ba:	f7fd fd0d 	bl	8002cd8 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052c2:	f7fd fd09 	bl	8002cd8 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e1ef      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80052d4:	4b0e      	ldr	r3, [pc, #56]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80052d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d0ef      	beq.n	80052c2 <HAL_RCC_OscConfig+0x22e>
 80052e2:	e020      	b.n	8005326 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052e4:	4b0a      	ldr	r3, [pc, #40]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80052e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052ea:	4a09      	ldr	r2, [pc, #36]	; (8005310 <HAL_RCC_OscConfig+0x27c>)
 80052ec:	f023 0301 	bic.w	r3, r3, #1
 80052f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f4:	f7fd fcf0 	bl	8002cd8 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052fa:	e00d      	b.n	8005318 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052fc:	f7fd fcec 	bl	8002cd8 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d906      	bls.n	8005318 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e1d2      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
 800530e:	bf00      	nop
 8005310:	40021000 	.word	0x40021000
 8005314:	20000030 	.word	0x20000030
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005318:	4b8c      	ldr	r3, [pc, #560]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 800531a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800531e:	f003 0302 	and.w	r3, r3, #2
 8005322:	2b00      	cmp	r3, #0
 8005324:	d1ea      	bne.n	80052fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0304 	and.w	r3, r3, #4
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 80a6 	beq.w	8005480 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005334:	2300      	movs	r3, #0
 8005336:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005338:	4b84      	ldr	r3, [pc, #528]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 800533a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800533c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d101      	bne.n	8005348 <HAL_RCC_OscConfig+0x2b4>
 8005344:	2301      	movs	r3, #1
 8005346:	e000      	b.n	800534a <HAL_RCC_OscConfig+0x2b6>
 8005348:	2300      	movs	r3, #0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00d      	beq.n	800536a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800534e:	4b7f      	ldr	r3, [pc, #508]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005352:	4a7e      	ldr	r2, [pc, #504]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005358:	6593      	str	r3, [r2, #88]	; 0x58
 800535a:	4b7c      	ldr	r3, [pc, #496]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 800535c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800535e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005362:	60fb      	str	r3, [r7, #12]
 8005364:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005366:	2301      	movs	r3, #1
 8005368:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800536a:	4b79      	ldr	r3, [pc, #484]	; (8005550 <HAL_RCC_OscConfig+0x4bc>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005372:	2b00      	cmp	r3, #0
 8005374:	d118      	bne.n	80053a8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005376:	4b76      	ldr	r3, [pc, #472]	; (8005550 <HAL_RCC_OscConfig+0x4bc>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a75      	ldr	r2, [pc, #468]	; (8005550 <HAL_RCC_OscConfig+0x4bc>)
 800537c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005382:	f7fd fca9 	bl	8002cd8 <HAL_GetTick>
 8005386:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800538a:	f7fd fca5 	bl	8002cd8 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e18b      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800539c:	4b6c      	ldr	r3, [pc, #432]	; (8005550 <HAL_RCC_OscConfig+0x4bc>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0f0      	beq.n	800538a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d108      	bne.n	80053c2 <HAL_RCC_OscConfig+0x32e>
 80053b0:	4b66      	ldr	r3, [pc, #408]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b6:	4a65      	ldr	r2, [pc, #404]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053b8:	f043 0301 	orr.w	r3, r3, #1
 80053bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80053c0:	e024      	b.n	800540c <HAL_RCC_OscConfig+0x378>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	2b05      	cmp	r3, #5
 80053c8:	d110      	bne.n	80053ec <HAL_RCC_OscConfig+0x358>
 80053ca:	4b60      	ldr	r3, [pc, #384]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d0:	4a5e      	ldr	r2, [pc, #376]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053d2:	f043 0304 	orr.w	r3, r3, #4
 80053d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80053da:	4b5c      	ldr	r3, [pc, #368]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053e0:	4a5a      	ldr	r2, [pc, #360]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053e2:	f043 0301 	orr.w	r3, r3, #1
 80053e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80053ea:	e00f      	b.n	800540c <HAL_RCC_OscConfig+0x378>
 80053ec:	4b57      	ldr	r3, [pc, #348]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f2:	4a56      	ldr	r2, [pc, #344]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053f4:	f023 0301 	bic.w	r3, r3, #1
 80053f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80053fc:	4b53      	ldr	r3, [pc, #332]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80053fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005402:	4a52      	ldr	r2, [pc, #328]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005404:	f023 0304 	bic.w	r3, r3, #4
 8005408:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d016      	beq.n	8005442 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005414:	f7fd fc60 	bl	8002cd8 <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800541a:	e00a      	b.n	8005432 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800541c:	f7fd fc5c 	bl	8002cd8 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	f241 3288 	movw	r2, #5000	; 0x1388
 800542a:	4293      	cmp	r3, r2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e140      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005432:	4b46      	ldr	r3, [pc, #280]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005438:	f003 0302 	and.w	r3, r3, #2
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0ed      	beq.n	800541c <HAL_RCC_OscConfig+0x388>
 8005440:	e015      	b.n	800546e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005442:	f7fd fc49 	bl	8002cd8 <HAL_GetTick>
 8005446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005448:	e00a      	b.n	8005460 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800544a:	f7fd fc45 	bl	8002cd8 <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	f241 3288 	movw	r2, #5000	; 0x1388
 8005458:	4293      	cmp	r3, r2
 800545a:	d901      	bls.n	8005460 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e129      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005460:	4b3a      	ldr	r3, [pc, #232]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1ed      	bne.n	800544a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800546e:	7ffb      	ldrb	r3, [r7, #31]
 8005470:	2b01      	cmp	r3, #1
 8005472:	d105      	bne.n	8005480 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005474:	4b35      	ldr	r3, [pc, #212]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005478:	4a34      	ldr	r2, [pc, #208]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 800547a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800547e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b00      	cmp	r3, #0
 800548a:	d03c      	beq.n	8005506 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d01c      	beq.n	80054ce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005494:	4b2d      	ldr	r3, [pc, #180]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005496:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800549a:	4a2c      	ldr	r2, [pc, #176]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 800549c:	f043 0301 	orr.w	r3, r3, #1
 80054a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054a4:	f7fd fc18 	bl	8002cd8 <HAL_GetTick>
 80054a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80054aa:	e008      	b.n	80054be <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054ac:	f7fd fc14 	bl	8002cd8 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e0fa      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80054be:	4b23      	ldr	r3, [pc, #140]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80054c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d0ef      	beq.n	80054ac <HAL_RCC_OscConfig+0x418>
 80054cc:	e01b      	b.n	8005506 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80054ce:	4b1f      	ldr	r3, [pc, #124]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80054d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054d4:	4a1d      	ldr	r2, [pc, #116]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80054d6:	f023 0301 	bic.w	r3, r3, #1
 80054da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054de:	f7fd fbfb 	bl	8002cd8 <HAL_GetTick>
 80054e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80054e4:	e008      	b.n	80054f8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054e6:	f7fd fbf7 	bl	8002cd8 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d901      	bls.n	80054f8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e0dd      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80054f8:	4b14      	ldr	r3, [pc, #80]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 80054fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1ef      	bne.n	80054e6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 80d1 	beq.w	80056b2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005510:	4b0e      	ldr	r3, [pc, #56]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f003 030c 	and.w	r3, r3, #12
 8005518:	2b0c      	cmp	r3, #12
 800551a:	f000 808b 	beq.w	8005634 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	69db      	ldr	r3, [r3, #28]
 8005522:	2b02      	cmp	r3, #2
 8005524:	d15e      	bne.n	80055e4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005526:	4b09      	ldr	r3, [pc, #36]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a08      	ldr	r2, [pc, #32]	; (800554c <HAL_RCC_OscConfig+0x4b8>)
 800552c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005530:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005532:	f7fd fbd1 	bl	8002cd8 <HAL_GetTick>
 8005536:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005538:	e00c      	b.n	8005554 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800553a:	f7fd fbcd 	bl	8002cd8 <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	2b02      	cmp	r3, #2
 8005546:	d905      	bls.n	8005554 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e0b3      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
 800554c:	40021000 	.word	0x40021000
 8005550:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005554:	4b59      	ldr	r3, [pc, #356]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d1ec      	bne.n	800553a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005560:	4b56      	ldr	r3, [pc, #344]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	4b56      	ldr	r3, [pc, #344]	; (80056c0 <HAL_RCC_OscConfig+0x62c>)
 8005566:	4013      	ands	r3, r2
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	6a11      	ldr	r1, [r2, #32]
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005570:	3a01      	subs	r2, #1
 8005572:	0112      	lsls	r2, r2, #4
 8005574:	4311      	orrs	r1, r2
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800557a:	0212      	lsls	r2, r2, #8
 800557c:	4311      	orrs	r1, r2
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005582:	0852      	lsrs	r2, r2, #1
 8005584:	3a01      	subs	r2, #1
 8005586:	0552      	lsls	r2, r2, #21
 8005588:	4311      	orrs	r1, r2
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800558e:	0852      	lsrs	r2, r2, #1
 8005590:	3a01      	subs	r2, #1
 8005592:	0652      	lsls	r2, r2, #25
 8005594:	4311      	orrs	r1, r2
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800559a:	06d2      	lsls	r2, r2, #27
 800559c:	430a      	orrs	r2, r1
 800559e:	4947      	ldr	r1, [pc, #284]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055a4:	4b45      	ldr	r3, [pc, #276]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a44      	ldr	r2, [pc, #272]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055ae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055b0:	4b42      	ldr	r3, [pc, #264]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	4a41      	ldr	r2, [pc, #260]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055ba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055bc:	f7fd fb8c 	bl	8002cd8 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055c4:	f7fd fb88 	bl	8002cd8 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e06e      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055d6:	4b39      	ldr	r3, [pc, #228]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0x530>
 80055e2:	e066      	b.n	80056b2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055e4:	4b35      	ldr	r3, [pc, #212]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a34      	ldr	r2, [pc, #208]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055ee:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80055f0:	4b32      	ldr	r3, [pc, #200]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	4a31      	ldr	r2, [pc, #196]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055f6:	f023 0303 	bic.w	r3, r3, #3
 80055fa:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80055fc:	4b2f      	ldr	r3, [pc, #188]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	4a2e      	ldr	r2, [pc, #184]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 8005602:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005606:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800560a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800560c:	f7fd fb64 	bl	8002cd8 <HAL_GetTick>
 8005610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005612:	e008      	b.n	8005626 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005614:	f7fd fb60 	bl	8002cd8 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e046      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005626:	4b25      	ldr	r3, [pc, #148]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1f0      	bne.n	8005614 <HAL_RCC_OscConfig+0x580>
 8005632:	e03e      	b.n	80056b2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	69db      	ldr	r3, [r3, #28]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d101      	bne.n	8005640 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e039      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005640:	4b1e      	ldr	r3, [pc, #120]	; (80056bc <HAL_RCC_OscConfig+0x628>)
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f003 0203 	and.w	r2, r3, #3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a1b      	ldr	r3, [r3, #32]
 8005650:	429a      	cmp	r2, r3
 8005652:	d12c      	bne.n	80056ae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565e:	3b01      	subs	r3, #1
 8005660:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005662:	429a      	cmp	r2, r3
 8005664:	d123      	bne.n	80056ae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005670:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005672:	429a      	cmp	r2, r3
 8005674:	d11b      	bne.n	80056ae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005680:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005682:	429a      	cmp	r2, r3
 8005684:	d113      	bne.n	80056ae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005690:	085b      	lsrs	r3, r3, #1
 8005692:	3b01      	subs	r3, #1
 8005694:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005696:	429a      	cmp	r2, r3
 8005698:	d109      	bne.n	80056ae <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056a4:	085b      	lsrs	r3, r3, #1
 80056a6:	3b01      	subs	r3, #1
 80056a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d001      	beq.n	80056b2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e000      	b.n	80056b4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3720      	adds	r7, #32
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	40021000 	.word	0x40021000
 80056c0:	019f800c 	.word	0x019f800c

080056c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80056ce:	2300      	movs	r3, #0
 80056d0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e11e      	b.n	800591a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056dc:	4b91      	ldr	r3, [pc, #580]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 030f 	and.w	r3, r3, #15
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d910      	bls.n	800570c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ea:	4b8e      	ldr	r3, [pc, #568]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f023 020f 	bic.w	r2, r3, #15
 80056f2:	498c      	ldr	r1, [pc, #560]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056fa:	4b8a      	ldr	r3, [pc, #552]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 030f 	and.w	r3, r3, #15
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	429a      	cmp	r2, r3
 8005706:	d001      	beq.n	800570c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e106      	b.n	800591a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0301 	and.w	r3, r3, #1
 8005714:	2b00      	cmp	r3, #0
 8005716:	d073      	beq.n	8005800 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	2b03      	cmp	r3, #3
 800571e:	d129      	bne.n	8005774 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005720:	4b81      	ldr	r3, [pc, #516]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d101      	bne.n	8005730 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e0f4      	b.n	800591a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005730:	f000 f99e 	bl	8005a70 <RCC_GetSysClockFreqFromPLLSource>
 8005734:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	4a7c      	ldr	r2, [pc, #496]	; (800592c <HAL_RCC_ClockConfig+0x268>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d93f      	bls.n	80057be <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800573e:	4b7a      	ldr	r3, [pc, #488]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d009      	beq.n	800575e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005752:	2b00      	cmp	r3, #0
 8005754:	d033      	beq.n	80057be <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800575a:	2b00      	cmp	r3, #0
 800575c:	d12f      	bne.n	80057be <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800575e:	4b72      	ldr	r3, [pc, #456]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005766:	4a70      	ldr	r2, [pc, #448]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 8005768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800576c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800576e:	2380      	movs	r3, #128	; 0x80
 8005770:	617b      	str	r3, [r7, #20]
 8005772:	e024      	b.n	80057be <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	2b02      	cmp	r3, #2
 800577a:	d107      	bne.n	800578c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800577c:	4b6a      	ldr	r3, [pc, #424]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d109      	bne.n	800579c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e0c6      	b.n	800591a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800578c:	4b66      	ldr	r3, [pc, #408]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005794:	2b00      	cmp	r3, #0
 8005796:	d101      	bne.n	800579c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e0be      	b.n	800591a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800579c:	f000 f8ce 	bl	800593c <HAL_RCC_GetSysClockFreq>
 80057a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	4a61      	ldr	r2, [pc, #388]	; (800592c <HAL_RCC_ClockConfig+0x268>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d909      	bls.n	80057be <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057aa:	4b5f      	ldr	r3, [pc, #380]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057b2:	4a5d      	ldr	r2, [pc, #372]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80057b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80057ba:	2380      	movs	r3, #128	; 0x80
 80057bc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057be:	4b5a      	ldr	r3, [pc, #360]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f023 0203 	bic.w	r2, r3, #3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	4957      	ldr	r1, [pc, #348]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057d0:	f7fd fa82 	bl	8002cd8 <HAL_GetTick>
 80057d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d6:	e00a      	b.n	80057ee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057d8:	f7fd fa7e 	bl	8002cd8 <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e095      	b.n	800591a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ee:	4b4e      	ldr	r3, [pc, #312]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 020c 	and.w	r2, r3, #12
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d1eb      	bne.n	80057d8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d023      	beq.n	8005854 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0304 	and.w	r3, r3, #4
 8005814:	2b00      	cmp	r3, #0
 8005816:	d005      	beq.n	8005824 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005818:	4b43      	ldr	r3, [pc, #268]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	4a42      	ldr	r2, [pc, #264]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 800581e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005822:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0308 	and.w	r3, r3, #8
 800582c:	2b00      	cmp	r3, #0
 800582e:	d007      	beq.n	8005840 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005830:	4b3d      	ldr	r3, [pc, #244]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005838:	4a3b      	ldr	r2, [pc, #236]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 800583a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800583e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005840:	4b39      	ldr	r3, [pc, #228]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	4936      	ldr	r1, [pc, #216]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 800584e:	4313      	orrs	r3, r2
 8005850:	608b      	str	r3, [r1, #8]
 8005852:	e008      	b.n	8005866 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	2b80      	cmp	r3, #128	; 0x80
 8005858:	d105      	bne.n	8005866 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800585a:	4b33      	ldr	r3, [pc, #204]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	4a32      	ldr	r2, [pc, #200]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 8005860:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005864:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005866:	4b2f      	ldr	r3, [pc, #188]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 030f 	and.w	r3, r3, #15
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	429a      	cmp	r2, r3
 8005872:	d21d      	bcs.n	80058b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005874:	4b2b      	ldr	r3, [pc, #172]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f023 020f 	bic.w	r2, r3, #15
 800587c:	4929      	ldr	r1, [pc, #164]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	4313      	orrs	r3, r2
 8005882:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005884:	f7fd fa28 	bl	8002cd8 <HAL_GetTick>
 8005888:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800588a:	e00a      	b.n	80058a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800588c:	f7fd fa24 	bl	8002cd8 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	f241 3288 	movw	r2, #5000	; 0x1388
 800589a:	4293      	cmp	r3, r2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e03b      	b.n	800591a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058a2:	4b20      	ldr	r3, [pc, #128]	; (8005924 <HAL_RCC_ClockConfig+0x260>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 030f 	and.w	r3, r3, #15
 80058aa:	683a      	ldr	r2, [r7, #0]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d1ed      	bne.n	800588c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0304 	and.w	r3, r3, #4
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d008      	beq.n	80058ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058bc:	4b1a      	ldr	r3, [pc, #104]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	4917      	ldr	r1, [pc, #92]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0308 	and.w	r3, r3, #8
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d009      	beq.n	80058ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058da:	4b13      	ldr	r3, [pc, #76]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	490f      	ldr	r1, [pc, #60]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058ee:	f000 f825 	bl	800593c <HAL_RCC_GetSysClockFreq>
 80058f2:	4602      	mov	r2, r0
 80058f4:	4b0c      	ldr	r3, [pc, #48]	; (8005928 <HAL_RCC_ClockConfig+0x264>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	091b      	lsrs	r3, r3, #4
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	490c      	ldr	r1, [pc, #48]	; (8005930 <HAL_RCC_ClockConfig+0x26c>)
 8005900:	5ccb      	ldrb	r3, [r1, r3]
 8005902:	f003 031f 	and.w	r3, r3, #31
 8005906:	fa22 f303 	lsr.w	r3, r2, r3
 800590a:	4a0a      	ldr	r2, [pc, #40]	; (8005934 <HAL_RCC_ClockConfig+0x270>)
 800590c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800590e:	4b0a      	ldr	r3, [pc, #40]	; (8005938 <HAL_RCC_ClockConfig+0x274>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4618      	mov	r0, r3
 8005914:	f7fd f994 	bl	8002c40 <HAL_InitTick>
 8005918:	4603      	mov	r3, r0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	40022000 	.word	0x40022000
 8005928:	40021000 	.word	0x40021000
 800592c:	04c4b400 	.word	0x04c4b400
 8005930:	0800bcc4 	.word	0x0800bcc4
 8005934:	2000002c 	.word	0x2000002c
 8005938:	20000030 	.word	0x20000030

0800593c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800593c:	b480      	push	{r7}
 800593e:	b087      	sub	sp, #28
 8005940:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005942:	4b2c      	ldr	r3, [pc, #176]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 030c 	and.w	r3, r3, #12
 800594a:	2b04      	cmp	r3, #4
 800594c:	d102      	bne.n	8005954 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800594e:	4b2a      	ldr	r3, [pc, #168]	; (80059f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005950:	613b      	str	r3, [r7, #16]
 8005952:	e047      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005954:	4b27      	ldr	r3, [pc, #156]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f003 030c 	and.w	r3, r3, #12
 800595c:	2b08      	cmp	r3, #8
 800595e:	d102      	bne.n	8005966 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005960:	4b26      	ldr	r3, [pc, #152]	; (80059fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005962:	613b      	str	r3, [r7, #16]
 8005964:	e03e      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005966:	4b23      	ldr	r3, [pc, #140]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f003 030c 	and.w	r3, r3, #12
 800596e:	2b0c      	cmp	r3, #12
 8005970:	d136      	bne.n	80059e0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005972:	4b20      	ldr	r3, [pc, #128]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	f003 0303 	and.w	r3, r3, #3
 800597a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800597c:	4b1d      	ldr	r3, [pc, #116]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	091b      	lsrs	r3, r3, #4
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	3301      	adds	r3, #1
 8005988:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2b03      	cmp	r3, #3
 800598e:	d10c      	bne.n	80059aa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005990:	4a1a      	ldr	r2, [pc, #104]	; (80059fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	fbb2 f3f3 	udiv	r3, r2, r3
 8005998:	4a16      	ldr	r2, [pc, #88]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800599a:	68d2      	ldr	r2, [r2, #12]
 800599c:	0a12      	lsrs	r2, r2, #8
 800599e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059a2:	fb02 f303 	mul.w	r3, r2, r3
 80059a6:	617b      	str	r3, [r7, #20]
      break;
 80059a8:	e00c      	b.n	80059c4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059aa:	4a13      	ldr	r2, [pc, #76]	; (80059f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b2:	4a10      	ldr	r2, [pc, #64]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059b4:	68d2      	ldr	r2, [r2, #12]
 80059b6:	0a12      	lsrs	r2, r2, #8
 80059b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059bc:	fb02 f303 	mul.w	r3, r2, r3
 80059c0:	617b      	str	r3, [r7, #20]
      break;
 80059c2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80059c4:	4b0b      	ldr	r3, [pc, #44]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	0e5b      	lsrs	r3, r3, #25
 80059ca:	f003 0303 	and.w	r3, r3, #3
 80059ce:	3301      	adds	r3, #1
 80059d0:	005b      	lsls	r3, r3, #1
 80059d2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059dc:	613b      	str	r3, [r7, #16]
 80059de:	e001      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80059e4:	693b      	ldr	r3, [r7, #16]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	371c      	adds	r7, #28
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40021000 	.word	0x40021000
 80059f8:	00f42400 	.word	0x00f42400
 80059fc:	007a1200 	.word	0x007a1200

08005a00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a04:	4b03      	ldr	r3, [pc, #12]	; (8005a14 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a06:	681b      	ldr	r3, [r3, #0]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	2000002c 	.word	0x2000002c

08005a18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a1c:	f7ff fff0 	bl	8005a00 <HAL_RCC_GetHCLKFreq>
 8005a20:	4602      	mov	r2, r0
 8005a22:	4b06      	ldr	r3, [pc, #24]	; (8005a3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	0a1b      	lsrs	r3, r3, #8
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	4904      	ldr	r1, [pc, #16]	; (8005a40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a2e:	5ccb      	ldrb	r3, [r1, r3]
 8005a30:	f003 031f 	and.w	r3, r3, #31
 8005a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	0800bcd4 	.word	0x0800bcd4

08005a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a48:	f7ff ffda 	bl	8005a00 <HAL_RCC_GetHCLKFreq>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	4b06      	ldr	r3, [pc, #24]	; (8005a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	0adb      	lsrs	r3, r3, #11
 8005a54:	f003 0307 	and.w	r3, r3, #7
 8005a58:	4904      	ldr	r1, [pc, #16]	; (8005a6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a5a:	5ccb      	ldrb	r3, [r1, r3]
 8005a5c:	f003 031f 	and.w	r3, r3, #31
 8005a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	40021000 	.word	0x40021000
 8005a6c:	0800bcd4 	.word	0x0800bcd4

08005a70 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b087      	sub	sp, #28
 8005a74:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a76:	4b1e      	ldr	r3, [pc, #120]	; (8005af0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f003 0303 	and.w	r3, r3, #3
 8005a7e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a80:	4b1b      	ldr	r3, [pc, #108]	; (8005af0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	091b      	lsrs	r3, r3, #4
 8005a86:	f003 030f 	and.w	r3, r3, #15
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	2b03      	cmp	r3, #3
 8005a92:	d10c      	bne.n	8005aae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a94:	4a17      	ldr	r2, [pc, #92]	; (8005af4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a9c:	4a14      	ldr	r2, [pc, #80]	; (8005af0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005a9e:	68d2      	ldr	r2, [r2, #12]
 8005aa0:	0a12      	lsrs	r2, r2, #8
 8005aa2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005aa6:	fb02 f303 	mul.w	r3, r2, r3
 8005aaa:	617b      	str	r3, [r7, #20]
    break;
 8005aac:	e00c      	b.n	8005ac8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005aae:	4a12      	ldr	r2, [pc, #72]	; (8005af8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab6:	4a0e      	ldr	r2, [pc, #56]	; (8005af0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ab8:	68d2      	ldr	r2, [r2, #12]
 8005aba:	0a12      	lsrs	r2, r2, #8
 8005abc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ac0:	fb02 f303 	mul.w	r3, r2, r3
 8005ac4:	617b      	str	r3, [r7, #20]
    break;
 8005ac6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ac8:	4b09      	ldr	r3, [pc, #36]	; (8005af0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	0e5b      	lsrs	r3, r3, #25
 8005ace:	f003 0303 	and.w	r3, r3, #3
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ae0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005ae2:	687b      	ldr	r3, [r7, #4]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	371c      	adds	r7, #28
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	40021000 	.word	0x40021000
 8005af4:	007a1200 	.word	0x007a1200
 8005af8:	00f42400 	.word	0x00f42400

08005afc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b04:	2300      	movs	r3, #0
 8005b06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b08:	2300      	movs	r3, #0
 8005b0a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 8098 	beq.w	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b1e:	4b43      	ldr	r3, [pc, #268]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d10d      	bne.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b2a:	4b40      	ldr	r3, [pc, #256]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b2e:	4a3f      	ldr	r2, [pc, #252]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b34:	6593      	str	r3, [r2, #88]	; 0x58
 8005b36:	4b3d      	ldr	r3, [pc, #244]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b3e:	60bb      	str	r3, [r7, #8]
 8005b40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b42:	2301      	movs	r3, #1
 8005b44:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b46:	4b3a      	ldr	r3, [pc, #232]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a39      	ldr	r2, [pc, #228]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b52:	f7fd f8c1 	bl	8002cd8 <HAL_GetTick>
 8005b56:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b58:	e009      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b5a:	f7fd f8bd 	bl	8002cd8 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d902      	bls.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	74fb      	strb	r3, [r7, #19]
        break;
 8005b6c:	e005      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b6e:	4b30      	ldr	r3, [pc, #192]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0ef      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005b7a:	7cfb      	ldrb	r3, [r7, #19]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d159      	bne.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005b80:	4b2a      	ldr	r3, [pc, #168]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b8a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d01e      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d019      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b9c:	4b23      	ldr	r3, [pc, #140]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ba6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ba8:	4b20      	ldr	r3, [pc, #128]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bae:	4a1f      	ldr	r2, [pc, #124]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005bb8:	4b1c      	ldr	r3, [pc, #112]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bbe:	4a1b      	ldr	r2, [pc, #108]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005bc8:	4a18      	ldr	r2, [pc, #96]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d016      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bda:	f7fd f87d 	bl	8002cd8 <HAL_GetTick>
 8005bde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005be0:	e00b      	b.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005be2:	f7fd f879 	bl	8002cd8 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d902      	bls.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	74fb      	strb	r3, [r7, #19]
            break;
 8005bf8:	e006      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bfa:	4b0c      	ldr	r3, [pc, #48]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c00:	f003 0302 	and.w	r3, r3, #2
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0ec      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005c08:	7cfb      	ldrb	r3, [r7, #19]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d10b      	bne.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c0e:	4b07      	ldr	r3, [pc, #28]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c1c:	4903      	ldr	r1, [pc, #12]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005c24:	e008      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005c26:	7cfb      	ldrb	r3, [r7, #19]
 8005c28:	74bb      	strb	r3, [r7, #18]
 8005c2a:	e005      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c34:	7cfb      	ldrb	r3, [r7, #19]
 8005c36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c38:	7c7b      	ldrb	r3, [r7, #17]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d105      	bne.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c3e:	4ba7      	ldr	r3, [pc, #668]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c42:	4aa6      	ldr	r2, [pc, #664]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c48:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00a      	beq.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c56:	4ba1      	ldr	r3, [pc, #644]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c5c:	f023 0203 	bic.w	r2, r3, #3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	499d      	ldr	r1, [pc, #628]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0302 	and.w	r3, r3, #2
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00a      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c78:	4b98      	ldr	r3, [pc, #608]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c7e:	f023 020c 	bic.w	r2, r3, #12
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	4995      	ldr	r1, [pc, #596]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00a      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c9a:	4b90      	ldr	r3, [pc, #576]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	498c      	ldr	r1, [pc, #560]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005caa:	4313      	orrs	r3, r2
 8005cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0308 	and.w	r3, r3, #8
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00a      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005cbc:	4b87      	ldr	r3, [pc, #540]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	4984      	ldr	r1, [pc, #528]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0310 	and.w	r3, r3, #16
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00a      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005cde:	4b7f      	ldr	r3, [pc, #508]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ce4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	497b      	ldr	r1, [pc, #492]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0320 	and.w	r3, r3, #32
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00a      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d00:	4b76      	ldr	r3, [pc, #472]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d06:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	699b      	ldr	r3, [r3, #24]
 8005d0e:	4973      	ldr	r1, [pc, #460]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d22:	4b6e      	ldr	r3, [pc, #440]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d28:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	69db      	ldr	r3, [r3, #28]
 8005d30:	496a      	ldr	r1, [pc, #424]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00a      	beq.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d44:	4b65      	ldr	r3, [pc, #404]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d4a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	4962      	ldr	r1, [pc, #392]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00a      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d66:	4b5d      	ldr	r3, [pc, #372]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d74:	4959      	ldr	r1, [pc, #356]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00a      	beq.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d88:	4b54      	ldr	r3, [pc, #336]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d8e:	f023 0203 	bic.w	r2, r3, #3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d96:	4951      	ldr	r1, [pc, #324]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00a      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005daa:	4b4c      	ldr	r3, [pc, #304]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db8:	4948      	ldr	r1, [pc, #288]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d015      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005dcc:	4b43      	ldr	r3, [pc, #268]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dda:	4940      	ldr	r1, [pc, #256]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dea:	d105      	bne.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005dec:	4b3b      	ldr	r3, [pc, #236]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	4a3a      	ldr	r2, [pc, #232]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005df2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005df6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d015      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e04:	4b35      	ldr	r3, [pc, #212]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e0a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	4932      	ldr	r1, [pc, #200]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e22:	d105      	bne.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e24:	4b2d      	ldr	r3, [pc, #180]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	4a2c      	ldr	r2, [pc, #176]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e2e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d015      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005e3c:	4b27      	ldr	r3, [pc, #156]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e42:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4a:	4924      	ldr	r1, [pc, #144]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e56:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e5a:	d105      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e5c:	4b1f      	ldr	r3, [pc, #124]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	4a1e      	ldr	r2, [pc, #120]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e66:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d015      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e74:	4b19      	ldr	r3, [pc, #100]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e7a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e82:	4916      	ldr	r1, [pc, #88]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e84:	4313      	orrs	r3, r2
 8005e86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e92:	d105      	bne.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e94:	4b11      	ldr	r3, [pc, #68]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	4a10      	ldr	r2, [pc, #64]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e9e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d019      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005eac:	4b0b      	ldr	r3, [pc, #44]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eb2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eba:	4908      	ldr	r1, [pc, #32]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005eca:	d109      	bne.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ecc:	4b03      	ldr	r3, [pc, #12]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	4a02      	ldr	r2, [pc, #8]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ed2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ed6:	60d3      	str	r3, [r2, #12]
 8005ed8:	e002      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005eda:	bf00      	nop
 8005edc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d015      	beq.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005eec:	4b29      	ldr	r3, [pc, #164]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005efa:	4926      	ldr	r1, [pc, #152]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005efc:	4313      	orrs	r3, r2
 8005efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f0a:	d105      	bne.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f0c:	4b21      	ldr	r3, [pc, #132]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	4a20      	ldr	r2, [pc, #128]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f16:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d015      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005f24:	4b1b      	ldr	r3, [pc, #108]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f2a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f32:	4918      	ldr	r1, [pc, #96]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f34:	4313      	orrs	r3, r2
 8005f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f42:	d105      	bne.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f44:	4b13      	ldr	r3, [pc, #76]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	4a12      	ldr	r2, [pc, #72]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f4e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d015      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005f5c:	4b0d      	ldr	r3, [pc, #52]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f6a:	490a      	ldr	r1, [pc, #40]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005f7a:	d105      	bne.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f7c:	4b05      	ldr	r3, [pc, #20]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	4a04      	ldr	r2, [pc, #16]	; (8005f94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f86:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005f88:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3718      	adds	r7, #24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	40021000 	.word	0x40021000

08005f98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b084      	sub	sp, #16
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e09d      	b.n	80060e6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d108      	bne.n	8005fc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fba:	d009      	beq.n	8005fd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	61da      	str	r2, [r3, #28]
 8005fc2:	e005      	b.n	8005fd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d106      	bne.n	8005ff0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f7fc fabc 	bl	8002568 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2202      	movs	r2, #2
 8005ff4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006006:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006010:	d902      	bls.n	8006018 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006012:	2300      	movs	r3, #0
 8006014:	60fb      	str	r3, [r7, #12]
 8006016:	e002      	b.n	800601e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800601c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006026:	d007      	beq.n	8006038 <HAL_SPI_Init+0xa0>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006030:	d002      	beq.n	8006038 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006048:	431a      	orrs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	f003 0302 	and.w	r3, r3, #2
 8006052:	431a      	orrs	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	695b      	ldr	r3, [r3, #20]
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	431a      	orrs	r2, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006066:	431a      	orrs	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	69db      	ldr	r3, [r3, #28]
 800606c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006070:	431a      	orrs	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a1b      	ldr	r3, [r3, #32]
 8006076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800607a:	ea42 0103 	orr.w	r1, r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006082:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	430a      	orrs	r2, r1
 800608c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	0c1b      	lsrs	r3, r3, #16
 8006094:	f003 0204 	and.w	r2, r3, #4
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609c:	f003 0310 	and.w	r3, r3, #16
 80060a0:	431a      	orrs	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060a6:	f003 0308 	and.w	r3, r3, #8
 80060aa:	431a      	orrs	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80060b4:	ea42 0103 	orr.w	r1, r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	69da      	ldr	r2, [r3, #28]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b084      	sub	sp, #16
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	60f8      	str	r0, [r7, #12]
 80060f6:	60b9      	str	r1, [r7, #8]
 80060f8:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e038      	b.n	8006176 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b00      	cmp	r3, #0
 800610e:	d106      	bne.n	800611e <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f7fc fc0f 	bl	800293c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	3308      	adds	r3, #8
 8006126:	4619      	mov	r1, r3
 8006128:	4610      	mov	r0, r2
 800612a:	f002 fafd 	bl	8008728 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6818      	ldr	r0, [r3, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	461a      	mov	r2, r3
 8006138:	68b9      	ldr	r1, [r7, #8]
 800613a:	f002 fbc5 	bl	80088c8 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6858      	ldr	r0, [r3, #4]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	689a      	ldr	r2, [r3, #8]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	f002 fc0e 	bl	800896c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	6892      	ldr	r2, [r2, #8]
 8006158:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	6892      	ldr	r2, [r2, #8]
 8006164:	f041 0101 	orr.w	r1, r1, #1
 8006168:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b082      	sub	sp, #8
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d101      	bne.n	8006190 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	e049      	b.n	8006224 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b00      	cmp	r3, #0
 800619a:	d106      	bne.n	80061aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f7fc fa23 	bl	80025f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2202      	movs	r2, #2
 80061ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	3304      	adds	r3, #4
 80061ba:	4619      	mov	r1, r3
 80061bc:	4610      	mov	r0, r2
 80061be:	f000 f9bb 	bl	8006538 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2201      	movs	r2, #1
 800620e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800623a:	b2db      	uxtb	r3, r3
 800623c:	2b01      	cmp	r3, #1
 800623e:	d001      	beq.n	8006244 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e04c      	b.n	80062de <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2202      	movs	r2, #2
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a26      	ldr	r2, [pc, #152]	; (80062ec <HAL_TIM_Base_Start+0xc0>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d022      	beq.n	800629c <HAL_TIM_Base_Start+0x70>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800625e:	d01d      	beq.n	800629c <HAL_TIM_Base_Start+0x70>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a22      	ldr	r2, [pc, #136]	; (80062f0 <HAL_TIM_Base_Start+0xc4>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d018      	beq.n	800629c <HAL_TIM_Base_Start+0x70>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a21      	ldr	r2, [pc, #132]	; (80062f4 <HAL_TIM_Base_Start+0xc8>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d013      	beq.n	800629c <HAL_TIM_Base_Start+0x70>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a1f      	ldr	r2, [pc, #124]	; (80062f8 <HAL_TIM_Base_Start+0xcc>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d00e      	beq.n	800629c <HAL_TIM_Base_Start+0x70>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a1e      	ldr	r2, [pc, #120]	; (80062fc <HAL_TIM_Base_Start+0xd0>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d009      	beq.n	800629c <HAL_TIM_Base_Start+0x70>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a1c      	ldr	r2, [pc, #112]	; (8006300 <HAL_TIM_Base_Start+0xd4>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d004      	beq.n	800629c <HAL_TIM_Base_Start+0x70>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a1b      	ldr	r2, [pc, #108]	; (8006304 <HAL_TIM_Base_Start+0xd8>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d115      	bne.n	80062c8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	689a      	ldr	r2, [r3, #8]
 80062a2:	4b19      	ldr	r3, [pc, #100]	; (8006308 <HAL_TIM_Base_Start+0xdc>)
 80062a4:	4013      	ands	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2b06      	cmp	r3, #6
 80062ac:	d015      	beq.n	80062da <HAL_TIM_Base_Start+0xae>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062b4:	d011      	beq.n	80062da <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f042 0201 	orr.w	r2, r2, #1
 80062c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c6:	e008      	b.n	80062da <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f042 0201 	orr.w	r2, r2, #1
 80062d6:	601a      	str	r2, [r3, #0]
 80062d8:	e000      	b.n	80062dc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062dc:	2300      	movs	r3, #0
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3714      	adds	r7, #20
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	40012c00 	.word	0x40012c00
 80062f0:	40000400 	.word	0x40000400
 80062f4:	40000800 	.word	0x40000800
 80062f8:	40000c00 	.word	0x40000c00
 80062fc:	40013400 	.word	0x40013400
 8006300:	40014000 	.word	0x40014000
 8006304:	40015000 	.word	0x40015000
 8006308:	00010007 	.word	0x00010007

0800630c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006316:	2300      	movs	r3, #0
 8006318:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <HAL_TIM_ConfigClockSource+0x1c>
 8006324:	2302      	movs	r3, #2
 8006326:	e0f6      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x20a>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006346:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800634a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a6f      	ldr	r2, [pc, #444]	; (8006520 <HAL_TIM_ConfigClockSource+0x214>)
 8006362:	4293      	cmp	r3, r2
 8006364:	f000 80c1 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006368:	4a6d      	ldr	r2, [pc, #436]	; (8006520 <HAL_TIM_ConfigClockSource+0x214>)
 800636a:	4293      	cmp	r3, r2
 800636c:	f200 80c6 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 8006370:	4a6c      	ldr	r2, [pc, #432]	; (8006524 <HAL_TIM_ConfigClockSource+0x218>)
 8006372:	4293      	cmp	r3, r2
 8006374:	f000 80b9 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006378:	4a6a      	ldr	r2, [pc, #424]	; (8006524 <HAL_TIM_ConfigClockSource+0x218>)
 800637a:	4293      	cmp	r3, r2
 800637c:	f200 80be 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 8006380:	4a69      	ldr	r2, [pc, #420]	; (8006528 <HAL_TIM_ConfigClockSource+0x21c>)
 8006382:	4293      	cmp	r3, r2
 8006384:	f000 80b1 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006388:	4a67      	ldr	r2, [pc, #412]	; (8006528 <HAL_TIM_ConfigClockSource+0x21c>)
 800638a:	4293      	cmp	r3, r2
 800638c:	f200 80b6 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 8006390:	4a66      	ldr	r2, [pc, #408]	; (800652c <HAL_TIM_ConfigClockSource+0x220>)
 8006392:	4293      	cmp	r3, r2
 8006394:	f000 80a9 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006398:	4a64      	ldr	r2, [pc, #400]	; (800652c <HAL_TIM_ConfigClockSource+0x220>)
 800639a:	4293      	cmp	r3, r2
 800639c:	f200 80ae 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 80063a0:	4a63      	ldr	r2, [pc, #396]	; (8006530 <HAL_TIM_ConfigClockSource+0x224>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	f000 80a1 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 80063a8:	4a61      	ldr	r2, [pc, #388]	; (8006530 <HAL_TIM_ConfigClockSource+0x224>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	f200 80a6 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 80063b0:	4a60      	ldr	r2, [pc, #384]	; (8006534 <HAL_TIM_ConfigClockSource+0x228>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	f000 8099 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 80063b8:	4a5e      	ldr	r2, [pc, #376]	; (8006534 <HAL_TIM_ConfigClockSource+0x228>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	f200 809e 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 80063c0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80063c4:	f000 8091 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 80063c8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80063cc:	f200 8096 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 80063d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063d4:	f000 8089 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 80063d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063dc:	f200 808e 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 80063e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063e4:	d03e      	beq.n	8006464 <HAL_TIM_ConfigClockSource+0x158>
 80063e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ea:	f200 8087 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 80063ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063f2:	f000 8086 	beq.w	8006502 <HAL_TIM_ConfigClockSource+0x1f6>
 80063f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063fa:	d87f      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 80063fc:	2b70      	cmp	r3, #112	; 0x70
 80063fe:	d01a      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0x12a>
 8006400:	2b70      	cmp	r3, #112	; 0x70
 8006402:	d87b      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 8006404:	2b60      	cmp	r3, #96	; 0x60
 8006406:	d050      	beq.n	80064aa <HAL_TIM_ConfigClockSource+0x19e>
 8006408:	2b60      	cmp	r3, #96	; 0x60
 800640a:	d877      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 800640c:	2b50      	cmp	r3, #80	; 0x50
 800640e:	d03c      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x17e>
 8006410:	2b50      	cmp	r3, #80	; 0x50
 8006412:	d873      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 8006414:	2b40      	cmp	r3, #64	; 0x40
 8006416:	d058      	beq.n	80064ca <HAL_TIM_ConfigClockSource+0x1be>
 8006418:	2b40      	cmp	r3, #64	; 0x40
 800641a:	d86f      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 800641c:	2b30      	cmp	r3, #48	; 0x30
 800641e:	d064      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006420:	2b30      	cmp	r3, #48	; 0x30
 8006422:	d86b      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 8006424:	2b20      	cmp	r3, #32
 8006426:	d060      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006428:	2b20      	cmp	r3, #32
 800642a:	d867      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
 800642c:	2b00      	cmp	r3, #0
 800642e:	d05c      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006430:	2b10      	cmp	r3, #16
 8006432:	d05a      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x1de>
 8006434:	e062      	b.n	80064fc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6818      	ldr	r0, [r3, #0]
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	6899      	ldr	r1, [r3, #8]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	f000 f99b 	bl	8006780 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	609a      	str	r2, [r3, #8]
      break;
 8006462:	e04f      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6818      	ldr	r0, [r3, #0]
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	6899      	ldr	r1, [r3, #8]
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	f000 f984 	bl	8006780 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689a      	ldr	r2, [r3, #8]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006486:	609a      	str	r2, [r3, #8]
      break;
 8006488:	e03c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6818      	ldr	r0, [r3, #0]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	6859      	ldr	r1, [r3, #4]
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	461a      	mov	r2, r3
 8006498:	f000 f8f6 	bl	8006688 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2150      	movs	r1, #80	; 0x50
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 f94f 	bl	8006746 <TIM_ITRx_SetConfig>
      break;
 80064a8:	e02c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6818      	ldr	r0, [r3, #0]
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	6859      	ldr	r1, [r3, #4]
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	461a      	mov	r2, r3
 80064b8:	f000 f915 	bl	80066e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2160      	movs	r1, #96	; 0x60
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 f93f 	bl	8006746 <TIM_ITRx_SetConfig>
      break;
 80064c8:	e01c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	6859      	ldr	r1, [r3, #4]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	461a      	mov	r2, r3
 80064d8:	f000 f8d6 	bl	8006688 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2140      	movs	r1, #64	; 0x40
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 f92f 	bl	8006746 <TIM_ITRx_SetConfig>
      break;
 80064e8:	e00c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4619      	mov	r1, r3
 80064f4:	4610      	mov	r0, r2
 80064f6:	f000 f926 	bl	8006746 <TIM_ITRx_SetConfig>
      break;
 80064fa:	e003      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006500:	e000      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006514:	7bfb      	ldrb	r3, [r7, #15]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	00100070 	.word	0x00100070
 8006524:	00100060 	.word	0x00100060
 8006528:	00100050 	.word	0x00100050
 800652c:	00100040 	.word	0x00100040
 8006530:	00100030 	.word	0x00100030
 8006534:	00100020 	.word	0x00100020

08006538 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a46      	ldr	r2, [pc, #280]	; (8006664 <TIM_Base_SetConfig+0x12c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d017      	beq.n	8006580 <TIM_Base_SetConfig+0x48>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006556:	d013      	beq.n	8006580 <TIM_Base_SetConfig+0x48>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a43      	ldr	r2, [pc, #268]	; (8006668 <TIM_Base_SetConfig+0x130>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d00f      	beq.n	8006580 <TIM_Base_SetConfig+0x48>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a42      	ldr	r2, [pc, #264]	; (800666c <TIM_Base_SetConfig+0x134>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d00b      	beq.n	8006580 <TIM_Base_SetConfig+0x48>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a41      	ldr	r2, [pc, #260]	; (8006670 <TIM_Base_SetConfig+0x138>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d007      	beq.n	8006580 <TIM_Base_SetConfig+0x48>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a40      	ldr	r2, [pc, #256]	; (8006674 <TIM_Base_SetConfig+0x13c>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d003      	beq.n	8006580 <TIM_Base_SetConfig+0x48>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a3f      	ldr	r2, [pc, #252]	; (8006678 <TIM_Base_SetConfig+0x140>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d108      	bne.n	8006592 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006586:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	4313      	orrs	r3, r2
 8006590:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a33      	ldr	r2, [pc, #204]	; (8006664 <TIM_Base_SetConfig+0x12c>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d023      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065a0:	d01f      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a30      	ldr	r2, [pc, #192]	; (8006668 <TIM_Base_SetConfig+0x130>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d01b      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a2f      	ldr	r2, [pc, #188]	; (800666c <TIM_Base_SetConfig+0x134>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d017      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a2e      	ldr	r2, [pc, #184]	; (8006670 <TIM_Base_SetConfig+0x138>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d013      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a2d      	ldr	r2, [pc, #180]	; (8006674 <TIM_Base_SetConfig+0x13c>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d00f      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a2d      	ldr	r2, [pc, #180]	; (800667c <TIM_Base_SetConfig+0x144>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d00b      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a2c      	ldr	r2, [pc, #176]	; (8006680 <TIM_Base_SetConfig+0x148>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d007      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a2b      	ldr	r2, [pc, #172]	; (8006684 <TIM_Base_SetConfig+0x14c>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d003      	beq.n	80065e2 <TIM_Base_SetConfig+0xaa>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a26      	ldr	r2, [pc, #152]	; (8006678 <TIM_Base_SetConfig+0x140>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d108      	bne.n	80065f4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	4313      	orrs	r3, r2
 8006600:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	689a      	ldr	r2, [r3, #8]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a12      	ldr	r2, [pc, #72]	; (8006664 <TIM_Base_SetConfig+0x12c>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d013      	beq.n	8006648 <TIM_Base_SetConfig+0x110>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a14      	ldr	r2, [pc, #80]	; (8006674 <TIM_Base_SetConfig+0x13c>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d00f      	beq.n	8006648 <TIM_Base_SetConfig+0x110>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a14      	ldr	r2, [pc, #80]	; (800667c <TIM_Base_SetConfig+0x144>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d00b      	beq.n	8006648 <TIM_Base_SetConfig+0x110>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a13      	ldr	r2, [pc, #76]	; (8006680 <TIM_Base_SetConfig+0x148>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d007      	beq.n	8006648 <TIM_Base_SetConfig+0x110>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a12      	ldr	r2, [pc, #72]	; (8006684 <TIM_Base_SetConfig+0x14c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d003      	beq.n	8006648 <TIM_Base_SetConfig+0x110>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a0d      	ldr	r2, [pc, #52]	; (8006678 <TIM_Base_SetConfig+0x140>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d103      	bne.n	8006650 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	691a      	ldr	r2, [r3, #16]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	615a      	str	r2, [r3, #20]
}
 8006656:	bf00      	nop
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	40012c00 	.word	0x40012c00
 8006668:	40000400 	.word	0x40000400
 800666c:	40000800 	.word	0x40000800
 8006670:	40000c00 	.word	0x40000c00
 8006674:	40013400 	.word	0x40013400
 8006678:	40015000 	.word	0x40015000
 800667c:	40014000 	.word	0x40014000
 8006680:	40014400 	.word	0x40014400
 8006684:	40014800 	.word	0x40014800

08006688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006688:	b480      	push	{r7}
 800668a:	b087      	sub	sp, #28
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6a1b      	ldr	r3, [r3, #32]
 8006698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	f023 0201 	bic.w	r2, r3, #1
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	699b      	ldr	r3, [r3, #24]
 80066aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	011b      	lsls	r3, r3, #4
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	f023 030a 	bic.w	r3, r3, #10
 80066c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	697a      	ldr	r2, [r7, #20]
 80066d8:	621a      	str	r2, [r3, #32]
}
 80066da:	bf00      	nop
 80066dc:	371c      	adds	r7, #28
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr

080066e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066e6:	b480      	push	{r7}
 80066e8:	b087      	sub	sp, #28
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	60f8      	str	r0, [r7, #12]
 80066ee:	60b9      	str	r1, [r7, #8]
 80066f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	f023 0210 	bic.w	r2, r3, #16
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006710:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	031b      	lsls	r3, r3, #12
 8006716:	697a      	ldr	r2, [r7, #20]
 8006718:	4313      	orrs	r3, r2
 800671a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006722:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	011b      	lsls	r3, r3, #4
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	4313      	orrs	r3, r2
 800672c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	693a      	ldr	r2, [r7, #16]
 8006738:	621a      	str	r2, [r3, #32]
}
 800673a:	bf00      	nop
 800673c:	371c      	adds	r7, #28
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006746:	b480      	push	{r7}
 8006748:	b085      	sub	sp, #20
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
 800674e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800675c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006760:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006762:	683a      	ldr	r2, [r7, #0]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4313      	orrs	r3, r2
 8006768:	f043 0307 	orr.w	r3, r3, #7
 800676c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	609a      	str	r2, [r3, #8]
}
 8006774:	bf00      	nop
 8006776:	3714      	adds	r7, #20
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
 800678c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800679a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	021a      	lsls	r2, r3, #8
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	431a      	orrs	r2, r3
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	697a      	ldr	r2, [r7, #20]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	609a      	str	r2, [r3, #8]
}
 80067b4:	bf00      	nop
 80067b6:	371c      	adds	r7, #28
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b085      	sub	sp, #20
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d101      	bne.n	80067d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067d4:	2302      	movs	r3, #2
 80067d6:	e074      	b.n	80068c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2202      	movs	r2, #2
 80067e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a34      	ldr	r2, [pc, #208]	; (80068d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d009      	beq.n	8006816 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a33      	ldr	r2, [pc, #204]	; (80068d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d004      	beq.n	8006816 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a31      	ldr	r2, [pc, #196]	; (80068d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d108      	bne.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800681c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	4313      	orrs	r3, r2
 8006826:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800682e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006832:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a21      	ldr	r2, [pc, #132]	; (80068d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d022      	beq.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006858:	d01d      	beq.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a1f      	ldr	r2, [pc, #124]	; (80068dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d018      	beq.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a1d      	ldr	r2, [pc, #116]	; (80068e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d013      	beq.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a1c      	ldr	r2, [pc, #112]	; (80068e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d00e      	beq.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a15      	ldr	r2, [pc, #84]	; (80068d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d009      	beq.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a18      	ldr	r2, [pc, #96]	; (80068e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d004      	beq.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a11      	ldr	r2, [pc, #68]	; (80068d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d10c      	bne.n	80068b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800689c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068c0:	2300      	movs	r3, #0
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3714      	adds	r7, #20
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40012c00 	.word	0x40012c00
 80068d4:	40013400 	.word	0x40013400
 80068d8:	40015000 	.word	0x40015000
 80068dc:	40000400 	.word	0x40000400
 80068e0:	40000800 	.word	0x40000800
 80068e4:	40000c00 	.word	0x40000c00
 80068e8:	40014000 	.word	0x40014000

080068ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e042      	b.n	8006984 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006904:	2b00      	cmp	r3, #0
 8006906:	d106      	bne.n	8006916 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7fb fe8d 	bl	8002630 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2224      	movs	r2, #36	; 0x24
 800691a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f022 0201 	bic.w	r2, r2, #1
 800692c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fcaa 	bl	8007288 <UART_SetConfig>
 8006934:	4603      	mov	r3, r0
 8006936:	2b01      	cmp	r3, #1
 8006938:	d101      	bne.n	800693e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e022      	b.n	8006984 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006942:	2b00      	cmp	r3, #0
 8006944:	d002      	beq.n	800694c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 ff9a 	bl	8007880 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800695a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	689a      	ldr	r2, [r3, #8]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800696a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f042 0201 	orr.w	r2, r2, #1
 800697a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f001 f821 	bl	80079c4 <UART_CheckIdleState>
 8006982:	4603      	mov	r3, r0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3708      	adds	r7, #8
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b08a      	sub	sp, #40	; 0x28
 8006990:	af02      	add	r7, sp, #8
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	603b      	str	r3, [r7, #0]
 8006998:	4613      	mov	r3, r2
 800699a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80069a2:	2b20      	cmp	r3, #32
 80069a4:	f040 8083 	bne.w	8006aae <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d002      	beq.n	80069b4 <HAL_UART_Transmit+0x28>
 80069ae:	88fb      	ldrh	r3, [r7, #6]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d101      	bne.n	80069b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e07b      	b.n	8006ab0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d101      	bne.n	80069c6 <HAL_UART_Transmit+0x3a>
 80069c2:	2302      	movs	r3, #2
 80069c4:	e074      	b.n	8006ab0 <HAL_UART_Transmit+0x124>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2221      	movs	r2, #33	; 0x21
 80069da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80069de:	f7fc f97b 	bl	8002cd8 <HAL_GetTick>
 80069e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	88fa      	ldrh	r2, [r7, #6]
 80069e8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	88fa      	ldrh	r2, [r7, #6]
 80069f0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069fc:	d108      	bne.n	8006a10 <HAL_UART_Transmit+0x84>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d104      	bne.n	8006a10 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006a06:	2300      	movs	r3, #0
 8006a08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	61bb      	str	r3, [r7, #24]
 8006a0e:	e003      	b.n	8006a18 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a14:	2300      	movs	r3, #0
 8006a16:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006a20:	e02c      	b.n	8006a7c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	2180      	movs	r1, #128	; 0x80
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f001 f814 	bl	8007a5a <UART_WaitOnFlagUntilTimeout>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d001      	beq.n	8006a3c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e039      	b.n	8006ab0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10b      	bne.n	8006a5a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	461a      	mov	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a50:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	3302      	adds	r3, #2
 8006a56:	61bb      	str	r3, [r7, #24]
 8006a58:	e007      	b.n	8006a6a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	781a      	ldrb	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	3301      	adds	r3, #1
 8006a68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	3b01      	subs	r3, #1
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1cc      	bne.n	8006a22 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	2140      	movs	r1, #64	; 0x40
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 ffe1 	bl	8007a5a <UART_WaitOnFlagUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e006      	b.n	8006ab0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	e000      	b.n	8006ab0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006aae:	2302      	movs	r3, #2
  }
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3720      	adds	r7, #32
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b091      	sub	sp, #68	; 0x44
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	60b9      	str	r1, [r7, #8]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006acc:	2b20      	cmp	r3, #32
 8006ace:	f040 808c 	bne.w	8006bea <HAL_UART_Transmit_IT+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d002      	beq.n	8006ade <HAL_UART_Transmit_IT+0x26>
 8006ad8:	88fb      	ldrh	r3, [r7, #6]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d101      	bne.n	8006ae2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e084      	b.n	8006bec <HAL_UART_Transmit_IT+0x134>
    }

    __HAL_LOCK(huart);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d101      	bne.n	8006af0 <HAL_UART_Transmit_IT+0x38>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e07d      	b.n	8006bec <HAL_UART_Transmit_IT+0x134>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	88fa      	ldrh	r2, [r7, #6]
 8006b02:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	88fa      	ldrh	r2, [r7, #6]
 8006b0a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2221      	movs	r2, #33	; 0x21
 8006b20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b2c:	d12e      	bne.n	8006b8c <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b36:	d107      	bne.n	8006b48 <HAL_UART_Transmit_IT+0x90>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d103      	bne.n	8006b48 <HAL_UART_Transmit_IT+0x90>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	4a2d      	ldr	r2, [pc, #180]	; (8006bf8 <HAL_UART_Transmit_IT+0x140>)
 8006b44:	675a      	str	r2, [r3, #116]	; 0x74
 8006b46:	e002      	b.n	8006b4e <HAL_UART_Transmit_IT+0x96>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	4a2c      	ldr	r2, [pc, #176]	; (8006bfc <HAL_UART_Transmit_IT+0x144>)
 8006b4c:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	3308      	adds	r3, #8
 8006b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	e853 3f00 	ldrex	r3, [r3]
 8006b64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b68:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006b6c:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3308      	adds	r3, #8
 8006b74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b76:	637a      	str	r2, [r7, #52]	; 0x34
 8006b78:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006b7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b7e:	e841 2300 	strex	r3, r2, [r1]
 8006b82:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e5      	bne.n	8006b56 <HAL_UART_Transmit_IT+0x9e>
 8006b8a:	e02c      	b.n	8006be6 <HAL_UART_Transmit_IT+0x12e>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b94:	d107      	bne.n	8006ba6 <HAL_UART_Transmit_IT+0xee>
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d103      	bne.n	8006ba6 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	4a17      	ldr	r2, [pc, #92]	; (8006c00 <HAL_UART_Transmit_IT+0x148>)
 8006ba2:	675a      	str	r2, [r3, #116]	; 0x74
 8006ba4:	e002      	b.n	8006bac <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4a16      	ldr	r2, [pc, #88]	; (8006c04 <HAL_UART_Transmit_IT+0x14c>)
 8006baa:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	e853 3f00 	ldrex	r3, [r3]
 8006bc0:	613b      	str	r3, [r7, #16]
   return(result);
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	461a      	mov	r2, r3
 8006bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bd2:	623b      	str	r3, [r7, #32]
 8006bd4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd6:	69f9      	ldr	r1, [r7, #28]
 8006bd8:	6a3a      	ldr	r2, [r7, #32]
 8006bda:	e841 2300 	strex	r3, r2, [r1]
 8006bde:	61bb      	str	r3, [r7, #24]
   return(result);
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1e6      	bne.n	8006bb4 <HAL_UART_Transmit_IT+0xfc>
    }

    return HAL_OK;
 8006be6:	2300      	movs	r3, #0
 8006be8:	e000      	b.n	8006bec <HAL_UART_Transmit_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 8006bea:	2302      	movs	r3, #2
  }
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3744      	adds	r7, #68	; 0x44
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	080082ef 	.word	0x080082ef
 8006bfc:	0800820f 	.word	0x0800820f
 8006c00:	0800814d 	.word	0x0800814d
 8006c04:	08008095 	.word	0x08008095

08006c08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b0ba      	sub	sp, #232	; 0xe8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	69db      	ldr	r3, [r3, #28]
 8006c16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006c2e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006c32:	f640 030f 	movw	r3, #2063	; 0x80f
 8006c36:	4013      	ands	r3, r2
 8006c38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006c3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d11b      	bne.n	8006c7c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c48:	f003 0320 	and.w	r3, r3, #32
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d015      	beq.n	8006c7c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c54:	f003 0320 	and.w	r3, r3, #32
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d105      	bne.n	8006c68 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d009      	beq.n	8006c7c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 82d6 	beq.w	800721e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	4798      	blx	r3
      }
      return;
 8006c7a:	e2d0      	b.n	800721e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006c7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 811f 	beq.w	8006ec4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006c86:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006c8a:	4b8b      	ldr	r3, [pc, #556]	; (8006eb8 <HAL_UART_IRQHandler+0x2b0>)
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d106      	bne.n	8006ca0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006c92:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006c96:	4b89      	ldr	r3, [pc, #548]	; (8006ebc <HAL_UART_IRQHandler+0x2b4>)
 8006c98:	4013      	ands	r3, r2
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f000 8112 	beq.w	8006ec4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ca4:	f003 0301 	and.w	r3, r3, #1
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d011      	beq.n	8006cd0 <HAL_UART_IRQHandler+0xc8>
 8006cac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00b      	beq.n	8006cd0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cc6:	f043 0201 	orr.w	r2, r3, #1
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cd4:	f003 0302 	and.w	r3, r3, #2
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d011      	beq.n	8006d00 <HAL_UART_IRQHandler+0xf8>
 8006cdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ce0:	f003 0301 	and.w	r3, r3, #1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00b      	beq.n	8006d00 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2202      	movs	r2, #2
 8006cee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cf6:	f043 0204 	orr.w	r2, r3, #4
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d011      	beq.n	8006d30 <HAL_UART_IRQHandler+0x128>
 8006d0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d10:	f003 0301 	and.w	r3, r3, #1
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00b      	beq.n	8006d30 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2204      	movs	r2, #4
 8006d1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d26:	f043 0202 	orr.w	r2, r3, #2
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d34:	f003 0308 	and.w	r3, r3, #8
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d017      	beq.n	8006d6c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d40:	f003 0320 	and.w	r3, r3, #32
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d105      	bne.n	8006d54 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006d48:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006d4c:	4b5a      	ldr	r3, [pc, #360]	; (8006eb8 <HAL_UART_IRQHandler+0x2b0>)
 8006d4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d00b      	beq.n	8006d6c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2208      	movs	r2, #8
 8006d5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d62:	f043 0208 	orr.w	r2, r3, #8
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d012      	beq.n	8006d9e <HAL_UART_IRQHandler+0x196>
 8006d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00c      	beq.n	8006d9e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d94:	f043 0220 	orr.w	r2, r3, #32
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	f000 823c 	beq.w	8007222 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dae:	f003 0320 	and.w	r3, r3, #32
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d013      	beq.n	8006dde <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dba:	f003 0320 	and.w	r3, r3, #32
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d105      	bne.n	8006dce <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d007      	beq.n	8006dde <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d003      	beq.n	8006dde <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006de4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df2:	2b40      	cmp	r3, #64	; 0x40
 8006df4:	d005      	beq.n	8006e02 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006df6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006dfa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d04f      	beq.n	8006ea2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 ffdb 	bl	8007dbe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e12:	2b40      	cmp	r3, #64	; 0x40
 8006e14:	d141      	bne.n	8006e9a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	3308      	adds	r3, #8
 8006e1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006e24:	e853 3f00 	ldrex	r3, [r3]
 8006e28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006e2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006e30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3308      	adds	r3, #8
 8006e3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006e42:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006e46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006e4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006e52:	e841 2300 	strex	r3, r2, [r1]
 8006e56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006e5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d1d9      	bne.n	8006e16 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d013      	beq.n	8006e92 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e6e:	4a14      	ldr	r2, [pc, #80]	; (8006ec0 <HAL_UART_IRQHandler+0x2b8>)
 8006e70:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7fd fd08 	bl	800488c <HAL_DMA_Abort_IT>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d017      	beq.n	8006eb2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e90:	e00f      	b.n	8006eb2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f9ee 	bl	8007274 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e98:	e00b      	b.n	8006eb2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f9ea 	bl	8007274 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ea0:	e007      	b.n	8006eb2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 f9e6 	bl	8007274 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8006eb0:	e1b7      	b.n	8007222 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb2:	bf00      	nop
    return;
 8006eb4:	e1b5      	b.n	8007222 <HAL_UART_IRQHandler+0x61a>
 8006eb6:	bf00      	nop
 8006eb8:	10000001 	.word	0x10000001
 8006ebc:	04000120 	.word	0x04000120
 8006ec0:	08008069 	.word	0x08008069

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	f040 814a 	bne.w	8007162 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed2:	f003 0310 	and.w	r3, r3, #16
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f000 8143 	beq.w	8007162 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee0:	f003 0310 	and.w	r3, r3, #16
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	f000 813c 	beq.w	8007162 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2210      	movs	r2, #16
 8006ef0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006efc:	2b40      	cmp	r3, #64	; 0x40
 8006efe:	f040 80b5 	bne.w	800706c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f0e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 8187 	beq.w	8007226 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f22:	429a      	cmp	r2, r3
 8006f24:	f080 817f 	bcs.w	8007226 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f2e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0320 	and.w	r3, r3, #32
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f040 8086 	bne.w	8007050 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f50:	e853 3f00 	ldrex	r3, [r3]
 8006f54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006f58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006f5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	461a      	mov	r2, r3
 8006f6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006f6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006f72:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f76:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006f7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006f86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1da      	bne.n	8006f44 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3308      	adds	r3, #8
 8006f94:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f98:	e853 3f00 	ldrex	r3, [r3]
 8006f9c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006f9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006fa0:	f023 0301 	bic.w	r3, r3, #1
 8006fa4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	3308      	adds	r3, #8
 8006fae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006fb2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006fb6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006fba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006fbe:	e841 2300 	strex	r3, r2, [r1]
 8006fc2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006fc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d1e1      	bne.n	8006f8e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	3308      	adds	r3, #8
 8006fd0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fd4:	e853 3f00 	ldrex	r3, [r3]
 8006fd8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006fda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fe0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	3308      	adds	r3, #8
 8006fea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006fee:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006ff0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006ff4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006ff6:	e841 2300 	strex	r3, r2, [r1]
 8006ffa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006ffc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1e3      	bne.n	8006fca <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2220      	movs	r2, #32
 8007006:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007016:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007018:	e853 3f00 	ldrex	r3, [r3]
 800701c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800701e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007020:	f023 0310 	bic.w	r3, r3, #16
 8007024:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	461a      	mov	r2, r3
 800702e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007032:	65bb      	str	r3, [r7, #88]	; 0x58
 8007034:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007036:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007038:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800703a:	e841 2300 	strex	r3, r2, [r1]
 800703e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007040:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1e4      	bne.n	8007010 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800704a:	4618      	mov	r0, r3
 800704c:	f7fd fbc5 	bl	80047da <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800705c:	b29b      	uxth	r3, r3
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	b29b      	uxth	r3, r3
 8007062:	4619      	mov	r1, r3
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7f9 ff2f 	bl	8000ec8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800706a:	e0dc      	b.n	8007226 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007078:	b29b      	uxth	r3, r3
 800707a:	1ad3      	subs	r3, r2, r3
 800707c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007086:	b29b      	uxth	r3, r3
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 80ce 	beq.w	800722a <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800708e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007092:	2b00      	cmp	r3, #0
 8007094:	f000 80c9 	beq.w	800722a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a0:	e853 3f00 	ldrex	r3, [r3]
 80070a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80070a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	461a      	mov	r2, r3
 80070b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80070ba:	647b      	str	r3, [r7, #68]	; 0x44
 80070bc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80070c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80070c2:	e841 2300 	strex	r3, r2, [r1]
 80070c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80070c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1e4      	bne.n	8007098 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3308      	adds	r3, #8
 80070d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d8:	e853 3f00 	ldrex	r3, [r3]
 80070dc:	623b      	str	r3, [r7, #32]
   return(result);
 80070de:	6a3b      	ldr	r3, [r7, #32]
 80070e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070e4:	f023 0301 	bic.w	r3, r3, #1
 80070e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	3308      	adds	r3, #8
 80070f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80070f6:	633a      	str	r2, [r7, #48]	; 0x30
 80070f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80070fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070fe:	e841 2300 	strex	r3, r2, [r1]
 8007102:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1e1      	bne.n	80070ce <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2220      	movs	r2, #32
 800710e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	e853 3f00 	ldrex	r3, [r3]
 800712a:	60fb      	str	r3, [r7, #12]
   return(result);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f023 0310 	bic.w	r3, r3, #16
 8007132:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	461a      	mov	r2, r3
 800713c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007140:	61fb      	str	r3, [r7, #28]
 8007142:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007144:	69b9      	ldr	r1, [r7, #24]
 8007146:	69fa      	ldr	r2, [r7, #28]
 8007148:	e841 2300 	strex	r3, r2, [r1]
 800714c:	617b      	str	r3, [r7, #20]
   return(result);
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1e4      	bne.n	800711e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007154:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007158:	4619      	mov	r1, r3
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7f9 feb4 	bl	8000ec8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007160:	e063      	b.n	800722a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00e      	beq.n	800718c <HAL_UART_IRQHandler+0x584>
 800716e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007176:	2b00      	cmp	r3, #0
 8007178:	d008      	beq.n	800718c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007182:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f001 f952 	bl	800842e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800718a:	e051      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800718c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007194:	2b00      	cmp	r3, #0
 8007196:	d014      	beq.n	80071c2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800719c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d105      	bne.n	80071b0 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80071a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d008      	beq.n	80071c2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d03a      	beq.n	800722e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	4798      	blx	r3
    }
    return;
 80071c0:	e035      	b.n	800722e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80071c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d009      	beq.n	80071e2 <HAL_UART_IRQHandler+0x5da>
 80071ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f001 f8fc 	bl	80083d8 <UART_EndTransmit_IT>
    return;
 80071e0:	e026      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80071e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d009      	beq.n	8007202 <HAL_UART_IRQHandler+0x5fa>
 80071ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071f2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d003      	beq.n	8007202 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f001 f92b 	bl	8008456 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007200:	e016      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007206:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d010      	beq.n	8007230 <HAL_UART_IRQHandler+0x628>
 800720e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007212:	2b00      	cmp	r3, #0
 8007214:	da0c      	bge.n	8007230 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f001 f913 	bl	8008442 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800721c:	e008      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
      return;
 800721e:	bf00      	nop
 8007220:	e006      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
    return;
 8007222:	bf00      	nop
 8007224:	e004      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
      return;
 8007226:	bf00      	nop
 8007228:	e002      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
      return;
 800722a:	bf00      	nop
 800722c:	e000      	b.n	8007230 <HAL_UART_IRQHandler+0x628>
    return;
 800722e:	bf00      	nop
  }
}
 8007230:	37e8      	adds	r7, #232	; 0xe8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop

08007238 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800727c:	bf00      	nop
 800727e:	370c      	adds	r7, #12
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007288:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800728c:	b08c      	sub	sp, #48	; 0x30
 800728e:	af00      	add	r7, sp, #0
 8007290:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007292:	2300      	movs	r3, #0
 8007294:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	689a      	ldr	r2, [r3, #8]
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	691b      	ldr	r3, [r3, #16]
 80072a0:	431a      	orrs	r2, r3
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	431a      	orrs	r2, r3
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	4313      	orrs	r3, r2
 80072ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	4baa      	ldr	r3, [pc, #680]	; (8007560 <UART_SetConfig+0x2d8>)
 80072b8:	4013      	ands	r3, r2
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	6812      	ldr	r2, [r2, #0]
 80072be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80072c0:	430b      	orrs	r3, r1
 80072c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	68da      	ldr	r2, [r3, #12]
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	430a      	orrs	r2, r1
 80072d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	699b      	ldr	r3, [r3, #24]
 80072de:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a9f      	ldr	r2, [pc, #636]	; (8007564 <UART_SetConfig+0x2dc>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d004      	beq.n	80072f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80072f0:	4313      	orrs	r3, r2
 80072f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80072fe:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	6812      	ldr	r2, [r2, #0]
 8007306:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007308:	430b      	orrs	r3, r1
 800730a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007312:	f023 010f 	bic.w	r1, r3, #15
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	430a      	orrs	r2, r1
 8007320:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a90      	ldr	r2, [pc, #576]	; (8007568 <UART_SetConfig+0x2e0>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d125      	bne.n	8007378 <UART_SetConfig+0xf0>
 800732c:	4b8f      	ldr	r3, [pc, #572]	; (800756c <UART_SetConfig+0x2e4>)
 800732e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007332:	f003 0303 	and.w	r3, r3, #3
 8007336:	2b03      	cmp	r3, #3
 8007338:	d81a      	bhi.n	8007370 <UART_SetConfig+0xe8>
 800733a:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <UART_SetConfig+0xb8>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007351 	.word	0x08007351
 8007344:	08007361 	.word	0x08007361
 8007348:	08007359 	.word	0x08007359
 800734c:	08007369 	.word	0x08007369
 8007350:	2301      	movs	r3, #1
 8007352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007356:	e116      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007358:	2302      	movs	r3, #2
 800735a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800735e:	e112      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007360:	2304      	movs	r3, #4
 8007362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007366:	e10e      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007368:	2308      	movs	r3, #8
 800736a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800736e:	e10a      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007370:	2310      	movs	r3, #16
 8007372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007376:	e106      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a7c      	ldr	r2, [pc, #496]	; (8007570 <UART_SetConfig+0x2e8>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d138      	bne.n	80073f4 <UART_SetConfig+0x16c>
 8007382:	4b7a      	ldr	r3, [pc, #488]	; (800756c <UART_SetConfig+0x2e4>)
 8007384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007388:	f003 030c 	and.w	r3, r3, #12
 800738c:	2b0c      	cmp	r3, #12
 800738e:	d82d      	bhi.n	80073ec <UART_SetConfig+0x164>
 8007390:	a201      	add	r2, pc, #4	; (adr r2, 8007398 <UART_SetConfig+0x110>)
 8007392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007396:	bf00      	nop
 8007398:	080073cd 	.word	0x080073cd
 800739c:	080073ed 	.word	0x080073ed
 80073a0:	080073ed 	.word	0x080073ed
 80073a4:	080073ed 	.word	0x080073ed
 80073a8:	080073dd 	.word	0x080073dd
 80073ac:	080073ed 	.word	0x080073ed
 80073b0:	080073ed 	.word	0x080073ed
 80073b4:	080073ed 	.word	0x080073ed
 80073b8:	080073d5 	.word	0x080073d5
 80073bc:	080073ed 	.word	0x080073ed
 80073c0:	080073ed 	.word	0x080073ed
 80073c4:	080073ed 	.word	0x080073ed
 80073c8:	080073e5 	.word	0x080073e5
 80073cc:	2300      	movs	r3, #0
 80073ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073d2:	e0d8      	b.n	8007586 <UART_SetConfig+0x2fe>
 80073d4:	2302      	movs	r3, #2
 80073d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073da:	e0d4      	b.n	8007586 <UART_SetConfig+0x2fe>
 80073dc:	2304      	movs	r3, #4
 80073de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073e2:	e0d0      	b.n	8007586 <UART_SetConfig+0x2fe>
 80073e4:	2308      	movs	r3, #8
 80073e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073ea:	e0cc      	b.n	8007586 <UART_SetConfig+0x2fe>
 80073ec:	2310      	movs	r3, #16
 80073ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073f2:	e0c8      	b.n	8007586 <UART_SetConfig+0x2fe>
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a5e      	ldr	r2, [pc, #376]	; (8007574 <UART_SetConfig+0x2ec>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d125      	bne.n	800744a <UART_SetConfig+0x1c2>
 80073fe:	4b5b      	ldr	r3, [pc, #364]	; (800756c <UART_SetConfig+0x2e4>)
 8007400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007404:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007408:	2b30      	cmp	r3, #48	; 0x30
 800740a:	d016      	beq.n	800743a <UART_SetConfig+0x1b2>
 800740c:	2b30      	cmp	r3, #48	; 0x30
 800740e:	d818      	bhi.n	8007442 <UART_SetConfig+0x1ba>
 8007410:	2b20      	cmp	r3, #32
 8007412:	d00a      	beq.n	800742a <UART_SetConfig+0x1a2>
 8007414:	2b20      	cmp	r3, #32
 8007416:	d814      	bhi.n	8007442 <UART_SetConfig+0x1ba>
 8007418:	2b00      	cmp	r3, #0
 800741a:	d002      	beq.n	8007422 <UART_SetConfig+0x19a>
 800741c:	2b10      	cmp	r3, #16
 800741e:	d008      	beq.n	8007432 <UART_SetConfig+0x1aa>
 8007420:	e00f      	b.n	8007442 <UART_SetConfig+0x1ba>
 8007422:	2300      	movs	r3, #0
 8007424:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007428:	e0ad      	b.n	8007586 <UART_SetConfig+0x2fe>
 800742a:	2302      	movs	r3, #2
 800742c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007430:	e0a9      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007432:	2304      	movs	r3, #4
 8007434:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007438:	e0a5      	b.n	8007586 <UART_SetConfig+0x2fe>
 800743a:	2308      	movs	r3, #8
 800743c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007440:	e0a1      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007442:	2310      	movs	r3, #16
 8007444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007448:	e09d      	b.n	8007586 <UART_SetConfig+0x2fe>
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a4a      	ldr	r2, [pc, #296]	; (8007578 <UART_SetConfig+0x2f0>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d125      	bne.n	80074a0 <UART_SetConfig+0x218>
 8007454:	4b45      	ldr	r3, [pc, #276]	; (800756c <UART_SetConfig+0x2e4>)
 8007456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800745a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800745e:	2bc0      	cmp	r3, #192	; 0xc0
 8007460:	d016      	beq.n	8007490 <UART_SetConfig+0x208>
 8007462:	2bc0      	cmp	r3, #192	; 0xc0
 8007464:	d818      	bhi.n	8007498 <UART_SetConfig+0x210>
 8007466:	2b80      	cmp	r3, #128	; 0x80
 8007468:	d00a      	beq.n	8007480 <UART_SetConfig+0x1f8>
 800746a:	2b80      	cmp	r3, #128	; 0x80
 800746c:	d814      	bhi.n	8007498 <UART_SetConfig+0x210>
 800746e:	2b00      	cmp	r3, #0
 8007470:	d002      	beq.n	8007478 <UART_SetConfig+0x1f0>
 8007472:	2b40      	cmp	r3, #64	; 0x40
 8007474:	d008      	beq.n	8007488 <UART_SetConfig+0x200>
 8007476:	e00f      	b.n	8007498 <UART_SetConfig+0x210>
 8007478:	2300      	movs	r3, #0
 800747a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800747e:	e082      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007480:	2302      	movs	r3, #2
 8007482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007486:	e07e      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007488:	2304      	movs	r3, #4
 800748a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800748e:	e07a      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007490:	2308      	movs	r3, #8
 8007492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007496:	e076      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007498:	2310      	movs	r3, #16
 800749a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800749e:	e072      	b.n	8007586 <UART_SetConfig+0x2fe>
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a35      	ldr	r2, [pc, #212]	; (800757c <UART_SetConfig+0x2f4>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d12a      	bne.n	8007500 <UART_SetConfig+0x278>
 80074aa:	4b30      	ldr	r3, [pc, #192]	; (800756c <UART_SetConfig+0x2e4>)
 80074ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074b8:	d01a      	beq.n	80074f0 <UART_SetConfig+0x268>
 80074ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074be:	d81b      	bhi.n	80074f8 <UART_SetConfig+0x270>
 80074c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074c4:	d00c      	beq.n	80074e0 <UART_SetConfig+0x258>
 80074c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074ca:	d815      	bhi.n	80074f8 <UART_SetConfig+0x270>
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d003      	beq.n	80074d8 <UART_SetConfig+0x250>
 80074d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074d4:	d008      	beq.n	80074e8 <UART_SetConfig+0x260>
 80074d6:	e00f      	b.n	80074f8 <UART_SetConfig+0x270>
 80074d8:	2300      	movs	r3, #0
 80074da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074de:	e052      	b.n	8007586 <UART_SetConfig+0x2fe>
 80074e0:	2302      	movs	r3, #2
 80074e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074e6:	e04e      	b.n	8007586 <UART_SetConfig+0x2fe>
 80074e8:	2304      	movs	r3, #4
 80074ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ee:	e04a      	b.n	8007586 <UART_SetConfig+0x2fe>
 80074f0:	2308      	movs	r3, #8
 80074f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074f6:	e046      	b.n	8007586 <UART_SetConfig+0x2fe>
 80074f8:	2310      	movs	r3, #16
 80074fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074fe:	e042      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a17      	ldr	r2, [pc, #92]	; (8007564 <UART_SetConfig+0x2dc>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d13a      	bne.n	8007580 <UART_SetConfig+0x2f8>
 800750a:	4b18      	ldr	r3, [pc, #96]	; (800756c <UART_SetConfig+0x2e4>)
 800750c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007510:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007514:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007518:	d01a      	beq.n	8007550 <UART_SetConfig+0x2c8>
 800751a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800751e:	d81b      	bhi.n	8007558 <UART_SetConfig+0x2d0>
 8007520:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007524:	d00c      	beq.n	8007540 <UART_SetConfig+0x2b8>
 8007526:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800752a:	d815      	bhi.n	8007558 <UART_SetConfig+0x2d0>
 800752c:	2b00      	cmp	r3, #0
 800752e:	d003      	beq.n	8007538 <UART_SetConfig+0x2b0>
 8007530:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007534:	d008      	beq.n	8007548 <UART_SetConfig+0x2c0>
 8007536:	e00f      	b.n	8007558 <UART_SetConfig+0x2d0>
 8007538:	2300      	movs	r3, #0
 800753a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800753e:	e022      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007540:	2302      	movs	r3, #2
 8007542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007546:	e01e      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007548:	2304      	movs	r3, #4
 800754a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800754e:	e01a      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007550:	2308      	movs	r3, #8
 8007552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007556:	e016      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007558:	2310      	movs	r3, #16
 800755a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800755e:	e012      	b.n	8007586 <UART_SetConfig+0x2fe>
 8007560:	cfff69f3 	.word	0xcfff69f3
 8007564:	40008000 	.word	0x40008000
 8007568:	40013800 	.word	0x40013800
 800756c:	40021000 	.word	0x40021000
 8007570:	40004400 	.word	0x40004400
 8007574:	40004800 	.word	0x40004800
 8007578:	40004c00 	.word	0x40004c00
 800757c:	40005000 	.word	0x40005000
 8007580:	2310      	movs	r3, #16
 8007582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4aae      	ldr	r2, [pc, #696]	; (8007844 <UART_SetConfig+0x5bc>)
 800758c:	4293      	cmp	r3, r2
 800758e:	f040 8097 	bne.w	80076c0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007592:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007596:	2b08      	cmp	r3, #8
 8007598:	d823      	bhi.n	80075e2 <UART_SetConfig+0x35a>
 800759a:	a201      	add	r2, pc, #4	; (adr r2, 80075a0 <UART_SetConfig+0x318>)
 800759c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a0:	080075c5 	.word	0x080075c5
 80075a4:	080075e3 	.word	0x080075e3
 80075a8:	080075cd 	.word	0x080075cd
 80075ac:	080075e3 	.word	0x080075e3
 80075b0:	080075d3 	.word	0x080075d3
 80075b4:	080075e3 	.word	0x080075e3
 80075b8:	080075e3 	.word	0x080075e3
 80075bc:	080075e3 	.word	0x080075e3
 80075c0:	080075db 	.word	0x080075db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075c4:	f7fe fa28 	bl	8005a18 <HAL_RCC_GetPCLK1Freq>
 80075c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80075ca:	e010      	b.n	80075ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075cc:	4b9e      	ldr	r3, [pc, #632]	; (8007848 <UART_SetConfig+0x5c0>)
 80075ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80075d0:	e00d      	b.n	80075ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075d2:	f7fe f9b3 	bl	800593c <HAL_RCC_GetSysClockFreq>
 80075d6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80075d8:	e009      	b.n	80075ee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80075de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80075e0:	e005      	b.n	80075ee <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80075e2:	2300      	movs	r3, #0
 80075e4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80075ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80075ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 8130 	beq.w	8007856 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fa:	4a94      	ldr	r2, [pc, #592]	; (800784c <UART_SetConfig+0x5c4>)
 80075fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007600:	461a      	mov	r2, r3
 8007602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007604:	fbb3 f3f2 	udiv	r3, r3, r2
 8007608:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	685a      	ldr	r2, [r3, #4]
 800760e:	4613      	mov	r3, r2
 8007610:	005b      	lsls	r3, r3, #1
 8007612:	4413      	add	r3, r2
 8007614:	69ba      	ldr	r2, [r7, #24]
 8007616:	429a      	cmp	r2, r3
 8007618:	d305      	bcc.n	8007626 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007620:	69ba      	ldr	r2, [r7, #24]
 8007622:	429a      	cmp	r2, r3
 8007624:	d903      	bls.n	800762e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800762c:	e113      	b.n	8007856 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800762e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007630:	2200      	movs	r2, #0
 8007632:	60bb      	str	r3, [r7, #8]
 8007634:	60fa      	str	r2, [r7, #12]
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763a:	4a84      	ldr	r2, [pc, #528]	; (800784c <UART_SetConfig+0x5c4>)
 800763c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007640:	b29b      	uxth	r3, r3
 8007642:	2200      	movs	r2, #0
 8007644:	603b      	str	r3, [r7, #0]
 8007646:	607a      	str	r2, [r7, #4]
 8007648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800764c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007650:	f7f9 f8f8 	bl	8000844 <__aeabi_uldivmod>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4610      	mov	r0, r2
 800765a:	4619      	mov	r1, r3
 800765c:	f04f 0200 	mov.w	r2, #0
 8007660:	f04f 0300 	mov.w	r3, #0
 8007664:	020b      	lsls	r3, r1, #8
 8007666:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800766a:	0202      	lsls	r2, r0, #8
 800766c:	6979      	ldr	r1, [r7, #20]
 800766e:	6849      	ldr	r1, [r1, #4]
 8007670:	0849      	lsrs	r1, r1, #1
 8007672:	2000      	movs	r0, #0
 8007674:	460c      	mov	r4, r1
 8007676:	4605      	mov	r5, r0
 8007678:	eb12 0804 	adds.w	r8, r2, r4
 800767c:	eb43 0905 	adc.w	r9, r3, r5
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	469a      	mov	sl, r3
 8007688:	4693      	mov	fp, r2
 800768a:	4652      	mov	r2, sl
 800768c:	465b      	mov	r3, fp
 800768e:	4640      	mov	r0, r8
 8007690:	4649      	mov	r1, r9
 8007692:	f7f9 f8d7 	bl	8000844 <__aeabi_uldivmod>
 8007696:	4602      	mov	r2, r0
 8007698:	460b      	mov	r3, r1
 800769a:	4613      	mov	r3, r2
 800769c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800769e:	6a3b      	ldr	r3, [r7, #32]
 80076a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80076a4:	d308      	bcc.n	80076b8 <UART_SetConfig+0x430>
 80076a6:	6a3b      	ldr	r3, [r7, #32]
 80076a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076ac:	d204      	bcs.n	80076b8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	6a3a      	ldr	r2, [r7, #32]
 80076b4:	60da      	str	r2, [r3, #12]
 80076b6:	e0ce      	b.n	8007856 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80076be:	e0ca      	b.n	8007856 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076c8:	d166      	bne.n	8007798 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80076ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80076ce:	2b08      	cmp	r3, #8
 80076d0:	d827      	bhi.n	8007722 <UART_SetConfig+0x49a>
 80076d2:	a201      	add	r2, pc, #4	; (adr r2, 80076d8 <UART_SetConfig+0x450>)
 80076d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d8:	080076fd 	.word	0x080076fd
 80076dc:	08007705 	.word	0x08007705
 80076e0:	0800770d 	.word	0x0800770d
 80076e4:	08007723 	.word	0x08007723
 80076e8:	08007713 	.word	0x08007713
 80076ec:	08007723 	.word	0x08007723
 80076f0:	08007723 	.word	0x08007723
 80076f4:	08007723 	.word	0x08007723
 80076f8:	0800771b 	.word	0x0800771b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076fc:	f7fe f98c 	bl	8005a18 <HAL_RCC_GetPCLK1Freq>
 8007700:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007702:	e014      	b.n	800772e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007704:	f7fe f99e 	bl	8005a44 <HAL_RCC_GetPCLK2Freq>
 8007708:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800770a:	e010      	b.n	800772e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800770c:	4b4e      	ldr	r3, [pc, #312]	; (8007848 <UART_SetConfig+0x5c0>)
 800770e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007710:	e00d      	b.n	800772e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007712:	f7fe f913 	bl	800593c <HAL_RCC_GetSysClockFreq>
 8007716:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007718:	e009      	b.n	800772e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800771a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800771e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007720:	e005      	b.n	800772e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007722:	2300      	movs	r3, #0
 8007724:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800772c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800772e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007730:	2b00      	cmp	r3, #0
 8007732:	f000 8090 	beq.w	8007856 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773a:	4a44      	ldr	r2, [pc, #272]	; (800784c <UART_SetConfig+0x5c4>)
 800773c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007740:	461a      	mov	r2, r3
 8007742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007744:	fbb3 f3f2 	udiv	r3, r3, r2
 8007748:	005a      	lsls	r2, r3, #1
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	085b      	lsrs	r3, r3, #1
 8007750:	441a      	add	r2, r3
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	fbb2 f3f3 	udiv	r3, r2, r3
 800775a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800775c:	6a3b      	ldr	r3, [r7, #32]
 800775e:	2b0f      	cmp	r3, #15
 8007760:	d916      	bls.n	8007790 <UART_SetConfig+0x508>
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007768:	d212      	bcs.n	8007790 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	b29b      	uxth	r3, r3
 800776e:	f023 030f 	bic.w	r3, r3, #15
 8007772:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007774:	6a3b      	ldr	r3, [r7, #32]
 8007776:	085b      	lsrs	r3, r3, #1
 8007778:	b29b      	uxth	r3, r3
 800777a:	f003 0307 	and.w	r3, r3, #7
 800777e:	b29a      	uxth	r2, r3
 8007780:	8bfb      	ldrh	r3, [r7, #30]
 8007782:	4313      	orrs	r3, r2
 8007784:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	8bfa      	ldrh	r2, [r7, #30]
 800778c:	60da      	str	r2, [r3, #12]
 800778e:	e062      	b.n	8007856 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007796:	e05e      	b.n	8007856 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007798:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800779c:	2b08      	cmp	r3, #8
 800779e:	d828      	bhi.n	80077f2 <UART_SetConfig+0x56a>
 80077a0:	a201      	add	r2, pc, #4	; (adr r2, 80077a8 <UART_SetConfig+0x520>)
 80077a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a6:	bf00      	nop
 80077a8:	080077cd 	.word	0x080077cd
 80077ac:	080077d5 	.word	0x080077d5
 80077b0:	080077dd 	.word	0x080077dd
 80077b4:	080077f3 	.word	0x080077f3
 80077b8:	080077e3 	.word	0x080077e3
 80077bc:	080077f3 	.word	0x080077f3
 80077c0:	080077f3 	.word	0x080077f3
 80077c4:	080077f3 	.word	0x080077f3
 80077c8:	080077eb 	.word	0x080077eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077cc:	f7fe f924 	bl	8005a18 <HAL_RCC_GetPCLK1Freq>
 80077d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077d2:	e014      	b.n	80077fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077d4:	f7fe f936 	bl	8005a44 <HAL_RCC_GetPCLK2Freq>
 80077d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077da:	e010      	b.n	80077fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077dc:	4b1a      	ldr	r3, [pc, #104]	; (8007848 <UART_SetConfig+0x5c0>)
 80077de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80077e0:	e00d      	b.n	80077fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077e2:	f7fe f8ab 	bl	800593c <HAL_RCC_GetSysClockFreq>
 80077e6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077e8:	e009      	b.n	80077fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80077f0:	e005      	b.n	80077fe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80077f2:	2300      	movs	r3, #0
 80077f4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80077fc:	bf00      	nop
    }

    if (pclk != 0U)
 80077fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007800:	2b00      	cmp	r3, #0
 8007802:	d028      	beq.n	8007856 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007808:	4a10      	ldr	r2, [pc, #64]	; (800784c <UART_SetConfig+0x5c4>)
 800780a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800780e:	461a      	mov	r2, r3
 8007810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007812:	fbb3 f2f2 	udiv	r2, r3, r2
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	085b      	lsrs	r3, r3, #1
 800781c:	441a      	add	r2, r3
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	fbb2 f3f3 	udiv	r3, r2, r3
 8007826:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	2b0f      	cmp	r3, #15
 800782c:	d910      	bls.n	8007850 <UART_SetConfig+0x5c8>
 800782e:	6a3b      	ldr	r3, [r7, #32]
 8007830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007834:	d20c      	bcs.n	8007850 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	b29a      	uxth	r2, r3
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	60da      	str	r2, [r3, #12]
 8007840:	e009      	b.n	8007856 <UART_SetConfig+0x5ce>
 8007842:	bf00      	nop
 8007844:	40008000 	.word	0x40008000
 8007848:	00f42400 	.word	0x00f42400
 800784c:	0800bcdc 	.word	0x0800bcdc
      }
      else
      {
        ret = HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2201      	movs	r2, #1
 800785a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	2201      	movs	r2, #1
 8007862:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	2200      	movs	r2, #0
 800786a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	2200      	movs	r2, #0
 8007870:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007872:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007876:	4618      	mov	r0, r3
 8007878:	3730      	adds	r7, #48	; 0x30
 800787a:	46bd      	mov	sp, r7
 800787c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007880 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00a      	beq.n	80078aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ae:	f003 0302 	and.w	r3, r3, #2
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00a      	beq.n	80078cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d0:	f003 0304 	and.w	r3, r3, #4
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00a      	beq.n	80078ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	430a      	orrs	r2, r1
 80078ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f2:	f003 0308 	and.w	r3, r3, #8
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00a      	beq.n	8007910 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	430a      	orrs	r2, r1
 800790e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007914:	f003 0310 	and.w	r3, r3, #16
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00a      	beq.n	8007932 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	430a      	orrs	r2, r1
 8007930:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00a      	beq.n	8007954 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	430a      	orrs	r2, r1
 8007952:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800795c:	2b00      	cmp	r3, #0
 800795e:	d01a      	beq.n	8007996 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	430a      	orrs	r2, r1
 8007974:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800797a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800797e:	d10a      	bne.n	8007996 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	430a      	orrs	r2, r1
 8007994:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800799a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00a      	beq.n	80079b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	430a      	orrs	r2, r1
 80079b6:	605a      	str	r2, [r3, #4]
  }
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b086      	sub	sp, #24
 80079c8:	af02      	add	r7, sp, #8
 80079ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079d4:	f7fb f980 	bl	8002cd8 <HAL_GetTick>
 80079d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0308 	and.w	r3, r3, #8
 80079e4:	2b08      	cmp	r3, #8
 80079e6:	d10e      	bne.n	8007a06 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f82f 	bl	8007a5a <UART_WaitOnFlagUntilTimeout>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d001      	beq.n	8007a06 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a02:	2303      	movs	r3, #3
 8007a04:	e025      	b.n	8007a52 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0304 	and.w	r3, r3, #4
 8007a10:	2b04      	cmp	r3, #4
 8007a12:	d10e      	bne.n	8007a32 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a18:	9300      	str	r3, [sp, #0]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 f819 	bl	8007a5a <UART_WaitOnFlagUntilTimeout>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	e00f      	b.n	8007a52 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2220      	movs	r2, #32
 8007a36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3710      	adds	r7, #16
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}

08007a5a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a5a:	b580      	push	{r7, lr}
 8007a5c:	b09c      	sub	sp, #112	; 0x70
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	60f8      	str	r0, [r7, #12]
 8007a62:	60b9      	str	r1, [r7, #8]
 8007a64:	603b      	str	r3, [r7, #0]
 8007a66:	4613      	mov	r3, r2
 8007a68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a6a:	e0a9      	b.n	8007bc0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a72:	f000 80a5 	beq.w	8007bc0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a76:	f7fb f92f 	bl	8002cd8 <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d302      	bcc.n	8007a8c <UART_WaitOnFlagUntilTimeout+0x32>
 8007a86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d140      	bne.n	8007b0e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a94:	e853 3f00 	ldrex	r3, [r3]
 8007a98:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007a9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a9c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007aa0:	667b      	str	r3, [r7, #100]	; 0x64
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007aaa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007aac:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ab0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007ab2:	e841 2300 	strex	r3, r2, [r1]
 8007ab6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007ab8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1e6      	bne.n	8007a8c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	3308      	adds	r3, #8
 8007ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad0:	f023 0301 	bic.w	r3, r3, #1
 8007ad4:	663b      	str	r3, [r7, #96]	; 0x60
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	3308      	adds	r3, #8
 8007adc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007ade:	64ba      	str	r2, [r7, #72]	; 0x48
 8007ae0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007ae4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ae6:	e841 2300 	strex	r3, r2, [r1]
 8007aea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007aec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1e5      	bne.n	8007abe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2220      	movs	r2, #32
 8007af6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2220      	movs	r2, #32
 8007afe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e069      	b.n	8007be2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0304 	and.w	r3, r3, #4
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d051      	beq.n	8007bc0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	69db      	ldr	r3, [r3, #28]
 8007b22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b2a:	d149      	bne.n	8007bc0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b34:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b3e:	e853 3f00 	ldrex	r3, [r3]
 8007b42:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b46:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b4a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	461a      	mov	r2, r3
 8007b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b54:	637b      	str	r3, [r7, #52]	; 0x34
 8007b56:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b5c:	e841 2300 	strex	r3, r2, [r1]
 8007b60:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1e6      	bne.n	8007b36 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3308      	adds	r3, #8
 8007b6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	613b      	str	r3, [r7, #16]
   return(result);
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	f023 0301 	bic.w	r3, r3, #1
 8007b7e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3308      	adds	r3, #8
 8007b86:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007b88:	623a      	str	r2, [r7, #32]
 8007b8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	69f9      	ldr	r1, [r7, #28]
 8007b8e:	6a3a      	ldr	r2, [r7, #32]
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e5      	bne.n	8007b68 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2220      	movs	r2, #32
 8007ba0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2220      	movs	r2, #32
 8007ba8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007bbc:	2303      	movs	r3, #3
 8007bbe:	e010      	b.n	8007be2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	69da      	ldr	r2, [r3, #28]
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	4013      	ands	r3, r2
 8007bca:	68ba      	ldr	r2, [r7, #8]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	bf0c      	ite	eq
 8007bd0:	2301      	moveq	r3, #1
 8007bd2:	2300      	movne	r3, #0
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	79fb      	ldrb	r3, [r7, #7]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	f43f af46 	beq.w	8007a6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3770      	adds	r7, #112	; 0x70
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
	...

08007bec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b096      	sub	sp, #88	; 0x58
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	88fa      	ldrh	r2, [r7, #6]
 8007c04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2222      	movs	r2, #34	; 0x22
 8007c14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d02c      	beq.n	8007c7a <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c24:	4a42      	ldr	r2, [pc, #264]	; (8007d30 <UART_Start_Receive_DMA+0x144>)
 8007c26:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c2c:	4a41      	ldr	r2, [pc, #260]	; (8007d34 <UART_Start_Receive_DMA+0x148>)
 8007c2e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c34:	4a40      	ldr	r2, [pc, #256]	; (8007d38 <UART_Start_Receive_DMA+0x14c>)
 8007c36:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	3324      	adds	r3, #36	; 0x24
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c50:	461a      	mov	r2, r3
 8007c52:	88fb      	ldrh	r3, [r7, #6]
 8007c54:	f7fc fd46 	bl	80046e4 <HAL_DMA_Start_IT>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00d      	beq.n	8007c7a <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2210      	movs	r2, #16
 8007c62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2220      	movs	r2, #32
 8007c72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e055      	b.n	8007d26 <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d018      	beq.n	8007cbc <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c92:	e853 3f00 	ldrex	r3, [r3]
 8007c96:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c9e:	657b      	str	r3, [r7, #84]	; 0x54
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ca8:	64bb      	str	r3, [r7, #72]	; 0x48
 8007caa:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cac:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007cae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cb0:	e841 2300 	strex	r3, r2, [r1]
 8007cb4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007cb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1e6      	bne.n	8007c8a <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	3308      	adds	r3, #8
 8007cc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc6:	e853 3f00 	ldrex	r3, [r3]
 8007cca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cce:	f043 0301 	orr.w	r3, r3, #1
 8007cd2:	653b      	str	r3, [r7, #80]	; 0x50
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	3308      	adds	r3, #8
 8007cda:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007cdc:	637a      	str	r2, [r7, #52]	; 0x34
 8007cde:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007ce2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e5      	bne.n	8007cbc <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	3308      	adds	r3, #8
 8007cf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	e853 3f00 	ldrex	r3, [r3]
 8007cfe:	613b      	str	r3, [r7, #16]
   return(result);
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	3308      	adds	r3, #8
 8007d0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d10:	623a      	str	r2, [r7, #32]
 8007d12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d14:	69f9      	ldr	r1, [r7, #28]
 8007d16:	6a3a      	ldr	r2, [r7, #32]
 8007d18:	e841 2300 	strex	r3, r2, [r1]
 8007d1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1e5      	bne.n	8007cf0 <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3758      	adds	r7, #88	; 0x58
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop
 8007d30:	08007e8b 	.word	0x08007e8b
 8007d34:	08007fb1 	.word	0x08007fb1
 8007d38:	08007fe9 	.word	0x08007fe9

08007d3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b08f      	sub	sp, #60	; 0x3c
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d4a:	6a3b      	ldr	r3, [r7, #32]
 8007d4c:	e853 3f00 	ldrex	r3, [r3]
 8007d50:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007d58:	637b      	str	r3, [r7, #52]	; 0x34
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	461a      	mov	r2, r3
 8007d60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d64:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d6a:	e841 2300 	strex	r3, r2, [r1]
 8007d6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d1e6      	bne.n	8007d44 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	3308      	adds	r3, #8
 8007d7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	e853 3f00 	ldrex	r3, [r3]
 8007d84:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007d8c:	633b      	str	r3, [r7, #48]	; 0x30
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	3308      	adds	r3, #8
 8007d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d96:	61ba      	str	r2, [r7, #24]
 8007d98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9a:	6979      	ldr	r1, [r7, #20]
 8007d9c:	69ba      	ldr	r2, [r7, #24]
 8007d9e:	e841 2300 	strex	r3, r2, [r1]
 8007da2:	613b      	str	r3, [r7, #16]
   return(result);
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1e5      	bne.n	8007d76 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2220      	movs	r2, #32
 8007dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8007db2:	bf00      	nop
 8007db4:	373c      	adds	r7, #60	; 0x3c
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr

08007dbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dbe:	b480      	push	{r7}
 8007dc0:	b095      	sub	sp, #84	; 0x54
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dce:	e853 3f00 	ldrex	r3, [r3]
 8007dd2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	461a      	mov	r2, r3
 8007de2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007de4:	643b      	str	r3, [r7, #64]	; 0x40
 8007de6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007dea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007dec:	e841 2300 	strex	r3, r2, [r1]
 8007df0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d1e6      	bne.n	8007dc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3308      	adds	r3, #8
 8007dfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e00:	6a3b      	ldr	r3, [r7, #32]
 8007e02:	e853 3f00 	ldrex	r3, [r3]
 8007e06:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e08:	69fb      	ldr	r3, [r7, #28]
 8007e0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e0e:	f023 0301 	bic.w	r3, r3, #1
 8007e12:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	3308      	adds	r3, #8
 8007e1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e1c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e24:	e841 2300 	strex	r3, r2, [r1]
 8007e28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1e3      	bne.n	8007df8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d118      	bne.n	8007e6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	e853 3f00 	ldrex	r3, [r3]
 8007e44:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f023 0310 	bic.w	r3, r3, #16
 8007e4c:	647b      	str	r3, [r7, #68]	; 0x44
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	461a      	mov	r2, r3
 8007e54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e56:	61bb      	str	r3, [r7, #24]
 8007e58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5a:	6979      	ldr	r1, [r7, #20]
 8007e5c:	69ba      	ldr	r2, [r7, #24]
 8007e5e:	e841 2300 	strex	r3, r2, [r1]
 8007e62:	613b      	str	r3, [r7, #16]
   return(result);
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1e6      	bne.n	8007e38 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2220      	movs	r2, #32
 8007e6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	671a      	str	r2, [r3, #112]	; 0x70
}
 8007e7e:	bf00      	nop
 8007e80:	3754      	adds	r7, #84	; 0x54
 8007e82:	46bd      	mov	sp, r7
 8007e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e88:	4770      	bx	lr

08007e8a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b09c      	sub	sp, #112	; 0x70
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e96:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 0320 	and.w	r3, r3, #32
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d171      	bne.n	8007f8a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007ea6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007eb6:	e853 3f00 	ldrex	r3, [r3]
 8007eba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007ebc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ebe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ec2:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ec4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	461a      	mov	r2, r3
 8007eca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007ecc:	65bb      	str	r3, [r7, #88]	; 0x58
 8007ece:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ed2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ed4:	e841 2300 	strex	r3, r2, [r1]
 8007ed8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007eda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1e6      	bne.n	8007eae <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ee0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	3308      	adds	r3, #8
 8007ee6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eea:	e853 3f00 	ldrex	r3, [r3]
 8007eee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ef2:	f023 0301 	bic.w	r3, r3, #1
 8007ef6:	667b      	str	r3, [r7, #100]	; 0x64
 8007ef8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	3308      	adds	r3, #8
 8007efe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007f00:	647a      	str	r2, [r7, #68]	; 0x44
 8007f02:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007f06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007f08:	e841 2300 	strex	r3, r2, [r1]
 8007f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d1e5      	bne.n	8007ee0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	3308      	adds	r3, #8
 8007f1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1e:	e853 3f00 	ldrex	r3, [r3]
 8007f22:	623b      	str	r3, [r7, #32]
   return(result);
 8007f24:	6a3b      	ldr	r3, [r7, #32]
 8007f26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f2a:	663b      	str	r3, [r7, #96]	; 0x60
 8007f2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	3308      	adds	r3, #8
 8007f32:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007f34:	633a      	str	r2, [r7, #48]	; 0x30
 8007f36:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f3c:	e841 2300 	strex	r3, r2, [r1]
 8007f40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1e5      	bne.n	8007f14 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d118      	bne.n	8007f8a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	e853 3f00 	ldrex	r3, [r3]
 8007f64:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f023 0310 	bic.w	r3, r3, #16
 8007f6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	461a      	mov	r2, r3
 8007f74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f76:	61fb      	str	r3, [r7, #28]
 8007f78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7a:	69b9      	ldr	r1, [r7, #24]
 8007f7c:	69fa      	ldr	r2, [r7, #28]
 8007f7e:	e841 2300 	strex	r3, r2, [r1]
 8007f82:	617b      	str	r3, [r7, #20]
   return(result);
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d1e6      	bne.n	8007f58 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d107      	bne.n	8007fa2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f98:	4619      	mov	r1, r3
 8007f9a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007f9c:	f7f8 ff94 	bl	8000ec8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007fa0:	e002      	b.n	8007fa8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007fa2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007fa4:	f7ff f952 	bl	800724c <HAL_UART_RxCpltCallback>
}
 8007fa8:	bf00      	nop
 8007faa:	3770      	adds	r7, #112	; 0x70
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fbc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d109      	bne.n	8007fda <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007fcc:	085b      	lsrs	r3, r3, #1
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	68f8      	ldr	r0, [r7, #12]
 8007fd4:	f7f8 ff78 	bl	8000ec8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007fd8:	e002      	b.n	8007fe0 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f7ff f940 	bl	8007260 <HAL_UART_RxHalfCpltCallback>
}
 8007fe0:	bf00      	nop
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b086      	sub	sp, #24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ffc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008004:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008010:	2b80      	cmp	r3, #128	; 0x80
 8008012:	d109      	bne.n	8008028 <UART_DMAError+0x40>
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	2b21      	cmp	r3, #33	; 0x21
 8008018:	d106      	bne.n	8008028 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	2200      	movs	r2, #0
 800801e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008022:	6978      	ldr	r0, [r7, #20]
 8008024:	f7ff fe8a 	bl	8007d3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008032:	2b40      	cmp	r3, #64	; 0x40
 8008034:	d109      	bne.n	800804a <UART_DMAError+0x62>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2b22      	cmp	r3, #34	; 0x22
 800803a:	d106      	bne.n	800804a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	2200      	movs	r2, #0
 8008040:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008044:	6978      	ldr	r0, [r7, #20]
 8008046:	f7ff feba 	bl	8007dbe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008050:	f043 0210 	orr.w	r2, r3, #16
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800805a:	6978      	ldr	r0, [r7, #20]
 800805c:	f7ff f90a 	bl	8007274 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008060:	bf00      	nop
 8008062:	3718      	adds	r7, #24
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008074:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2200      	movs	r2, #0
 8008082:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f7ff f8f4 	bl	8007274 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800808c:	bf00      	nop
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008094:	b480      	push	{r7}
 8008096:	b08f      	sub	sp, #60	; 0x3c
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080a2:	2b21      	cmp	r3, #33	; 0x21
 80080a4:	d14c      	bne.n	8008140 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d132      	bne.n	8008118 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b8:	6a3b      	ldr	r3, [r7, #32]
 80080ba:	e853 3f00 	ldrex	r3, [r3]
 80080be:	61fb      	str	r3, [r7, #28]
   return(result);
 80080c0:	69fb      	ldr	r3, [r7, #28]
 80080c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080c6:	637b      	str	r3, [r7, #52]	; 0x34
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	461a      	mov	r2, r3
 80080ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080d2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080d8:	e841 2300 	strex	r3, r2, [r1]
 80080dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d1e6      	bne.n	80080b2 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	e853 3f00 	ldrex	r3, [r3]
 80080f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080f8:	633b      	str	r3, [r7, #48]	; 0x30
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	461a      	mov	r2, r3
 8008100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008102:	61bb      	str	r3, [r7, #24]
 8008104:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008106:	6979      	ldr	r1, [r7, #20]
 8008108:	69ba      	ldr	r2, [r7, #24]
 800810a:	e841 2300 	strex	r3, r2, [r1]
 800810e:	613b      	str	r3, [r7, #16]
   return(result);
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1e6      	bne.n	80080e4 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008116:	e013      	b.n	8008140 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800811c:	781a      	ldrb	r2, [r3, #0]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008128:	1c5a      	adds	r2, r3, #1
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008134:	b29b      	uxth	r3, r3
 8008136:	3b01      	subs	r3, #1
 8008138:	b29a      	uxth	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008140:	bf00      	nop
 8008142:	373c      	adds	r7, #60	; 0x3c
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800814c:	b480      	push	{r7}
 800814e:	b091      	sub	sp, #68	; 0x44
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800815a:	2b21      	cmp	r3, #33	; 0x21
 800815c:	d151      	bne.n	8008202 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008164:	b29b      	uxth	r3, r3
 8008166:	2b00      	cmp	r3, #0
 8008168:	d132      	bne.n	80081d0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	623b      	str	r3, [r7, #32]
   return(result);
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800817e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	461a      	mov	r2, r3
 8008186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008188:	633b      	str	r3, [r7, #48]	; 0x30
 800818a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800818e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008190:	e841 2300 	strex	r3, r2, [r1]
 8008194:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e6      	bne.n	800816a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	e853 3f00 	ldrex	r3, [r3]
 80081a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081b0:	637b      	str	r3, [r7, #52]	; 0x34
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	461a      	mov	r2, r3
 80081b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081ba:	61fb      	str	r3, [r7, #28]
 80081bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081be:	69b9      	ldr	r1, [r7, #24]
 80081c0:	69fa      	ldr	r2, [r7, #28]
 80081c2:	e841 2300 	strex	r3, r2, [r1]
 80081c6:	617b      	str	r3, [r7, #20]
   return(result);
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d1e6      	bne.n	800819c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80081ce:	e018      	b.n	8008202 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081d4:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80081d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081d8:	881b      	ldrh	r3, [r3, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081e4:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081ea:	1c9a      	adds	r2, r3, #2
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	3b01      	subs	r3, #1
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008202:	bf00      	nop
 8008204:	3744      	adds	r7, #68	; 0x44
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr

0800820e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800820e:	b480      	push	{r7}
 8008210:	b091      	sub	sp, #68	; 0x44
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800821c:	2b21      	cmp	r3, #33	; 0x21
 800821e:	d160      	bne.n	80082e2 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008226:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008228:	e057      	b.n	80082da <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008230:	b29b      	uxth	r3, r3
 8008232:	2b00      	cmp	r3, #0
 8008234:	d133      	bne.n	800829e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	3308      	adds	r3, #8
 800823c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008240:	e853 3f00 	ldrex	r3, [r3]
 8008244:	623b      	str	r3, [r7, #32]
   return(result);
 8008246:	6a3b      	ldr	r3, [r7, #32]
 8008248:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800824c:	63bb      	str	r3, [r7, #56]	; 0x38
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	3308      	adds	r3, #8
 8008254:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008256:	633a      	str	r2, [r7, #48]	; 0x30
 8008258:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800825c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800825e:	e841 2300 	strex	r3, r2, [r1]
 8008262:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1e5      	bne.n	8008236 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	e853 3f00 	ldrex	r3, [r3]
 8008276:	60fb      	str	r3, [r7, #12]
   return(result);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800827e:	637b      	str	r3, [r7, #52]	; 0x34
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	461a      	mov	r2, r3
 8008286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008288:	61fb      	str	r3, [r7, #28]
 800828a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828c:	69b9      	ldr	r1, [r7, #24]
 800828e:	69fa      	ldr	r2, [r7, #28]
 8008290:	e841 2300 	strex	r3, r2, [r1]
 8008294:	617b      	str	r3, [r7, #20]
   return(result);
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e6      	bne.n	800826a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800829c:	e021      	b.n	80082e2 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	69db      	ldr	r3, [r3, #28]
 80082a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d013      	beq.n	80082d4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082b0:	781a      	ldrb	r2, [r3, #0]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082bc:	1c5a      	adds	r2, r3, #1
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	3b01      	subs	r3, #1
 80082cc:	b29a      	uxth	r2, r3
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80082d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80082d6:	3b01      	subs	r3, #1
 80082d8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80082da:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d1a4      	bne.n	800822a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80082e0:	e7ff      	b.n	80082e2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 80082e2:	bf00      	nop
 80082e4:	3744      	adds	r7, #68	; 0x44
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr

080082ee <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b091      	sub	sp, #68	; 0x44
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082fc:	2b21      	cmp	r3, #33	; 0x21
 80082fe:	d165      	bne.n	80083cc <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008306:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008308:	e05c      	b.n	80083c4 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008310:	b29b      	uxth	r3, r3
 8008312:	2b00      	cmp	r3, #0
 8008314:	d133      	bne.n	800837e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	3308      	adds	r3, #8
 800831c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	6a3b      	ldr	r3, [r7, #32]
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	61fb      	str	r3, [r7, #28]
   return(result);
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800832c:	637b      	str	r3, [r7, #52]	; 0x34
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3308      	adds	r3, #8
 8008334:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008336:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008338:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800833c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800833e:	e841 2300 	strex	r3, r2, [r1]
 8008342:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1e5      	bne.n	8008316 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	60bb      	str	r3, [r7, #8]
   return(result);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800835e:	633b      	str	r3, [r7, #48]	; 0x30
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	461a      	mov	r2, r3
 8008366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008368:	61bb      	str	r3, [r7, #24]
 800836a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	6979      	ldr	r1, [r7, #20]
 800836e:	69ba      	ldr	r2, [r7, #24]
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	613b      	str	r3, [r7, #16]
   return(result);
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e6      	bne.n	800834a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800837c:	e026      	b.n	80083cc <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	69db      	ldr	r3, [r3, #28]
 8008384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008388:	2b00      	cmp	r3, #0
 800838a:	d018      	beq.n	80083be <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008390:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008394:	881b      	ldrh	r3, [r3, #0]
 8008396:	461a      	mov	r2, r3
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083a0:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083a6:	1c9a      	adds	r2, r3, #2
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	3b01      	subs	r3, #1
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80083be:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083c0:	3b01      	subs	r3, #1
 80083c2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80083c4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d19f      	bne.n	800830a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80083ca:	e7ff      	b.n	80083cc <UART_TxISR_16BIT_FIFOEN+0xde>
 80083cc:	bf00      	nop
 80083ce:	3744      	adds	r7, #68	; 0x44
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr

080083d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	e853 3f00 	ldrex	r3, [r3]
 80083ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083f4:	61fb      	str	r3, [r7, #28]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	61bb      	str	r3, [r7, #24]
 8008400:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008402:	6979      	ldr	r1, [r7, #20]
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	e841 2300 	strex	r3, r2, [r1]
 800840a:	613b      	str	r3, [r7, #16]
   return(result);
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1e6      	bne.n	80083e0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2220      	movs	r2, #32
 8008416:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f7fe ff09 	bl	8007238 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008426:	bf00      	nop
 8008428:	3720      	adds	r7, #32
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}

0800842e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800842e:	b480      	push	{r7}
 8008430:	b083      	sub	sp, #12
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008436:	bf00      	nop
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr

08008442 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008442:	b480      	push	{r7}
 8008444:	b083      	sub	sp, #12
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800844a:	bf00      	nop
 800844c:	370c      	adds	r7, #12
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr

08008456 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008456:	b480      	push	{r7}
 8008458:	b083      	sub	sp, #12
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800845e:	bf00      	nop
 8008460:	370c      	adds	r7, #12
 8008462:	46bd      	mov	sp, r7
 8008464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008468:	4770      	bx	lr

0800846a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800846a:	b480      	push	{r7}
 800846c:	b085      	sub	sp, #20
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008478:	2b01      	cmp	r3, #1
 800847a:	d101      	bne.n	8008480 <HAL_UARTEx_DisableFifoMode+0x16>
 800847c:	2302      	movs	r3, #2
 800847e:	e027      	b.n	80084d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2224      	movs	r2, #36	; 0x24
 800848c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f022 0201 	bic.w	r2, r2, #1
 80084a6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80084ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2220      	movs	r2, #32
 80084c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3714      	adds	r7, #20
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d101      	bne.n	80084f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80084f0:	2302      	movs	r3, #2
 80084f2:	e02d      	b.n	8008550 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2224      	movs	r2, #36	; 0x24
 8008500:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f022 0201 	bic.w	r2, r2, #1
 800851a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	683a      	ldr	r2, [r7, #0]
 800852c:	430a      	orrs	r2, r1
 800852e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 f8ab 	bl	800868c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2220      	movs	r2, #32
 8008542:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008568:	2b01      	cmp	r3, #1
 800856a:	d101      	bne.n	8008570 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800856c:	2302      	movs	r3, #2
 800856e:	e02d      	b.n	80085cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2201      	movs	r2, #1
 8008574:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2224      	movs	r2, #36	; 0x24
 800857c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f022 0201 	bic.w	r2, r2, #1
 8008596:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	683a      	ldr	r2, [r7, #0]
 80085a8:	430a      	orrs	r2, r1
 80085aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 f86d 	bl	800868c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2220      	movs	r2, #32
 80085be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80085ca:	2300      	movs	r3, #0
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3710      	adds	r7, #16
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08c      	sub	sp, #48	; 0x30
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	4613      	mov	r3, r2
 80085e0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085e8:	2b20      	cmp	r3, #32
 80085ea:	d14a      	bne.n	8008682 <HAL_UARTEx_ReceiveToIdle_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d002      	beq.n	80085f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80085f2:	88fb      	ldrh	r3, [r7, #6]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d101      	bne.n	80085fc <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	e043      	b.n	8008684 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
    }

    __HAL_LOCK(huart);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008602:	2b01      	cmp	r3, #1
 8008604:	d101      	bne.n	800860a <HAL_UARTEx_ReceiveToIdle_DMA+0x36>
 8008606:	2302      	movs	r3, #2
 8008608:	e03c      	b.n	8008684 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2201      	movs	r2, #1
 800860e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2201      	movs	r2, #1
 8008616:	66da      	str	r2, [r3, #108]	; 0x6c

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008618:	88fb      	ldrh	r3, [r7, #6]
 800861a:	461a      	mov	r2, r3
 800861c:	68b9      	ldr	r1, [r7, #8]
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	f7ff fae4 	bl	8007bec <UART_Start_Receive_DMA>
 8008624:	4603      	mov	r3, r0
 8008626:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800862a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800862e:	2b00      	cmp	r3, #0
 8008630:	d124      	bne.n	800867c <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008636:	2b01      	cmp	r3, #1
 8008638:	d11d      	bne.n	8008676 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	2210      	movs	r2, #16
 8008640:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	e853 3f00 	ldrex	r3, [r3]
 800864e:	617b      	str	r3, [r7, #20]
   return(result);
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	f043 0310 	orr.w	r3, r3, #16
 8008656:	62bb      	str	r3, [r7, #40]	; 0x28
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	461a      	mov	r2, r3
 800865e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008660:	627b      	str	r3, [r7, #36]	; 0x24
 8008662:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008664:	6a39      	ldr	r1, [r7, #32]
 8008666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008668:	e841 2300 	strex	r3, r2, [r1]
 800866c:	61fb      	str	r3, [r7, #28]
   return(result);
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d1e6      	bne.n	8008642 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8008674:	e002      	b.n	800867c <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800867c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008680:	e000      	b.n	8008684 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8008682:	2302      	movs	r3, #2
  }
}
 8008684:	4618      	mov	r0, r3
 8008686:	3730      	adds	r7, #48	; 0x30
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008698:	2b00      	cmp	r3, #0
 800869a:	d108      	bne.n	80086ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80086ac:	e031      	b.n	8008712 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80086ae:	2308      	movs	r3, #8
 80086b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80086b2:	2308      	movs	r3, #8
 80086b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	0e5b      	lsrs	r3, r3, #25
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	f003 0307 	and.w	r3, r3, #7
 80086c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	689b      	ldr	r3, [r3, #8]
 80086cc:	0f5b      	lsrs	r3, r3, #29
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	f003 0307 	and.w	r3, r3, #7
 80086d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80086d6:	7bbb      	ldrb	r3, [r7, #14]
 80086d8:	7b3a      	ldrb	r2, [r7, #12]
 80086da:	4911      	ldr	r1, [pc, #68]	; (8008720 <UARTEx_SetNbDataToProcess+0x94>)
 80086dc:	5c8a      	ldrb	r2, [r1, r2]
 80086de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80086e2:	7b3a      	ldrb	r2, [r7, #12]
 80086e4:	490f      	ldr	r1, [pc, #60]	; (8008724 <UARTEx_SetNbDataToProcess+0x98>)
 80086e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80086e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80086ec:	b29a      	uxth	r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80086f4:	7bfb      	ldrb	r3, [r7, #15]
 80086f6:	7b7a      	ldrb	r2, [r7, #13]
 80086f8:	4909      	ldr	r1, [pc, #36]	; (8008720 <UARTEx_SetNbDataToProcess+0x94>)
 80086fa:	5c8a      	ldrb	r2, [r1, r2]
 80086fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008700:	7b7a      	ldrb	r2, [r7, #13]
 8008702:	4908      	ldr	r1, [pc, #32]	; (8008724 <UARTEx_SetNbDataToProcess+0x98>)
 8008704:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008706:	fb93 f3f2 	sdiv	r3, r3, r2
 800870a:	b29a      	uxth	r2, r3
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008712:	bf00      	nop
 8008714:	3714      	adds	r7, #20
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	0800bcf4 	.word	0x0800bcf4
 8008724:	0800bcfc 	.word	0x0800bcfc

08008728 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8008728:	b480      	push	{r7}
 800872a:	b087      	sub	sp, #28
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	6812      	ldr	r2, [r2, #0]
 8008740:	f023 0101 	bic.w	r1, r3, #1
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	2b08      	cmp	r3, #8
 8008750:	d102      	bne.n	8008758 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008752:	2340      	movs	r3, #64	; 0x40
 8008754:	617b      	str	r3, [r7, #20]
 8008756:	e001      	b.n	800875c <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008758:	2300      	movs	r3, #0
 800875a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8008768:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800876e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008774:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800877a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8008780:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8008786:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800878c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8008792:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8008798:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800879e:	4313      	orrs	r3, r2
 80087a0:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087a6:	693a      	ldr	r2, [r7, #16]
 80087a8:	4313      	orrs	r3, r2
 80087aa:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	4313      	orrs	r3, r2
 80087b4:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ba:	693a      	ldr	r2, [r7, #16]
 80087bc:	4313      	orrs	r3, r2
 80087be:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 80087ca:	4b3e      	ldr	r3, [pc, #248]	; (80088c4 <FMC_NORSRAM_Init+0x19c>)
 80087cc:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087d4:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80087dc:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80087e4:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80087ec:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	43db      	mvns	r3, r3
 80087fc:	ea02 0103 	and.w	r1, r2, r3
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	4319      	orrs	r1, r3
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008812:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008816:	d10c      	bne.n	8008832 <FMC_NORSRAM_Init+0x10a>
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d008      	beq.n	8008832 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882c:	431a      	orrs	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d006      	beq.n	8008848 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008842:	431a      	orrs	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800884e:	2b01      	cmp	r3, #1
 8008850:	d12f      	bne.n	80088b2 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a1b      	ldr	r3, [r3, #32]
 8008856:	0c1b      	lsrs	r3, r3, #16
 8008858:	041b      	lsls	r3, r3, #16
 800885a:	683a      	ldr	r2, [r7, #0]
 800885c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800885e:	431a      	orrs	r2, r3
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2b04      	cmp	r3, #4
 800886a:	d014      	beq.n	8008896 <FMC_NORSRAM_Init+0x16e>
 800886c:	2b04      	cmp	r3, #4
 800886e:	d819      	bhi.n	80088a4 <FMC_NORSRAM_Init+0x17c>
 8008870:	2b00      	cmp	r3, #0
 8008872:	d002      	beq.n	800887a <FMC_NORSRAM_Init+0x152>
 8008874:	2b02      	cmp	r3, #2
 8008876:	d007      	beq.n	8008888 <FMC_NORSRAM_Init+0x160>
 8008878:	e014      	b.n	80088a4 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a1b      	ldr	r3, [r3, #32]
 800887e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	621a      	str	r2, [r3, #32]
        break;
 8008886:	e015      	b.n	80088b4 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6a1b      	ldr	r3, [r3, #32]
 800888c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	621a      	str	r2, [r3, #32]
        break;
 8008894:	e00e      	b.n	80088b4 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6a1b      	ldr	r3, [r3, #32]
 800889a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	621a      	str	r2, [r3, #32]
        break;
 80088a2:	e007      	b.n	80088b4 <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6a1b      	ldr	r3, [r3, #32]
 80088a8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	621a      	str	r2, [r3, #32]
        break;
 80088b0:	e000      	b.n	80088b4 <FMC_NORSRAM_Init+0x18c>
    }
  }
 80088b2:	bf00      	nop

  return HAL_OK;
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	371c      	adds	r7, #28
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	0008fb7f 	.word	0x0008fb7f

080088c8 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b087      	sub	sp, #28
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	60f8      	str	r0, [r7, #12]
 80088d0:	60b9      	str	r1, [r7, #8]
 80088d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	1c5a      	adds	r2, r3, #1
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	011b      	lsls	r3, r3, #4
 80088e8:	431a      	orrs	r2, r3
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	021b      	lsls	r3, r3, #8
 80088f0:	431a      	orrs	r2, r3
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	079b      	lsls	r3, r3, #30
 80088f8:	431a      	orrs	r2, r3
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	691b      	ldr	r3, [r3, #16]
 80088fe:	041b      	lsls	r3, r3, #16
 8008900:	431a      	orrs	r2, r3
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	3b01      	subs	r3, #1
 8008908:	051b      	lsls	r3, r3, #20
 800890a:	431a      	orrs	r2, r3
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	3b02      	subs	r3, #2
 8008912:	061b      	lsls	r3, r3, #24
 8008914:	ea42 0103 	orr.w	r1, r2, r3
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	69db      	ldr	r3, [r3, #28]
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	3201      	adds	r2, #1
 8008920:	4319      	orrs	r1, r3
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008930:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008934:	d113      	bne.n	800895e <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800893e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	695b      	ldr	r3, [r3, #20]
 8008944:	3b01      	subs	r3, #1
 8008946:	051b      	lsls	r3, r3, #20
 8008948:	697a      	ldr	r2, [r7, #20]
 800894a:	4313      	orrs	r3, r2
 800894c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	431a      	orrs	r2, r3
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800895e:	2300      	movs	r3, #0
}
 8008960:	4618      	mov	r0, r3
 8008962:	371c      	adds	r7, #28
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	607a      	str	r2, [r7, #4]
 8008978:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008980:	d121      	bne.n	80089c6 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	687a      	ldr	r2, [r7, #4]
 8008986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800898a:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	6819      	ldr	r1, [r3, #0]
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	011b      	lsls	r3, r3, #4
 8008998:	4319      	orrs	r1, r3
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	021b      	lsls	r3, r3, #8
 80089a0:	4319      	orrs	r1, r3
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	079b      	lsls	r3, r3, #30
 80089a8:	4319      	orrs	r1, r3
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	69db      	ldr	r3, [r3, #28]
 80089ae:	4319      	orrs	r1, r3
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	041b      	lsls	r3, r3, #16
 80089b6:	430b      	orrs	r3, r1
 80089b8:	ea42 0103 	orr.w	r1, r2, r3
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80089c4:	e005      	b.n	80089d2 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	687a      	ldr	r2, [r7, #4]
 80089ca:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80089ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3714      	adds	r7, #20
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <LL_GPIO_SetPinMode>:
{
 80089e0:	b480      	push	{r7}
 80089e2:	b08b      	sub	sp, #44	; 0x2c
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	fa93 f3a3 	rbit	r3, r3
 80089fa:	613b      	str	r3, [r7, #16]
  return result;
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d101      	bne.n	8008a0a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8008a06:	2320      	movs	r3, #32
 8008a08:	e003      	b.n	8008a12 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	fab3 f383 	clz	r3, r3
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	005b      	lsls	r3, r3, #1
 8008a14:	2103      	movs	r1, #3
 8008a16:	fa01 f303 	lsl.w	r3, r1, r3
 8008a1a:	43db      	mvns	r3, r3
 8008a1c:	401a      	ands	r2, r3
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a22:	6a3b      	ldr	r3, [r7, #32]
 8008a24:	fa93 f3a3 	rbit	r3, r3
 8008a28:	61fb      	str	r3, [r7, #28]
  return result;
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d101      	bne.n	8008a38 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8008a34:	2320      	movs	r3, #32
 8008a36:	e003      	b.n	8008a40 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8008a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3a:	fab3 f383 	clz	r3, r3
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	005b      	lsls	r3, r3, #1
 8008a42:	6879      	ldr	r1, [r7, #4]
 8008a44:	fa01 f303 	lsl.w	r3, r1, r3
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	601a      	str	r2, [r3, #0]
}
 8008a4e:	bf00      	nop
 8008a50:	372c      	adds	r7, #44	; 0x2c
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr

08008a5a <LL_GPIO_SetPinOutputType>:
{
 8008a5a:	b480      	push	{r7}
 8008a5c:	b085      	sub	sp, #20
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	60f8      	str	r0, [r7, #12]
 8008a62:	60b9      	str	r1, [r7, #8]
 8008a64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	685a      	ldr	r2, [r3, #4]
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	43db      	mvns	r3, r3
 8008a6e:	401a      	ands	r2, r3
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	6879      	ldr	r1, [r7, #4]
 8008a74:	fb01 f303 	mul.w	r3, r1, r3
 8008a78:	431a      	orrs	r2, r3
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	605a      	str	r2, [r3, #4]
}
 8008a7e:	bf00      	nop
 8008a80:	3714      	adds	r7, #20
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr

08008a8a <LL_GPIO_SetPinSpeed>:
{
 8008a8a:	b480      	push	{r7}
 8008a8c:	b08b      	sub	sp, #44	; 0x2c
 8008a8e:	af00      	add	r7, sp, #0
 8008a90:	60f8      	str	r0, [r7, #12]
 8008a92:	60b9      	str	r1, [r7, #8]
 8008a94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	689a      	ldr	r2, [r3, #8]
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	fa93 f3a3 	rbit	r3, r3
 8008aa4:	613b      	str	r3, [r7, #16]
  return result;
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008aaa:	69bb      	ldr	r3, [r7, #24]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d101      	bne.n	8008ab4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8008ab0:	2320      	movs	r3, #32
 8008ab2:	e003      	b.n	8008abc <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	fab3 f383 	clz	r3, r3
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	005b      	lsls	r3, r3, #1
 8008abe:	2103      	movs	r1, #3
 8008ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ac4:	43db      	mvns	r3, r3
 8008ac6:	401a      	ands	r2, r3
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008acc:	6a3b      	ldr	r3, [r7, #32]
 8008ace:	fa93 f3a3 	rbit	r3, r3
 8008ad2:	61fb      	str	r3, [r7, #28]
  return result;
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8008ade:	2320      	movs	r3, #32
 8008ae0:	e003      	b.n	8008aea <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae4:	fab3 f383 	clz	r3, r3
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	005b      	lsls	r3, r3, #1
 8008aec:	6879      	ldr	r1, [r7, #4]
 8008aee:	fa01 f303 	lsl.w	r3, r1, r3
 8008af2:	431a      	orrs	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	609a      	str	r2, [r3, #8]
}
 8008af8:	bf00      	nop
 8008afa:	372c      	adds	r7, #44	; 0x2c
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <LL_GPIO_SetPinPull>:
{
 8008b04:	b480      	push	{r7}
 8008b06:	b08b      	sub	sp, #44	; 0x2c
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	68da      	ldr	r2, [r3, #12]
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	fa93 f3a3 	rbit	r3, r3
 8008b1e:	613b      	str	r3, [r7, #16]
  return result;
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d101      	bne.n	8008b2e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8008b2a:	2320      	movs	r3, #32
 8008b2c:	e003      	b.n	8008b36 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	fab3 f383 	clz	r3, r3
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	005b      	lsls	r3, r3, #1
 8008b38:	2103      	movs	r1, #3
 8008b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b3e:	43db      	mvns	r3, r3
 8008b40:	401a      	ands	r2, r3
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b46:	6a3b      	ldr	r3, [r7, #32]
 8008b48:	fa93 f3a3 	rbit	r3, r3
 8008b4c:	61fb      	str	r3, [r7, #28]
  return result;
 8008b4e:	69fb      	ldr	r3, [r7, #28]
 8008b50:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d101      	bne.n	8008b5c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8008b58:	2320      	movs	r3, #32
 8008b5a:	e003      	b.n	8008b64 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8008b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b5e:	fab3 f383 	clz	r3, r3
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	005b      	lsls	r3, r3, #1
 8008b66:	6879      	ldr	r1, [r7, #4]
 8008b68:	fa01 f303 	lsl.w	r3, r1, r3
 8008b6c:	431a      	orrs	r2, r3
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	60da      	str	r2, [r3, #12]
}
 8008b72:	bf00      	nop
 8008b74:	372c      	adds	r7, #44	; 0x2c
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr

08008b7e <LL_GPIO_SetAFPin_0_7>:
{
 8008b7e:	b480      	push	{r7}
 8008b80:	b08b      	sub	sp, #44	; 0x2c
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	60f8      	str	r0, [r7, #12]
 8008b86:	60b9      	str	r1, [r7, #8]
 8008b88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6a1a      	ldr	r2, [r3, #32]
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	fa93 f3a3 	rbit	r3, r3
 8008b98:	613b      	str	r3, [r7, #16]
  return result;
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d101      	bne.n	8008ba8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8008ba4:	2320      	movs	r3, #32
 8008ba6:	e003      	b.n	8008bb0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8008ba8:	69bb      	ldr	r3, [r7, #24]
 8008baa:	fab3 f383 	clz	r3, r3
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	210f      	movs	r1, #15
 8008bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8008bb8:	43db      	mvns	r3, r3
 8008bba:	401a      	ands	r2, r3
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bc0:	6a3b      	ldr	r3, [r7, #32]
 8008bc2:	fa93 f3a3 	rbit	r3, r3
 8008bc6:	61fb      	str	r3, [r7, #28]
  return result;
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d101      	bne.n	8008bd6 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8008bd2:	2320      	movs	r3, #32
 8008bd4:	e003      	b.n	8008bde <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8008bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd8:	fab3 f383 	clz	r3, r3
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	6879      	ldr	r1, [r7, #4]
 8008be2:	fa01 f303 	lsl.w	r3, r1, r3
 8008be6:	431a      	orrs	r2, r3
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	621a      	str	r2, [r3, #32]
}
 8008bec:	bf00      	nop
 8008bee:	372c      	adds	r7, #44	; 0x2c
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <LL_GPIO_SetAFPin_8_15>:
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b08b      	sub	sp, #44	; 0x2c
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	0a1b      	lsrs	r3, r3, #8
 8008c0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	fa93 f3a3 	rbit	r3, r3
 8008c14:	613b      	str	r3, [r7, #16]
  return result;
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008c1a:	69bb      	ldr	r3, [r7, #24]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d101      	bne.n	8008c24 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8008c20:	2320      	movs	r3, #32
 8008c22:	e003      	b.n	8008c2c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	fab3 f383 	clz	r3, r3
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	210f      	movs	r1, #15
 8008c30:	fa01 f303 	lsl.w	r3, r1, r3
 8008c34:	43db      	mvns	r3, r3
 8008c36:	401a      	ands	r2, r3
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	0a1b      	lsrs	r3, r3, #8
 8008c3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c3e:	6a3b      	ldr	r3, [r7, #32]
 8008c40:	fa93 f3a3 	rbit	r3, r3
 8008c44:	61fb      	str	r3, [r7, #28]
  return result;
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d101      	bne.n	8008c54 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8008c50:	2320      	movs	r3, #32
 8008c52:	e003      	b.n	8008c5c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8008c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c56:	fab3 f383 	clz	r3, r3
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	6879      	ldr	r1, [r7, #4]
 8008c60:	fa01 f303 	lsl.w	r3, r1, r3
 8008c64:	431a      	orrs	r2, r3
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	625a      	str	r2, [r3, #36]	; 0x24
}
 8008c6a:	bf00      	nop
 8008c6c:	372c      	adds	r7, #44	; 0x2c
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr

08008c76 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b088      	sub	sp, #32
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
 8008c7e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	fa93 f3a3 	rbit	r3, r3
 8008c8c:	60fb      	str	r3, [r7, #12]
  return result;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d101      	bne.n	8008c9c <LL_GPIO_Init+0x26>
    return 32U;
 8008c98:	2320      	movs	r3, #32
 8008c9a:	e003      	b.n	8008ca4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	fab3 f383 	clz	r3, r3
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008ca6:	e048      	b.n	8008d3a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	681a      	ldr	r2, [r3, #0]
 8008cac:	2101      	movs	r1, #1
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8008cb4:	4013      	ands	r3, r2
 8008cb6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d03a      	beq.n	8008d34 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	d003      	beq.n	8008cce <LL_GPIO_Init+0x58>
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d10e      	bne.n	8008cec <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	69b9      	ldr	r1, [r7, #24]
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f7ff fed7 	bl	8008a8a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	6819      	ldr	r1, [r3, #0]
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f7ff feb7 	bl	8008a5a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	691b      	ldr	r3, [r3, #16]
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	69b9      	ldr	r1, [r7, #24]
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f7ff ff05 	bl	8008b04 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d111      	bne.n	8008d26 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8008d02:	69bb      	ldr	r3, [r7, #24]
 8008d04:	2bff      	cmp	r3, #255	; 0xff
 8008d06:	d807      	bhi.n	8008d18 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	695b      	ldr	r3, [r3, #20]
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	69b9      	ldr	r1, [r7, #24]
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f7ff ff34 	bl	8008b7e <LL_GPIO_SetAFPin_0_7>
 8008d16:	e006      	b.n	8008d26 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	695b      	ldr	r3, [r3, #20]
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	69b9      	ldr	r1, [r7, #24]
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f7ff ff69 	bl	8008bf8 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	69b9      	ldr	r1, [r7, #24]
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f7ff fe56 	bl	80089e0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	3301      	adds	r3, #1
 8008d38:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	681a      	ldr	r2, [r3, #0]
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	fa22 f303 	lsr.w	r3, r2, r3
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1af      	bne.n	8008ca8 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3720      	adds	r7, #32
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <LL_TIM_SetPrescaler>:
{
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
 8008d5a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	683a      	ldr	r2, [r7, #0]
 8008d60:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008d62:	bf00      	nop
 8008d64:	370c      	adds	r7, #12
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <LL_TIM_SetAutoReload>:
{
 8008d6e:	b480      	push	{r7}
 8008d70:	b083      	sub	sp, #12
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008d7e:	bf00      	nop
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <LL_TIM_SetRepetitionCounter>:
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b083      	sub	sp, #12
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
 8008d92:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d9a:	bf00      	nop
 8008d9c:	370c      	adds	r7, #12
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr

08008da6 <LL_TIM_OC_SetCompareCH1>:
{
 8008da6:	b480      	push	{r7}
 8008da8:	b083      	sub	sp, #12
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
 8008dae:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	683a      	ldr	r2, [r7, #0]
 8008db4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008db6:	bf00      	nop
 8008db8:	370c      	adds	r7, #12
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr

08008dc2 <LL_TIM_OC_SetCompareCH2>:
{
 8008dc2:	b480      	push	{r7}
 8008dc4:	b083      	sub	sp, #12
 8008dc6:	af00      	add	r7, sp, #0
 8008dc8:	6078      	str	r0, [r7, #4]
 8008dca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	683a      	ldr	r2, [r7, #0]
 8008dd0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008dd2:	bf00      	nop
 8008dd4:	370c      	adds	r7, #12
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr

08008dde <LL_TIM_OC_SetCompareCH3>:
{
 8008dde:	b480      	push	{r7}
 8008de0:	b083      	sub	sp, #12
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	6078      	str	r0, [r7, #4]
 8008de6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	683a      	ldr	r2, [r7, #0]
 8008dec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008dee:	bf00      	nop
 8008df0:	370c      	adds	r7, #12
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr

08008dfa <LL_TIM_OC_SetCompareCH4>:
{
 8008dfa:	b480      	push	{r7}
 8008dfc:	b083      	sub	sp, #12
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	6078      	str	r0, [r7, #4]
 8008e02:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	683a      	ldr	r2, [r7, #0]
 8008e08:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008e0a:	bf00      	nop
 8008e0c:	370c      	adds	r7, #12
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr

08008e16 <LL_TIM_OC_SetCompareCH5>:
{
 8008e16:	b480      	push	{r7}
 8008e18:	b083      	sub	sp, #12
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	6078      	str	r0, [r7, #4]
 8008e1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	683a      	ldr	r2, [r7, #0]
 8008e28:	649a      	str	r2, [r3, #72]	; 0x48
}
 8008e2a:	bf00      	nop
 8008e2c:	370c      	adds	r7, #12
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr

08008e36 <LL_TIM_OC_SetCompareCH6>:
{
 8008e36:	b480      	push	{r7}
 8008e38:	b083      	sub	sp, #12
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
 8008e3e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	683a      	ldr	r2, [r7, #0]
 8008e44:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8008e46:	bf00      	nop
 8008e48:	370c      	adds	r7, #12
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr

08008e52 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b083      	sub	sp, #12
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	695b      	ldr	r3, [r3, #20]
 8008e5e:	f043 0201 	orr.w	r2, r3, #1
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	615a      	str	r2, [r3, #20]
}
 8008e66:	bf00      	nop
 8008e68:	370c      	adds	r7, #12
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
	...

08008e74 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a43      	ldr	r2, [pc, #268]	; (8008f94 <LL_TIM_Init+0x120>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d017      	beq.n	8008ebc <LL_TIM_Init+0x48>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e92:	d013      	beq.n	8008ebc <LL_TIM_Init+0x48>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a40      	ldr	r2, [pc, #256]	; (8008f98 <LL_TIM_Init+0x124>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d00f      	beq.n	8008ebc <LL_TIM_Init+0x48>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a3f      	ldr	r2, [pc, #252]	; (8008f9c <LL_TIM_Init+0x128>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d00b      	beq.n	8008ebc <LL_TIM_Init+0x48>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a3e      	ldr	r2, [pc, #248]	; (8008fa0 <LL_TIM_Init+0x12c>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d007      	beq.n	8008ebc <LL_TIM_Init+0x48>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a3d      	ldr	r2, [pc, #244]	; (8008fa4 <LL_TIM_Init+0x130>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d003      	beq.n	8008ebc <LL_TIM_Init+0x48>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a3c      	ldr	r2, [pc, #240]	; (8008fa8 <LL_TIM_Init+0x134>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d106      	bne.n	8008eca <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a31      	ldr	r2, [pc, #196]	; (8008f94 <LL_TIM_Init+0x120>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d023      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ed8:	d01f      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a2e      	ldr	r2, [pc, #184]	; (8008f98 <LL_TIM_Init+0x124>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d01b      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a2d      	ldr	r2, [pc, #180]	; (8008f9c <LL_TIM_Init+0x128>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d017      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a2c      	ldr	r2, [pc, #176]	; (8008fa0 <LL_TIM_Init+0x12c>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d013      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a2b      	ldr	r2, [pc, #172]	; (8008fa4 <LL_TIM_Init+0x130>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d00f      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a2b      	ldr	r2, [pc, #172]	; (8008fac <LL_TIM_Init+0x138>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d00b      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a2a      	ldr	r2, [pc, #168]	; (8008fb0 <LL_TIM_Init+0x13c>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d007      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a29      	ldr	r2, [pc, #164]	; (8008fb4 <LL_TIM_Init+0x140>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d003      	beq.n	8008f1a <LL_TIM_Init+0xa6>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a24      	ldr	r2, [pc, #144]	; (8008fa8 <LL_TIM_Init+0x134>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d106      	bne.n	8008f28 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	68db      	ldr	r3, [r3, #12]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	68fa      	ldr	r2, [r7, #12]
 8008f2c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f7ff ff1a 	bl	8008d6e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	881b      	ldrh	r3, [r3, #0]
 8008f3e:	4619      	mov	r1, r3
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f7ff ff06 	bl	8008d52 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a12      	ldr	r2, [pc, #72]	; (8008f94 <LL_TIM_Init+0x120>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d013      	beq.n	8008f76 <LL_TIM_Init+0x102>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a14      	ldr	r2, [pc, #80]	; (8008fa4 <LL_TIM_Init+0x130>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d00f      	beq.n	8008f76 <LL_TIM_Init+0x102>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	4a14      	ldr	r2, [pc, #80]	; (8008fac <LL_TIM_Init+0x138>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d00b      	beq.n	8008f76 <LL_TIM_Init+0x102>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4a13      	ldr	r2, [pc, #76]	; (8008fb0 <LL_TIM_Init+0x13c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d007      	beq.n	8008f76 <LL_TIM_Init+0x102>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a12      	ldr	r2, [pc, #72]	; (8008fb4 <LL_TIM_Init+0x140>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d003      	beq.n	8008f76 <LL_TIM_Init+0x102>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	4a0d      	ldr	r2, [pc, #52]	; (8008fa8 <LL_TIM_Init+0x134>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d105      	bne.n	8008f82 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f7ff ff04 	bl	8008d8a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f7ff ff65 	bl	8008e52 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	40012c00 	.word	0x40012c00
 8008f98:	40000400 	.word	0x40000400
 8008f9c:	40000800 	.word	0x40000800
 8008fa0:	40000c00 	.word	0x40000c00
 8008fa4:	40013400 	.word	0x40013400
 8008fa8:	40015000 	.word	0x40015000
 8008fac:	40014000 	.word	0x40014000
 8008fb0:	40014400 	.word	0x40014400
 8008fb4:	40014800 	.word	0x40014800

08008fb8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008fce:	d045      	beq.n	800905c <LL_TIM_OC_Init+0xa4>
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008fd6:	d848      	bhi.n	800906a <LL_TIM_OC_Init+0xb2>
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fde:	d036      	beq.n	800904e <LL_TIM_OC_Init+0x96>
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fe6:	d840      	bhi.n	800906a <LL_TIM_OC_Init+0xb2>
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fee:	d027      	beq.n	8009040 <LL_TIM_OC_Init+0x88>
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ff6:	d838      	bhi.n	800906a <LL_TIM_OC_Init+0xb2>
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ffe:	d018      	beq.n	8009032 <LL_TIM_OC_Init+0x7a>
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009006:	d830      	bhi.n	800906a <LL_TIM_OC_Init+0xb2>
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d003      	beq.n	8009016 <LL_TIM_OC_Init+0x5e>
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	2b10      	cmp	r3, #16
 8009012:	d007      	beq.n	8009024 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8009014:	e029      	b.n	800906a <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8009016:	6879      	ldr	r1, [r7, #4]
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f000 f82d 	bl	8009078 <OC1Config>
 800901e:	4603      	mov	r3, r0
 8009020:	75fb      	strb	r3, [r7, #23]
      break;
 8009022:	e023      	b.n	800906c <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8009024:	6879      	ldr	r1, [r7, #4]
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	f000 f8ac 	bl	8009184 <OC2Config>
 800902c:	4603      	mov	r3, r0
 800902e:	75fb      	strb	r3, [r7, #23]
      break;
 8009030:	e01c      	b.n	800906c <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8009032:	6879      	ldr	r1, [r7, #4]
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f000 f92f 	bl	8009298 <OC3Config>
 800903a:	4603      	mov	r3, r0
 800903c:	75fb      	strb	r3, [r7, #23]
      break;
 800903e:	e015      	b.n	800906c <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8009040:	6879      	ldr	r1, [r7, #4]
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f000 f9b2 	bl	80093ac <OC4Config>
 8009048:	4603      	mov	r3, r0
 800904a:	75fb      	strb	r3, [r7, #23]
      break;
 800904c:	e00e      	b.n	800906c <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800904e:	6879      	ldr	r1, [r7, #4]
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f000 fa35 	bl	80094c0 <OC5Config>
 8009056:	4603      	mov	r3, r0
 8009058:	75fb      	strb	r3, [r7, #23]
      break;
 800905a:	e007      	b.n	800906c <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800905c:	6879      	ldr	r1, [r7, #4]
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f000 fa98 	bl	8009594 <OC6Config>
 8009064:	4603      	mov	r3, r0
 8009066:	75fb      	strb	r3, [r7, #23]
      break;
 8009068:	e000      	b.n	800906c <LL_TIM_OC_Init+0xb4>
      break;
 800906a:	bf00      	nop
  }

  return result;
 800906c:	7dfb      	ldrb	r3, [r7, #23]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3718      	adds	r7, #24
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
	...

08009078 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b086      	sub	sp, #24
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6a1b      	ldr	r3, [r3, #32]
 8009086:	f023 0201 	bic.w	r2, r3, #1
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a1b      	ldr	r3, [r3, #32]
 8009092:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	699b      	ldr	r3, [r3, #24]
 800909e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f023 0303 	bic.w	r3, r3, #3
 80090a6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	6812      	ldr	r2, [r2, #0]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	f023 0202 	bic.w	r2, r3, #2
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	691b      	ldr	r3, [r3, #16]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	f023 0201 	bic.w	r2, r3, #1
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	4a24      	ldr	r2, [pc, #144]	; (800916c <OC1Config+0xf4>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d013      	beq.n	8009106 <OC1Config+0x8e>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a23      	ldr	r2, [pc, #140]	; (8009170 <OC1Config+0xf8>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d00f      	beq.n	8009106 <OC1Config+0x8e>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	4a22      	ldr	r2, [pc, #136]	; (8009174 <OC1Config+0xfc>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d00b      	beq.n	8009106 <OC1Config+0x8e>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a21      	ldr	r2, [pc, #132]	; (8009178 <OC1Config+0x100>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d007      	beq.n	8009106 <OC1Config+0x8e>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	4a20      	ldr	r2, [pc, #128]	; (800917c <OC1Config+0x104>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d003      	beq.n	8009106 <OC1Config+0x8e>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	4a1f      	ldr	r2, [pc, #124]	; (8009180 <OC1Config+0x108>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d11e      	bne.n	8009144 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	f023 0208 	bic.w	r2, r3, #8
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	695b      	ldr	r3, [r3, #20]
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4313      	orrs	r3, r2
 8009114:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	f023 0204 	bic.w	r2, r3, #4
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	4313      	orrs	r3, r2
 8009124:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	699b      	ldr	r3, [r3, #24]
 8009130:	4313      	orrs	r3, r2
 8009132:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	69db      	ldr	r3, [r3, #28]
 800913e:	005b      	lsls	r3, r3, #1
 8009140:	4313      	orrs	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	68fa      	ldr	r2, [r7, #12]
 800914e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	68db      	ldr	r3, [r3, #12]
 8009154:	4619      	mov	r1, r3
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f7ff fe25 	bl	8008da6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	697a      	ldr	r2, [r7, #20]
 8009160:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3718      	adds	r7, #24
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	40012c00 	.word	0x40012c00
 8009170:	40013400 	.word	0x40013400
 8009174:	40014000 	.word	0x40014000
 8009178:	40014400 	.word	0x40014400
 800917c:	40014800 	.word	0x40014800
 8009180:	40015000 	.word	0x40015000

08009184 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6a1b      	ldr	r3, [r3, #32]
 8009192:	f023 0210 	bic.w	r2, r3, #16
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	699b      	ldr	r3, [r3, #24]
 80091aa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80091ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091be:	683a      	ldr	r2, [r7, #0]
 80091c0:	6812      	ldr	r2, [r2, #0]
 80091c2:	0212      	lsls	r2, r2, #8
 80091c4:	4313      	orrs	r3, r2
 80091c6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	f023 0220 	bic.w	r2, r3, #32
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	4313      	orrs	r3, r2
 80091d6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	f023 0210 	bic.w	r2, r3, #16
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	011b      	lsls	r3, r3, #4
 80091e4:	4313      	orrs	r3, r2
 80091e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	4a25      	ldr	r2, [pc, #148]	; (8009280 <OC2Config+0xfc>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d013      	beq.n	8009218 <OC2Config+0x94>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a24      	ldr	r2, [pc, #144]	; (8009284 <OC2Config+0x100>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d00f      	beq.n	8009218 <OC2Config+0x94>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a23      	ldr	r2, [pc, #140]	; (8009288 <OC2Config+0x104>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d00b      	beq.n	8009218 <OC2Config+0x94>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a22      	ldr	r2, [pc, #136]	; (800928c <OC2Config+0x108>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d007      	beq.n	8009218 <OC2Config+0x94>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a21      	ldr	r2, [pc, #132]	; (8009290 <OC2Config+0x10c>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d003      	beq.n	8009218 <OC2Config+0x94>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	4a20      	ldr	r2, [pc, #128]	; (8009294 <OC2Config+0x110>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d11f      	bne.n	8009258 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	695b      	ldr	r3, [r3, #20]
 8009222:	019b      	lsls	r3, r3, #6
 8009224:	4313      	orrs	r3, r2
 8009226:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	019b      	lsls	r3, r3, #6
 8009234:	4313      	orrs	r3, r2
 8009236:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	699b      	ldr	r3, [r3, #24]
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	4313      	orrs	r3, r2
 8009246:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	69db      	ldr	r3, [r3, #28]
 8009252:	00db      	lsls	r3, r3, #3
 8009254:	4313      	orrs	r3, r2
 8009256:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	693a      	ldr	r2, [r7, #16]
 800925c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	68fa      	ldr	r2, [r7, #12]
 8009262:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	4619      	mov	r1, r3
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f7ff fda9 	bl	8008dc2 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	697a      	ldr	r2, [r7, #20]
 8009274:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009276:	2300      	movs	r3, #0
}
 8009278:	4618      	mov	r0, r3
 800927a:	3718      	adds	r7, #24
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}
 8009280:	40012c00 	.word	0x40012c00
 8009284:	40013400 	.word	0x40013400
 8009288:	40014000 	.word	0x40014000
 800928c:	40014400 	.word	0x40014400
 8009290:	40014800 	.word	0x40014800
 8009294:	40015000 	.word	0x40015000

08009298 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6a1b      	ldr	r3, [r3, #32]
 80092a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6a1b      	ldr	r3, [r3, #32]
 80092b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	69db      	ldr	r3, [r3, #28]
 80092be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f023 0303 	bic.w	r3, r3, #3
 80092c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80092ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092d2:	683a      	ldr	r2, [r7, #0]
 80092d4:	6812      	ldr	r2, [r2, #0]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	691b      	ldr	r3, [r3, #16]
 80092e4:	021b      	lsls	r3, r3, #8
 80092e6:	4313      	orrs	r3, r2
 80092e8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	021b      	lsls	r3, r3, #8
 80092f6:	4313      	orrs	r3, r2
 80092f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a25      	ldr	r2, [pc, #148]	; (8009394 <OC3Config+0xfc>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d013      	beq.n	800932a <OC3Config+0x92>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4a24      	ldr	r2, [pc, #144]	; (8009398 <OC3Config+0x100>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d00f      	beq.n	800932a <OC3Config+0x92>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4a23      	ldr	r2, [pc, #140]	; (800939c <OC3Config+0x104>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d00b      	beq.n	800932a <OC3Config+0x92>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	4a22      	ldr	r2, [pc, #136]	; (80093a0 <OC3Config+0x108>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d007      	beq.n	800932a <OC3Config+0x92>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	4a21      	ldr	r2, [pc, #132]	; (80093a4 <OC3Config+0x10c>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d003      	beq.n	800932a <OC3Config+0x92>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	4a20      	ldr	r2, [pc, #128]	; (80093a8 <OC3Config+0x110>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d11f      	bne.n	800936a <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	695b      	ldr	r3, [r3, #20]
 8009334:	029b      	lsls	r3, r3, #10
 8009336:	4313      	orrs	r3, r2
 8009338:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	029b      	lsls	r3, r3, #10
 8009346:	4313      	orrs	r3, r2
 8009348:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	699b      	ldr	r3, [r3, #24]
 8009354:	011b      	lsls	r3, r3, #4
 8009356:	4313      	orrs	r3, r2
 8009358:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	69db      	ldr	r3, [r3, #28]
 8009364:	015b      	lsls	r3, r3, #5
 8009366:	4313      	orrs	r3, r2
 8009368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	68db      	ldr	r3, [r3, #12]
 800937a:	4619      	mov	r1, r3
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff fd2e 	bl	8008dde <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	697a      	ldr	r2, [r7, #20]
 8009386:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3718      	adds	r7, #24
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	40012c00 	.word	0x40012c00
 8009398:	40013400 	.word	0x40013400
 800939c:	40014000 	.word	0x40014000
 80093a0:	40014400 	.word	0x40014400
 80093a4:	40014800 	.word	0x40014800
 80093a8:	40015000 	.word	0x40015000

080093ac <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b086      	sub	sp, #24
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a1b      	ldr	r3, [r3, #32]
 80093ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a1b      	ldr	r3, [r3, #32]
 80093c6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	69db      	ldr	r3, [r3, #28]
 80093d2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80093e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	6812      	ldr	r2, [r2, #0]
 80093ea:	0212      	lsls	r2, r2, #8
 80093ec:	4313      	orrs	r3, r2
 80093ee:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	691b      	ldr	r3, [r3, #16]
 80093fa:	031b      	lsls	r3, r3, #12
 80093fc:	4313      	orrs	r3, r2
 80093fe:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	031b      	lsls	r3, r3, #12
 800940c:	4313      	orrs	r3, r2
 800940e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	4a25      	ldr	r2, [pc, #148]	; (80094a8 <OC4Config+0xfc>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d013      	beq.n	8009440 <OC4Config+0x94>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	4a24      	ldr	r2, [pc, #144]	; (80094ac <OC4Config+0x100>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d00f      	beq.n	8009440 <OC4Config+0x94>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	4a23      	ldr	r2, [pc, #140]	; (80094b0 <OC4Config+0x104>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d00b      	beq.n	8009440 <OC4Config+0x94>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	4a22      	ldr	r2, [pc, #136]	; (80094b4 <OC4Config+0x108>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d007      	beq.n	8009440 <OC4Config+0x94>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a21      	ldr	r2, [pc, #132]	; (80094b8 <OC4Config+0x10c>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d003      	beq.n	8009440 <OC4Config+0x94>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a20      	ldr	r2, [pc, #128]	; (80094bc <OC4Config+0x110>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d11f      	bne.n	8009480 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	039b      	lsls	r3, r3, #14
 800944c:	4313      	orrs	r3, r2
 800944e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	039b      	lsls	r3, r3, #14
 800945c:	4313      	orrs	r3, r2
 800945e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	699b      	ldr	r3, [r3, #24]
 800946a:	019b      	lsls	r3, r3, #6
 800946c:	4313      	orrs	r3, r2
 800946e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	69db      	ldr	r3, [r3, #28]
 800947a:	01db      	lsls	r3, r3, #7
 800947c:	4313      	orrs	r3, r2
 800947e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	693a      	ldr	r2, [r7, #16]
 8009484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	68db      	ldr	r3, [r3, #12]
 8009490:	4619      	mov	r1, r3
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f7ff fcb1 	bl	8008dfa <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	697a      	ldr	r2, [r7, #20]
 800949c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3718      	adds	r7, #24
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	40012c00 	.word	0x40012c00
 80094ac:	40013400 	.word	0x40013400
 80094b0:	40014000 	.word	0x40014000
 80094b4:	40014400 	.word	0x40014400
 80094b8:	40014800 	.word	0x40014800
 80094bc:	40015000 	.word	0x40015000

080094c0 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a1b      	ldr	r3, [r3, #32]
 80094ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a1b      	ldr	r3, [r3, #32]
 80094da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094e0:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094ec:	683a      	ldr	r2, [r7, #0]
 80094ee:	6812      	ldr	r2, [r2, #0]
 80094f0:	4313      	orrs	r3, r2
 80094f2:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	041b      	lsls	r3, r3, #16
 8009500:	4313      	orrs	r3, r2
 8009502:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	041b      	lsls	r3, r3, #16
 8009510:	4313      	orrs	r3, r2
 8009512:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	4a19      	ldr	r2, [pc, #100]	; (800957c <OC5Config+0xbc>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d013      	beq.n	8009544 <OC5Config+0x84>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a18      	ldr	r2, [pc, #96]	; (8009580 <OC5Config+0xc0>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d00f      	beq.n	8009544 <OC5Config+0x84>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a17      	ldr	r2, [pc, #92]	; (8009584 <OC5Config+0xc4>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d00b      	beq.n	8009544 <OC5Config+0x84>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a16      	ldr	r2, [pc, #88]	; (8009588 <OC5Config+0xc8>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d007      	beq.n	8009544 <OC5Config+0x84>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a15      	ldr	r2, [pc, #84]	; (800958c <OC5Config+0xcc>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d003      	beq.n	8009544 <OC5Config+0x84>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a14      	ldr	r2, [pc, #80]	; (8009590 <OC5Config+0xd0>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d109      	bne.n	8009558 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	699b      	ldr	r3, [r3, #24]
 8009550:	021b      	lsls	r3, r3, #8
 8009552:	431a      	orrs	r2, r3
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68ba      	ldr	r2, [r7, #8]
 800955c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	68db      	ldr	r3, [r3, #12]
 8009562:	4619      	mov	r1, r3
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f7ff fc56 	bl	8008e16 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009570:	2300      	movs	r3, #0
}
 8009572:	4618      	mov	r0, r3
 8009574:	3710      	adds	r7, #16
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	40012c00 	.word	0x40012c00
 8009580:	40013400 	.word	0x40013400
 8009584:	40014000 	.word	0x40014000
 8009588:	40014400 	.word	0x40014400
 800958c:	40014800 	.word	0x40014800
 8009590:	40015000 	.word	0x40015000

08009594 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6a1b      	ldr	r3, [r3, #32]
 80095a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a1b      	ldr	r3, [r3, #32]
 80095ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095b4:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80095bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095c0:	683a      	ldr	r2, [r7, #0]
 80095c2:	6812      	ldr	r2, [r2, #0]
 80095c4:	0212      	lsls	r2, r2, #8
 80095c6:	4313      	orrs	r3, r2
 80095c8:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	691b      	ldr	r3, [r3, #16]
 80095d4:	051b      	lsls	r3, r3, #20
 80095d6:	4313      	orrs	r3, r2
 80095d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	051b      	lsls	r3, r3, #20
 80095e6:	4313      	orrs	r3, r2
 80095e8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	4a18      	ldr	r2, [pc, #96]	; (8009650 <OC6Config+0xbc>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d013      	beq.n	800961a <OC6Config+0x86>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	4a17      	ldr	r2, [pc, #92]	; (8009654 <OC6Config+0xc0>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d00f      	beq.n	800961a <OC6Config+0x86>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	4a16      	ldr	r2, [pc, #88]	; (8009658 <OC6Config+0xc4>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d00b      	beq.n	800961a <OC6Config+0x86>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	4a15      	ldr	r2, [pc, #84]	; (800965c <OC6Config+0xc8>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d007      	beq.n	800961a <OC6Config+0x86>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	4a14      	ldr	r2, [pc, #80]	; (8009660 <OC6Config+0xcc>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d003      	beq.n	800961a <OC6Config+0x86>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	4a13      	ldr	r2, [pc, #76]	; (8009664 <OC6Config+0xd0>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d109      	bne.n	800962e <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	699b      	ldr	r3, [r3, #24]
 8009626:	029b      	lsls	r3, r3, #10
 8009628:	431a      	orrs	r2, r3
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	68ba      	ldr	r2, [r7, #8]
 8009632:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	4619      	mov	r1, r3
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f7ff fbfb 	bl	8008e36 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	68fa      	ldr	r2, [r7, #12]
 8009644:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009646:	2300      	movs	r3, #0
}
 8009648:	4618      	mov	r0, r3
 800964a:	3710      	adds	r7, #16
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}
 8009650:	40012c00 	.word	0x40012c00
 8009654:	40013400 	.word	0x40013400
 8009658:	40014000 	.word	0x40014000
 800965c:	40014400 	.word	0x40014400
 8009660:	40014800 	.word	0x40014800
 8009664:	40015000 	.word	0x40015000

08009668 <BT_init>:
UART_HandleTypeDef* CON_huartx;
uint8_t* Is_Connected;


void BT_init(UART_HandleTypeDef* BThuartx, UART_HandleTypeDef* CONhuartx, uint8_t* ConStatusAddr)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]
	BT_huartx = BThuartx;
 8009674:	4a07      	ldr	r2, [pc, #28]	; (8009694 <BT_init+0x2c>)
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6013      	str	r3, [r2, #0]
	CON_huartx = CONhuartx;
 800967a:	4a07      	ldr	r2, [pc, #28]	; (8009698 <BT_init+0x30>)
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	6013      	str	r3, [r2, #0]
	Is_Connected = ConStatusAddr;
 8009680:	4a06      	ldr	r2, [pc, #24]	; (800969c <BT_init+0x34>)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6013      	str	r3, [r2, #0]

}
 8009686:	bf00      	nop
 8009688:	3714      	adds	r7, #20
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop
 8009694:	200004fc 	.word	0x200004fc
 8009698:	20000500 	.word	0x20000500
 800969c:	20000504 	.word	0x20000504

080096a0 <BT_Connect>:

}


void BT_Connect()
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	af00      	add	r7, sp, #0
	if(*Is_Connected == 0) //ce BT ni povezan na napravo ji pove naj se povee na zadnji povezan MAC naslov
 80096a4:	4b0b      	ldr	r3, [pc, #44]	; (80096d4 <BT_Connect+0x34>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d110      	bne.n	80096d0 <BT_Connect+0x30>
	{
		HAL_UART_Transmit_IT(BT_huartx, (uint8_t*) BP_MODE_COMMAND, strlen(BP_MODE_COMMAND));	//Poslje $$$ za vstop v commant mode
 80096ae:	4b0a      	ldr	r3, [pc, #40]	; (80096d8 <BT_Connect+0x38>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	2203      	movs	r2, #3
 80096b4:	4909      	ldr	r1, [pc, #36]	; (80096dc <BT_Connect+0x3c>)
 80096b6:	4618      	mov	r0, r3
 80096b8:	f7fd f9fe 	bl	8006ab8 <HAL_UART_Transmit_IT>
		HAL_Delay(50);
 80096bc:	2032      	movs	r0, #50	; 0x32
 80096be:	f7f9 fb17 	bl	8002cf0 <HAL_Delay>
		HAL_UART_Transmit_IT(BT_huartx, (uint8_t*) BP_CONNENT, strlen(BP_CONNENT));				//Poslje "CFI" komanda za povezavo na zadnji pair
 80096c2:	4b05      	ldr	r3, [pc, #20]	; (80096d8 <BT_Connect+0x38>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	2205      	movs	r2, #5
 80096c8:	4905      	ldr	r1, [pc, #20]	; (80096e0 <BT_Connect+0x40>)
 80096ca:	4618      	mov	r0, r3
 80096cc:	f7fd f9f4 	bl	8006ab8 <HAL_UART_Transmit_IT>
	}
}
 80096d0:	bf00      	nop
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	20000504 	.word	0x20000504
 80096d8:	200004fc 	.word	0x200004fc
 80096dc:	0800bc74 	.word	0x0800bc74
 80096e0:	0800bc78 	.word	0x0800bc78

080096e4 <BT_Disconnect>:

void BT_Disconnect()
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af00      	add	r7, sp, #0
	if(*Is_Connected == 1)
 80096ea:	4b09      	ldr	r3, [pc, #36]	; (8009710 <BT_Disconnect+0x2c>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d108      	bne.n	8009706 <BT_Disconnect+0x22>
	{
		uint8_t zero = 0x00; 	//hoce naslov in dobu bo naslov
 80096f4:	2300      	movs	r3, #0
 80096f6:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit_IT(BT_huartx, &zero, 1);	//polje 0 da prekine zvezo
 80096f8:	4b06      	ldr	r3, [pc, #24]	; (8009714 <BT_Disconnect+0x30>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	1df9      	adds	r1, r7, #7
 80096fe:	2201      	movs	r2, #1
 8009700:	4618      	mov	r0, r3
 8009702:	f7fd f9d9 	bl	8006ab8 <HAL_UART_Transmit_IT>
	}
}
 8009706:	bf00      	nop
 8009708:	3708      	adds	r7, #8
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	20000504 	.word	0x20000504
 8009714:	200004fc 	.word	0x200004fc

08009718 <MouseMoveClickWheel>:


void MouseMoveClickWheel(int8_t X, int8_t Y, uint8_t Button, int8_t Wheel) //Generiranje paketa za miko
{
 8009718:	b590      	push	{r4, r7, lr}
 800971a:	b085      	sub	sp, #20
 800971c:	af00      	add	r7, sp, #0
 800971e:	4604      	mov	r4, r0
 8009720:	4608      	mov	r0, r1
 8009722:	4611      	mov	r1, r2
 8009724:	461a      	mov	r2, r3
 8009726:	4623      	mov	r3, r4
 8009728:	71fb      	strb	r3, [r7, #7]
 800972a:	4603      	mov	r3, r0
 800972c:	71bb      	strb	r3, [r7, #6]
 800972e:	460b      	mov	r3, r1
 8009730:	717b      	strb	r3, [r7, #5]
 8009732:	4613      	mov	r3, r2
 8009734:	713b      	strb	r3, [r7, #4]
	uint8_t Packet[7];
	Packet[0] = 0xFD; 	//Start HID report: RAW Mode
 8009736:	23fd      	movs	r3, #253	; 0xfd
 8009738:	723b      	strb	r3, [r7, #8]
	Packet[1] = 0x05;	//Lenght from next on					//Note: 0x5 == 0x05
 800973a:	2305      	movs	r3, #5
 800973c:	727b      	strb	r3, [r7, #9]
	Packet[2] = 0x02;	//Descriptor byte
 800973e:	2302      	movs	r3, #2
 8009740:	72bb      	strb	r3, [r7, #10]
	Packet[3] = Button;
 8009742:	797b      	ldrb	r3, [r7, #5]
 8009744:	72fb      	strb	r3, [r7, #11]
	Packet[4] = X;		//(-127 to 127)
 8009746:	79fb      	ldrb	r3, [r7, #7]
 8009748:	733b      	strb	r3, [r7, #12]
	Packet[5] = Y;		//(-127 to 127)
 800974a:	79bb      	ldrb	r3, [r7, #6]
 800974c:	737b      	strb	r3, [r7, #13]
	Packet[6] = Wheel;
 800974e:	793b      	ldrb	r3, [r7, #4]
 8009750:	73bb      	strb	r3, [r7, #14]

	HAL_UART_Transmit(BT_huartx, Packet, sizeof(Packet), 1);	//polje paket
 8009752:	4b06      	ldr	r3, [pc, #24]	; (800976c <MouseMoveClickWheel+0x54>)
 8009754:	6818      	ldr	r0, [r3, #0]
 8009756:	f107 0108 	add.w	r1, r7, #8
 800975a:	2301      	movs	r3, #1
 800975c:	2207      	movs	r2, #7
 800975e:	f7fd f915 	bl	800698c <HAL_UART_Transmit>
	//HAL_Delay(1); //Ali more bit Delay al pa blocking funkcija
}
 8009762:	bf00      	nop
 8009764:	3714      	adds	r7, #20
 8009766:	46bd      	mov	sp, r7
 8009768:	bd90      	pop	{r4, r7, pc}
 800976a:	bf00      	nop
 800976c:	200004fc 	.word	0x200004fc

08009770 <SendDataByte>:


//Funkcija polje en "Consumer key function" to se obnaa kot gumb ki ga je potrebno na koncu spustit (2 Paketa)
void SendDataByte(uint8_t val0, uint8_t val1) //pri uporabi funkcije se parametre vpie kot je na HID datasheetu
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af00      	add	r7, sp, #0
 8009776:	4603      	mov	r3, r0
 8009778:	460a      	mov	r2, r1
 800977a:	71fb      	strb	r3, [r7, #7]
 800977c:	4613      	mov	r3, r2
 800977e:	71bb      	strb	r3, [r7, #6]
	uint8_t Packet[5];
	Packet[0] = 0xFD; 	//Start HID report: RAW Mode
 8009780:	23fd      	movs	r3, #253	; 0xfd
 8009782:	723b      	strb	r3, [r7, #8]
	Packet[1] = 0x03;	//Lenght from next on
 8009784:	2303      	movs	r3, #3
 8009786:	727b      	strb	r3, [r7, #9]
	Packet[2] = 0x03;	//Descriptor byte
 8009788:	2303      	movs	r3, #3
 800978a:	72bb      	strb	r3, [r7, #10]
	Packet[3] = val1;
 800978c:	79bb      	ldrb	r3, [r7, #6]
 800978e:	72fb      	strb	r3, [r7, #11]
	Packet[4] = val0;
 8009790:	79fb      	ldrb	r3, [r7, #7]
 8009792:	733b      	strb	r3, [r7, #12]

	HAL_UART_Transmit(BT_huartx, Packet, sizeof(Packet), 1);	//Polje paket
 8009794:	4b0b      	ldr	r3, [pc, #44]	; (80097c4 <SendDataByte+0x54>)
 8009796:	6818      	ldr	r0, [r3, #0]
 8009798:	f107 0108 	add.w	r1, r7, #8
 800979c:	2301      	movs	r3, #1
 800979e:	2205      	movs	r2, #5
 80097a0:	f7fd f8f4 	bl	800698c <HAL_UART_Transmit>

	Packet[3] = 0x00; 	//Polje da je "gumb" spuscen
 80097a4:	2300      	movs	r3, #0
 80097a6:	72fb      	strb	r3, [r7, #11]
	Packet[4] = 0x00; 	//it goes from back to front  //last bite goes first in the correct order //fucked indian
 80097a8:	2300      	movs	r3, #0
 80097aa:	733b      	strb	r3, [r7, #12]

	HAL_UART_Transmit(BT_huartx, Packet, sizeof(Packet), 1);	//Polje paket
 80097ac:	4b05      	ldr	r3, [pc, #20]	; (80097c4 <SendDataByte+0x54>)
 80097ae:	6818      	ldr	r0, [r3, #0]
 80097b0:	f107 0108 	add.w	r1, r7, #8
 80097b4:	2301      	movs	r3, #1
 80097b6:	2205      	movs	r2, #5
 80097b8:	f7fd f8e8 	bl	800698c <HAL_UART_Transmit>
}
 80097bc:	bf00      	nop
 80097be:	3710      	adds	r7, #16
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	200004fc 	.word	0x200004fc

080097c8 <SendKey>:

}

//Pritisne tipko. Potrebno jo je tudi spustiti (funkcija se navadno klice 2x zapored)
void SendKey(uint8_t KeyMod, uint8_t KeyCode)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b086      	sub	sp, #24
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	4603      	mov	r3, r0
 80097d0:	460a      	mov	r2, r1
 80097d2:	71fb      	strb	r3, [r7, #7]
 80097d4:	4613      	mov	r3, r2
 80097d6:	71bb      	strb	r3, [r7, #6]
	uint8_t Packet[11];
	Packet[0] = 0xFD;		//Start HID report: RAW Mode
 80097d8:	23fd      	movs	r3, #253	; 0xfd
 80097da:	733b      	strb	r3, [r7, #12]
	Packet[1] = 0x09;		//Lenght from next on
 80097dc:	2309      	movs	r3, #9
 80097de:	737b      	strb	r3, [r7, #13]
	Packet[2] = 0x01;		//Identify as Keyboard packet
 80097e0:	2301      	movs	r3, #1
 80097e2:	73bb      	strb	r3, [r7, #14]
	Packet[3] = KeyMod;		//Keyboard Modifier (ctrl / shift itd...)
 80097e4:	79fb      	ldrb	r3, [r7, #7]
 80097e6:	73fb      	strb	r3, [r7, #15]
	Packet[4] = 0x00;		//Empty byte
 80097e8:	2300      	movs	r3, #0
 80097ea:	743b      	strb	r3, [r7, #16]
	Packet[5] = KeyCode;	//Key code from chart
 80097ec:	79bb      	ldrb	r3, [r7, #6]
 80097ee:	747b      	strb	r3, [r7, #17]
	Packet[6] = 0x00;
 80097f0:	2300      	movs	r3, #0
 80097f2:	74bb      	strb	r3, [r7, #18]
	Packet[7] = 0x00;		//Skupej je mogoe poslat 6 Keycodes (5 je praznih)
 80097f4:	2300      	movs	r3, #0
 80097f6:	74fb      	strb	r3, [r7, #19]
	Packet[8] = 0x00;
 80097f8:	2300      	movs	r3, #0
 80097fa:	753b      	strb	r3, [r7, #20]
	Packet[9] = 0x00;
 80097fc:	2300      	movs	r3, #0
 80097fe:	757b      	strb	r3, [r7, #21]
	Packet[10] = 0x00;
 8009800:	2300      	movs	r3, #0
 8009802:	75bb      	strb	r3, [r7, #22]

	HAL_UART_Transmit(BT_huartx, Packet, sizeof(Packet), 1);	//Polje paket
 8009804:	4b05      	ldr	r3, [pc, #20]	; (800981c <SendKey+0x54>)
 8009806:	6818      	ldr	r0, [r3, #0]
 8009808:	f107 010c 	add.w	r1, r7, #12
 800980c:	2301      	movs	r3, #1
 800980e:	220b      	movs	r2, #11
 8009810:	f7fd f8bc 	bl	800698c <HAL_UART_Transmit>
}
 8009814:	bf00      	nop
 8009816:	3718      	adds	r7, #24
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}
 800981c:	200004fc 	.word	0x200004fc

08009820 <SendKeyCode>:

void SendKeyCode(uint8_t KeyCode)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b082      	sub	sp, #8
 8009824:	af00      	add	r7, sp, #0
 8009826:	4603      	mov	r3, r0
 8009828:	71fb      	strb	r3, [r7, #7]
	SendKey(0x00, KeyCode); 	//Pritisne tipko
 800982a:	79fb      	ldrb	r3, [r7, #7]
 800982c:	4619      	mov	r1, r3
 800982e:	2000      	movs	r0, #0
 8009830:	f7ff ffca 	bl	80097c8 <SendKey>
	SendKey(0x00, 0x00);		//Spusti tipko
 8009834:	2100      	movs	r1, #0
 8009836:	2000      	movs	r0, #0
 8009838:	f7ff ffc6 	bl	80097c8 <SendKey>
}
 800983c:	bf00      	nop
 800983e:	3708      	adds	r7, #8
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}

08009844 <SendString>:
	SendKey(0x00, 0x00);		//Spusti tipko
}

//Tam nekje do 15 chatacterjev deluje
void SendString(char str[])
{
 8009844:	b590      	push	{r4, r7, lr}
 8009846:	b083      	sub	sp, #12
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(BT_huartx, (uint8_t*) str, strlen(str), 1);
 800984c:	4b07      	ldr	r3, [pc, #28]	; (800986c <SendString+0x28>)
 800984e:	681c      	ldr	r4, [r3, #0]
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f7f6 fce1 	bl	8000218 <strlen>
 8009856:	4603      	mov	r3, r0
 8009858:	b29a      	uxth	r2, r3
 800985a:	2301      	movs	r3, #1
 800985c:	6879      	ldr	r1, [r7, #4]
 800985e:	4620      	mov	r0, r4
 8009860:	f7fd f894 	bl	800698c <HAL_UART_Transmit>
}
 8009864:	bf00      	nop
 8009866:	370c      	adds	r7, #12
 8009868:	46bd      	mov	sp, r7
 800986a:	bd90      	pop	{r4, r7, pc}
 800986c:	200004fc 	.word	0x200004fc

08009870 <SendCharAddr>:

void SendCharAddr(char* chr)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(BT_huartx, (uint8_t*) chr, 1, 1);
 8009878:	4b05      	ldr	r3, [pc, #20]	; (8009890 <SendCharAddr+0x20>)
 800987a:	6818      	ldr	r0, [r3, #0]
 800987c:	2301      	movs	r3, #1
 800987e:	2201      	movs	r2, #1
 8009880:	6879      	ldr	r1, [r7, #4]
 8009882:	f7fd f883 	bl	800698c <HAL_UART_Transmit>
}
 8009886:	bf00      	nop
 8009888:	3708      	adds	r7, #8
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	200004fc 	.word	0x200004fc

08009894 <SendChar>:

void SendChar(char chr)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	4603      	mov	r3, r0
 800989c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(BT_huartx, (uint8_t*) &chr, 1, 1);
 800989e:	4b05      	ldr	r3, [pc, #20]	; (80098b4 <SendChar+0x20>)
 80098a0:	6818      	ldr	r0, [r3, #0]
 80098a2:	1df9      	adds	r1, r7, #7
 80098a4:	2301      	movs	r3, #1
 80098a6:	2201      	movs	r2, #1
 80098a8:	f7fd f870 	bl	800698c <HAL_UART_Transmit>
}
 80098ac:	bf00      	nop
 80098ae:	3708      	adds	r7, #8
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}
 80098b4:	200004fc 	.word	0x200004fc

080098b8 <LL_GPIO_IsOutputPinSet>:
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	695a      	ldr	r2, [r3, #20]
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	4013      	ands	r3, r2
 80098ca:	683a      	ldr	r2, [r7, #0]
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d101      	bne.n	80098d4 <LL_GPIO_IsOutputPinSet+0x1c>
 80098d0:	2301      	movs	r3, #1
 80098d2:	e000      	b.n	80098d6 <LL_GPIO_IsOutputPinSet+0x1e>
 80098d4:	2300      	movs	r3, #0
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	370c      	adds	r7, #12
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr

080098e2 <LL_GPIO_SetOutputPin>:
{
 80098e2:	b480      	push	{r7}
 80098e4:	b083      	sub	sp, #12
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
 80098ea:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	683a      	ldr	r2, [r7, #0]
 80098f0:	619a      	str	r2, [r3, #24]
}
 80098f2:	bf00      	nop
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <LL_GPIO_ResetOutputPin>:
{
 80098fe:	b480      	push	{r7}
 8009900:	b083      	sub	sp, #12
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
 8009906:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	683a      	ldr	r2, [r7, #0]
 800990c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800990e:	bf00      	nop
 8009910:	370c      	adds	r7, #12
 8009912:	46bd      	mov	sp, r7
 8009914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009918:	4770      	bx	lr

0800991a <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800991a:	b480      	push	{r7}
 800991c:	b085      	sub	sp, #20
 800991e:	af00      	add	r7, sp, #0
 8009920:	6078      	str	r0, [r7, #4]
 8009922:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	695b      	ldr	r3, [r3, #20]
 8009928:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800992a:	68fa      	ldr	r2, [r7, #12]
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	4013      	ands	r3, r2
 8009930:	041a      	lsls	r2, r3, #16
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	43d9      	mvns	r1, r3
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	400b      	ands	r3, r1
 800993a:	431a      	orrs	r2, r3
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	619a      	str	r2, [r3, #24]
}
 8009940:	bf00      	nop
 8009942:	3714      	adds	r7, #20
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <LED_init>:


// Funkcija LED_init() poskrbi, da se pravilno inicializira LED_group_handle_t struktura.
// Poskrbi tudi, da se doloi zaetno stanje LEDic.
void LED_init(void)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	af00      	add	r7, sp, #0
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjinice.
		// Spodaj imate primer za inicializacijo LEDice LED0.


		// LEDice na portu F
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8009950:	4b1a      	ldr	r3, [pc, #104]	; (80099bc <LED_init+0x70>)
 8009952:	2204      	movs	r2, #4
 8009954:	605a      	str	r2, [r3, #4]
		LED_group.LEDs[LED0].port = GPIOF;
 8009956:	4b19      	ldr	r3, [pc, #100]	; (80099bc <LED_init+0x70>)
 8009958:	4a19      	ldr	r2, [pc, #100]	; (80099c0 <LED_init+0x74>)
 800995a:	601a      	str	r2, [r3, #0]

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 800995c:	4b17      	ldr	r3, [pc, #92]	; (80099bc <LED_init+0x70>)
 800995e:	2208      	movs	r2, #8
 8009960:	60da      	str	r2, [r3, #12]
		LED_group.LEDs[LED1].port = GPIOF;
 8009962:	4b16      	ldr	r3, [pc, #88]	; (80099bc <LED_init+0x70>)
 8009964:	4a16      	ldr	r2, [pc, #88]	; (80099c0 <LED_init+0x74>)
 8009966:	609a      	str	r2, [r3, #8]

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8009968:	4b14      	ldr	r3, [pc, #80]	; (80099bc <LED_init+0x70>)
 800996a:	2210      	movs	r2, #16
 800996c:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;
 800996e:	4b13      	ldr	r3, [pc, #76]	; (80099bc <LED_init+0x70>)
 8009970:	4a13      	ldr	r2, [pc, #76]	; (80099c0 <LED_init+0x74>)
 8009972:	611a      	str	r2, [r3, #16]

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8009974:	4b11      	ldr	r3, [pc, #68]	; (80099bc <LED_init+0x70>)
 8009976:	2220      	movs	r2, #32
 8009978:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;
 800997a:	4b10      	ldr	r3, [pc, #64]	; (80099bc <LED_init+0x70>)
 800997c:	4a10      	ldr	r2, [pc, #64]	; (80099c0 <LED_init+0x74>)
 800997e:	619a      	str	r2, [r3, #24]
	//-----------------------------------------------------------
		// LEDice na portu C
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8009980:	4b0e      	ldr	r3, [pc, #56]	; (80099bc <LED_init+0x70>)
 8009982:	2201      	movs	r2, #1
 8009984:	625a      	str	r2, [r3, #36]	; 0x24
		LED_group.LEDs[LED4].port = GPIOC;
 8009986:	4b0d      	ldr	r3, [pc, #52]	; (80099bc <LED_init+0x70>)
 8009988:	4a0e      	ldr	r2, [pc, #56]	; (80099c4 <LED_init+0x78>)
 800998a:	621a      	str	r2, [r3, #32]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 800998c:	4b0b      	ldr	r3, [pc, #44]	; (80099bc <LED_init+0x70>)
 800998e:	2202      	movs	r2, #2
 8009990:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_group.LEDs[LED5].port = GPIOC;
 8009992:	4b0a      	ldr	r3, [pc, #40]	; (80099bc <LED_init+0x70>)
 8009994:	4a0b      	ldr	r2, [pc, #44]	; (80099c4 <LED_init+0x78>)
 8009996:	629a      	str	r2, [r3, #40]	; 0x28

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
 8009998:	4b08      	ldr	r3, [pc, #32]	; (80099bc <LED_init+0x70>)
 800999a:	2204      	movs	r2, #4
 800999c:	635a      	str	r2, [r3, #52]	; 0x34
		LED_group.LEDs[LED6].port = GPIOC;
 800999e:	4b07      	ldr	r3, [pc, #28]	; (80099bc <LED_init+0x70>)
 80099a0:	4a08      	ldr	r2, [pc, #32]	; (80099c4 <LED_init+0x78>)
 80099a2:	631a      	str	r2, [r3, #48]	; 0x30

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
 80099a4:	4b05      	ldr	r3, [pc, #20]	; (80099bc <LED_init+0x70>)
 80099a6:	2208      	movs	r2, #8
 80099a8:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_group.LEDs[LED7].port = GPIOC;
 80099aa:	4b04      	ldr	r3, [pc, #16]	; (80099bc <LED_init+0x70>)
 80099ac:	4a05      	ldr	r2, [pc, #20]	; (80099c4 <LED_init+0x78>)
 80099ae:	639a      	str	r2, [r3, #56]	; 0x38

	// 2. Nastavite zaetno stanje LEDic (t.i. privzeto stanje (angl. default state)).

		// Na zaetku po inicializaciji elimo imeti vse LEDice ugasnjene.
		// Uporabi se lahko kar LEDs_write() funkcijo.
		LEDs_write(0x00);
 80099b0:	2000      	movs	r0, #0
 80099b2:	f000 f8ad 	bl	8009b10 <LEDs_write>

}
 80099b6:	bf00      	nop
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	20000508 	.word	0x20000508
 80099c0:	48001400 	.word	0x48001400
 80099c4:	48000800 	.word	0x48000800

080099c8 <LED_on>:

// Funkcija LED_on() prige tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama natevnega tipa LEDs_enum_t.
void LED_on(LEDs_enum_t LEDn)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	4603      	mov	r3, r0
 80099d0:	71fb      	strb	r3, [r7, #7]
	// Za priig LEDice uporabimo sledeo nizko-nivojsko LL funkcijo:
	//
	//		void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
	//
	LL_GPIO_SetOutputPin(LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 80099d2:	79fb      	ldrb	r3, [r7, #7]
 80099d4:	4a07      	ldr	r2, [pc, #28]	; (80099f4 <LED_on+0x2c>)
 80099d6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80099da:	79fb      	ldrb	r3, [r7, #7]
 80099dc:	4905      	ldr	r1, [pc, #20]	; (80099f4 <LED_on+0x2c>)
 80099de:	00db      	lsls	r3, r3, #3
 80099e0:	440b      	add	r3, r1
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	4619      	mov	r1, r3
 80099e6:	4610      	mov	r0, r2
 80099e8:	f7ff ff7b 	bl	80098e2 <LL_GPIO_SetOutputPin>
	// zamenjate z npr. LED3 iz seznama natevnega tipa; in tako boste s klicem zgornje
	// funkcijo postavili na visoko stanje prav tisti digitalni izhod, ki pripada
	// portu in pinu LEDice LED3.


}
 80099ec:	bf00      	nop
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	20000508 	.word	0x20000508

080099f8 <LED_off>:

// Funkcija LED_on() ugasne tisto LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama natevnega tipa LEDs_enum_t.
void LED_off(LEDs_enum_t LEDn)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	4603      	mov	r3, r0
 8009a00:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8009a02:	79fb      	ldrb	r3, [r7, #7]
 8009a04:	4a07      	ldr	r2, [pc, #28]	; (8009a24 <LED_off+0x2c>)
 8009a06:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009a0a:	79fb      	ldrb	r3, [r7, #7]
 8009a0c:	4905      	ldr	r1, [pc, #20]	; (8009a24 <LED_off+0x2c>)
 8009a0e:	00db      	lsls	r3, r3, #3
 8009a10:	440b      	add	r3, r1
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	4619      	mov	r1, r3
 8009a16:	4610      	mov	r0, r2
 8009a18:	f7ff ff71 	bl	80098fe <LL_GPIO_ResetOutputPin>
}
 8009a1c:	bf00      	nop
 8009a1e:	3708      	adds	r7, #8
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}
 8009a24:	20000508 	.word	0x20000508

08009a28 <LED_toggle>:

// Funkcija LED_toggle() invertira stanje tiste LEDico v skupini, ki jo specificira
// vrednost "LEDn". Vrednost "LEDn" pa je lahko eden od elementov iz
// seznama natevnega tipa LEDs_enum_t.
void LED_toggle( LEDs_enum_t LEDn )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b082      	sub	sp, #8
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	4603      	mov	r3, r0
 8009a30:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_TogglePin( LED_group.LEDs[LEDn].port, LED_group.LEDs[LEDn].pin );
 8009a32:	79fb      	ldrb	r3, [r7, #7]
 8009a34:	4a07      	ldr	r2, [pc, #28]	; (8009a54 <LED_toggle+0x2c>)
 8009a36:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009a3a:	79fb      	ldrb	r3, [r7, #7]
 8009a3c:	4905      	ldr	r1, [pc, #20]	; (8009a54 <LED_toggle+0x2c>)
 8009a3e:	00db      	lsls	r3, r3, #3
 8009a40:	440b      	add	r3, r1
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	4619      	mov	r1, r3
 8009a46:	4610      	mov	r0, r2
 8009a48:	f7ff ff67 	bl	800991a <LL_GPIO_TogglePin>
}
 8009a4c:	bf00      	nop
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	20000508 	.word	0x20000508

08009a58 <LEDs_on>:
// S funkcijo "LEDs_on()" prigemo le tiste LEDice v LED skupini, ki jih doloa vhodni argument
// bitna maska "LED_bitmask": e je postavljen i-ti bit maske "LED_bitmask", potem prigemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upoteva enak vrstni red LEDic,
// kot je bil definiran v natevnem tipu LEDs_enum_t.
void LEDs_on(uint8_t LED_bitmask)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	4603      	mov	r3, r0
 8009a60:	71fb      	strb	r3, [r7, #7]

	// Pomona bitna maska, s katero bomo "brali" vrednosti posameznih bitov
	// vhodnega argumenta "LED_bitmask" od LSB bita proti MSB bitu.
	uint8_t bitmask = 0x01;
 8009a62:	2301      	movs	r3, #1
 8009a64:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009a66:	2300      	movs	r3, #0
 8009a68:	73bb      	strb	r3, [r7, #14]
 8009a6a:	e018      	b.n	8009a9e <LEDs_on+0x46>
	{
		// S pomojo pomone maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
		if ( LED_bitmask & bitmask )
 8009a6c:	79fa      	ldrb	r2, [r7, #7]
 8009a6e:	7bfb      	ldrb	r3, [r7, #15]
 8009a70:	4013      	ands	r3, r2
 8009a72:	b2db      	uxtb	r3, r3
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d00c      	beq.n	8009a92 <LEDs_on+0x3a>
		{
			// In e je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, prigemo i-to LEDico.
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8009a78:	7bbb      	ldrb	r3, [r7, #14]
 8009a7a:	4a0d      	ldr	r2, [pc, #52]	; (8009ab0 <LEDs_on+0x58>)
 8009a7c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009a80:	7bbb      	ldrb	r3, [r7, #14]
 8009a82:	490b      	ldr	r1, [pc, #44]	; (8009ab0 <LEDs_on+0x58>)
 8009a84:	00db      	lsls	r3, r3, #3
 8009a86:	440b      	add	r3, r1
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	4610      	mov	r0, r2
 8009a8e:	f7ff ff28 	bl	80098e2 <LL_GPIO_SetOutputPin>
		}

		// In nato si pripravimo novo pomono bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8009a92:	7bfb      	ldrb	r3, [r7, #15]
 8009a94:	005b      	lsls	r3, r3, #1
 8009a96:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009a98:	7bbb      	ldrb	r3, [r7, #14]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	73bb      	strb	r3, [r7, #14]
 8009a9e:	7bbb      	ldrb	r3, [r7, #14]
 8009aa0:	2b07      	cmp	r3, #7
 8009aa2:	d9e3      	bls.n	8009a6c <LEDs_on+0x14>
	}
}
 8009aa4:	bf00      	nop
 8009aa6:	bf00      	nop
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	20000508 	.word	0x20000508

08009ab4 <LEDs_off>:
// S funkcijo "LEDs_off()" ugaamo le tiste LEDice v LED skupini, ki jih doloa vhodni argument
// bitna maska "LED_bitmask": e je postavljen i-ti bit maske "LED_bitmask", potem ugasnemo i-to
// LEDico v skupini; sicer ne spreminjamo stanja LEDice. Pri tem se upoteva enak vrstni red LEDic,
// kot je bil definiran v natevnem tipu LEDs_enum_t.
void LEDs_off(uint8_t LED_bitmask)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b084      	sub	sp, #16
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	4603      	mov	r3, r0
 8009abc:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	73bb      	strb	r3, [r7, #14]
 8009ac6:	e018      	b.n	8009afa <LEDs_off+0x46>
		{
			// S pomojo pomone maske "bitmask" preberemo stanje i-tega bita v vhodnem argumentu "LED_bitmask".
			if ( LED_bitmask & bitmask )
 8009ac8:	79fa      	ldrb	r2, [r7, #7]
 8009aca:	7bfb      	ldrb	r3, [r7, #15]
 8009acc:	4013      	ands	r3, r2
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d00c      	beq.n	8009aee <LEDs_off+0x3a>
			{
				// In e je i-ti bit v vhodnem argumentu "LED_bitmask" postavljen, prigemo i-to LEDico.
				LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8009ad4:	7bbb      	ldrb	r3, [r7, #14]
 8009ad6:	4a0d      	ldr	r2, [pc, #52]	; (8009b0c <LEDs_off+0x58>)
 8009ad8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009adc:	7bbb      	ldrb	r3, [r7, #14]
 8009ade:	490b      	ldr	r1, [pc, #44]	; (8009b0c <LEDs_off+0x58>)
 8009ae0:	00db      	lsls	r3, r3, #3
 8009ae2:	440b      	add	r3, r1
 8009ae4:	685b      	ldr	r3, [r3, #4]
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	4610      	mov	r0, r2
 8009aea:	f7ff ff08 	bl	80098fe <LL_GPIO_ResetOutputPin>
			}

			// In nato si pripravimo novo pomono bitno masko za branje naslednjega bita v vhodnem argumentu.
			bitmask <<= 1;
 8009aee:	7bfb      	ldrb	r3, [r7, #15]
 8009af0:	005b      	lsls	r3, r3, #1
 8009af2:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009af4:	7bbb      	ldrb	r3, [r7, #14]
 8009af6:	3301      	adds	r3, #1
 8009af8:	73bb      	strb	r3, [r7, #14]
 8009afa:	7bbb      	ldrb	r3, [r7, #14]
 8009afc:	2b07      	cmp	r3, #7
 8009afe:	d9e3      	bls.n	8009ac8 <LEDs_off+0x14>




	// DOPOLNI. Rei se na enak nain kot LEDs_on().
}
 8009b00:	bf00      	nop
 8009b02:	bf00      	nop
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	20000508 	.word	0x20000508

08009b10 <LEDs_write>:
// V primeru funkcije LEDs_write() pa vrednost vhodnega argumenta "value"
// neposredno doloa, katere LEDice v LED skupini bodo prigane ter katere
// ugasnjene po ideji: e postavljen i-ti bit vrednosti "value", potem naj
// bo prigana i-ta LEDica; sicer naj bo ugasnjena.
void LEDs_write(uint8_t value)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	4603      	mov	r3, r0
 8009b18:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009b1e:	2300      	movs	r3, #0
 8009b20:	73bb      	strb	r3, [r7, #14]
 8009b22:	e014      	b.n	8009b4e <LEDs_write+0x3e>
	{
		// Preveri vrednost i-tega bita vhodnega argumenta "value".
		if (value & bitmask)
 8009b24:	79fa      	ldrb	r2, [r7, #7]
 8009b26:	7bfb      	ldrb	r3, [r7, #15]
 8009b28:	4013      	ands	r3, r2
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d004      	beq.n	8009b3a <LEDs_write+0x2a>
		{
			// e je i-ti bit enak 1, potem naj se prige i-ta LEDica, pri emer se pa
			// upoteva vrstni red LEDic, kot je bil definiran v natevnem tipu LEDs_enum_t;

			LED_on(i);
 8009b30:	7bbb      	ldrb	r3, [r7, #14]
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7ff ff48 	bl	80099c8 <LED_on>
 8009b38:	e003      	b.n	8009b42 <LEDs_write+0x32>
		}
		else
		{
			// sicer pa naj se i-ta LEDica ugasne.

			LED_off(i);
 8009b3a:	7bbb      	ldrb	r3, [r7, #14]
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f7ff ff5b 	bl	80099f8 <LED_off>

		}


		// In nato si pripravimo novo pomono bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 8009b42:	7bfb      	ldrb	r3, [r7, #15]
 8009b44:	005b      	lsls	r3, r3, #1
 8009b46:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009b48:	7bbb      	ldrb	r3, [r7, #14]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	73bb      	strb	r3, [r7, #14]
 8009b4e:	7bbb      	ldrb	r3, [r7, #14]
 8009b50:	2b07      	cmp	r3, #7
 8009b52:	d9e7      	bls.n	8009b24 <LEDs_write+0x14>
	}
}
 8009b54:	bf00      	nop
 8009b56:	bf00      	nop
 8009b58:	3710      	adds	r7, #16
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}
	...

08009b60 <LEDs_read>:


// Funkcija LEDs_read() vrne 8-bitno vrednost, kjer i-ti bit odraa stanje
// i-te LEDice v LED skupini.
uint8_t LEDs_read(void)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b082      	sub	sp, #8
 8009b64:	af00      	add	r7, sp, #0
	uint8_t value = 0;
 8009b66:	2300      	movs	r3, #0
 8009b68:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009b6e:	2300      	movs	r3, #0
 8009b70:	717b      	strb	r3, [r7, #5]
 8009b72:	e019      	b.n	8009ba8 <LEDs_read+0x48>
	{
		if ( LL_GPIO_IsOutputPinSet( LED_group.LEDs[i].port, LED_group.LEDs[i].pin ) )
 8009b74:	797b      	ldrb	r3, [r7, #5]
 8009b76:	4a10      	ldr	r2, [pc, #64]	; (8009bb8 <LEDs_read+0x58>)
 8009b78:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009b7c:	797b      	ldrb	r3, [r7, #5]
 8009b7e:	490e      	ldr	r1, [pc, #56]	; (8009bb8 <LEDs_read+0x58>)
 8009b80:	00db      	lsls	r3, r3, #3
 8009b82:	440b      	add	r3, r1
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	4619      	mov	r1, r3
 8009b88:	4610      	mov	r0, r2
 8009b8a:	f7ff fe95 	bl	80098b8 <LL_GPIO_IsOutputPinSet>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d003      	beq.n	8009b9c <LEDs_read+0x3c>
			value |= bitmask;
 8009b94:	79fa      	ldrb	r2, [r7, #7]
 8009b96:	79bb      	ldrb	r3, [r7, #6]
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	71fb      	strb	r3, [r7, #7]

		bitmask <<= 1;
 8009b9c:	79bb      	ldrb	r3, [r7, #6]
 8009b9e:	005b      	lsls	r3, r3, #1
 8009ba0:	71bb      	strb	r3, [r7, #6]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8009ba2:	797b      	ldrb	r3, [r7, #5]
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	717b      	strb	r3, [r7, #5]
 8009ba8:	797b      	ldrb	r3, [r7, #5]
 8009baa:	2b07      	cmp	r3, #7
 8009bac:	d9e2      	bls.n	8009b74 <LEDs_read+0x14>
	}

	return value;
 8009bae:	79fb      	ldrb	r3, [r7, #7]
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3708      	adds	r7, #8
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	20000508 	.word	0x20000508

08009bbc <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(buf_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	687a      	ldr	r2, [r7, #4]
 8009bd2:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 8009bd4:	68f8      	ldr	r0, [r7, #12]
 8009bd6:	f000 f804 	bl	8009be2 <BUF_flush>
}
 8009bda:	bf00      	nop
 8009bdc:	3710      	adds	r7, #16
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <BUF_flush>:


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
 8009be2:	b480      	push	{r7}
 8009be4:	b083      	sub	sp, #12
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2200      	movs	r2, #0
 8009bee:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	685a      	ldr	r2, [r3, #4]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 8009c04:	2300      	movs	r3, #0
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	370c      	adds	r7, #12
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr

08009c12 <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
 8009c12:	b480      	push	{r7}
 8009c14:	b083      	sub	sp, #12
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	691a      	ldr	r2, [r3, #16]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d301      	bcc.n	8009c2e <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	e02a      	b.n	8009c84 <BUF_store_byte+0x72>
	}
	else // Ta else je fucking useless!!
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	691b      	ldr	r3, [r3, #16]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d106      	bne.n	8009c44 <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	609a      	str	r2, [r3, #8]
 8009c42:	e00d      	b.n	8009c60 <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	1c5a      	adds	r2, r3, #1
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	689a      	ldr	r2, [r3, #8]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d302      	bcc.n	8009c60 <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	4413      	add	r3, r2
 8009c6a:	78fa      	ldrb	r2, [r7, #3]
 8009c6c:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	691b      	ldr	r3, [r3, #16]
 8009c72:	1c5a      	adds	r2, r3, #1
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	695b      	ldr	r3, [r3, #20]
 8009c7c:	1e5a      	subs	r2, r3, #1
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 8009c82:	2300      	movs	r3, #0
	}

}
 8009c84:	4618      	mov	r0, r3
 8009c86:	370c      	adds	r7, #12
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr

08009c90 <BUF_get_byte>:



// Read one byte of data and store it to the given location.
buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
	// first check if buffer empty
	if (buf_handle->data_size == 0)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d101      	bne.n	8009ca6 <BUF_get_byte+0x16>
	{
		return BUFFER_EMPTY;	// return error code and exit this function
 8009ca2:	2302      	movs	r3, #2
 8009ca4:	e020      	b.n	8009ce8 <BUF_get_byte+0x58>
	}

	// else read and return data from the buffer "front"
	*data = buf_handle->buffer[buf_handle->front];	//Get data from the queue "front"
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	68db      	ldr	r3, [r3, #12]
 8009cae:	4413      	add	r3, r2
 8009cb0:	781a      	ldrb	r2, [r3, #0]
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	701a      	strb	r2, [r3, #0]

	// update data size and free size
	buf_handle->data_size--;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	1e5a      	subs	r2, r3, #1
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	611a      	str	r2, [r3, #16]
	buf_handle->free_size++;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	695b      	ldr	r3, [r3, #20]
 8009cc4:	1c5a      	adds	r2, r3, #1
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	615a      	str	r2, [r3, #20]


	// update the "front" value NOT using the modulo arithmetics but
	// using if-then instead because it is faster on uC
	buf_handle->front++;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	68db      	ldr	r3, [r3, #12]
 8009cce:	1c5a      	adds	r2, r3, #1
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	60da      	str	r2, [r3, #12]

	if (buf_handle->front >= buf_handle->length)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	68da      	ldr	r2, [r3, #12]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d302      	bcc.n	8009ce6 <BUF_get_byte+0x56>
	{
		buf_handle->front = 0;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	60da      	str	r2, [r3, #12]
	}

	return BUFFER_OK;	// return BUFFER_OK error code
 8009ce6:	2300      	movs	r3, #0

}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	370c      	adds	r7, #12
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <LL_GPIO_IsInputPinSet>:
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	691a      	ldr	r2, [r3, #16]
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	4013      	ands	r3, r2
 8009d06:	683a      	ldr	r2, [r7, #0]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d101      	bne.n	8009d10 <LL_GPIO_IsInputPinSet+0x1c>
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e000      	b.n	8009d12 <LL_GPIO_IsInputPinSet+0x1e>
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	370c      	adds	r7, #12
 8009d16:	46bd      	mov	sp, r7
 8009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1c:	4770      	bx	lr
	...

08009d20 <JOY_init>:
// merjenje signalov "joysticka".
// Mimogrede: inicializacijska funkcija se razlikuje od prejnjih inicializacijskih funkcij
// v tem, da za vhodna argumenta funkcije prejme kazalce na "handle" strukture, ki so
// potrebne za delo s HAL funkcijami.
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b082      	sub	sp, #8
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
 8009d28:	6039      	str	r1, [r7, #0]
		// To storite tako, da pravilno inicializirate "handle" strukturo tipke "joysticka".
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjinice.
		// Postopate popolnoma enako, kot smo to storili v primeru tipkovnice.

			// DOPOLNI
	joystick.button.pin = LL_GPIO_PIN_13;
 8009d2a:	4b28      	ldr	r3, [pc, #160]	; (8009dcc <JOY_init+0xac>)
 8009d2c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009d30:	605a      	str	r2, [r3, #4]
	joystick.button.port = GPIOC;
 8009d32:	4b26      	ldr	r3, [pc, #152]	; (8009dcc <JOY_init+0xac>)
 8009d34:	4a26      	ldr	r2, [pc, #152]	; (8009dd0 <JOY_init+0xb0>)
 8009d36:	601a      	str	r2, [r3, #0]
 */

	// 2. Nastavitev zaetnih vrednosti "joystick" sistemskih spremenljivk

		// Zaetne vrednosti tipke "joysticka"
		joystick.button.state_old = JOY_BTN_SIG_VALUE_RELEASED;
 8009d38:	4b24      	ldr	r3, [pc, #144]	; (8009dcc <JOY_init+0xac>)
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	725a      	strb	r2, [r3, #9]
		joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 8009d3e:	4b23      	ldr	r3, [pc, #140]	; (8009dcc <JOY_init+0xac>)
 8009d40:	2201      	movs	r2, #1
 8009d42:	721a      	strb	r2, [r3, #8]
		//tukej je bil poprabek da imamo tabelo enega gumba

		// Smiselno nastavimo zaetne ekstremne vrednosti pozicije "joysticka".
		joystick.position_raw_min[X] = 842 ; //da bi postavil vresnost malo pod sredino
 8009d44:	4b21      	ldr	r3, [pc, #132]	; (8009dcc <JOY_init+0xac>)
 8009d46:	f240 324a 	movw	r2, #842	; 0x34a
 8009d4a:	821a      	strh	r2, [r3, #16]
			// DOPOLNI done
		joystick.position_raw_min[Y] = 853;
 8009d4c:	4b1f      	ldr	r3, [pc, #124]	; (8009dcc <JOY_init+0xac>)
 8009d4e:	f240 3255 	movw	r2, #853	; 0x355
 8009d52:	825a      	strh	r2, [r3, #18]


		joystick.position_raw_max[X] = 3223;		//To so ze nakalibrirane vrednosti za moj (Rok Plesko) mikota
 8009d54:	4b1d      	ldr	r3, [pc, #116]	; (8009dcc <JOY_init+0xac>)
 8009d56:	f640 4297 	movw	r2, #3223	; 0xc97
 8009d5a:	829a      	strh	r2, [r3, #20]
			// DOPOLNI done
		joystick.position_raw_max[Y] = 2840;
 8009d5c:	4b1b      	ldr	r3, [pc, #108]	; (8009dcc <JOY_init+0xac>)
 8009d5e:	f640 3218 	movw	r2, #2840	; 0xb18
 8009d62:	82da      	strh	r2, [r3, #22]
		//Vrednosti so bile nakalibriranje za vajo 13

		// Iz ekstremnim vrednosti lahko poraunamo razpon odklona (angl. axis range).
		joystick.position_raw_range[X] = joystick.position_raw_max[X] - joystick.position_raw_min[X];
 8009d64:	4b19      	ldr	r3, [pc, #100]	; (8009dcc <JOY_init+0xac>)
 8009d66:	8a9a      	ldrh	r2, [r3, #20]
 8009d68:	4b18      	ldr	r3, [pc, #96]	; (8009dcc <JOY_init+0xac>)
 8009d6a:	8a1b      	ldrh	r3, [r3, #16]
 8009d6c:	1ad3      	subs	r3, r2, r3
 8009d6e:	b29a      	uxth	r2, r3
 8009d70:	4b16      	ldr	r3, [pc, #88]	; (8009dcc <JOY_init+0xac>)
 8009d72:	831a      	strh	r2, [r3, #24]

					// DOPOLNI done
		joystick.position_raw_range[Y] = joystick.position_raw_max[Y] - joystick.position_raw_min[Y];
 8009d74:	4b15      	ldr	r3, [pc, #84]	; (8009dcc <JOY_init+0xac>)
 8009d76:	8ada      	ldrh	r2, [r3, #22]
 8009d78:	4b14      	ldr	r3, [pc, #80]	; (8009dcc <JOY_init+0xac>)
 8009d7a:	8a5b      	ldrh	r3, [r3, #18]
 8009d7c:	1ad3      	subs	r3, r2, r3
 8009d7e:	b29a      	uxth	r2, r3
 8009d80:	4b12      	ldr	r3, [pc, #72]	; (8009dcc <JOY_init+0xac>)
 8009d82:	835a      	strh	r2, [r3, #26]

		// Shranimo si kazalce na "handle" strukturi za AD pretvornik in asovnik,
		// ki ju uporabljamo pri implementaciji "joystick" modula.
		// Ti dve infromaciji seveda shranimo v spremenljivki "joystick handle" strukture.
		joystick.ADC = ADC_handle;
 8009d84:	4a11      	ldr	r2, [pc, #68]	; (8009dcc <JOY_init+0xac>)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6213      	str	r3, [r2, #32]
		joystick.timer = timer_handle;
 8009d8a:	4a10      	ldr	r2, [pc, #64]	; (8009dcc <JOY_init+0xac>)
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	61d3      	str	r3, [r2, #28]

	// 3. Inicializiramo medpomnilnik za tipke "joysticka"

		// Uporabimo funkcijo BUF_init(), ki doloi, katera tabela se bo uporabljala kot
		// ciklini medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8009d90:	2210      	movs	r2, #16
 8009d92:	4910      	ldr	r1, [pc, #64]	; (8009dd4 <JOY_init+0xb4>)
 8009d94:	4810      	ldr	r0, [pc, #64]	; (8009dd8 <JOY_init+0xb8>)
 8009d96:	f7ff ff11 	bl	8009bbc <BUF_init>
		// Pri tem uporabljamo funkcije HAL knjinice.


		// Najprej kalibriramo AD pretvornik, da bodo meritve pozicije "joysticka" bolj tone.
		// Kalibracijo izvedemo za "single-ended" vhodne signale.
		HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 8009d9a:	4b0c      	ldr	r3, [pc, #48]	; (8009dcc <JOY_init+0xac>)
 8009d9c:	6a1b      	ldr	r3, [r3, #32]
 8009d9e:	217f      	movs	r1, #127	; 0x7f
 8009da0:	4618      	mov	r0, r3
 8009da2:	f7fa fa85 	bl	80042b0 <HAL_ADCEx_Calibration_Start>
		// AD pretovrnik v DMA nainu).
		// To storimo s klicem spodnje HAL funkcije, ki DMA enoti
		// "sporoi", s katerim AD pretvornikom bo delala, na katero mesto v pomnilniku
		// naj shranjuje rezultate AD pretvorbe ter koliko teh rezultatov bo morala prenesti
		// ob vsaki konani AD pretvorbi.
		HAL_ADC_Start_DMA(joystick.ADC, (uint32_t *) joystick.position_raw, 2 );
 8009da6:	4b09      	ldr	r3, [pc, #36]	; (8009dcc <JOY_init+0xac>)
 8009da8:	6a1b      	ldr	r3, [r3, #32]
 8009daa:	2202      	movs	r2, #2
 8009dac:	490b      	ldr	r1, [pc, #44]	; (8009ddc <JOY_init+0xbc>)
 8009dae:	4618      	mov	r0, r3
 8009db0:	f7f9 fbca 	bl	8003548 <HAL_ADC_Start_DMA>


		// Na koncu pa e zaenemo asovnik, ki bo proil AD pretvorbe.
		// S tem smo pravzaprav sproili "avtomatsko" merjenje pozicije "joysticka".
		HAL_TIM_Base_Start( joystick.timer );
 8009db4:	4b05      	ldr	r3, [pc, #20]	; (8009dcc <JOY_init+0xac>)
 8009db6:	69db      	ldr	r3, [r3, #28]
 8009db8:	4618      	mov	r0, r3
 8009dba:	f7fc fa37 	bl	800622c <HAL_TIM_Base_Start>

		// asovnik proi AD pretvorbe vsakih 10 milisekund.
		// Torej je smiselno poakati milisekundo dlje.

			// DOPOLNI done
		HAL_Delay(1);
 8009dbe:	2001      	movs	r0, #1
 8009dc0:	f7f8 ff96 	bl	8002cf0 <HAL_Delay>

}
 8009dc4:	bf00      	nop
 8009dc6:	3708      	adds	r7, #8
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	20000548 	.word	0x20000548
 8009dd0:	48000800 	.word	0x48000800
 8009dd4:	2000056c 	.word	0x2000056c
 8009dd8:	2000057c 	.word	0x2000057c
 8009ddc:	20000554 	.word	0x20000554

08009de0 <JOY_scan_button>:
// Funkcija JOY_scan_button() prebere trenutno stanje tipke "joysticka"; ugotovi,
// ali je bila tipka pritisnjena ter shrani to informacijo v medpomnilnik
// "joysticka", da se bo kasneje lahko sistem odzval na pritisk te tipke.

void JOY_scan_button(void)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	af00      	add	r7, sp, #0
	// Ker ima na "joystick" le eno samo tipko, se funkcija poenostavi.

	// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
	joystick.button.state_old = joystick.button.state_new ;
 8009de4:	4b0e      	ldr	r3, [pc, #56]	; (8009e20 <JOY_scan_button+0x40>)
 8009de6:	7a1a      	ldrb	r2, [r3, #8]
 8009de8:	4b0d      	ldr	r3, [pc, #52]	; (8009e20 <JOY_scan_button+0x40>)
 8009dea:	725a      	strb	r2, [r3, #9]

	// in novo, trenutno stanje tipke se prebere iz ustreznega digitalnega GPIO vhoda.
	joystick.button.state_new = LL_GPIO_IsInputPinSet( joystick.button.port, joystick.button.pin );
 8009dec:	4b0c      	ldr	r3, [pc, #48]	; (8009e20 <JOY_scan_button+0x40>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a0b      	ldr	r2, [pc, #44]	; (8009e20 <JOY_scan_button+0x40>)
 8009df2:	6852      	ldr	r2, [r2, #4]
 8009df4:	4611      	mov	r1, r2
 8009df6:	4618      	mov	r0, r3
 8009df8:	f7ff ff7c 	bl	8009cf4 <LL_GPIO_IsInputPinSet>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	b2da      	uxtb	r2, r3
 8009e00:	4b07      	ldr	r3, [pc, #28]	; (8009e20 <JOY_scan_button+0x40>)
 8009e02:	721a      	strb	r2, [r3, #8]



	// Sedaj je potrebno preveriti, ali se je za to tipko zgodil pritisk. Pri tem si pomagajte s starim in
	// trenutnim stanjem tipke. Pomaga vam lahko tudi pomoni natevni tip joystick_button_sig_value_t.
	if ( ( joystick.button.state_old == JOY_BTN_SIG_VALUE_RELEASED) && ( joystick.button.state_new == JOY_BTN_SIG_VALUE_PRESSED ) )
 8009e04:	4b06      	ldr	r3, [pc, #24]	; (8009e20 <JOY_scan_button+0x40>)
 8009e06:	7a5b      	ldrb	r3, [r3, #9]
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d107      	bne.n	8009e1c <JOY_scan_button+0x3c>
 8009e0c:	4b04      	ldr	r3, [pc, #16]	; (8009e20 <JOY_scan_button+0x40>)
 8009e0e:	7a1b      	ldrb	r3, [r3, #8]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d103      	bne.n	8009e1c <JOY_scan_button+0x3c>
	{

		// In e zaznamo pritisk tipke, shranimo to informacijo v medpomnilnik "joystick" tipkovnice.
		// Ker ima "joystick" le eno samo tipko, shranimo vedno isto informacijo: JOY_BTN_FIRE.
		//Uporabimo funkcijo BUF_store_byte().
		BUF_store_byte( &joy_btn_buf_handle, JOY_BTN_FIRE);
 8009e14:	2100      	movs	r1, #0
 8009e16:	4803      	ldr	r0, [pc, #12]	; (8009e24 <JOY_scan_button+0x44>)
 8009e18:	f7ff fefb 	bl	8009c12 <BUF_store_byte>

	}
}
 8009e1c:	bf00      	nop
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	20000548 	.word	0x20000548
 8009e24:	2000057c 	.word	0x2000057c

08009e28 <JOY_get_pressed_key>:

// Funkcija JOY_get_pressed_key() iz medpomnilnika "joysticka" vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se e nismo odzvali (tj. je nismo obdelali, "sprocesirali").
joystick_buttons_enum_t JOY_get_pressed_key(void)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t				return_code;


	// Sedaj poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button"
	// Hkrati si v spremenljivko "return_code" zabeleimo vrnjeno kodo "buffer" funkcije.
	return_code = BUF_get_byte(&joy_btn_buf_handle, &pressed_button);
 8009e2e:	1dbb      	adds	r3, r7, #6
 8009e30:	4619      	mov	r1, r3
 8009e32:	4807      	ldr	r0, [pc, #28]	; (8009e50 <JOY_get_pressed_key+0x28>)
 8009e34:	f7ff ff2c 	bl	8009c90 <BUF_get_byte>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	71fb      	strb	r3, [r7, #7]


	// e je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
	// uspeno (tj. vrnjen BUFFER_OK),
	if ( return_code == BUFFER_OK )
 8009e3c:	79fb      	ldrb	r3, [r7, #7]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d101      	bne.n	8009e46 <JOY_get_pressed_key+0x1e>
	{
		//potem je vrednost, ki jo mora funkcija JOY_get_pressed_key() vrniti
		// kar enaka vrednosti pomone spremenljivke "pressed_button".
		return pressed_button;
 8009e42:	79bb      	ldrb	r3, [r7, #6]
 8009e44:	e000      	b.n	8009e48 <JOY_get_pressed_key+0x20>
	{
		// e pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspeno (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija JOY_get_pressed_key() mora vrniti kodo "JOY_BTN_NONE".
		return JOY_BTN_NONE;
 8009e46:	2302      	movs	r3, #2
	}

}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3708      	adds	r7, #8
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	2000057c 	.word	0x2000057c

08009e54 <JOY_get_axis_position>:
// pozicije osi ter ekstremnih vrednosti osi, ki jih hranimo v "handle" strukturi
// "joysticka". Os "joysticka" specificiramo kot vhodni argument funkcije.
// Funkcija mora poskrbeti tudi, da so vrednosti, ki jih vraamo, vedno smiselno
// omejene na interval [0..100].
uint8_t JOY_get_axis_position(joystick_axes_enum_t axis)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b085      	sub	sp, #20
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	71fb      	strb	r3, [r7, #7]
	int16_t	relative_position;


	// Izraun relativne pozicije osi na procent natanno.
	// Pazite: uporablja se celotevilska aritmetika! Operacija deljenja vrne celotevilski kolinik brez delea zaradi ostanka!
	relative_position = (joystick.position_raw[axis] - joystick.position_raw_min[axis])*100 / joystick.position_raw_range[axis]; //delez * 100 / celota da dobis provent
 8009e5e:	79fb      	ldrb	r3, [r7, #7]
 8009e60:	4a15      	ldr	r2, [pc, #84]	; (8009eb8 <JOY_get_axis_position+0x64>)
 8009e62:	3304      	adds	r3, #4
 8009e64:	005b      	lsls	r3, r3, #1
 8009e66:	4413      	add	r3, r2
 8009e68:	889b      	ldrh	r3, [r3, #4]
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	79fb      	ldrb	r3, [r7, #7]
 8009e6e:	4a12      	ldr	r2, [pc, #72]	; (8009eb8 <JOY_get_axis_position+0x64>)
 8009e70:	3308      	adds	r3, #8
 8009e72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e76:	1acb      	subs	r3, r1, r3
 8009e78:	2264      	movs	r2, #100	; 0x64
 8009e7a:	fb02 f303 	mul.w	r3, r2, r3
 8009e7e:	79fa      	ldrb	r2, [r7, #7]
 8009e80:	490d      	ldr	r1, [pc, #52]	; (8009eb8 <JOY_get_axis_position+0x64>)
 8009e82:	320c      	adds	r2, #12
 8009e84:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8009e88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e8c:	81fb      	strh	r3, [r7, #14]


	// Poskrbimo e, da se vrnjena vrednost nahaja na smiselnem intervalu [0..100].

		// Obravnavamo primer, ko je trenutna meritev pozicije manja od kalibrirane minimalne vrednosti.
		if ( relative_position > 100 )
 8009e8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009e92:	2b64      	cmp	r3, #100	; 0x64
 8009e94:	dd01      	ble.n	8009e9a <JOY_get_axis_position+0x46>
		{
			return 100 ;
 8009e96:	2364      	movs	r3, #100	; 0x64
 8009e98:	e007      	b.n	8009eaa <JOY_get_axis_position+0x56>
		}

		// Obravnavamo primer, ko je trenutna meritev pozicije veja od kalibrirane maksimalne vrednosti.
		else if ( relative_position < 0 )
 8009e9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	da01      	bge.n	8009ea6 <JOY_get_axis_position+0x52>
		{
			return 0 ;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	e001      	b.n	8009eaa <JOY_get_axis_position+0x56>
		}

		// Ostane le e primer, ko se izraunana relativna pozicija nahaja na intervalu [0..100].
		else
		{
			return relative_position;
 8009ea6:	89fb      	ldrh	r3, [r7, #14]
 8009ea8:	b2db      	uxtb	r3, r3
		}

}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3714      	adds	r7, #20
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr
 8009eb6:	bf00      	nop
 8009eb8:	20000548 	.word	0x20000548

08009ebc <LL_GPIO_IsInputPinSet>:
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b083      	sub	sp, #12
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	691a      	ldr	r2, [r3, #16]
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	4013      	ands	r3, r2
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d101      	bne.n	8009ed8 <LL_GPIO_IsInputPinSet+0x1c>
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e000      	b.n	8009eda <LL_GPIO_IsInputPinSet+0x1e>
 8009ed8:	2300      	movs	r3, #0
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	370c      	adds	r7, #12
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee4:	4770      	bx	lr
	...

08009ee8 <KBD_init>:
// -------------- Public function implementations --------------

// Funkcija KBD_init() poskrbi, da se pravilno inicializira keyboard_handle_t strukturna spremenljivka.
// Poskrbi tudi za inicializacijo medpomnilnika tipkovnice.
//
void KBD_init(void) {
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
	// Definirajte, kako so posamezne tipke povezane na GPIO pine in porte.
	// To storite tako, da pravilno inicializirate "handle" strukture posameznih tipk.
	// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjinice.

	// buttons on port C
	keyboard.buttons[BTN_ESC].pin = LL_GPIO_PIN_14;
 8009eee:	4b26      	ldr	r3, [pc, #152]	; (8009f88 <KBD_init+0xa0>)
 8009ef0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009ef4:	605a      	str	r2, [r3, #4]
	keyboard.buttons[BTN_ESC].port = GPIOC;
 8009ef6:	4b24      	ldr	r3, [pc, #144]	; (8009f88 <KBD_init+0xa0>)
 8009ef8:	4a24      	ldr	r2, [pc, #144]	; (8009f8c <KBD_init+0xa4>)
 8009efa:	601a      	str	r2, [r3, #0]

	keyboard.buttons[BTN_OK].pin = LL_GPIO_PIN_15;
 8009efc:	4b22      	ldr	r3, [pc, #136]	; (8009f88 <KBD_init+0xa0>)
 8009efe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009f02:	611a      	str	r2, [r3, #16]
	keyboard.buttons[BTN_OK].port = GPIOC;
 8009f04:	4b20      	ldr	r3, [pc, #128]	; (8009f88 <KBD_init+0xa0>)
 8009f06:	4a21      	ldr	r2, [pc, #132]	; (8009f8c <KBD_init+0xa4>)
 8009f08:	60da      	str	r2, [r3, #12]

	// DOPOLNI done

	// buttons on port G
	keyboard.buttons[BTN_RIGHT].pin = LL_GPIO_PIN_8;
 8009f0a:	4b1f      	ldr	r3, [pc, #124]	; (8009f88 <KBD_init+0xa0>)
 8009f0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f10:	61da      	str	r2, [r3, #28]
	keyboard.buttons[BTN_RIGHT].port = GPIOG;
 8009f12:	4b1d      	ldr	r3, [pc, #116]	; (8009f88 <KBD_init+0xa0>)
 8009f14:	4a1e      	ldr	r2, [pc, #120]	; (8009f90 <KBD_init+0xa8>)
 8009f16:	619a      	str	r2, [r3, #24]

	keyboard.buttons[BTN_LEFT].pin = LL_GPIO_PIN_6;
 8009f18:	4b1b      	ldr	r3, [pc, #108]	; (8009f88 <KBD_init+0xa0>)
 8009f1a:	2240      	movs	r2, #64	; 0x40
 8009f1c:	629a      	str	r2, [r3, #40]	; 0x28
	keyboard.buttons[BTN_LEFT].port = GPIOG;
 8009f1e:	4b1a      	ldr	r3, [pc, #104]	; (8009f88 <KBD_init+0xa0>)
 8009f20:	4a1b      	ldr	r2, [pc, #108]	; (8009f90 <KBD_init+0xa8>)
 8009f22:	625a      	str	r2, [r3, #36]	; 0x24

	keyboard.buttons[BTN_DOWN].pin = LL_GPIO_PIN_1;
 8009f24:	4b18      	ldr	r3, [pc, #96]	; (8009f88 <KBD_init+0xa0>)
 8009f26:	2202      	movs	r2, #2
 8009f28:	635a      	str	r2, [r3, #52]	; 0x34
	keyboard.buttons[BTN_DOWN].port = GPIOG;
 8009f2a:	4b17      	ldr	r3, [pc, #92]	; (8009f88 <KBD_init+0xa0>)
 8009f2c:	4a18      	ldr	r2, [pc, #96]	; (8009f90 <KBD_init+0xa8>)
 8009f2e:	631a      	str	r2, [r3, #48]	; 0x30

	keyboard.buttons[BTN_UP].pin = LL_GPIO_PIN_0;
 8009f30:	4b15      	ldr	r3, [pc, #84]	; (8009f88 <KBD_init+0xa0>)
 8009f32:	2201      	movs	r2, #1
 8009f34:	641a      	str	r2, [r3, #64]	; 0x40
	keyboard.buttons[BTN_UP].port = GPIOG;
 8009f36:	4b14      	ldr	r3, [pc, #80]	; (8009f88 <KBD_init+0xa0>)
 8009f38:	4a15      	ldr	r2, [pc, #84]	; (8009f90 <KBD_init+0xa8>)
 8009f3a:	63da      	str	r2, [r3, #60]	; 0x3c
	// DOPOLNI done

	// 2. Inicializirajte zaetne vrednosti "handle" strukture za posamezne tipke v tipkovnici na sistemskem nivoju

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for (int i = 0; i < NUM_OF_BTN; i++) {
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	607b      	str	r3, [r7, #4]
 8009f40:	e016      	b.n	8009f70 <KBD_init+0x88>
		// Ne pozabite, da v "handle" strukturah za posamezne tipke hranimo tudi vrednost prejnjega
		// in trenutnega stanja tipk! In te vrednosti je potrebno na zaetku nastaviti.
		// Smiselno jih je nastaviti na tako vrednost, kot da so tipke na zaetku v sproenem,
		// nestisnjenem stanju. In tu si lahko pomagate s pomonim natevnim tipom button_sig_value_t.

		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 8009f42:	4911      	ldr	r1, [pc, #68]	; (8009f88 <KBD_init+0xa0>)
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	4613      	mov	r3, r2
 8009f48:	005b      	lsls	r3, r3, #1
 8009f4a:	4413      	add	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	440b      	add	r3, r1
 8009f50:	3308      	adds	r3, #8
 8009f52:	2201      	movs	r2, #1
 8009f54:	701a      	strb	r2, [r3, #0]
		keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
 8009f56:	490c      	ldr	r1, [pc, #48]	; (8009f88 <KBD_init+0xa0>)
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	005b      	lsls	r3, r3, #1
 8009f5e:	4413      	add	r3, r2
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	440b      	add	r3, r1
 8009f64:	3309      	adds	r3, #9
 8009f66:	2201      	movs	r2, #1
 8009f68:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_OF_BTN; i++) {
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	607b      	str	r3, [r7, #4]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b05      	cmp	r3, #5
 8009f74:	dde5      	ble.n	8009f42 <KBD_init+0x5a>

	// 3. Inicializiramo e medpomnilnik tipkovnice.

	// Uporabimo funkcijo BUF_init(), ki doloi, katera tabela se bo uporabljala kot
	// ciklini medpomnilnik ter kako dolg bo ta medpomnilnik.
	BUF_init(&kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8009f76:	2220      	movs	r2, #32
 8009f78:	4906      	ldr	r1, [pc, #24]	; (8009f94 <KBD_init+0xac>)
 8009f7a:	4807      	ldr	r0, [pc, #28]	; (8009f98 <KBD_init+0xb0>)
 8009f7c:	f7ff fe1e 	bl	8009bbc <BUF_init>

}
 8009f80:	bf00      	nop
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}
 8009f88:	20000594 	.word	0x20000594
 8009f8c:	48000800 	.word	0x48000800
 8009f90:	48001800 	.word	0x48001800
 8009f94:	200005dc 	.word	0x200005dc
 8009f98:	200005fc 	.word	0x200005fc

08009f9c <KBD_scan>:

// Funkcija KBD_scan() prebere trenutno stanje tipk v tipkovnici; ugotovi,
// katere tipke so bile pritisnjene ter shrani to informacijo v medpomnilnik
// tipkovnice, da se bo kasneje lahko sistem odzval na pritisk teh tipk.
//
void KBD_scan(void) {
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b082      	sub	sp, #8
 8009fa0:	af00      	add	r7, sp, #0
	// in ugotovi, ali je bila pritisnjena. e je bila pritisnjena,
	// shrani to informacijo v medpomnilnik tipkovnice, da se bo
	// kasneje lahko sistem odzval na pritisk te tipke.

	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for (int i = 0; i < NUM_OF_BTN; i++) {
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	607b      	str	r3, [r7, #4]
 8009fa6:	e051      	b.n	800a04c <KBD_scan+0xb0>
		// Znotraj zanke delamo trenutno z i-to tipko. Spremenljivka "i" je pomoni tevec zanke.

		// Trenutno, novo stanje tipke postane sedaj staro stanje tipke
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new;
 8009fa8:	492c      	ldr	r1, [pc, #176]	; (800a05c <KBD_scan+0xc0>)
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	4613      	mov	r3, r2
 8009fae:	005b      	lsls	r3, r3, #1
 8009fb0:	4413      	add	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	440b      	add	r3, r1
 8009fb6:	3309      	adds	r3, #9
 8009fb8:	7818      	ldrb	r0, [r3, #0]
 8009fba:	4928      	ldr	r1, [pc, #160]	; (800a05c <KBD_scan+0xc0>)
 8009fbc:	687a      	ldr	r2, [r7, #4]
 8009fbe:	4613      	mov	r3, r2
 8009fc0:	005b      	lsls	r3, r3, #1
 8009fc2:	4413      	add	r3, r2
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	440b      	add	r3, r1
 8009fc8:	3308      	adds	r3, #8
 8009fca:	4602      	mov	r2, r0
 8009fcc:	701a      	strb	r2, [r3, #0]

		// in novo, trenutno stanje tipke se prebere iz ustreznega digitalne GPIO vhoda.
		//DOPOLNI half done
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet(
 8009fce:	4923      	ldr	r1, [pc, #140]	; (800a05c <KBD_scan+0xc0>)
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	005b      	lsls	r3, r3, #1
 8009fd6:	4413      	add	r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	440b      	add	r3, r1
 8009fdc:	6818      	ldr	r0, [r3, #0]
 8009fde:	491f      	ldr	r1, [pc, #124]	; (800a05c <KBD_scan+0xc0>)
 8009fe0:	687a      	ldr	r2, [r7, #4]
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	4413      	add	r3, r2
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	440b      	add	r3, r1
 8009fec:	3304      	adds	r3, #4
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	f7ff ff63 	bl	8009ebc <LL_GPIO_IsInputPinSet>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	b2d8      	uxtb	r0, r3
 8009ffa:	4918      	ldr	r1, [pc, #96]	; (800a05c <KBD_scan+0xc0>)
 8009ffc:	687a      	ldr	r2, [r7, #4]
 8009ffe:	4613      	mov	r3, r2
 800a000:	005b      	lsls	r3, r3, #1
 800a002:	4413      	add	r3, r2
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	440b      	add	r3, r1
 800a008:	3309      	adds	r3, #9
 800a00a:	4602      	mov	r2, r0
 800a00c:	701a      	strb	r2, [r3, #0]
				keyboard.buttons[i].port, keyboard.buttons[i].pin);

		// Sedaj je potrebno preveriti, ali se je za i-to tipko zgodil pritisk. Pri tem si pomagajte s starim in
		// trenutnim stanjem tipke. Pomaga vam lahko tudi pomoni natevni tip button_sig_value_t.
		if (keyboard.buttons[i].state_new == BTN_SIG_VALUE_PRESSED
 800a00e:	4913      	ldr	r1, [pc, #76]	; (800a05c <KBD_scan+0xc0>)
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	4613      	mov	r3, r2
 800a014:	005b      	lsls	r3, r3, #1
 800a016:	4413      	add	r3, r2
 800a018:	009b      	lsls	r3, r3, #2
 800a01a:	440b      	add	r3, r1
 800a01c:	3309      	adds	r3, #9
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d110      	bne.n	800a046 <KBD_scan+0xaa>
				&& keyboard.buttons[i].state_old == BTN_SIG_VALUE_RELEASED) {
 800a024:	490d      	ldr	r1, [pc, #52]	; (800a05c <KBD_scan+0xc0>)
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	4613      	mov	r3, r2
 800a02a:	005b      	lsls	r3, r3, #1
 800a02c:	4413      	add	r3, r2
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	440b      	add	r3, r1
 800a032:	3308      	adds	r3, #8
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	2b01      	cmp	r3, #1
 800a038:	d105      	bne.n	800a046 <KBD_scan+0xaa>

			// In e zaznamo pritisk i-te tipke, shranimo to informacijo v medpomnilnik tipkovnice.
			// Shranimo seveda kar vrednost elementa natevnega tipa, ki pripada obravnavani i-ti tipki.
			// In to je seveda kar vrednost pomone spremenljivke "i". Uporabimo funkcijo BUF_store_byte().
			BUF_store_byte(&kbd_buf_handle, i);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	b2db      	uxtb	r3, r3
 800a03e:	4619      	mov	r1, r3
 800a040:	4807      	ldr	r0, [pc, #28]	; (800a060 <KBD_scan+0xc4>)
 800a042:	f7ff fde6 	bl	8009c12 <BUF_store_byte>
	for (int i = 0; i < NUM_OF_BTN; i++) {
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	3301      	adds	r3, #1
 800a04a:	607b      	str	r3, [r7, #4]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2b05      	cmp	r3, #5
 800a050:	ddaa      	ble.n	8009fa8 <KBD_scan+0xc>

		}

	}

}
 800a052:	bf00      	nop
 800a054:	bf00      	nop
 800a056:	3708      	adds	r7, #8
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}
 800a05c:	20000594 	.word	0x20000594
 800a060:	200005fc 	.word	0x200005fc

0800a064 <KBD_get_pressed_key>:

// Funkcija KBD_get_pressed_key() iz medpomnilnika tipkovnice vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se e nismo odzvali (tj. je nismo obdelali, "sprocesirali").
//
buttons_enum_t KBD_get_pressed_key(void) {
 800a064:	b580      	push	{r7, lr}
 800a066:	b082      	sub	sp, #8
 800a068:	af00      	add	r7, sp, #0
	// bo vrnila vrednost BUFFER_OK.
	// V nasprotnem primeru sklepamo, da je bilo branje elementa iz
	// medpomnilnika neuspeno, ker je medpomnilnik prazen.

	// Torej poskusimo prebrati nov element iz medpomnilnika in ga shraniti v spremenljivko "pressed_button".
	if (BUF_get_byte(&kbd_buf_handle, &pressed_button) == BUFFER_OK) {
 800a06a:	1dfb      	adds	r3, r7, #7
 800a06c:	4619      	mov	r1, r3
 800a06e:	4806      	ldr	r0, [pc, #24]	; (800a088 <KBD_get_pressed_key+0x24>)
 800a070:	f7ff fe0e 	bl	8009c90 <BUF_get_byte>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d101      	bne.n	800a07e <KBD_get_pressed_key+0x1a>
		// e je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// uspeno (tj. vrnjen BUFFER_OK), potem je vrednost, ki jo mora funkcija
		// KBD_get_pressed_key() vrniti kar enaka vrednosti pomone spremenljivke "pressed_button".

		return pressed_button;
 800a07a:	79fb      	ldrb	r3, [r7, #7]
 800a07c:	e000      	b.n	800a080 <KBD_get_pressed_key+0x1c>
		// e pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspeno (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija KBD_get_pressed_key() mora vrniti kodo "BTN_NONE".

		return BTN_NONE;
 800a07e:	2307      	movs	r3, #7
	}

}
 800a080:	4618      	mov	r0, r3
 800a082:	3708      	adds	r7, #8
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}
 800a088:	200005fc 	.word	0x200005fc

0800a08c <KBD_flush>:

void KBD_flush(void) {
 800a08c:	b580      	push	{r7, lr}
 800a08e:	af00      	add	r7, sp, #0
	BUF_flush(&kbd_buf_handle);
 800a090:	4802      	ldr	r0, [pc, #8]	; (800a09c <KBD_flush+0x10>)
 800a092:	f7ff fda6 	bl	8009be2 <BUF_flush>
}
 800a096:	bf00      	nop
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	200005fc 	.word	0x200005fc

0800a0a0 <KBD_get_button_state>:

	}

}

button_sig_value_t KBD_get_button_state(buttons_enum_t button) {
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	71fb      	strb	r3, [r7, #7]
	// je parameter "state_new" za posamezne tipke vedno pravilno doloen in smiseln.

	// Torej trenutno stanje tipke vam je e na voljo in je shranjeno v "state_new"
	// parametru ustrezne "handle" strukture tipke.

	return keyboard.buttons[button].state_new;
 800a0aa:	79fa      	ldrb	r2, [r7, #7]
 800a0ac:	4906      	ldr	r1, [pc, #24]	; (800a0c8 <KBD_get_button_state+0x28>)
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	005b      	lsls	r3, r3, #1
 800a0b2:	4413      	add	r3, r2
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	440b      	add	r3, r1
 800a0b8:	3309      	adds	r3, #9
 800a0ba:	781b      	ldrb	r3, [r3, #0]

}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr
 800a0c8:	20000594 	.word	0x20000594

0800a0cc <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 800a0d0:	4b06      	ldr	r3, [pc, #24]	; (800a0ec <LCD_IO_Init+0x20>)
 800a0d2:	2208      	movs	r2, #8
 800a0d4:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 800a0d6:	2078      	movs	r0, #120	; 0x78
 800a0d8:	f7f8 fe0a 	bl	8002cf0 <HAL_Delay>
	LCD_RST_HIGH();
 800a0dc:	4b03      	ldr	r3, [pc, #12]	; (800a0ec <LCD_IO_Init+0x20>)
 800a0de:	2208      	movs	r2, #8
 800a0e0:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 800a0e2:	2078      	movs	r0, #120	; 0x78
 800a0e4:	f7f8 fe04 	bl	8002cf0 <HAL_Delay>
}
 800a0e8:	bf00      	nop
 800a0ea:	bd80      	pop	{r7, pc}
 800a0ec:	48000c00 	.word	0x48000c00

0800a0f0 <LCD_FillRect>:
 *
 * Funkcija izbere eleno obmoje, potem pa tolikokrat polje izbrano barvo,
 * kolikor slikovnih tok je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b086      	sub	sp, #24
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	607a      	str	r2, [r7, #4]
 800a0fc:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 800a0fe:	2002      	movs	r0, #2
 800a100:	f000 faf6 	bl	800a6f0 <ILI9341_GetParam>
 800a104:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 800a106:	687a      	ldr	r2, [r7, #4]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	1ad3      	subs	r3, r2, r3
 800a10c:	3301      	adds	r3, #1
 800a10e:	6839      	ldr	r1, [r7, #0]
 800a110:	68ba      	ldr	r2, [r7, #8]
 800a112:	1a8a      	subs	r2, r1, r2
 800a114:	3201      	adds	r2, #1
 800a116:	fb02 f303 	mul.w	r3, r2, r3
 800a11a:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 800a11c:	697a      	ldr	r2, [r7, #20]
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	429a      	cmp	r2, r3
 800a122:	d901      	bls.n	800a128 <LCD_FillRect+0x38>
		pixel_count = max_count;
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	687a      	ldr	r2, [r7, #4]
 800a12c:	68b9      	ldr	r1, [r7, #8]
 800a12e:	68f8      	ldr	r0, [r7, #12]
 800a130:	f000 f9f2 	bl	800a518 <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 800a134:	8c3b      	ldrh	r3, [r7, #32]
 800a136:	6979      	ldr	r1, [r7, #20]
 800a138:	4618      	mov	r0, r3
 800a13a:	f000 f996 	bl	800a46a <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 800a13e:	bf00      	nop
 800a140:	3718      	adds	r7, #24
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}

0800a146 <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s rno barvo in nastavi bel tekst na rni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 800a146:	b580      	push	{r7, lr}
 800a148:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 800a14a:	f7ff ffbf 	bl	800a0cc <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 800a14e:	2103      	movs	r1, #3
 800a150:	2055      	movs	r0, #85	; 0x55
 800a152:	f000 fa43 	bl	800a5dc <ILI9341_Init>
	ILI9341_DisplayOn();
 800a156:	f000 fabe 	bl	800a6d6 <ILI9341_DisplayOn>

	LCD_ClearScreen();
 800a15a:	f000 f806 	bl	800a16a <LCD_ClearScreen>
	// Gornja funkcija se bo zakljuila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoi, da se je zakljuil prenos, ne pa poiljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 800a15e:	f000 fab3 	bl	800a6c8 <ILI9341_WaitTransfer>

	// Inicializiramo e osvetlitev LCD zaslona.
	LCD_BKLT_init();
 800a162:	f000 f8f5 	bl	800a350 <LCD_BKLT_init>
}
 800a166:	bf00      	nop
 800a168:	bd80      	pop	{r7, pc}

0800a16a <LCD_ClearScreen>:

/*!
 * @brief Poisti zaslon (prebarvaj s rno barvo)
 */
void LCD_ClearScreen()
{
 800a16a:	b590      	push	{r4, r7, lr}
 800a16c:	b083      	sub	sp, #12
 800a16e:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 800a170:	2000      	movs	r0, #0
 800a172:	f000 fabd 	bl	800a6f0 <ILI9341_GetParam>
 800a176:	4604      	mov	r4, r0
 800a178:	2001      	movs	r0, #1
 800a17a:	f000 fab9 	bl	800a6f0 <ILI9341_GetParam>
 800a17e:	4603      	mov	r3, r0
 800a180:	2200      	movs	r2, #0
 800a182:	9200      	str	r2, [sp, #0]
 800a184:	4622      	mov	r2, r4
 800a186:	2100      	movs	r1, #0
 800a188:	2000      	movs	r0, #0
 800a18a:	f7ff ffb1 	bl	800a0f0 <LCD_FillRect>
}
 800a18e:	bf00      	nop
 800a190:	3704      	adds	r7, #4
 800a192:	46bd      	mov	sp, r7
 800a194:	bd90      	pop	{r4, r7, pc}

0800a196 <UserPixelSetFunction>:
// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------


// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 800a196:	b580      	push	{r7, lr}
 800a198:	b084      	sub	sp, #16
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	60f8      	str	r0, [r7, #12]
 800a19e:	60b9      	str	r1, [r7, #8]
 800a1a0:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 800a1a2:	68f8      	ldr	r0, [r7, #12]
 800a1a4:	68b9      	ldr	r1, [r7, #8]
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	f000 f9b5 	bl	800a518 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 800a1ae:	1d3b      	adds	r3, r7, #4
 800a1b0:	2101      	movs	r1, #1
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f000 f937 	bl	800a426 <ILI9341_SendData>
}
 800a1b8:	bf00      	nop
 800a1ba:	3710      	adds	r7, #16
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <LCD_uGUI_init>:
// ------------ Inicializacija uGUI za delo z naim zaslonom -------------------


// Inicializacija uGUI knjinice za delo z naim LCD zaslonom.
void LCD_uGUI_init(void)
{
 800a1c0:	b598      	push	{r3, r4, r7, lr}
 800a1c2:	af00      	add	r7, sp, #0


	// Inicializacija uGUI knjinice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	f000 fa93 	bl	800a6f0 <ILI9341_GetParam>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	461c      	mov	r4, r3
 800a1ce:	2001      	movs	r0, #1
 800a1d0:	f000 fa8e 	bl	800a6f0 <ILI9341_GetParam>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	4622      	mov	r2, r4
 800a1d8:	4902      	ldr	r1, [pc, #8]	; (800a1e4 <LCD_uGUI_init+0x24>)
 800a1da:	4803      	ldr	r0, [pc, #12]	; (800a1e8 <LCD_uGUI_init+0x28>)
 800a1dc:	f000 fafc 	bl	800a7d8 <UG_Init>

	// Registracija funkcij za izris pravokotnika.
		//zakomentirano po navodilih 13
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
 800a1e0:	bf00      	nop
 800a1e2:	bd98      	pop	{r3, r4, r7, pc}
 800a1e4:	0800a197 	.word	0x0800a197
 800a1e8:	20000614 	.word	0x20000614

0800a1ec <LCD_uGUI_demo_Misko3>:



// Demonstracija izrisa grafike na zalon s pomojo uGUI knjinice.
void LCD_uGUI_demo_Misko3(void)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0

	UG_FillScreen(C_BLACK);
 800a1f2:	2000      	movs	r0, #0
 800a1f4:	f000 fb88 	bl	800a908 <UG_FillScreen>

	uint16_t pozicija_y=15, pozicija_x=150;
 800a1f8:	230f      	movs	r3, #15
 800a1fa:	80fb      	strh	r3, [r7, #6]
 800a1fc:	2396      	movs	r3, #150	; 0x96
 800a1fe:	80bb      	strh	r3, [r7, #4]

	UG_FontSelect(&FONT_32X53);
 800a200:	482c      	ldr	r0, [pc, #176]	; (800a2b4 <LCD_uGUI_demo_Misko3+0xc8>)
 800a202:	f000 fb69 	bl	800a8d8 <UG_FontSelect>
	UG_SetForecolor(C_VIOLET);
 800a206:	f64e 401d 	movw	r0, #60445	; 0xec1d
 800a20a:	f000 fc75 	bl	800aaf8 <UG_SetForecolor>
	UG_PutString(pozicija_x-90,pozicija_y,"M");
 800a20e:	88bb      	ldrh	r3, [r7, #4]
 800a210:	3b5a      	subs	r3, #90	; 0x5a
 800a212:	88f9      	ldrh	r1, [r7, #6]
 800a214:	4a28      	ldr	r2, [pc, #160]	; (800a2b8 <LCD_uGUI_demo_Misko3+0xcc>)
 800a216:	4618      	mov	r0, r3
 800a218:	f000 fbe4 	bl	800a9e4 <UG_PutString>

	UG_SetForecolor(C_BLUE);
 800a21c:	201f      	movs	r0, #31
 800a21e:	f000 fc6b 	bl	800aaf8 <UG_SetForecolor>
	UG_PutString(pozicija_x-60,pozicija_y,"i");
 800a222:	88bb      	ldrh	r3, [r7, #4]
 800a224:	3b3c      	subs	r3, #60	; 0x3c
 800a226:	88f9      	ldrh	r1, [r7, #6]
 800a228:	4a24      	ldr	r2, [pc, #144]	; (800a2bc <LCD_uGUI_demo_Misko3+0xd0>)
 800a22a:	4618      	mov	r0, r3
 800a22c:	f000 fbda 	bl	800a9e4 <UG_PutString>

	UG_SetForecolor(C_CYAN);
 800a230:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800a234:	f000 fc60 	bl	800aaf8 <UG_SetForecolor>
	UG_PutString(pozicija_x-30,pozicija_y,"S");
 800a238:	88bb      	ldrh	r3, [r7, #4]
 800a23a:	3b1e      	subs	r3, #30
 800a23c:	88f9      	ldrh	r1, [r7, #6]
 800a23e:	4a20      	ldr	r2, [pc, #128]	; (800a2c0 <LCD_uGUI_demo_Misko3+0xd4>)
 800a240:	4618      	mov	r0, r3
 800a242:	f000 fbcf 	bl	800a9e4 <UG_PutString>

	UG_SetForecolor(C_GREEN);
 800a246:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800a24a:	f000 fc55 	bl	800aaf8 <UG_SetForecolor>
	UG_PutString(pozicija_x,pozicija_y,"K");
 800a24e:	88bb      	ldrh	r3, [r7, #4]
 800a250:	88f9      	ldrh	r1, [r7, #6]
 800a252:	4a1c      	ldr	r2, [pc, #112]	; (800a2c4 <LCD_uGUI_demo_Misko3+0xd8>)
 800a254:	4618      	mov	r0, r3
 800a256:	f000 fbc5 	bl	800a9e4 <UG_PutString>

	UG_SetForecolor(C_YELLOW);
 800a25a:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800a25e:	f000 fc4b 	bl	800aaf8 <UG_SetForecolor>
	UG_PutString(pozicija_x+30,pozicija_y,"a");
 800a262:	88bb      	ldrh	r3, [r7, #4]
 800a264:	331e      	adds	r3, #30
 800a266:	88f9      	ldrh	r1, [r7, #6]
 800a268:	4a17      	ldr	r2, [pc, #92]	; (800a2c8 <LCD_uGUI_demo_Misko3+0xdc>)
 800a26a:	4618      	mov	r0, r3
 800a26c:	f000 fbba 	bl	800a9e4 <UG_PutString>

	UG_SetForecolor(C_RED);
 800a270:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800a274:	f000 fc40 	bl	800aaf8 <UG_SetForecolor>
	UG_PutString(pozicija_x+70,pozicija_y,"3");
 800a278:	88bb      	ldrh	r3, [r7, #4]
 800a27a:	3346      	adds	r3, #70	; 0x46
 800a27c:	88f9      	ldrh	r1, [r7, #6]
 800a27e:	4a13      	ldr	r2, [pc, #76]	; (800a2cc <LCD_uGUI_demo_Misko3+0xe0>)
 800a280:	4618      	mov	r0, r3
 800a282:	f000 fbaf 	bl	800a9e4 <UG_PutString>

	UG_SetForecolor(C_WHITE);
 800a286:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a28a:	f000 fc35 	bl	800aaf8 <UG_SetForecolor>
	UG_FontSelect(&FONT_16X26);
 800a28e:	4810      	ldr	r0, [pc, #64]	; (800a2d0 <LCD_uGUI_demo_Misko3+0xe4>)
 800a290:	f000 fb22 	bl	800a8d8 <UG_FontSelect>
	UG_SetForecolor(C_GOLDEN_ROD);
 800a294:	f64d 5024 	movw	r0, #56612	; 0xdd24
 800a298:	f000 fc2e 	bl	800aaf8 <UG_SetForecolor>
	UG_PutString(10, pozicija_y+50,"To mi deli, Borut!");
 800a29c:	88fb      	ldrh	r3, [r7, #6]
 800a29e:	3332      	adds	r3, #50	; 0x32
 800a2a0:	4a0c      	ldr	r2, [pc, #48]	; (800a2d4 <LCD_uGUI_demo_Misko3+0xe8>)
 800a2a2:	4619      	mov	r1, r3
 800a2a4:	200a      	movs	r0, #10
 800a2a6:	f000 fb9d 	bl	800a9e4 <UG_PutString>

}
 800a2aa:	bf00      	nop
 800a2ac:	3708      	adds	r7, #8
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}
 800a2b2:	bf00      	nop
 800a2b4:	0801ed58 	.word	0x0801ed58
 800a2b8:	0800bc80 	.word	0x0800bc80
 800a2bc:	0800bc84 	.word	0x0800bc84
 800a2c0:	0800bc88 	.word	0x0800bc88
 800a2c4:	0800bc8c 	.word	0x0800bc8c
 800a2c8:	0800bc90 	.word	0x0800bc90
 800a2cc:	0800bc94 	.word	0x0800bc94
 800a2d0:	0801ed3c 	.word	0x0801ed3c
 800a2d4:	0800bc98 	.word	0x0800bc98

0800a2d8 <LL_TIM_EnableCounter>:
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b083      	sub	sp, #12
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f043 0201 	orr.w	r2, r3, #1
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	601a      	str	r2, [r3, #0]
}
 800a2ec:	bf00      	nop
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <LL_TIM_CC_EnableChannel>:
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b083      	sub	sp, #12
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6a1a      	ldr	r2, [r3, #32]
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	431a      	orrs	r2, r3
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	621a      	str	r2, [r3, #32]
}
 800a30e:	bf00      	nop
 800a310:	370c      	adds	r7, #12
 800a312:	46bd      	mov	sp, r7
 800a314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a318:	4770      	bx	lr

0800a31a <LL_TIM_OC_SetCompareCH1>:
{
 800a31a:	b480      	push	{r7}
 800a31c:	b083      	sub	sp, #12
 800a31e:	af00      	add	r7, sp, #0
 800a320:	6078      	str	r0, [r7, #4]
 800a322:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	683a      	ldr	r2, [r7, #0]
 800a328:	635a      	str	r2, [r3, #52]	; 0x34
}
 800a32a:	bf00      	nop
 800a32c:	370c      	adds	r7, #12
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr

0800a336 <LL_TIM_OC_GetCompareCH1>:
{
 800a336:	b480      	push	{r7}
 800a338:	b083      	sub	sp, #12
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800a342:	4618      	mov	r0, r3
 800a344:	370c      	adds	r7, #12
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr
	...

0800a350 <LCD_BKLT_init>:

// Funkcija LCD_BKLT_init() poskrbi za inicializacijo "handle" strukture za upravljanje LCD osvetlitve,
// za omogoitev delovanja asovnika, omogoitev delovanja kanala asovnika ter za doloitev zaetne
// vrednosti jakosti osvetlitve LCD zaslona ob inicializaciji sistema.
void LCD_BKLT_init(void)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	af00      	add	r7, sp, #0
		// --- Specifikacija asovnika ter kanala asovnika ---
		//
		// Ti dva parametra strukture doloimo s pred-definiranima makrojema iz LL knjinice,
		// podobno kot smo to storili v prejnjih vajah.
		// Pozor: kanala ne podamo s tevilko, temve z masko.
		LCD_backlight.timer = TIM4 ;
 800a354:	4b0f      	ldr	r3, [pc, #60]	; (800a394 <LCD_BKLT_init+0x44>)
 800a356:	4a10      	ldr	r2, [pc, #64]	; (800a398 <LCD_BKLT_init+0x48>)
 800a358:	601a      	str	r2, [r3, #0]
		LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		// namig: poglejte komentar pri implementaciji funkcije LL_TIM_CC_EnableChannel()
 800a35a:	4b0e      	ldr	r3, [pc, #56]	; (800a394 <LCD_BKLT_init+0x44>)
 800a35c:	2201      	movs	r2, #1
 800a35e:	605a      	str	r2, [r3, #4]

		// --- Specifikacija LL funkcij za delo s kanalom asovnika ---
		//
		// Kazalca na funkciji inicializiramo s pomojo imen LL funkcij za nastavitev in
		// branje vrednosti za primerjavo (angl. compare value).
		LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 800a360:	4b0c      	ldr	r3, [pc, #48]	; (800a394 <LCD_BKLT_init+0x44>)
 800a362:	4a0e      	ldr	r2, [pc, #56]	; (800a39c <LCD_BKLT_init+0x4c>)
 800a364:	609a      	str	r2, [r3, #8]
		LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 800a366:	4b0b      	ldr	r3, [pc, #44]	; (800a394 <LCD_BKLT_init+0x44>)
 800a368:	4a0d      	ldr	r2, [pc, #52]	; (800a3a0 <LCD_BKLT_init+0x50>)
 800a36a:	60da      	str	r2, [r3, #12]


		// --- Specifikacija privzete vrednosti za osvetlitev zaslona ---
		//
		LCD_backlight.default_brightness = 100;		// podano v procentih
 800a36c:	4b09      	ldr	r3, [pc, #36]	; (800a394 <LCD_BKLT_init+0x44>)
 800a36e:	2264      	movs	r2, #100	; 0x64
 800a370:	741a      	strb	r2, [r3, #16]
	// 2. Omogoitev delovanja asovnika, da prine s tetjem.

		// Uporabimo ustrezno LL funkcijo.

			// DOPOLNI done
		LL_TIM_EnableCounter (LCD_backlight.timer);
 800a372:	4b08      	ldr	r3, [pc, #32]	; (800a394 <LCD_BKLT_init+0x44>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4618      	mov	r0, r3
 800a378:	f7ff ffae 	bl	800a2d8 <LL_TIM_EnableCounter>
	// 3. Vklop osvetlitve LCD zaslona s privzeto jakostjo osvetlitve.

		// Tu si lahko pomagamo kar z ustrezno LCD_BKLT_ za vklop osvetlitve.

			// DOPOLNI done
		LCD_BKLT_on();
 800a37c:	f000 f812 	bl	800a3a4 <LCD_BKLT_on>
		// Ta kanal asovnika bo poskrbel za generacijo PWM signala na pinu mikrokrmilnika
		// po principu primerjanja vrednosti (angl. output compare functionality).
		// Uporabite ustrezno LL funkcijo.

			// DOPOLNI ???????????
		LL_TIM_CC_EnableChannel (LCD_backlight.timer, LCD_backlight.timer_channel);
 800a380:	4b04      	ldr	r3, [pc, #16]	; (800a394 <LCD_BKLT_init+0x44>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a03      	ldr	r2, [pc, #12]	; (800a394 <LCD_BKLT_init+0x44>)
 800a386:	6852      	ldr	r2, [r2, #4]
 800a388:	4611      	mov	r1, r2
 800a38a:	4618      	mov	r0, r3
 800a38c:	f7ff ffb4 	bl	800a2f8 <LL_TIM_CC_EnableChannel>

}
 800a390:	bf00      	nop
 800a392:	bd80      	pop	{r7, pc}
 800a394:	200006a0 	.word	0x200006a0
 800a398:	40000800 	.word	0x40000800
 800a39c:	0800a31b 	.word	0x0800a31b
 800a3a0:	0800a337 	.word	0x0800a337

0800a3a4 <LCD_BKLT_on>:


// Funkcija LCD_BKLT_on() prige osvetlitev LED zaslona in nastavi jakost
// osvetlitve na specificirano privzeto vrednost ("default value").
void LCD_BKLT_on(void)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	af00      	add	r7, sp, #0
	// DOPOLNI	done

	LCD_backlight.SetCompare( LCD_backlight.timer,  LCD_backlight.default_brightness );
 800a3a8:	4b04      	ldr	r3, [pc, #16]	; (800a3bc <LCD_BKLT_on+0x18>)
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	4a03      	ldr	r2, [pc, #12]	; (800a3bc <LCD_BKLT_on+0x18>)
 800a3ae:	6812      	ldr	r2, [r2, #0]
 800a3b0:	4902      	ldr	r1, [pc, #8]	; (800a3bc <LCD_BKLT_on+0x18>)
 800a3b2:	7c09      	ldrb	r1, [r1, #16]
 800a3b4:	4610      	mov	r0, r2
 800a3b6:	4798      	blx	r3
}
 800a3b8:	bf00      	nop
 800a3ba:	bd80      	pop	{r7, pc}
 800a3bc:	200006a0 	.word	0x200006a0

0800a3c0 <FMC_BANK1_SetAddress>:
/*!
 * @brief Nastavi spominski naslov enote FSMC
 * @param address elen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress(LCD_IO_Data_t address) {
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t*) (FMC_BANK1_REG) = address;
 800a3ca:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800a3ce:	88fb      	ldrh	r3, [r7, #6]
 800a3d0:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800a3d2:	f3bf 8f4f 	dsb	sy
}
 800a3d6:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 800a3d8:	bf00      	nop
 800a3da:	370c      	adds	r7, #12
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr

0800a3e4 <FMC_BANK1_WriteData>:
/*!
 * @brief Pii v register enote FSMC
 * @param data elen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data) {
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t*) (FMC_BANK1_MEM) = data;
 800a3ee:	4a06      	ldr	r2, [pc, #24]	; (800a408 <FMC_BANK1_WriteData+0x24>)
 800a3f0:	88fb      	ldrh	r3, [r7, #6]
 800a3f2:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800a3f4:	f3bf 8f4f 	dsb	sy
}
 800a3f8:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 800a3fa:	bf00      	nop
 800a3fc:	370c      	adds	r7, #12
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
 800a406:	bf00      	nop
 800a408:	60010000 	.word	0x60010000

0800a40c <ILI9341_SetAddress>:

/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address) {
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b082      	sub	sp, #8
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje doline podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	881b      	ldrh	r3, [r3, #0]
 800a418:	4618      	mov	r0, r3
 800a41a:	f7ff ffd1 	bl	800a3c0 <FMC_BANK1_SetAddress>
}
 800a41e:	bf00      	nop
 800a420:	3708      	adds	r7, #8
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <ILI9341_SendData>:
/*!
 * @brief Pii tabelo v grafini pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dolina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length) {
 800a426:	b580      	push	{r7, lr}
 800a428:	b084      	sub	sp, #16
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
 800a42e:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 800a430:	2301      	movs	r3, #1
 800a432:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length / increment); i += increment)
 800a434:	2300      	movs	r3, #0
 800a436:	60fb      	str	r3, [r7, #12]
 800a438:	e00b      	b.n	800a452 <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	005b      	lsls	r3, r3, #1
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	4413      	add	r3, r2
 800a442:	881b      	ldrh	r3, [r3, #0]
 800a444:	4618      	mov	r0, r3
 800a446:	f7ff ffcd 	bl	800a3e4 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length / increment); i += increment)
 800a44a:	7afb      	ldrb	r3, [r7, #11]
 800a44c:	68fa      	ldr	r2, [r7, #12]
 800a44e:	4413      	add	r3, r2
 800a450:	60fb      	str	r3, [r7, #12]
 800a452:	7afb      	ldrb	r3, [r7, #11]
 800a454:	683a      	ldr	r2, [r7, #0]
 800a456:	fbb2 f3f3 	udiv	r3, r2, r3
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d3ec      	bcc.n	800a43a <ILI9341_SendData+0x14>
}
 800a460:	bf00      	nop
 800a462:	bf00      	nop
 800a464:	3710      	adds	r7, #16
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}

0800a46a <ILI9341_SendRepeatedData>:
/*!
 * @brief Vekrat zapii isti podatek v grafini pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies tevilo kopij, ki se poljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies) {
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b084      	sub	sp, #16
 800a46e:	af00      	add	r7, sp, #0
 800a470:	4603      	mov	r3, r0
 800a472:	6039      	str	r1, [r7, #0]
 800a474:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 800a476:	2301      	movs	r3, #1
 800a478:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies / increment); i += increment)
 800a47a:	2300      	movs	r3, #0
 800a47c:	60fb      	str	r3, [r7, #12]
 800a47e:	e007      	b.n	800a490 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 800a480:	88fb      	ldrh	r3, [r7, #6]
 800a482:	4618      	mov	r0, r3
 800a484:	f7ff ffae 	bl	800a3e4 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies / increment); i += increment)
 800a488:	7afb      	ldrb	r3, [r7, #11]
 800a48a:	68fa      	ldr	r2, [r7, #12]
 800a48c:	4413      	add	r3, r2
 800a48e:	60fb      	str	r3, [r7, #12]
 800a490:	7afb      	ldrb	r3, [r7, #11]
 800a492:	683a      	ldr	r2, [r7, #0]
 800a494:	fbb2 f3f3 	udiv	r3, r2, r3
 800a498:	68fa      	ldr	r2, [r7, #12]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d3f0      	bcc.n	800a480 <ILI9341_SendRepeatedData+0x16>
}
 800a49e:	bf00      	nop
 800a4a0:	bf00      	nop
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <ILI9341_SetOrientation>:

/*!
 * @brief  Nastavi orientacijo zaslona.
 * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
 */
void ILI9341_SetOrientation(uint32_t orientation) {
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command = ILI9341_MAC; /* Memory Access Control */
 800a4b0:	2336      	movs	r3, #54	; 0x36
 800a4b2:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t) orientations[orientation];
 800a4b4:	4a16      	ldr	r2, [pc, #88]	; (800a510 <ILI9341_SetOrientation+0x68>)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 800a4c0:	f107 030e 	add.w	r3, r7, #14
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7ff ffa1 	bl	800a40c <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 800a4ca:	f107 030c 	add.w	r3, r7, #12
 800a4ce:	2101      	movs	r1, #1
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f7ff ffa8 	bl	800a426 <ILI9341_SendData>

	switch (orientation) {
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d002      	beq.n	800a4e2 <ILI9341_SetOrientation+0x3a>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2b03      	cmp	r3, #3
 800a4e0:	d107      	bne.n	800a4f2 <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width = ILI9341_HEIGHT;
 800a4e2:	4b0c      	ldr	r3, [pc, #48]	; (800a514 <ILI9341_SetOrientation+0x6c>)
 800a4e4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a4e8:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 800a4ea:	4b0a      	ldr	r3, [pc, #40]	; (800a514 <ILI9341_SetOrientation+0x6c>)
 800a4ec:	22f0      	movs	r2, #240	; 0xf0
 800a4ee:	605a      	str	r2, [r3, #4]
		break;
 800a4f0:	e007      	b.n	800a502 <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width = ILI9341_WIDTH;
 800a4f2:	4b08      	ldr	r3, [pc, #32]	; (800a514 <ILI9341_SetOrientation+0x6c>)
 800a4f4:	22f0      	movs	r2, #240	; 0xf0
 800a4f6:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 800a4f8:	4b06      	ldr	r3, [pc, #24]	; (800a514 <ILI9341_SetOrientation+0x6c>)
 800a4fa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a4fe:	605a      	str	r2, [r3, #4]
		break;
 800a500:	bf00      	nop
	}
	LCD.orientation = orientation;
 800a502:	4a04      	ldr	r2, [pc, #16]	; (800a514 <ILI9341_SetOrientation+0x6c>)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6093      	str	r3, [r2, #8]
}
 800a508:	bf00      	nop
 800a50a:	3710      	adds	r7, #16
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}
 800a510:	20000038 	.word	0x20000038
 800a514:	200006b4 	.word	0x200006b4

0800a518 <ILI9341_SetDisplayWindow>:
 * @param  Ypos   y koordinata izhodia
 * @param  Height viina okna
 * @param  Width  irina okna
 */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width,
		uint32_t Height) {
 800a518:	b580      	push	{r7, lr}
 800a51a:	b088      	sub	sp, #32
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	60f8      	str	r0, [r7, #12]
 800a520:	60b9      	str	r1, [r7, #8]
 800a522:	607a      	str	r2, [r7, #4]
 800a524:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 800a526:	232a      	movs	r3, #42	; 0x2a
 800a528:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t) (Xpos >> 8U);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	0a1b      	lsrs	r3, r3, #8
 800a52e:	b29b      	uxth	r3, r3
 800a530:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t) (Xpos & 0xFFU);
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	b29b      	uxth	r3, r3
 800a536:	b2db      	uxtb	r3, r3
 800a538:	b29b      	uxth	r3, r3
 800a53a:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t) ((Xpos + Width - 1U) >> 8U);
 800a53c:	68fa      	ldr	r2, [r7, #12]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	4413      	add	r3, r2
 800a542:	3b01      	subs	r3, #1
 800a544:	0a1b      	lsrs	r3, r3, #8
 800a546:	b29b      	uxth	r3, r3
 800a548:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t) ((Xpos + Width - 1U) & 0xFFU);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	b29a      	uxth	r2, r3
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	b29b      	uxth	r3, r3
 800a552:	4413      	add	r3, r2
 800a554:	b29b      	uxth	r3, r3
 800a556:	3b01      	subs	r3, #1
 800a558:	b29b      	uxth	r3, r3
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	b29b      	uxth	r3, r3
 800a55e:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 800a560:	f107 031e 	add.w	r3, r7, #30
 800a564:	4618      	mov	r0, r3
 800a566:	f7ff ff51 	bl	800a40c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800a56a:	f107 0314 	add.w	r3, r7, #20
 800a56e:	2104      	movs	r1, #4
 800a570:	4618      	mov	r0, r3
 800a572:	f7ff ff58 	bl	800a426 <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 800a576:	232b      	movs	r3, #43	; 0x2b
 800a578:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t) (Ypos >> 8U);
 800a57a:	68bb      	ldr	r3, [r7, #8]
 800a57c:	0a1b      	lsrs	r3, r3, #8
 800a57e:	b29b      	uxth	r3, r3
 800a580:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t) (Ypos & 0xFFU);
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	b29b      	uxth	r3, r3
 800a586:	b2db      	uxtb	r3, r3
 800a588:	b29b      	uxth	r3, r3
 800a58a:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t) ((Ypos + Height - 1U) >> 8U);
 800a58c:	68ba      	ldr	r2, [r7, #8]
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	4413      	add	r3, r2
 800a592:	3b01      	subs	r3, #1
 800a594:	0a1b      	lsrs	r3, r3, #8
 800a596:	b29b      	uxth	r3, r3
 800a598:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t) ((Ypos + Height - 1U) & 0xFFU);
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	b29a      	uxth	r2, r3
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	b29b      	uxth	r3, r3
 800a5a2:	4413      	add	r3, r2
 800a5a4:	b29b      	uxth	r3, r3
 800a5a6:	3b01      	subs	r3, #1
 800a5a8:	b29b      	uxth	r3, r3
 800a5aa:	b2db      	uxtb	r3, r3
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 800a5b0:	f107 031e 	add.w	r3, r7, #30
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f7ff ff29 	bl	800a40c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800a5ba:	f107 0314 	add.w	r3, r7, #20
 800a5be:	2104      	movs	r1, #4
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7ff ff30 	bl	800a426 <ILI9341_SendData>

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
 800a5c6:	232c      	movs	r3, #44	; 0x2c
 800a5c8:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 800a5ca:	f107 031e 	add.w	r3, r7, #30
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7ff ff1c 	bl	800a40c <ILI9341_SetAddress>
}
 800a5d4:	bf00      	nop
 800a5d6:	3720      	adds	r7, #32
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <ILI9341_Init>:
 * @brief  Inicializacija krmilnika Ili9341
 * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
 * @param  orientation orientacija zaslona
 * @internal
 */
void ILI9341_Init(uint32_t color_space, uint32_t orientation) {
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b086      	sub	sp, #24
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 800a5e6:	6838      	ldr	r0, [r7, #0]
 800a5e8:	f7ff ff5e 	bl	800a4a8 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 800a5ec:	4b35      	ldr	r3, [pc, #212]	; (800a6c4 <ILI9341_Init+0xe8>)
 800a5ee:	681a      	ldr	r2, [r3, #0]
 800a5f0:	4b34      	ldr	r3, [pc, #208]	; (800a6c4 <ILI9341_Init+0xe8>)
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	2100      	movs	r1, #0
 800a5f6:	2000      	movs	r0, #0
 800a5f8:	f7ff ff8e 	bl	800a518 <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 800a5fc:	2311      	movs	r3, #17
 800a5fe:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 800a600:	f107 0316 	add.w	r3, r7, #22
 800a604:	4618      	mov	r0, r3
 800a606:	f7ff ff01 	bl	800a40c <ILI9341_SetAddress>
	HAL_Delay(200);
 800a60a:	20c8      	movs	r0, #200	; 0xc8
 800a60c:	f7f8 fb70 	bl	8002cf0 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 800a610:	2313      	movs	r3, #19
 800a612:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 800a614:	f107 0316 	add.w	r3, r7, #22
 800a618:	4618      	mov	r0, r3
 800a61a:	f7ff fef7 	bl	800a40c <ILI9341_SetAddress>
	HAL_Delay(100);
 800a61e:	2064      	movs	r0, #100	; 0x64
 800a620:	f7f8 fb66 	bl	8002cf0 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 800a624:	233a      	movs	r3, #58	; 0x3a
 800a626:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 800a62e:	f107 0316 	add.w	r3, r7, #22
 800a632:	4618      	mov	r0, r3
 800a634:	f7ff feea 	bl	800a40c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 800a638:	f107 030c 	add.w	r3, r7, #12
 800a63c:	2101      	movs	r1, #1
 800a63e:	4618      	mov	r0, r3
 800a640:	f7ff fef1 	bl	800a426 <ILI9341_SendData>
	HAL_Delay(100);
 800a644:	2064      	movs	r0, #100	; 0x64
 800a646:	f7f8 fb53 	bl	8002cf0 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 800a64a:	23f6      	movs	r3, #246	; 0xf6
 800a64c:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 800a64e:	2349      	movs	r3, #73	; 0x49
 800a650:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 800a652:	2300      	movs	r3, #0
 800a654:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 800a656:	2320      	movs	r3, #32
 800a658:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 800a65a:	f107 0316 	add.w	r3, r7, #22
 800a65e:	4618      	mov	r0, r3
 800a660:	f7ff fed4 	bl	800a40c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 800a664:	f107 030c 	add.w	r3, r7, #12
 800a668:	2103      	movs	r1, #3
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7ff fedb 	bl	800a426 <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 800a670:	2335      	movs	r3, #53	; 0x35
 800a672:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 800a674:	2301      	movs	r3, #1
 800a676:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 800a678:	f107 0316 	add.w	r3, r7, #22
 800a67c:	4618      	mov	r0, r3
 800a67e:	f7ff fec5 	bl	800a40c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 800a682:	f107 030c 	add.w	r3, r7, #12
 800a686:	2101      	movs	r1, #1
 800a688:	4618      	mov	r0, r3
 800a68a:	f7ff fecc 	bl	800a426 <ILI9341_SendData>
	HAL_Delay(100);
 800a68e:	2064      	movs	r0, #100	; 0x64
 800a690:	f7f8 fb2e 	bl	8002cf0 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 800a694:	2344      	movs	r3, #68	; 0x44
 800a696:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 800a698:	2300      	movs	r3, #0
 800a69a:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 800a69c:	2300      	movs	r3, #0
 800a69e:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 800a6a0:	f107 0316 	add.w	r3, r7, #22
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f7ff feb1 	bl	800a40c <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 800a6aa:	f107 030c 	add.w	r3, r7, #12
 800a6ae:	2102      	movs	r1, #2
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f7ff feb8 	bl	800a426 <ILI9341_SendData>
	HAL_Delay(100);
 800a6b6:	2064      	movs	r0, #100	; 0x64
 800a6b8:	f7f8 fb1a 	bl	8002cf0 <HAL_Delay>
}
 800a6bc:	bf00      	nop
 800a6be:	3718      	adds	r7, #24
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	200006b4 	.word	0x200006b4

0800a6c8 <ILI9341_WaitTransfer>:

//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer() {
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 800a6cc:	2032      	movs	r0, #50	; 0x32
 800a6ce:	f7f8 fb0f 	bl	8002cf0 <HAL_Delay>
}
 800a6d2:	bf00      	nop
 800a6d4:	bd80      	pop	{r7, pc}

0800a6d6 <ILI9341_DisplayOn>:

//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn() {
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b082      	sub	sp, #8
 800a6da:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 800a6dc:	2329      	movs	r3, #41	; 0x29
 800a6de:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 800a6e0:	1dbb      	adds	r3, r7, #6
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7ff fe92 	bl	800a40c <ILI9341_SetAddress>
}
 800a6e8:	bf00      	nop
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <ILI9341_GetParam>:
 * @param param parameter iz enumeratorja `LCD_Param'
 *
 * Mone opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param) {
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	60fb      	str	r3, [r7, #12]

	switch (param) {
 800a6fe:	79fb      	ldrb	r3, [r7, #7]
 800a700:	2b03      	cmp	r3, #3
 800a702:	d81b      	bhi.n	800a73c <ILI9341_GetParam+0x4c>
 800a704:	a201      	add	r2, pc, #4	; (adr r2, 800a70c <ILI9341_GetParam+0x1c>)
 800a706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a70a:	bf00      	nop
 800a70c:	0800a71d 	.word	0x0800a71d
 800a710:	0800a725 	.word	0x0800a725
 800a714:	0800a72d 	.word	0x0800a72d
 800a718:	0800a735 	.word	0x0800a735
	case LCD_WIDTH:
		value = LCD.width;
 800a71c:	4b0b      	ldr	r3, [pc, #44]	; (800a74c <ILI9341_GetParam+0x5c>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	60fb      	str	r3, [r7, #12]
		break;
 800a722:	e00c      	b.n	800a73e <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 800a724:	4b09      	ldr	r3, [pc, #36]	; (800a74c <ILI9341_GetParam+0x5c>)
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	60fb      	str	r3, [r7, #12]
		break;
 800a72a:	e008      	b.n	800a73e <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 800a72c:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800a730:	60fb      	str	r3, [r7, #12]
		break;
 800a732:	e004      	b.n	800a73e <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 800a734:	4b05      	ldr	r3, [pc, #20]	; (800a74c <ILI9341_GetParam+0x5c>)
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	60fb      	str	r3, [r7, #12]
		break;
 800a73a:	e000      	b.n	800a73e <ILI9341_GetParam+0x4e>
	default:
		break;
 800a73c:	bf00      	nop
	}

	return value;
 800a73e:	68fb      	ldr	r3, [r7, #12]
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr
 800a74c:	200006b4 	.word	0x200006b4

0800a750 <LL_TIM_EnableCounter>:
{
 800a750:	b480      	push	{r7}
 800a752:	b083      	sub	sp, #12
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f043 0201 	orr.w	r2, r3, #1
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	601a      	str	r2, [r3, #0]
}
 800a764:	bf00      	nop
 800a766:	370c      	adds	r7, #12
 800a768:	46bd      	mov	sp, r7
 800a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76e:	4770      	bx	lr

0800a770 <LL_TIM_EnableIT_UPDATE>:
{
 800a770:	b480      	push	{r7}
 800a772:	b083      	sub	sp, #12
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	68db      	ldr	r3, [r3, #12]
 800a77c:	f043 0201 	orr.w	r2, r3, #1
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	60da      	str	r2, [r3, #12]
}
 800a784:	bf00      	nop
 800a786:	370c      	adds	r7, #12
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr

0800a790 <PSERV_init>:



//	Funkcije
void PSERV_init(void) //i
{
 800a790:	b580      	push	{r7, lr}
 800a792:	af00      	add	r7, sp, #0
	PService.Timer = TIM6;
 800a794:	4b04      	ldr	r3, [pc, #16]	; (800a7a8 <PSERV_init+0x18>)
 800a796:	4a05      	ldr	r2, [pc, #20]	; (800a7ac <PSERV_init+0x1c>)
 800a798:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter (PService.Timer);
 800a79a:	4b03      	ldr	r3, [pc, #12]	; (800a7a8 <PSERV_init+0x18>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4618      	mov	r0, r3
 800a7a0:	f7ff ffd6 	bl	800a750 <LL_TIM_EnableCounter>
}
 800a7a4:	bf00      	nop
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	200006c0 	.word	0x200006c0
 800a7ac:	40001000 	.word	0x40001000

0800a7b0 <PSERV_enable>:



void PSERV_enable(void)  //ii
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE (PService.Timer);
 800a7b4:	4b03      	ldr	r3, [pc, #12]	; (800a7c4 <PSERV_enable+0x14>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f7ff ffd9 	bl	800a770 <LL_TIM_EnableIT_UPDATE>
}
 800a7be:	bf00      	nop
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	200006c0 	.word	0x200006c0

0800a7c8 <PSERV_run_services_Callback>:
{
	LL_TIM_DisableIT_UPDATE (PService.Timer);
}

void PSERV_run_services_Callback(void) //iv
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	af00      	add	r7, sp, #0
	KBD_scan();
 800a7cc:	f7ff fbe6 	bl	8009f9c <KBD_scan>
	//KBD_demo_toggle_LEDs_if_buttons_pressed(); //za testiranje periodic services
	JOY_scan_button();
 800a7d0:	f7ff fb06 	bl	8009de0 <JOY_scan_button>
}
 800a7d4:	bf00      	nop
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 800a7d8:	b480      	push	{r7}
 800a7da:	b087      	sub	sp, #28
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	60f8      	str	r0, [r7, #12]
 800a7e0:	60b9      	str	r1, [r7, #8]
 800a7e2:	607a      	str	r2, [r7, #4]
 800a7e4:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	68ba      	ldr	r2, [r7, #8]
 800a7ea:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	683a      	ldr	r2, [r7, #0]
 800a7f6:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	2204      	movs	r2, #4
 800a7fc:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2204      	movs	r2, #4
 800a802:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	685a      	ldr	r2, [r3, #4]
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a80c:	1ad3      	subs	r3, r2, r3
 800a80e:	1e5a      	subs	r2, r3, #1
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	689a      	ldr	r2, [r3, #8]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a81c:	1ad3      	subs	r3, r2, r3
 800a81e:	1e5a      	subs	r2, r3, #1
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2200      	movs	r2, #0
 800a848:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2200      	movs	r2, #0
 800a84e:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2200      	movs	r2, #0
 800a854:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2200      	movs	r2, #0
 800a85a:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2200      	movs	r2, #0
 800a860:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2200      	movs	r2, #0
 800a866:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	f645 425d 	movw	r2, #23645	; 0x5c5d
 800a86e:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a876:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	2200      	movs	r2, #0
 800a87c:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	2200      	movs	r2, #0
 800a882:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	2200      	movs	r2, #0
 800a888:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	2200      	movs	r2, #0
 800a88e:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800a890:	2300      	movs	r3, #0
 800a892:	75fb      	strb	r3, [r7, #23]
 800a894:	e010      	b.n	800a8b8 <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 800a896:	7dfb      	ldrb	r3, [r7, #23]
 800a898:	68fa      	ldr	r2, [r7, #12]
 800a89a:	330e      	adds	r3, #14
 800a89c:	00db      	lsls	r3, r3, #3
 800a89e:	4413      	add	r3, r2
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 800a8a4:	7dfb      	ldrb	r3, [r7, #23]
 800a8a6:	68fa      	ldr	r2, [r7, #12]
 800a8a8:	330e      	adds	r3, #14
 800a8aa:	00db      	lsls	r3, r3, #3
 800a8ac:	4413      	add	r3, r2
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800a8b2:	7dfb      	ldrb	r3, [r7, #23]
 800a8b4:	3301      	adds	r3, #1
 800a8b6:	75fb      	strb	r3, [r7, #23]
 800a8b8:	7dfb      	ldrb	r3, [r7, #23]
 800a8ba:	2b02      	cmp	r3, #2
 800a8bc:	d9eb      	bls.n	800a896 <UG_Init+0xbe>
   }

   gui = g;
 800a8be:	4a05      	ldr	r2, [pc, #20]	; (800a8d4 <UG_Init+0xfc>)
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	6013      	str	r3, [r2, #0]
   return 1;
 800a8c4:	2301      	movs	r3, #1
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	371c      	adds	r7, #28
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr
 800a8d2:	bf00      	nop
 800a8d4:	200006c4 	.word	0x200006c4

0800a8d8 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 800a8d8:	b4b0      	push	{r4, r5, r7}
 800a8da:	b083      	sub	sp, #12
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 800a8e0:	4b08      	ldr	r3, [pc, #32]	; (800a904 <UG_FontSelect+0x2c>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	687a      	ldr	r2, [r7, #4]
 800a8e6:	f103 0444 	add.w	r4, r3, #68	; 0x44
 800a8ea:	4615      	mov	r5, r2
 800a8ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a8ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a8f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a8f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a8f8:	bf00      	nop
 800a8fa:	370c      	adds	r7, #12
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bcb0      	pop	{r4, r5, r7}
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	200006c4 	.word	0x200006c4

0800a908 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af02      	add	r7, sp, #8
 800a90e:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 800a910:	4b09      	ldr	r3, [pc, #36]	; (800a938 <UG_FillScreen+0x30>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	1e5a      	subs	r2, r3, #1
 800a918:	4b07      	ldr	r3, [pc, #28]	; (800a938 <UG_FillScreen+0x30>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	689b      	ldr	r3, [r3, #8]
 800a91e:	1e59      	subs	r1, r3, #1
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	460b      	mov	r3, r1
 800a926:	2100      	movs	r1, #0
 800a928:	2000      	movs	r0, #0
 800a92a:	f000 f807 	bl	800a93c <UG_FillFrame>
}
 800a92e:	bf00      	nop
 800a930:	3708      	adds	r7, #8
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	200006c4 	.word	0x200006c4

0800a93c <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800a93c:	b590      	push	{r4, r7, lr}
 800a93e:	b089      	sub	sp, #36	; 0x24
 800a940:	af02      	add	r7, sp, #8
 800a942:	60f8      	str	r0, [r7, #12]
 800a944:	60b9      	str	r1, [r7, #8]
 800a946:	607a      	str	r2, [r7, #4]
 800a948:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	429a      	cmp	r2, r3
 800a950:	da05      	bge.n	800a95e <UG_FillFrame+0x22>
   {
      n = x2;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	617b      	str	r3, [r7, #20]
      x2 = x1;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	607b      	str	r3, [r7, #4]
      x1 = n;
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 800a95e:	683a      	ldr	r2, [r7, #0]
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	429a      	cmp	r2, r3
 800a964:	da05      	bge.n	800a972 <UG_FillFrame+0x36>
   {
      n = y2;
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	617b      	str	r3, [r7, #20]
      y2 = y1;
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	603b      	str	r3, [r7, #0]
      y1 = n;
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800a972:	4b1b      	ldr	r3, [pc, #108]	; (800a9e0 <UG_FillFrame+0xa4>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a97a:	f003 0302 	and.w	r3, r3, #2
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d00d      	beq.n	800a99e <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800a982:	4b17      	ldr	r3, [pc, #92]	; (800a9e0 <UG_FillFrame+0xa4>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a988:	461c      	mov	r4, r3
 800a98a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a98c:	9300      	str	r3, [sp, #0]
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	68b9      	ldr	r1, [r7, #8]
 800a994:	68f8      	ldr	r0, [r7, #12]
 800a996:	47a0      	blx	r4
 800a998:	4603      	mov	r3, r0
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d01b      	beq.n	800a9d6 <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	613b      	str	r3, [r7, #16]
 800a9a2:	e013      	b.n	800a9cc <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	617b      	str	r3, [r7, #20]
 800a9a8:	e009      	b.n	800a9be <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 800a9aa:	4b0d      	ldr	r3, [pc, #52]	; (800a9e0 <UG_FillFrame+0xa4>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a9b2:	6939      	ldr	r1, [r7, #16]
 800a9b4:	6978      	ldr	r0, [r7, #20]
 800a9b6:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	617b      	str	r3, [r7, #20]
 800a9be:	697a      	ldr	r2, [r7, #20]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	ddf1      	ble.n	800a9aa <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	3301      	adds	r3, #1
 800a9ca:	613b      	str	r3, [r7, #16]
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	dde7      	ble.n	800a9a4 <UG_FillFrame+0x68>
 800a9d4:	e000      	b.n	800a9d8 <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800a9d6:	bf00      	nop
      }
   }
}
 800a9d8:	371c      	adds	r7, #28
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd90      	pop	{r4, r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	200006c4 	.word	0x200006c4

0800a9e4 <UG_PutString>:
      }
   }  
}

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b08a      	sub	sp, #40	; 0x28
 800a9e8:	af02      	add	r7, sp, #8
 800a9ea:	60f8      	str	r0, [r7, #12]
 800a9ec:	60b9      	str	r1, [r7, #8]
 800a9ee:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	61fb      	str	r3, [r7, #28]
   yp=y;
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 800a9f8:	e059      	b.n	800aaae <UG_PutString+0xca>
   {
      chr = *str++;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	1c5a      	adds	r2, r3, #1
 800a9fe:	607a      	str	r2, [r7, #4]
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 800aa04:	7dfa      	ldrb	r2, [r7, #23]
 800aa06:	4b2e      	ldr	r3, [pc, #184]	; (800aac0 <UG_PutString+0xdc>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d34e      	bcc.n	800aaae <UG_PutString+0xca>
 800aa10:	7dfa      	ldrb	r2, [r7, #23]
 800aa12:	4b2b      	ldr	r3, [pc, #172]	; (800aac0 <UG_PutString+0xdc>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d900      	bls.n	800aa1e <UG_PutString+0x3a>
 800aa1c:	e047      	b.n	800aaae <UG_PutString+0xca>
      if ( chr == '\n' )
 800aa1e:	7dfb      	ldrb	r3, [r7, #23]
 800aa20:	2b0a      	cmp	r3, #10
 800aa22:	d104      	bne.n	800aa2e <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 800aa24:	4b26      	ldr	r3, [pc, #152]	; (800aac0 <UG_PutString+0xdc>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	685b      	ldr	r3, [r3, #4]
 800aa2a:	61fb      	str	r3, [r7, #28]
         continue;
 800aa2c:	e03f      	b.n	800aaae <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 800aa2e:	4b24      	ldr	r3, [pc, #144]	; (800aac0 <UG_PutString+0xdc>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d00a      	beq.n	800aa4e <UG_PutString+0x6a>
 800aa38:	4b21      	ldr	r3, [pc, #132]	; (800aac0 <UG_PutString+0xdc>)
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aa3e:	7df9      	ldrb	r1, [r7, #23]
 800aa40:	4b1f      	ldr	r3, [pc, #124]	; (800aac0 <UG_PutString+0xdc>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa46:	1acb      	subs	r3, r1, r3
 800aa48:	4413      	add	r3, r2
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	e003      	b.n	800aa56 <UG_PutString+0x72>
 800aa4e:	4b1c      	ldr	r3, [pc, #112]	; (800aac0 <UG_PutString+0xdc>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 800aa58:	4b19      	ldr	r3, [pc, #100]	; (800aac0 <UG_PutString+0xdc>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	685a      	ldr	r2, [r3, #4]
 800aa5e:	7db9      	ldrb	r1, [r7, #22]
 800aa60:	69fb      	ldr	r3, [r7, #28]
 800aa62:	440b      	add	r3, r1
 800aa64:	429a      	cmp	r2, r3
 800aa66:	dc0c      	bgt.n	800aa82 <UG_PutString+0x9e>
      {
         xp = x;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 800aa6c:	4b14      	ldr	r3, [pc, #80]	; (800aac0 <UG_PutString+0xdc>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa72:	4a13      	ldr	r2, [pc, #76]	; (800aac0 <UG_PutString+0xdc>)
 800aa74:	6812      	ldr	r2, [r2, #0]
 800aa76:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 800aa7a:	4413      	add	r3, r2
 800aa7c:	69ba      	ldr	r2, [r7, #24]
 800aa7e:	4413      	add	r3, r2
 800aa80:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800aa82:	4b0f      	ldr	r3, [pc, #60]	; (800aac0 <UG_PutString+0xdc>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800aa88:	4b0d      	ldr	r3, [pc, #52]	; (800aac0 <UG_PutString+0xdc>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa8e:	7df8      	ldrb	r0, [r7, #23]
 800aa90:	9300      	str	r3, [sp, #0]
 800aa92:	4613      	mov	r3, r2
 800aa94:	69ba      	ldr	r2, [r7, #24]
 800aa96:	69f9      	ldr	r1, [r7, #28]
 800aa98:	f000 f814 	bl	800aac4 <UG_PutChar>

      xp += cw + gui->char_h_space;
 800aa9c:	7dbb      	ldrb	r3, [r7, #22]
 800aa9e:	4a08      	ldr	r2, [pc, #32]	; (800aac0 <UG_PutString+0xdc>)
 800aaa0:	6812      	ldr	r2, [r2, #0]
 800aaa2:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 800aaa6:	4413      	add	r3, r2
 800aaa8:	69fa      	ldr	r2, [r7, #28]
 800aaaa:	4413      	add	r3, r2
 800aaac:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	781b      	ldrb	r3, [r3, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d1a1      	bne.n	800a9fa <UG_PutString+0x16>
   }
}
 800aab6:	bf00      	nop
 800aab8:	bf00      	nop
 800aaba:	3720      	adds	r7, #32
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}
 800aac0:	200006c4 	.word	0x200006c4

0800aac4 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b086      	sub	sp, #24
 800aac8:	af02      	add	r7, sp, #8
 800aaca:	60b9      	str	r1, [r7, #8]
 800aacc:	607a      	str	r2, [r7, #4]
 800aace:	603b      	str	r3, [r7, #0]
 800aad0:	4603      	mov	r3, r0
 800aad2:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 800aad4:	4b07      	ldr	r3, [pc, #28]	; (800aaf4 <UG_PutChar+0x30>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	3344      	adds	r3, #68	; 0x44
 800aada:	7bf8      	ldrb	r0, [r7, #15]
 800aadc:	9301      	str	r3, [sp, #4]
 800aade:	69bb      	ldr	r3, [r7, #24]
 800aae0:	9300      	str	r3, [sp, #0]
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	687a      	ldr	r2, [r7, #4]
 800aae6:	68b9      	ldr	r1, [r7, #8]
 800aae8:	f000 f816 	bl	800ab18 <_UG_PutChar>
}
 800aaec:	bf00      	nop
 800aaee:	3710      	adds	r7, #16
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	200006c4 	.word	0x200006c4

0800aaf8 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 800ab00:	4b04      	ldr	r3, [pc, #16]	; (800ab14 <UG_SetForecolor+0x1c>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	665a      	str	r2, [r3, #100]	; 0x64
}
 800ab08:	bf00      	nop
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr
 800ab14:	200006c4 	.word	0x200006c4

0800ab18 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 800ab18:	b590      	push	{r4, r7, lr}
 800ab1a:	b091      	sub	sp, #68	; 0x44
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	60b9      	str	r1, [r7, #8]
 800ab20:	607a      	str	r2, [r7, #4]
 800ab22:	603b      	str	r3, [r7, #0]
 800ab24:	4603      	mov	r3, r0
 800ab26:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 800ab28:	7bfb      	ldrb	r3, [r7, #15]
 800ab2a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 800ab2e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800ab32:	2bfc      	cmp	r3, #252	; 0xfc
 800ab34:	dc7e      	bgt.n	800ac34 <_UG_PutChar+0x11c>
 800ab36:	2bd6      	cmp	r3, #214	; 0xd6
 800ab38:	da08      	bge.n	800ab4c <_UG_PutChar+0x34>
 800ab3a:	2bc4      	cmp	r3, #196	; 0xc4
 800ab3c:	d06e      	beq.n	800ac1c <_UG_PutChar+0x104>
 800ab3e:	2bc4      	cmp	r3, #196	; 0xc4
 800ab40:	dc78      	bgt.n	800ac34 <_UG_PutChar+0x11c>
 800ab42:	2bb0      	cmp	r3, #176	; 0xb0
 800ab44:	d072      	beq.n	800ac2c <_UG_PutChar+0x114>
 800ab46:	2bb5      	cmp	r3, #181	; 0xb5
 800ab48:	d06c      	beq.n	800ac24 <_UG_PutChar+0x10c>
 800ab4a:	e073      	b.n	800ac34 <_UG_PutChar+0x11c>
 800ab4c:	3bd6      	subs	r3, #214	; 0xd6
 800ab4e:	2b26      	cmp	r3, #38	; 0x26
 800ab50:	d870      	bhi.n	800ac34 <_UG_PutChar+0x11c>
 800ab52:	a201      	add	r2, pc, #4	; (adr r2, 800ab58 <_UG_PutChar+0x40>)
 800ab54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab58:	0800abfd 	.word	0x0800abfd
 800ab5c:	0800ac35 	.word	0x0800ac35
 800ab60:	0800ac35 	.word	0x0800ac35
 800ab64:	0800ac35 	.word	0x0800ac35
 800ab68:	0800ac35 	.word	0x0800ac35
 800ab6c:	0800ac35 	.word	0x0800ac35
 800ab70:	0800ac0d 	.word	0x0800ac0d
 800ab74:	0800ac35 	.word	0x0800ac35
 800ab78:	0800ac35 	.word	0x0800ac35
 800ab7c:	0800ac35 	.word	0x0800ac35
 800ab80:	0800ac35 	.word	0x0800ac35
 800ab84:	0800ac35 	.word	0x0800ac35
 800ab88:	0800ac35 	.word	0x0800ac35
 800ab8c:	0800ac35 	.word	0x0800ac35
 800ab90:	0800ac15 	.word	0x0800ac15
 800ab94:	0800ac35 	.word	0x0800ac35
 800ab98:	0800ac35 	.word	0x0800ac35
 800ab9c:	0800ac35 	.word	0x0800ac35
 800aba0:	0800ac35 	.word	0x0800ac35
 800aba4:	0800ac35 	.word	0x0800ac35
 800aba8:	0800ac35 	.word	0x0800ac35
 800abac:	0800ac35 	.word	0x0800ac35
 800abb0:	0800ac35 	.word	0x0800ac35
 800abb4:	0800ac35 	.word	0x0800ac35
 800abb8:	0800ac35 	.word	0x0800ac35
 800abbc:	0800ac35 	.word	0x0800ac35
 800abc0:	0800ac35 	.word	0x0800ac35
 800abc4:	0800ac35 	.word	0x0800ac35
 800abc8:	0800ac35 	.word	0x0800ac35
 800abcc:	0800ac35 	.word	0x0800ac35
 800abd0:	0800ac35 	.word	0x0800ac35
 800abd4:	0800ac35 	.word	0x0800ac35
 800abd8:	0800abf5 	.word	0x0800abf5
 800abdc:	0800ac35 	.word	0x0800ac35
 800abe0:	0800ac35 	.word	0x0800ac35
 800abe4:	0800ac35 	.word	0x0800ac35
 800abe8:	0800ac35 	.word	0x0800ac35
 800abec:	0800ac35 	.word	0x0800ac35
 800abf0:	0800ac05 	.word	0x0800ac05
   {
      case 0xF6: bt = 0x94; break; // 
 800abf4:	2394      	movs	r3, #148	; 0x94
 800abf6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800abfa:	e01b      	b.n	800ac34 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // 
 800abfc:	2399      	movs	r3, #153	; 0x99
 800abfe:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ac02:	e017      	b.n	800ac34 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // 
 800ac04:	2381      	movs	r3, #129	; 0x81
 800ac06:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ac0a:	e013      	b.n	800ac34 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // 
 800ac0c:	239a      	movs	r3, #154	; 0x9a
 800ac0e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ac12:	e00f      	b.n	800ac34 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // 
 800ac14:	2384      	movs	r3, #132	; 0x84
 800ac16:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ac1a:	e00b      	b.n	800ac34 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // 
 800ac1c:	238e      	movs	r3, #142	; 0x8e
 800ac1e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ac22:	e007      	b.n	800ac34 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // 
 800ac24:	23e6      	movs	r3, #230	; 0xe6
 800ac26:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ac2a:	e003      	b.n	800ac34 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // 
 800ac2c:	23f8      	movs	r3, #248	; 0xf8
 800ac2e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ac32:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 800ac34:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ac38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac3a:	691b      	ldr	r3, [r3, #16]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	f0c0 8206 	bcc.w	800b04e <_UG_PutChar+0x536>
 800ac42:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ac46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac48:	695b      	ldr	r3, [r3, #20]
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	f200 81ff 	bhi.w	800b04e <_UG_PutChar+0x536>
   
   yo = y;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 800ac54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac56:	689b      	ldr	r3, [r3, #8]
 800ac58:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 800ac5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	f000 81f8 	beq.w	800b052 <_UG_PutChar+0x53a>
   bn >>= 3;
 800ac62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac64:	08db      	lsrs	r3, r3, #3
 800ac66:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 800ac68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	f003 0307 	and.w	r3, r3, #7
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d002      	beq.n	800ac7a <_UG_PutChar+0x162>
 800ac74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac76:	3301      	adds	r3, #1
 800ac78:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 800ac7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac7c:	699b      	ldr	r3, [r3, #24]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d009      	beq.n	800ac96 <_UG_PutChar+0x17e>
 800ac82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac84:	699a      	ldr	r2, [r3, #24]
 800ac86:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 800ac8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	1acb      	subs	r3, r1, r3
 800ac90:	4413      	add	r3, r2
 800ac92:	781b      	ldrb	r3, [r3, #0]
 800ac94:	e001      	b.n	800ac9a <_UG_PutChar+0x182>
 800ac96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 800ac9c:	4b90      	ldr	r3, [pc, #576]	; (800aee0 <_UG_PutChar+0x3c8>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800aca4:	f003 0302 	and.w	r3, r3, #2
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	f000 80e3 	beq.w	800ae74 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800acae:	4b8c      	ldr	r3, [pc, #560]	; (800aee0 <_UG_PutChar+0x3c8>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800acb6:	461c      	mov	r4, r3
 800acb8:	68ba      	ldr	r2, [r7, #8]
 800acba:	69bb      	ldr	r3, [r7, #24]
 800acbc:	4413      	add	r3, r2
 800acbe:	3b01      	subs	r3, #1
 800acc0:	4619      	mov	r1, r3
 800acc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800acc4:	68da      	ldr	r2, [r3, #12]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	4413      	add	r3, r2
 800acca:	3b01      	subs	r3, #1
 800accc:	460a      	mov	r2, r1
 800acce:	6879      	ldr	r1, [r7, #4]
 800acd0:	68b8      	ldr	r0, [r7, #8]
 800acd2:	47a0      	blx	r4
 800acd4:	4603      	mov	r3, r0
 800acd6:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 800acd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800acda:	791b      	ldrb	r3, [r3, #4]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d14f      	bne.n	800ad80 <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 800ace0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ace4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ace6:	691b      	ldr	r3, [r3, #16]
 800ace8:	1ad3      	subs	r3, r2, r3
 800acea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800acec:	68d2      	ldr	r2, [r2, #12]
 800acee:	fb03 f202 	mul.w	r2, r3, r2
 800acf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acf4:	fb02 f303 	mul.w	r3, r2, r3
 800acf8:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 800acfa:	2300      	movs	r3, #0
 800acfc:	63bb      	str	r3, [r7, #56]	; 0x38
 800acfe:	e038      	b.n	800ad72 <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 800ad04:	2300      	movs	r3, #0
 800ad06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad08:	e02c      	b.n	800ad64 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 800ad0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad0c:	681a      	ldr	r2, [r3, #0]
 800ad0e:	69fb      	ldr	r3, [r7, #28]
 800ad10:	1c59      	adds	r1, r3, #1
 800ad12:	61f9      	str	r1, [r7, #28]
 800ad14:	4413      	add	r3, r2
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	637b      	str	r3, [r7, #52]	; 0x34
 800ad20:	e017      	b.n	800ad52 <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 800ad22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ad26:	f003 0301 	and.w	r3, r3, #1
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	6838      	ldr	r0, [r7, #0]
 800ad32:	4798      	blx	r3
 800ad34:	e002      	b.n	800ad3c <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800ad3a:	4798      	blx	r3
				   }
				   b >>= 1;
 800ad3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ad40:	085b      	lsrs	r3, r3, #1
 800ad42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 800ad46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad48:	3b01      	subs	r3, #1
 800ad4a:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 800ad4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad4e:	3301      	adds	r3, #1
 800ad50:	637b      	str	r3, [r7, #52]	; 0x34
 800ad52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad54:	2b07      	cmp	r3, #7
 800ad56:	d802      	bhi.n	800ad5e <_UG_PutChar+0x246>
 800ad58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1e1      	bne.n	800ad22 <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 800ad5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad60:	3301      	adds	r3, #1
 800ad62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad64:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ad66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d3ce      	bcc.n	800ad0a <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 800ad6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad6e:	3301      	adds	r3, #1
 800ad70:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad74:	68db      	ldr	r3, [r3, #12]
 800ad76:	461a      	mov	r2, r3
 800ad78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d3c0      	bcc.n	800ad00 <_UG_PutChar+0x1e8>
 800ad7e:	e169      	b.n	800b054 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 800ad80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad82:	791b      	ldrb	r3, [r3, #4]
 800ad84:	2b01      	cmp	r3, #1
 800ad86:	f040 8165 	bne.w	800b054 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 800ad8a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ad8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ad90:	691b      	ldr	r3, [r3, #16]
 800ad92:	1ad3      	subs	r3, r2, r3
 800ad94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ad96:	68d2      	ldr	r2, [r2, #12]
 800ad98:	fb02 f303 	mul.w	r3, r2, r3
 800ad9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ad9e:	6892      	ldr	r2, [r2, #8]
 800ada0:	fb02 f303 	mul.w	r3, r2, r3
 800ada4:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800ada6:	2300      	movs	r3, #0
 800ada8:	63bb      	str	r3, [r7, #56]	; 0x38
 800adaa:	e05c      	b.n	800ae66 <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 800adac:	2300      	movs	r3, #0
 800adae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800adb0:	e04a      	b.n	800ae48 <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 800adb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	69fb      	ldr	r3, [r7, #28]
 800adb8:	1c59      	adds	r1, r3, #1
 800adba:	61f9      	str	r1, [r7, #28]
 800adbc:	4413      	add	r3, r2
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800adcc:	fb03 f202 	mul.w	r2, r3, r2
 800add0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800add2:	b2db      	uxtb	r3, r3
 800add4:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800add8:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 800addc:	fb01 f303 	mul.w	r3, r1, r3
 800ade0:	4413      	add	r3, r2
 800ade2:	0a1b      	lsrs	r3, r3, #8
 800ade4:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800adec:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800adf0:	fb03 f101 	mul.w	r1, r3, r1
 800adf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800adf6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800adfa:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800adfe:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ae02:	fb00 f303 	mul.w	r3, r0, r3
 800ae06:	440b      	add	r3, r1
 800ae08:	0a1b      	lsrs	r3, r3, #8
 800ae0a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800ae0e:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ae16:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800ae1a:	fb03 f101 	mul.w	r1, r3, r1
 800ae1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ae24:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800ae28:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ae2c:	fb00 f303 	mul.w	r3, r0, r3
 800ae30:	440b      	add	r3, r1
 800ae32:	0a1b      	lsrs	r3, r3, #8
 800ae34:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	6978      	ldr	r0, [r7, #20]
 800ae40:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 800ae42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae44:	3301      	adds	r3, #1
 800ae46:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ae4a:	69bb      	ldr	r3, [r7, #24]
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	d3b0      	bcc.n	800adb2 <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 800ae50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	461a      	mov	r2, r3
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	1ad3      	subs	r3, r2, r3
 800ae5a:	69fa      	ldr	r2, [r7, #28]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800ae60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae62:	3301      	adds	r3, #1
 800ae64:	63bb      	str	r3, [r7, #56]	; 0x38
 800ae66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae68:	68db      	ldr	r3, [r3, #12]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d39c      	bcc.n	800adac <_UG_PutChar+0x294>
 800ae72:	e0ef      	b.n	800b054 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 800ae74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae76:	791b      	ldrb	r3, [r3, #4]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d162      	bne.n	800af42 <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 800ae7c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800ae80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae82:	691b      	ldr	r3, [r3, #16]
 800ae84:	1ad3      	subs	r3, r2, r3
 800ae86:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ae88:	68d2      	ldr	r2, [r2, #12]
 800ae8a:	fb03 f202 	mul.w	r2, r3, r2
 800ae8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae90:	fb02 f303 	mul.w	r3, r2, r3
 800ae94:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 800ae96:	2300      	movs	r3, #0
 800ae98:	63bb      	str	r3, [r7, #56]	; 0x38
 800ae9a:	e04b      	b.n	800af34 <_UG_PutChar+0x41c>
         {
           xo = x;
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 800aea0:	69bb      	ldr	r3, [r7, #24]
 800aea2:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 800aea4:	2300      	movs	r3, #0
 800aea6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aea8:	e03a      	b.n	800af20 <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 800aeaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aeac:	681a      	ldr	r2, [r3, #0]
 800aeae:	69fb      	ldr	r3, [r7, #28]
 800aeb0:	1c59      	adds	r1, r3, #1
 800aeb2:	61f9      	str	r1, [r7, #28]
 800aeb4:	4413      	add	r3, r2
 800aeb6:	781b      	ldrb	r3, [r3, #0]
 800aeb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 800aebc:	2300      	movs	r3, #0
 800aebe:	637b      	str	r3, [r7, #52]	; 0x34
 800aec0:	e025      	b.n	800af0e <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 800aec2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aec6:	f003 0301 	and.w	r3, r3, #1
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d00a      	beq.n	800aee4 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 800aece:	4b04      	ldr	r3, [pc, #16]	; (800aee0 <_UG_PutChar+0x3c8>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aed6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aed8:	683a      	ldr	r2, [r7, #0]
 800aeda:	4798      	blx	r3
 800aedc:	e009      	b.n	800aef2 <_UG_PutChar+0x3da>
 800aede:	bf00      	nop
 800aee0:	200006c4 	.word	0x200006c4
               }
               else
               {
                  gui->pset(xo,yo,bc);
 800aee4:	4b5d      	ldr	r3, [pc, #372]	; (800b05c <_UG_PutChar+0x544>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aeec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aeee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aef0:	4798      	blx	r3
               }
               b >>= 1;
 800aef2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aef6:	085b      	lsrs	r3, r3, #1
 800aef8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 800aefc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aefe:	3301      	adds	r3, #1
 800af00:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 800af02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af04:	3b01      	subs	r3, #1
 800af06:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 800af08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af0a:	3301      	adds	r3, #1
 800af0c:	637b      	str	r3, [r7, #52]	; 0x34
 800af0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af10:	2b07      	cmp	r3, #7
 800af12:	d802      	bhi.n	800af1a <_UG_PutChar+0x402>
 800af14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1d3      	bne.n	800aec2 <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 800af1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af1c:	3301      	adds	r3, #1
 800af1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af20:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800af22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af24:	429a      	cmp	r2, r3
 800af26:	d3c0      	bcc.n	800aeaa <_UG_PutChar+0x392>
             }
           }
           yo++;
 800af28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af2a:	3301      	adds	r3, #1
 800af2c:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 800af2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af30:	3301      	adds	r3, #1
 800af32:	63bb      	str	r3, [r7, #56]	; 0x38
 800af34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af36:	68db      	ldr	r3, [r3, #12]
 800af38:	461a      	mov	r2, r3
 800af3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d3ad      	bcc.n	800ae9c <_UG_PutChar+0x384>
 800af40:	e088      	b.n	800b054 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 800af42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af44:	791b      	ldrb	r3, [r3, #4]
 800af46:	2b01      	cmp	r3, #1
 800af48:	f040 8084 	bne.w	800b054 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 800af4c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800af50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af52:	691b      	ldr	r3, [r3, #16]
 800af54:	1ad3      	subs	r3, r2, r3
 800af56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800af58:	68d2      	ldr	r2, [r2, #12]
 800af5a:	fb02 f303 	mul.w	r3, r2, r3
 800af5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800af60:	6892      	ldr	r2, [r2, #8]
 800af62:	fb02 f303 	mul.w	r3, r2, r3
 800af66:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 800af68:	2300      	movs	r3, #0
 800af6a:	63bb      	str	r3, [r7, #56]	; 0x38
 800af6c:	e068      	b.n	800b040 <_UG_PutChar+0x528>
         {
            xo = x;
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 800af72:	2300      	movs	r3, #0
 800af74:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af76:	e051      	b.n	800b01c <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 800af78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	69fb      	ldr	r3, [r7, #28]
 800af7e:	1c59      	adds	r1, r3, #1
 800af80:	61f9      	str	r1, [r7, #28]
 800af82:	4413      	add	r3, r2
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800af92:	fb03 f202 	mul.w	r2, r3, r2
 800af96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800af9e:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 800afa2:	fb01 f303 	mul.w	r3, r1, r3
 800afa6:	4413      	add	r3, r2
 800afa8:	0a1b      	lsrs	r3, r3, #8
 800afaa:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800afb2:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800afb6:	fb03 f101 	mul.w	r1, r3, r1
 800afba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afbc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800afc0:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800afc4:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800afc8:	fb00 f303 	mul.w	r3, r0, r3
 800afcc:	440b      	add	r3, r1
 800afce:	0a1b      	lsrs	r3, r3, #8
 800afd0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800afd4:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800afdc:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800afe0:	fb03 f101 	mul.w	r1, r3, r1
 800afe4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afe6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800afea:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800afee:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800aff2:	fb00 f303 	mul.w	r3, r0, r3
 800aff6:	440b      	add	r3, r1
 800aff8:	0a1b      	lsrs	r3, r3, #8
 800affa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800affe:	4313      	orrs	r3, r2
 800b000:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 800b002:	4b16      	ldr	r3, [pc, #88]	; (800b05c <_UG_PutChar+0x544>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b00a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b00c:	697a      	ldr	r2, [r7, #20]
 800b00e:	4798      	blx	r3
               xo++;
 800b010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b012:	3301      	adds	r3, #1
 800b014:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 800b016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b018:	3301      	adds	r3, #1
 800b01a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b01c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	429a      	cmp	r2, r3
 800b022:	d3a9      	bcc.n	800af78 <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 800b024:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b026:	689b      	ldr	r3, [r3, #8]
 800b028:	461a      	mov	r2, r3
 800b02a:	69bb      	ldr	r3, [r7, #24]
 800b02c:	1ad3      	subs	r3, r2, r3
 800b02e:	69fa      	ldr	r2, [r7, #28]
 800b030:	4413      	add	r3, r2
 800b032:	61fb      	str	r3, [r7, #28]
            yo++;
 800b034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b036:	3301      	adds	r3, #1
 800b038:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 800b03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b03c:	3301      	adds	r3, #1
 800b03e:	63bb      	str	r3, [r7, #56]	; 0x38
 800b040:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	461a      	mov	r2, r3
 800b046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b048:	4293      	cmp	r3, r2
 800b04a:	d390      	bcc.n	800af6e <_UG_PutChar+0x456>
 800b04c:	e002      	b.n	800b054 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 800b04e:	bf00      	nop
 800b050:	e000      	b.n	800b054 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 800b052:	bf00      	nop
         }
      }
   }
}
 800b054:	3744      	adds	r7, #68	; 0x44
 800b056:	46bd      	mov	sp, r7
 800b058:	bd90      	pop	{r4, r7, pc}
 800b05a:	bf00      	nop
 800b05c:	200006c4 	.word	0x200006c4

0800b060 <__errno>:
 800b060:	4b01      	ldr	r3, [pc, #4]	; (800b068 <__errno+0x8>)
 800b062:	6818      	ldr	r0, [r3, #0]
 800b064:	4770      	bx	lr
 800b066:	bf00      	nop
 800b068:	20000048 	.word	0x20000048

0800b06c <__libc_init_array>:
 800b06c:	b570      	push	{r4, r5, r6, lr}
 800b06e:	4d0d      	ldr	r5, [pc, #52]	; (800b0a4 <__libc_init_array+0x38>)
 800b070:	4c0d      	ldr	r4, [pc, #52]	; (800b0a8 <__libc_init_array+0x3c>)
 800b072:	1b64      	subs	r4, r4, r5
 800b074:	10a4      	asrs	r4, r4, #2
 800b076:	2600      	movs	r6, #0
 800b078:	42a6      	cmp	r6, r4
 800b07a:	d109      	bne.n	800b090 <__libc_init_array+0x24>
 800b07c:	4d0b      	ldr	r5, [pc, #44]	; (800b0ac <__libc_init_array+0x40>)
 800b07e:	4c0c      	ldr	r4, [pc, #48]	; (800b0b0 <__libc_init_array+0x44>)
 800b080:	f000 fc66 	bl	800b950 <_init>
 800b084:	1b64      	subs	r4, r4, r5
 800b086:	10a4      	asrs	r4, r4, #2
 800b088:	2600      	movs	r6, #0
 800b08a:	42a6      	cmp	r6, r4
 800b08c:	d105      	bne.n	800b09a <__libc_init_array+0x2e>
 800b08e:	bd70      	pop	{r4, r5, r6, pc}
 800b090:	f855 3b04 	ldr.w	r3, [r5], #4
 800b094:	4798      	blx	r3
 800b096:	3601      	adds	r6, #1
 800b098:	e7ee      	b.n	800b078 <__libc_init_array+0xc>
 800b09a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b09e:	4798      	blx	r3
 800b0a0:	3601      	adds	r6, #1
 800b0a2:	e7f2      	b.n	800b08a <__libc_init_array+0x1e>
 800b0a4:	0801ede0 	.word	0x0801ede0
 800b0a8:	0801ede0 	.word	0x0801ede0
 800b0ac:	0801ede0 	.word	0x0801ede0
 800b0b0:	0801ede4 	.word	0x0801ede4

0800b0b4 <memset>:
 800b0b4:	4402      	add	r2, r0
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d100      	bne.n	800b0be <memset+0xa>
 800b0bc:	4770      	bx	lr
 800b0be:	f803 1b01 	strb.w	r1, [r3], #1
 800b0c2:	e7f9      	b.n	800b0b8 <memset+0x4>

0800b0c4 <setvbuf>:
 800b0c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b0c8:	461d      	mov	r5, r3
 800b0ca:	4b5d      	ldr	r3, [pc, #372]	; (800b240 <setvbuf+0x17c>)
 800b0cc:	681f      	ldr	r7, [r3, #0]
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	460e      	mov	r6, r1
 800b0d2:	4690      	mov	r8, r2
 800b0d4:	b127      	cbz	r7, 800b0e0 <setvbuf+0x1c>
 800b0d6:	69bb      	ldr	r3, [r7, #24]
 800b0d8:	b913      	cbnz	r3, 800b0e0 <setvbuf+0x1c>
 800b0da:	4638      	mov	r0, r7
 800b0dc:	f000 f9d2 	bl	800b484 <__sinit>
 800b0e0:	4b58      	ldr	r3, [pc, #352]	; (800b244 <setvbuf+0x180>)
 800b0e2:	429c      	cmp	r4, r3
 800b0e4:	d167      	bne.n	800b1b6 <setvbuf+0xf2>
 800b0e6:	687c      	ldr	r4, [r7, #4]
 800b0e8:	f1b8 0f02 	cmp.w	r8, #2
 800b0ec:	d006      	beq.n	800b0fc <setvbuf+0x38>
 800b0ee:	f1b8 0f01 	cmp.w	r8, #1
 800b0f2:	f200 809f 	bhi.w	800b234 <setvbuf+0x170>
 800b0f6:	2d00      	cmp	r5, #0
 800b0f8:	f2c0 809c 	blt.w	800b234 <setvbuf+0x170>
 800b0fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0fe:	07db      	lsls	r3, r3, #31
 800b100:	d405      	bmi.n	800b10e <setvbuf+0x4a>
 800b102:	89a3      	ldrh	r3, [r4, #12]
 800b104:	0598      	lsls	r0, r3, #22
 800b106:	d402      	bmi.n	800b10e <setvbuf+0x4a>
 800b108:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b10a:	f000 fa59 	bl	800b5c0 <__retarget_lock_acquire_recursive>
 800b10e:	4621      	mov	r1, r4
 800b110:	4638      	mov	r0, r7
 800b112:	f000 f923 	bl	800b35c <_fflush_r>
 800b116:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b118:	b141      	cbz	r1, 800b12c <setvbuf+0x68>
 800b11a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b11e:	4299      	cmp	r1, r3
 800b120:	d002      	beq.n	800b128 <setvbuf+0x64>
 800b122:	4638      	mov	r0, r7
 800b124:	f000 fa7c 	bl	800b620 <_free_r>
 800b128:	2300      	movs	r3, #0
 800b12a:	6363      	str	r3, [r4, #52]	; 0x34
 800b12c:	2300      	movs	r3, #0
 800b12e:	61a3      	str	r3, [r4, #24]
 800b130:	6063      	str	r3, [r4, #4]
 800b132:	89a3      	ldrh	r3, [r4, #12]
 800b134:	0619      	lsls	r1, r3, #24
 800b136:	d503      	bpl.n	800b140 <setvbuf+0x7c>
 800b138:	6921      	ldr	r1, [r4, #16]
 800b13a:	4638      	mov	r0, r7
 800b13c:	f000 fa70 	bl	800b620 <_free_r>
 800b140:	89a3      	ldrh	r3, [r4, #12]
 800b142:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b146:	f023 0303 	bic.w	r3, r3, #3
 800b14a:	f1b8 0f02 	cmp.w	r8, #2
 800b14e:	81a3      	strh	r3, [r4, #12]
 800b150:	d06c      	beq.n	800b22c <setvbuf+0x168>
 800b152:	ab01      	add	r3, sp, #4
 800b154:	466a      	mov	r2, sp
 800b156:	4621      	mov	r1, r4
 800b158:	4638      	mov	r0, r7
 800b15a:	f000 fa33 	bl	800b5c4 <__swhatbuf_r>
 800b15e:	89a3      	ldrh	r3, [r4, #12]
 800b160:	4318      	orrs	r0, r3
 800b162:	81a0      	strh	r0, [r4, #12]
 800b164:	2d00      	cmp	r5, #0
 800b166:	d130      	bne.n	800b1ca <setvbuf+0x106>
 800b168:	9d00      	ldr	r5, [sp, #0]
 800b16a:	4628      	mov	r0, r5
 800b16c:	f000 fa50 	bl	800b610 <malloc>
 800b170:	4606      	mov	r6, r0
 800b172:	2800      	cmp	r0, #0
 800b174:	d155      	bne.n	800b222 <setvbuf+0x15e>
 800b176:	f8dd 9000 	ldr.w	r9, [sp]
 800b17a:	45a9      	cmp	r9, r5
 800b17c:	d14a      	bne.n	800b214 <setvbuf+0x150>
 800b17e:	f04f 35ff 	mov.w	r5, #4294967295
 800b182:	2200      	movs	r2, #0
 800b184:	60a2      	str	r2, [r4, #8]
 800b186:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b18a:	6022      	str	r2, [r4, #0]
 800b18c:	6122      	str	r2, [r4, #16]
 800b18e:	2201      	movs	r2, #1
 800b190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b194:	6162      	str	r2, [r4, #20]
 800b196:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b198:	f043 0302 	orr.w	r3, r3, #2
 800b19c:	07d2      	lsls	r2, r2, #31
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	d405      	bmi.n	800b1ae <setvbuf+0xea>
 800b1a2:	f413 7f00 	tst.w	r3, #512	; 0x200
 800b1a6:	d102      	bne.n	800b1ae <setvbuf+0xea>
 800b1a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1aa:	f000 fa0a 	bl	800b5c2 <__retarget_lock_release_recursive>
 800b1ae:	4628      	mov	r0, r5
 800b1b0:	b003      	add	sp, #12
 800b1b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1b6:	4b24      	ldr	r3, [pc, #144]	; (800b248 <setvbuf+0x184>)
 800b1b8:	429c      	cmp	r4, r3
 800b1ba:	d101      	bne.n	800b1c0 <setvbuf+0xfc>
 800b1bc:	68bc      	ldr	r4, [r7, #8]
 800b1be:	e793      	b.n	800b0e8 <setvbuf+0x24>
 800b1c0:	4b22      	ldr	r3, [pc, #136]	; (800b24c <setvbuf+0x188>)
 800b1c2:	429c      	cmp	r4, r3
 800b1c4:	bf08      	it	eq
 800b1c6:	68fc      	ldreq	r4, [r7, #12]
 800b1c8:	e78e      	b.n	800b0e8 <setvbuf+0x24>
 800b1ca:	2e00      	cmp	r6, #0
 800b1cc:	d0cd      	beq.n	800b16a <setvbuf+0xa6>
 800b1ce:	69bb      	ldr	r3, [r7, #24]
 800b1d0:	b913      	cbnz	r3, 800b1d8 <setvbuf+0x114>
 800b1d2:	4638      	mov	r0, r7
 800b1d4:	f000 f956 	bl	800b484 <__sinit>
 800b1d8:	f1b8 0f01 	cmp.w	r8, #1
 800b1dc:	bf08      	it	eq
 800b1de:	89a3      	ldrheq	r3, [r4, #12]
 800b1e0:	6026      	str	r6, [r4, #0]
 800b1e2:	bf04      	itt	eq
 800b1e4:	f043 0301 	orreq.w	r3, r3, #1
 800b1e8:	81a3      	strheq	r3, [r4, #12]
 800b1ea:	89a2      	ldrh	r2, [r4, #12]
 800b1ec:	f012 0308 	ands.w	r3, r2, #8
 800b1f0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b1f4:	d01c      	beq.n	800b230 <setvbuf+0x16c>
 800b1f6:	07d3      	lsls	r3, r2, #31
 800b1f8:	bf41      	itttt	mi
 800b1fa:	2300      	movmi	r3, #0
 800b1fc:	426d      	negmi	r5, r5
 800b1fe:	60a3      	strmi	r3, [r4, #8]
 800b200:	61a5      	strmi	r5, [r4, #24]
 800b202:	bf58      	it	pl
 800b204:	60a5      	strpl	r5, [r4, #8]
 800b206:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b208:	f015 0501 	ands.w	r5, r5, #1
 800b20c:	d115      	bne.n	800b23a <setvbuf+0x176>
 800b20e:	f412 7f00 	tst.w	r2, #512	; 0x200
 800b212:	e7c8      	b.n	800b1a6 <setvbuf+0xe2>
 800b214:	4648      	mov	r0, r9
 800b216:	f000 f9fb 	bl	800b610 <malloc>
 800b21a:	4606      	mov	r6, r0
 800b21c:	2800      	cmp	r0, #0
 800b21e:	d0ae      	beq.n	800b17e <setvbuf+0xba>
 800b220:	464d      	mov	r5, r9
 800b222:	89a3      	ldrh	r3, [r4, #12]
 800b224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b228:	81a3      	strh	r3, [r4, #12]
 800b22a:	e7d0      	b.n	800b1ce <setvbuf+0x10a>
 800b22c:	2500      	movs	r5, #0
 800b22e:	e7a8      	b.n	800b182 <setvbuf+0xbe>
 800b230:	60a3      	str	r3, [r4, #8]
 800b232:	e7e8      	b.n	800b206 <setvbuf+0x142>
 800b234:	f04f 35ff 	mov.w	r5, #4294967295
 800b238:	e7b9      	b.n	800b1ae <setvbuf+0xea>
 800b23a:	2500      	movs	r5, #0
 800b23c:	e7b7      	b.n	800b1ae <setvbuf+0xea>
 800b23e:	bf00      	nop
 800b240:	20000048 	.word	0x20000048
 800b244:	0801ed98 	.word	0x0801ed98
 800b248:	0801edb8 	.word	0x0801edb8
 800b24c:	0801ed78 	.word	0x0801ed78

0800b250 <__sflush_r>:
 800b250:	898a      	ldrh	r2, [r1, #12]
 800b252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b256:	4605      	mov	r5, r0
 800b258:	0710      	lsls	r0, r2, #28
 800b25a:	460c      	mov	r4, r1
 800b25c:	d458      	bmi.n	800b310 <__sflush_r+0xc0>
 800b25e:	684b      	ldr	r3, [r1, #4]
 800b260:	2b00      	cmp	r3, #0
 800b262:	dc05      	bgt.n	800b270 <__sflush_r+0x20>
 800b264:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b266:	2b00      	cmp	r3, #0
 800b268:	dc02      	bgt.n	800b270 <__sflush_r+0x20>
 800b26a:	2000      	movs	r0, #0
 800b26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b270:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b272:	2e00      	cmp	r6, #0
 800b274:	d0f9      	beq.n	800b26a <__sflush_r+0x1a>
 800b276:	2300      	movs	r3, #0
 800b278:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b27c:	682f      	ldr	r7, [r5, #0]
 800b27e:	602b      	str	r3, [r5, #0]
 800b280:	d032      	beq.n	800b2e8 <__sflush_r+0x98>
 800b282:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b284:	89a3      	ldrh	r3, [r4, #12]
 800b286:	075a      	lsls	r2, r3, #29
 800b288:	d505      	bpl.n	800b296 <__sflush_r+0x46>
 800b28a:	6863      	ldr	r3, [r4, #4]
 800b28c:	1ac0      	subs	r0, r0, r3
 800b28e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b290:	b10b      	cbz	r3, 800b296 <__sflush_r+0x46>
 800b292:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b294:	1ac0      	subs	r0, r0, r3
 800b296:	2300      	movs	r3, #0
 800b298:	4602      	mov	r2, r0
 800b29a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b29c:	6a21      	ldr	r1, [r4, #32]
 800b29e:	4628      	mov	r0, r5
 800b2a0:	47b0      	blx	r6
 800b2a2:	1c43      	adds	r3, r0, #1
 800b2a4:	89a3      	ldrh	r3, [r4, #12]
 800b2a6:	d106      	bne.n	800b2b6 <__sflush_r+0x66>
 800b2a8:	6829      	ldr	r1, [r5, #0]
 800b2aa:	291d      	cmp	r1, #29
 800b2ac:	d82c      	bhi.n	800b308 <__sflush_r+0xb8>
 800b2ae:	4a2a      	ldr	r2, [pc, #168]	; (800b358 <__sflush_r+0x108>)
 800b2b0:	40ca      	lsrs	r2, r1
 800b2b2:	07d6      	lsls	r6, r2, #31
 800b2b4:	d528      	bpl.n	800b308 <__sflush_r+0xb8>
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	6062      	str	r2, [r4, #4]
 800b2ba:	04d9      	lsls	r1, r3, #19
 800b2bc:	6922      	ldr	r2, [r4, #16]
 800b2be:	6022      	str	r2, [r4, #0]
 800b2c0:	d504      	bpl.n	800b2cc <__sflush_r+0x7c>
 800b2c2:	1c42      	adds	r2, r0, #1
 800b2c4:	d101      	bne.n	800b2ca <__sflush_r+0x7a>
 800b2c6:	682b      	ldr	r3, [r5, #0]
 800b2c8:	b903      	cbnz	r3, 800b2cc <__sflush_r+0x7c>
 800b2ca:	6560      	str	r0, [r4, #84]	; 0x54
 800b2cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b2ce:	602f      	str	r7, [r5, #0]
 800b2d0:	2900      	cmp	r1, #0
 800b2d2:	d0ca      	beq.n	800b26a <__sflush_r+0x1a>
 800b2d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2d8:	4299      	cmp	r1, r3
 800b2da:	d002      	beq.n	800b2e2 <__sflush_r+0x92>
 800b2dc:	4628      	mov	r0, r5
 800b2de:	f000 f99f 	bl	800b620 <_free_r>
 800b2e2:	2000      	movs	r0, #0
 800b2e4:	6360      	str	r0, [r4, #52]	; 0x34
 800b2e6:	e7c1      	b.n	800b26c <__sflush_r+0x1c>
 800b2e8:	6a21      	ldr	r1, [r4, #32]
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	4628      	mov	r0, r5
 800b2ee:	47b0      	blx	r6
 800b2f0:	1c41      	adds	r1, r0, #1
 800b2f2:	d1c7      	bne.n	800b284 <__sflush_r+0x34>
 800b2f4:	682b      	ldr	r3, [r5, #0]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d0c4      	beq.n	800b284 <__sflush_r+0x34>
 800b2fa:	2b1d      	cmp	r3, #29
 800b2fc:	d001      	beq.n	800b302 <__sflush_r+0xb2>
 800b2fe:	2b16      	cmp	r3, #22
 800b300:	d101      	bne.n	800b306 <__sflush_r+0xb6>
 800b302:	602f      	str	r7, [r5, #0]
 800b304:	e7b1      	b.n	800b26a <__sflush_r+0x1a>
 800b306:	89a3      	ldrh	r3, [r4, #12]
 800b308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b30c:	81a3      	strh	r3, [r4, #12]
 800b30e:	e7ad      	b.n	800b26c <__sflush_r+0x1c>
 800b310:	690f      	ldr	r7, [r1, #16]
 800b312:	2f00      	cmp	r7, #0
 800b314:	d0a9      	beq.n	800b26a <__sflush_r+0x1a>
 800b316:	0793      	lsls	r3, r2, #30
 800b318:	680e      	ldr	r6, [r1, #0]
 800b31a:	bf08      	it	eq
 800b31c:	694b      	ldreq	r3, [r1, #20]
 800b31e:	600f      	str	r7, [r1, #0]
 800b320:	bf18      	it	ne
 800b322:	2300      	movne	r3, #0
 800b324:	eba6 0807 	sub.w	r8, r6, r7
 800b328:	608b      	str	r3, [r1, #8]
 800b32a:	f1b8 0f00 	cmp.w	r8, #0
 800b32e:	dd9c      	ble.n	800b26a <__sflush_r+0x1a>
 800b330:	6a21      	ldr	r1, [r4, #32]
 800b332:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b334:	4643      	mov	r3, r8
 800b336:	463a      	mov	r2, r7
 800b338:	4628      	mov	r0, r5
 800b33a:	47b0      	blx	r6
 800b33c:	2800      	cmp	r0, #0
 800b33e:	dc06      	bgt.n	800b34e <__sflush_r+0xfe>
 800b340:	89a3      	ldrh	r3, [r4, #12]
 800b342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b346:	81a3      	strh	r3, [r4, #12]
 800b348:	f04f 30ff 	mov.w	r0, #4294967295
 800b34c:	e78e      	b.n	800b26c <__sflush_r+0x1c>
 800b34e:	4407      	add	r7, r0
 800b350:	eba8 0800 	sub.w	r8, r8, r0
 800b354:	e7e9      	b.n	800b32a <__sflush_r+0xda>
 800b356:	bf00      	nop
 800b358:	20400001 	.word	0x20400001

0800b35c <_fflush_r>:
 800b35c:	b538      	push	{r3, r4, r5, lr}
 800b35e:	690b      	ldr	r3, [r1, #16]
 800b360:	4605      	mov	r5, r0
 800b362:	460c      	mov	r4, r1
 800b364:	b913      	cbnz	r3, 800b36c <_fflush_r+0x10>
 800b366:	2500      	movs	r5, #0
 800b368:	4628      	mov	r0, r5
 800b36a:	bd38      	pop	{r3, r4, r5, pc}
 800b36c:	b118      	cbz	r0, 800b376 <_fflush_r+0x1a>
 800b36e:	6983      	ldr	r3, [r0, #24]
 800b370:	b90b      	cbnz	r3, 800b376 <_fflush_r+0x1a>
 800b372:	f000 f887 	bl	800b484 <__sinit>
 800b376:	4b14      	ldr	r3, [pc, #80]	; (800b3c8 <_fflush_r+0x6c>)
 800b378:	429c      	cmp	r4, r3
 800b37a:	d11b      	bne.n	800b3b4 <_fflush_r+0x58>
 800b37c:	686c      	ldr	r4, [r5, #4]
 800b37e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d0ef      	beq.n	800b366 <_fflush_r+0xa>
 800b386:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b388:	07d0      	lsls	r0, r2, #31
 800b38a:	d404      	bmi.n	800b396 <_fflush_r+0x3a>
 800b38c:	0599      	lsls	r1, r3, #22
 800b38e:	d402      	bmi.n	800b396 <_fflush_r+0x3a>
 800b390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b392:	f000 f915 	bl	800b5c0 <__retarget_lock_acquire_recursive>
 800b396:	4628      	mov	r0, r5
 800b398:	4621      	mov	r1, r4
 800b39a:	f7ff ff59 	bl	800b250 <__sflush_r>
 800b39e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3a0:	07da      	lsls	r2, r3, #31
 800b3a2:	4605      	mov	r5, r0
 800b3a4:	d4e0      	bmi.n	800b368 <_fflush_r+0xc>
 800b3a6:	89a3      	ldrh	r3, [r4, #12]
 800b3a8:	059b      	lsls	r3, r3, #22
 800b3aa:	d4dd      	bmi.n	800b368 <_fflush_r+0xc>
 800b3ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3ae:	f000 f908 	bl	800b5c2 <__retarget_lock_release_recursive>
 800b3b2:	e7d9      	b.n	800b368 <_fflush_r+0xc>
 800b3b4:	4b05      	ldr	r3, [pc, #20]	; (800b3cc <_fflush_r+0x70>)
 800b3b6:	429c      	cmp	r4, r3
 800b3b8:	d101      	bne.n	800b3be <_fflush_r+0x62>
 800b3ba:	68ac      	ldr	r4, [r5, #8]
 800b3bc:	e7df      	b.n	800b37e <_fflush_r+0x22>
 800b3be:	4b04      	ldr	r3, [pc, #16]	; (800b3d0 <_fflush_r+0x74>)
 800b3c0:	429c      	cmp	r4, r3
 800b3c2:	bf08      	it	eq
 800b3c4:	68ec      	ldreq	r4, [r5, #12]
 800b3c6:	e7da      	b.n	800b37e <_fflush_r+0x22>
 800b3c8:	0801ed98 	.word	0x0801ed98
 800b3cc:	0801edb8 	.word	0x0801edb8
 800b3d0:	0801ed78 	.word	0x0801ed78

0800b3d4 <std>:
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	b510      	push	{r4, lr}
 800b3d8:	4604      	mov	r4, r0
 800b3da:	e9c0 3300 	strd	r3, r3, [r0]
 800b3de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b3e2:	6083      	str	r3, [r0, #8]
 800b3e4:	8181      	strh	r1, [r0, #12]
 800b3e6:	6643      	str	r3, [r0, #100]	; 0x64
 800b3e8:	81c2      	strh	r2, [r0, #14]
 800b3ea:	6183      	str	r3, [r0, #24]
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	2208      	movs	r2, #8
 800b3f0:	305c      	adds	r0, #92	; 0x5c
 800b3f2:	f7ff fe5f 	bl	800b0b4 <memset>
 800b3f6:	4b05      	ldr	r3, [pc, #20]	; (800b40c <std+0x38>)
 800b3f8:	6263      	str	r3, [r4, #36]	; 0x24
 800b3fa:	4b05      	ldr	r3, [pc, #20]	; (800b410 <std+0x3c>)
 800b3fc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b3fe:	4b05      	ldr	r3, [pc, #20]	; (800b414 <std+0x40>)
 800b400:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b402:	4b05      	ldr	r3, [pc, #20]	; (800b418 <std+0x44>)
 800b404:	6224      	str	r4, [r4, #32]
 800b406:	6323      	str	r3, [r4, #48]	; 0x30
 800b408:	bd10      	pop	{r4, pc}
 800b40a:	bf00      	nop
 800b40c:	0800b801 	.word	0x0800b801
 800b410:	0800b823 	.word	0x0800b823
 800b414:	0800b85b 	.word	0x0800b85b
 800b418:	0800b87f 	.word	0x0800b87f

0800b41c <_cleanup_r>:
 800b41c:	4901      	ldr	r1, [pc, #4]	; (800b424 <_cleanup_r+0x8>)
 800b41e:	f000 b8af 	b.w	800b580 <_fwalk_reent>
 800b422:	bf00      	nop
 800b424:	0800b35d 	.word	0x0800b35d

0800b428 <__sfmoreglue>:
 800b428:	b570      	push	{r4, r5, r6, lr}
 800b42a:	2268      	movs	r2, #104	; 0x68
 800b42c:	1e4d      	subs	r5, r1, #1
 800b42e:	4355      	muls	r5, r2
 800b430:	460e      	mov	r6, r1
 800b432:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b436:	f000 f95f 	bl	800b6f8 <_malloc_r>
 800b43a:	4604      	mov	r4, r0
 800b43c:	b140      	cbz	r0, 800b450 <__sfmoreglue+0x28>
 800b43e:	2100      	movs	r1, #0
 800b440:	e9c0 1600 	strd	r1, r6, [r0]
 800b444:	300c      	adds	r0, #12
 800b446:	60a0      	str	r0, [r4, #8]
 800b448:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b44c:	f7ff fe32 	bl	800b0b4 <memset>
 800b450:	4620      	mov	r0, r4
 800b452:	bd70      	pop	{r4, r5, r6, pc}

0800b454 <__sfp_lock_acquire>:
 800b454:	4801      	ldr	r0, [pc, #4]	; (800b45c <__sfp_lock_acquire+0x8>)
 800b456:	f000 b8b3 	b.w	800b5c0 <__retarget_lock_acquire_recursive>
 800b45a:	bf00      	nop
 800b45c:	200006c9 	.word	0x200006c9

0800b460 <__sfp_lock_release>:
 800b460:	4801      	ldr	r0, [pc, #4]	; (800b468 <__sfp_lock_release+0x8>)
 800b462:	f000 b8ae 	b.w	800b5c2 <__retarget_lock_release_recursive>
 800b466:	bf00      	nop
 800b468:	200006c9 	.word	0x200006c9

0800b46c <__sinit_lock_acquire>:
 800b46c:	4801      	ldr	r0, [pc, #4]	; (800b474 <__sinit_lock_acquire+0x8>)
 800b46e:	f000 b8a7 	b.w	800b5c0 <__retarget_lock_acquire_recursive>
 800b472:	bf00      	nop
 800b474:	200006ca 	.word	0x200006ca

0800b478 <__sinit_lock_release>:
 800b478:	4801      	ldr	r0, [pc, #4]	; (800b480 <__sinit_lock_release+0x8>)
 800b47a:	f000 b8a2 	b.w	800b5c2 <__retarget_lock_release_recursive>
 800b47e:	bf00      	nop
 800b480:	200006ca 	.word	0x200006ca

0800b484 <__sinit>:
 800b484:	b510      	push	{r4, lr}
 800b486:	4604      	mov	r4, r0
 800b488:	f7ff fff0 	bl	800b46c <__sinit_lock_acquire>
 800b48c:	69a3      	ldr	r3, [r4, #24]
 800b48e:	b11b      	cbz	r3, 800b498 <__sinit+0x14>
 800b490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b494:	f7ff bff0 	b.w	800b478 <__sinit_lock_release>
 800b498:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b49c:	6523      	str	r3, [r4, #80]	; 0x50
 800b49e:	4b13      	ldr	r3, [pc, #76]	; (800b4ec <__sinit+0x68>)
 800b4a0:	4a13      	ldr	r2, [pc, #76]	; (800b4f0 <__sinit+0x6c>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	62a2      	str	r2, [r4, #40]	; 0x28
 800b4a6:	42a3      	cmp	r3, r4
 800b4a8:	bf04      	itt	eq
 800b4aa:	2301      	moveq	r3, #1
 800b4ac:	61a3      	streq	r3, [r4, #24]
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f000 f820 	bl	800b4f4 <__sfp>
 800b4b4:	6060      	str	r0, [r4, #4]
 800b4b6:	4620      	mov	r0, r4
 800b4b8:	f000 f81c 	bl	800b4f4 <__sfp>
 800b4bc:	60a0      	str	r0, [r4, #8]
 800b4be:	4620      	mov	r0, r4
 800b4c0:	f000 f818 	bl	800b4f4 <__sfp>
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	60e0      	str	r0, [r4, #12]
 800b4c8:	2104      	movs	r1, #4
 800b4ca:	6860      	ldr	r0, [r4, #4]
 800b4cc:	f7ff ff82 	bl	800b3d4 <std>
 800b4d0:	68a0      	ldr	r0, [r4, #8]
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	2109      	movs	r1, #9
 800b4d6:	f7ff ff7d 	bl	800b3d4 <std>
 800b4da:	68e0      	ldr	r0, [r4, #12]
 800b4dc:	2202      	movs	r2, #2
 800b4de:	2112      	movs	r1, #18
 800b4e0:	f7ff ff78 	bl	800b3d4 <std>
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	61a3      	str	r3, [r4, #24]
 800b4e8:	e7d2      	b.n	800b490 <__sinit+0xc>
 800b4ea:	bf00      	nop
 800b4ec:	0801ed74 	.word	0x0801ed74
 800b4f0:	0800b41d 	.word	0x0800b41d

0800b4f4 <__sfp>:
 800b4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4f6:	4607      	mov	r7, r0
 800b4f8:	f7ff ffac 	bl	800b454 <__sfp_lock_acquire>
 800b4fc:	4b1e      	ldr	r3, [pc, #120]	; (800b578 <__sfp+0x84>)
 800b4fe:	681e      	ldr	r6, [r3, #0]
 800b500:	69b3      	ldr	r3, [r6, #24]
 800b502:	b913      	cbnz	r3, 800b50a <__sfp+0x16>
 800b504:	4630      	mov	r0, r6
 800b506:	f7ff ffbd 	bl	800b484 <__sinit>
 800b50a:	3648      	adds	r6, #72	; 0x48
 800b50c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b510:	3b01      	subs	r3, #1
 800b512:	d503      	bpl.n	800b51c <__sfp+0x28>
 800b514:	6833      	ldr	r3, [r6, #0]
 800b516:	b30b      	cbz	r3, 800b55c <__sfp+0x68>
 800b518:	6836      	ldr	r6, [r6, #0]
 800b51a:	e7f7      	b.n	800b50c <__sfp+0x18>
 800b51c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b520:	b9d5      	cbnz	r5, 800b558 <__sfp+0x64>
 800b522:	4b16      	ldr	r3, [pc, #88]	; (800b57c <__sfp+0x88>)
 800b524:	60e3      	str	r3, [r4, #12]
 800b526:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b52a:	6665      	str	r5, [r4, #100]	; 0x64
 800b52c:	f000 f847 	bl	800b5be <__retarget_lock_init_recursive>
 800b530:	f7ff ff96 	bl	800b460 <__sfp_lock_release>
 800b534:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b538:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b53c:	6025      	str	r5, [r4, #0]
 800b53e:	61a5      	str	r5, [r4, #24]
 800b540:	2208      	movs	r2, #8
 800b542:	4629      	mov	r1, r5
 800b544:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b548:	f7ff fdb4 	bl	800b0b4 <memset>
 800b54c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b550:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b554:	4620      	mov	r0, r4
 800b556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b558:	3468      	adds	r4, #104	; 0x68
 800b55a:	e7d9      	b.n	800b510 <__sfp+0x1c>
 800b55c:	2104      	movs	r1, #4
 800b55e:	4638      	mov	r0, r7
 800b560:	f7ff ff62 	bl	800b428 <__sfmoreglue>
 800b564:	4604      	mov	r4, r0
 800b566:	6030      	str	r0, [r6, #0]
 800b568:	2800      	cmp	r0, #0
 800b56a:	d1d5      	bne.n	800b518 <__sfp+0x24>
 800b56c:	f7ff ff78 	bl	800b460 <__sfp_lock_release>
 800b570:	230c      	movs	r3, #12
 800b572:	603b      	str	r3, [r7, #0]
 800b574:	e7ee      	b.n	800b554 <__sfp+0x60>
 800b576:	bf00      	nop
 800b578:	0801ed74 	.word	0x0801ed74
 800b57c:	ffff0001 	.word	0xffff0001

0800b580 <_fwalk_reent>:
 800b580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b584:	4606      	mov	r6, r0
 800b586:	4688      	mov	r8, r1
 800b588:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b58c:	2700      	movs	r7, #0
 800b58e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b592:	f1b9 0901 	subs.w	r9, r9, #1
 800b596:	d505      	bpl.n	800b5a4 <_fwalk_reent+0x24>
 800b598:	6824      	ldr	r4, [r4, #0]
 800b59a:	2c00      	cmp	r4, #0
 800b59c:	d1f7      	bne.n	800b58e <_fwalk_reent+0xe>
 800b59e:	4638      	mov	r0, r7
 800b5a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5a4:	89ab      	ldrh	r3, [r5, #12]
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d907      	bls.n	800b5ba <_fwalk_reent+0x3a>
 800b5aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	d003      	beq.n	800b5ba <_fwalk_reent+0x3a>
 800b5b2:	4629      	mov	r1, r5
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	47c0      	blx	r8
 800b5b8:	4307      	orrs	r7, r0
 800b5ba:	3568      	adds	r5, #104	; 0x68
 800b5bc:	e7e9      	b.n	800b592 <_fwalk_reent+0x12>

0800b5be <__retarget_lock_init_recursive>:
 800b5be:	4770      	bx	lr

0800b5c0 <__retarget_lock_acquire_recursive>:
 800b5c0:	4770      	bx	lr

0800b5c2 <__retarget_lock_release_recursive>:
 800b5c2:	4770      	bx	lr

0800b5c4 <__swhatbuf_r>:
 800b5c4:	b570      	push	{r4, r5, r6, lr}
 800b5c6:	460e      	mov	r6, r1
 800b5c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5cc:	2900      	cmp	r1, #0
 800b5ce:	b096      	sub	sp, #88	; 0x58
 800b5d0:	4614      	mov	r4, r2
 800b5d2:	461d      	mov	r5, r3
 800b5d4:	da08      	bge.n	800b5e8 <__swhatbuf_r+0x24>
 800b5d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b5da:	2200      	movs	r2, #0
 800b5dc:	602a      	str	r2, [r5, #0]
 800b5de:	061a      	lsls	r2, r3, #24
 800b5e0:	d410      	bmi.n	800b604 <__swhatbuf_r+0x40>
 800b5e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5e6:	e00e      	b.n	800b606 <__swhatbuf_r+0x42>
 800b5e8:	466a      	mov	r2, sp
 800b5ea:	f000 f96f 	bl	800b8cc <_fstat_r>
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	dbf1      	blt.n	800b5d6 <__swhatbuf_r+0x12>
 800b5f2:	9a01      	ldr	r2, [sp, #4]
 800b5f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b5f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b5fc:	425a      	negs	r2, r3
 800b5fe:	415a      	adcs	r2, r3
 800b600:	602a      	str	r2, [r5, #0]
 800b602:	e7ee      	b.n	800b5e2 <__swhatbuf_r+0x1e>
 800b604:	2340      	movs	r3, #64	; 0x40
 800b606:	2000      	movs	r0, #0
 800b608:	6023      	str	r3, [r4, #0]
 800b60a:	b016      	add	sp, #88	; 0x58
 800b60c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b610 <malloc>:
 800b610:	4b02      	ldr	r3, [pc, #8]	; (800b61c <malloc+0xc>)
 800b612:	4601      	mov	r1, r0
 800b614:	6818      	ldr	r0, [r3, #0]
 800b616:	f000 b86f 	b.w	800b6f8 <_malloc_r>
 800b61a:	bf00      	nop
 800b61c:	20000048 	.word	0x20000048

0800b620 <_free_r>:
 800b620:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b622:	2900      	cmp	r1, #0
 800b624:	d044      	beq.n	800b6b0 <_free_r+0x90>
 800b626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b62a:	9001      	str	r0, [sp, #4]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f1a1 0404 	sub.w	r4, r1, #4
 800b632:	bfb8      	it	lt
 800b634:	18e4      	addlt	r4, r4, r3
 800b636:	f000 f96d 	bl	800b914 <__malloc_lock>
 800b63a:	4a1e      	ldr	r2, [pc, #120]	; (800b6b4 <_free_r+0x94>)
 800b63c:	9801      	ldr	r0, [sp, #4]
 800b63e:	6813      	ldr	r3, [r2, #0]
 800b640:	b933      	cbnz	r3, 800b650 <_free_r+0x30>
 800b642:	6063      	str	r3, [r4, #4]
 800b644:	6014      	str	r4, [r2, #0]
 800b646:	b003      	add	sp, #12
 800b648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b64c:	f000 b968 	b.w	800b920 <__malloc_unlock>
 800b650:	42a3      	cmp	r3, r4
 800b652:	d908      	bls.n	800b666 <_free_r+0x46>
 800b654:	6825      	ldr	r5, [r4, #0]
 800b656:	1961      	adds	r1, r4, r5
 800b658:	428b      	cmp	r3, r1
 800b65a:	bf01      	itttt	eq
 800b65c:	6819      	ldreq	r1, [r3, #0]
 800b65e:	685b      	ldreq	r3, [r3, #4]
 800b660:	1949      	addeq	r1, r1, r5
 800b662:	6021      	streq	r1, [r4, #0]
 800b664:	e7ed      	b.n	800b642 <_free_r+0x22>
 800b666:	461a      	mov	r2, r3
 800b668:	685b      	ldr	r3, [r3, #4]
 800b66a:	b10b      	cbz	r3, 800b670 <_free_r+0x50>
 800b66c:	42a3      	cmp	r3, r4
 800b66e:	d9fa      	bls.n	800b666 <_free_r+0x46>
 800b670:	6811      	ldr	r1, [r2, #0]
 800b672:	1855      	adds	r5, r2, r1
 800b674:	42a5      	cmp	r5, r4
 800b676:	d10b      	bne.n	800b690 <_free_r+0x70>
 800b678:	6824      	ldr	r4, [r4, #0]
 800b67a:	4421      	add	r1, r4
 800b67c:	1854      	adds	r4, r2, r1
 800b67e:	42a3      	cmp	r3, r4
 800b680:	6011      	str	r1, [r2, #0]
 800b682:	d1e0      	bne.n	800b646 <_free_r+0x26>
 800b684:	681c      	ldr	r4, [r3, #0]
 800b686:	685b      	ldr	r3, [r3, #4]
 800b688:	6053      	str	r3, [r2, #4]
 800b68a:	4421      	add	r1, r4
 800b68c:	6011      	str	r1, [r2, #0]
 800b68e:	e7da      	b.n	800b646 <_free_r+0x26>
 800b690:	d902      	bls.n	800b698 <_free_r+0x78>
 800b692:	230c      	movs	r3, #12
 800b694:	6003      	str	r3, [r0, #0]
 800b696:	e7d6      	b.n	800b646 <_free_r+0x26>
 800b698:	6825      	ldr	r5, [r4, #0]
 800b69a:	1961      	adds	r1, r4, r5
 800b69c:	428b      	cmp	r3, r1
 800b69e:	bf04      	itt	eq
 800b6a0:	6819      	ldreq	r1, [r3, #0]
 800b6a2:	685b      	ldreq	r3, [r3, #4]
 800b6a4:	6063      	str	r3, [r4, #4]
 800b6a6:	bf04      	itt	eq
 800b6a8:	1949      	addeq	r1, r1, r5
 800b6aa:	6021      	streq	r1, [r4, #0]
 800b6ac:	6054      	str	r4, [r2, #4]
 800b6ae:	e7ca      	b.n	800b646 <_free_r+0x26>
 800b6b0:	b003      	add	sp, #12
 800b6b2:	bd30      	pop	{r4, r5, pc}
 800b6b4:	200006cc 	.word	0x200006cc

0800b6b8 <sbrk_aligned>:
 800b6b8:	b570      	push	{r4, r5, r6, lr}
 800b6ba:	4e0e      	ldr	r6, [pc, #56]	; (800b6f4 <sbrk_aligned+0x3c>)
 800b6bc:	460c      	mov	r4, r1
 800b6be:	6831      	ldr	r1, [r6, #0]
 800b6c0:	4605      	mov	r5, r0
 800b6c2:	b911      	cbnz	r1, 800b6ca <sbrk_aligned+0x12>
 800b6c4:	f000 f88c 	bl	800b7e0 <_sbrk_r>
 800b6c8:	6030      	str	r0, [r6, #0]
 800b6ca:	4621      	mov	r1, r4
 800b6cc:	4628      	mov	r0, r5
 800b6ce:	f000 f887 	bl	800b7e0 <_sbrk_r>
 800b6d2:	1c43      	adds	r3, r0, #1
 800b6d4:	d00a      	beq.n	800b6ec <sbrk_aligned+0x34>
 800b6d6:	1cc4      	adds	r4, r0, #3
 800b6d8:	f024 0403 	bic.w	r4, r4, #3
 800b6dc:	42a0      	cmp	r0, r4
 800b6de:	d007      	beq.n	800b6f0 <sbrk_aligned+0x38>
 800b6e0:	1a21      	subs	r1, r4, r0
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	f000 f87c 	bl	800b7e0 <_sbrk_r>
 800b6e8:	3001      	adds	r0, #1
 800b6ea:	d101      	bne.n	800b6f0 <sbrk_aligned+0x38>
 800b6ec:	f04f 34ff 	mov.w	r4, #4294967295
 800b6f0:	4620      	mov	r0, r4
 800b6f2:	bd70      	pop	{r4, r5, r6, pc}
 800b6f4:	200006d0 	.word	0x200006d0

0800b6f8 <_malloc_r>:
 800b6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6fc:	1ccd      	adds	r5, r1, #3
 800b6fe:	f025 0503 	bic.w	r5, r5, #3
 800b702:	3508      	adds	r5, #8
 800b704:	2d0c      	cmp	r5, #12
 800b706:	bf38      	it	cc
 800b708:	250c      	movcc	r5, #12
 800b70a:	2d00      	cmp	r5, #0
 800b70c:	4607      	mov	r7, r0
 800b70e:	db01      	blt.n	800b714 <_malloc_r+0x1c>
 800b710:	42a9      	cmp	r1, r5
 800b712:	d905      	bls.n	800b720 <_malloc_r+0x28>
 800b714:	230c      	movs	r3, #12
 800b716:	603b      	str	r3, [r7, #0]
 800b718:	2600      	movs	r6, #0
 800b71a:	4630      	mov	r0, r6
 800b71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b720:	4e2e      	ldr	r6, [pc, #184]	; (800b7dc <_malloc_r+0xe4>)
 800b722:	f000 f8f7 	bl	800b914 <__malloc_lock>
 800b726:	6833      	ldr	r3, [r6, #0]
 800b728:	461c      	mov	r4, r3
 800b72a:	bb34      	cbnz	r4, 800b77a <_malloc_r+0x82>
 800b72c:	4629      	mov	r1, r5
 800b72e:	4638      	mov	r0, r7
 800b730:	f7ff ffc2 	bl	800b6b8 <sbrk_aligned>
 800b734:	1c43      	adds	r3, r0, #1
 800b736:	4604      	mov	r4, r0
 800b738:	d14d      	bne.n	800b7d6 <_malloc_r+0xde>
 800b73a:	6834      	ldr	r4, [r6, #0]
 800b73c:	4626      	mov	r6, r4
 800b73e:	2e00      	cmp	r6, #0
 800b740:	d140      	bne.n	800b7c4 <_malloc_r+0xcc>
 800b742:	6823      	ldr	r3, [r4, #0]
 800b744:	4631      	mov	r1, r6
 800b746:	4638      	mov	r0, r7
 800b748:	eb04 0803 	add.w	r8, r4, r3
 800b74c:	f000 f848 	bl	800b7e0 <_sbrk_r>
 800b750:	4580      	cmp	r8, r0
 800b752:	d13a      	bne.n	800b7ca <_malloc_r+0xd2>
 800b754:	6821      	ldr	r1, [r4, #0]
 800b756:	3503      	adds	r5, #3
 800b758:	1a6d      	subs	r5, r5, r1
 800b75a:	f025 0503 	bic.w	r5, r5, #3
 800b75e:	3508      	adds	r5, #8
 800b760:	2d0c      	cmp	r5, #12
 800b762:	bf38      	it	cc
 800b764:	250c      	movcc	r5, #12
 800b766:	4629      	mov	r1, r5
 800b768:	4638      	mov	r0, r7
 800b76a:	f7ff ffa5 	bl	800b6b8 <sbrk_aligned>
 800b76e:	3001      	adds	r0, #1
 800b770:	d02b      	beq.n	800b7ca <_malloc_r+0xd2>
 800b772:	6823      	ldr	r3, [r4, #0]
 800b774:	442b      	add	r3, r5
 800b776:	6023      	str	r3, [r4, #0]
 800b778:	e00e      	b.n	800b798 <_malloc_r+0xa0>
 800b77a:	6822      	ldr	r2, [r4, #0]
 800b77c:	1b52      	subs	r2, r2, r5
 800b77e:	d41e      	bmi.n	800b7be <_malloc_r+0xc6>
 800b780:	2a0b      	cmp	r2, #11
 800b782:	d916      	bls.n	800b7b2 <_malloc_r+0xba>
 800b784:	1961      	adds	r1, r4, r5
 800b786:	42a3      	cmp	r3, r4
 800b788:	6025      	str	r5, [r4, #0]
 800b78a:	bf18      	it	ne
 800b78c:	6059      	strne	r1, [r3, #4]
 800b78e:	6863      	ldr	r3, [r4, #4]
 800b790:	bf08      	it	eq
 800b792:	6031      	streq	r1, [r6, #0]
 800b794:	5162      	str	r2, [r4, r5]
 800b796:	604b      	str	r3, [r1, #4]
 800b798:	4638      	mov	r0, r7
 800b79a:	f104 060b 	add.w	r6, r4, #11
 800b79e:	f000 f8bf 	bl	800b920 <__malloc_unlock>
 800b7a2:	f026 0607 	bic.w	r6, r6, #7
 800b7a6:	1d23      	adds	r3, r4, #4
 800b7a8:	1af2      	subs	r2, r6, r3
 800b7aa:	d0b6      	beq.n	800b71a <_malloc_r+0x22>
 800b7ac:	1b9b      	subs	r3, r3, r6
 800b7ae:	50a3      	str	r3, [r4, r2]
 800b7b0:	e7b3      	b.n	800b71a <_malloc_r+0x22>
 800b7b2:	6862      	ldr	r2, [r4, #4]
 800b7b4:	42a3      	cmp	r3, r4
 800b7b6:	bf0c      	ite	eq
 800b7b8:	6032      	streq	r2, [r6, #0]
 800b7ba:	605a      	strne	r2, [r3, #4]
 800b7bc:	e7ec      	b.n	800b798 <_malloc_r+0xa0>
 800b7be:	4623      	mov	r3, r4
 800b7c0:	6864      	ldr	r4, [r4, #4]
 800b7c2:	e7b2      	b.n	800b72a <_malloc_r+0x32>
 800b7c4:	4634      	mov	r4, r6
 800b7c6:	6876      	ldr	r6, [r6, #4]
 800b7c8:	e7b9      	b.n	800b73e <_malloc_r+0x46>
 800b7ca:	230c      	movs	r3, #12
 800b7cc:	603b      	str	r3, [r7, #0]
 800b7ce:	4638      	mov	r0, r7
 800b7d0:	f000 f8a6 	bl	800b920 <__malloc_unlock>
 800b7d4:	e7a1      	b.n	800b71a <_malloc_r+0x22>
 800b7d6:	6025      	str	r5, [r4, #0]
 800b7d8:	e7de      	b.n	800b798 <_malloc_r+0xa0>
 800b7da:	bf00      	nop
 800b7dc:	200006cc 	.word	0x200006cc

0800b7e0 <_sbrk_r>:
 800b7e0:	b538      	push	{r3, r4, r5, lr}
 800b7e2:	4d06      	ldr	r5, [pc, #24]	; (800b7fc <_sbrk_r+0x1c>)
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	4608      	mov	r0, r1
 800b7ea:	602b      	str	r3, [r5, #0]
 800b7ec:	f7f7 f99e 	bl	8002b2c <_sbrk>
 800b7f0:	1c43      	adds	r3, r0, #1
 800b7f2:	d102      	bne.n	800b7fa <_sbrk_r+0x1a>
 800b7f4:	682b      	ldr	r3, [r5, #0]
 800b7f6:	b103      	cbz	r3, 800b7fa <_sbrk_r+0x1a>
 800b7f8:	6023      	str	r3, [r4, #0]
 800b7fa:	bd38      	pop	{r3, r4, r5, pc}
 800b7fc:	200006d4 	.word	0x200006d4

0800b800 <__sread>:
 800b800:	b510      	push	{r4, lr}
 800b802:	460c      	mov	r4, r1
 800b804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b808:	f000 f890 	bl	800b92c <_read_r>
 800b80c:	2800      	cmp	r0, #0
 800b80e:	bfab      	itete	ge
 800b810:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b812:	89a3      	ldrhlt	r3, [r4, #12]
 800b814:	181b      	addge	r3, r3, r0
 800b816:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b81a:	bfac      	ite	ge
 800b81c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b81e:	81a3      	strhlt	r3, [r4, #12]
 800b820:	bd10      	pop	{r4, pc}

0800b822 <__swrite>:
 800b822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b826:	461f      	mov	r7, r3
 800b828:	898b      	ldrh	r3, [r1, #12]
 800b82a:	05db      	lsls	r3, r3, #23
 800b82c:	4605      	mov	r5, r0
 800b82e:	460c      	mov	r4, r1
 800b830:	4616      	mov	r6, r2
 800b832:	d505      	bpl.n	800b840 <__swrite+0x1e>
 800b834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b838:	2302      	movs	r3, #2
 800b83a:	2200      	movs	r2, #0
 800b83c:	f000 f858 	bl	800b8f0 <_lseek_r>
 800b840:	89a3      	ldrh	r3, [r4, #12]
 800b842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b846:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b84a:	81a3      	strh	r3, [r4, #12]
 800b84c:	4632      	mov	r2, r6
 800b84e:	463b      	mov	r3, r7
 800b850:	4628      	mov	r0, r5
 800b852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b856:	f000 b817 	b.w	800b888 <_write_r>

0800b85a <__sseek>:
 800b85a:	b510      	push	{r4, lr}
 800b85c:	460c      	mov	r4, r1
 800b85e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b862:	f000 f845 	bl	800b8f0 <_lseek_r>
 800b866:	1c43      	adds	r3, r0, #1
 800b868:	89a3      	ldrh	r3, [r4, #12]
 800b86a:	bf15      	itete	ne
 800b86c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b86e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b872:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b876:	81a3      	strheq	r3, [r4, #12]
 800b878:	bf18      	it	ne
 800b87a:	81a3      	strhne	r3, [r4, #12]
 800b87c:	bd10      	pop	{r4, pc}

0800b87e <__sclose>:
 800b87e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b882:	f000 b813 	b.w	800b8ac <_close_r>
	...

0800b888 <_write_r>:
 800b888:	b538      	push	{r3, r4, r5, lr}
 800b88a:	4d07      	ldr	r5, [pc, #28]	; (800b8a8 <_write_r+0x20>)
 800b88c:	4604      	mov	r4, r0
 800b88e:	4608      	mov	r0, r1
 800b890:	4611      	mov	r1, r2
 800b892:	2200      	movs	r2, #0
 800b894:	602a      	str	r2, [r5, #0]
 800b896:	461a      	mov	r2, r3
 800b898:	f7f5 fb66 	bl	8000f68 <_write>
 800b89c:	1c43      	adds	r3, r0, #1
 800b89e:	d102      	bne.n	800b8a6 <_write_r+0x1e>
 800b8a0:	682b      	ldr	r3, [r5, #0]
 800b8a2:	b103      	cbz	r3, 800b8a6 <_write_r+0x1e>
 800b8a4:	6023      	str	r3, [r4, #0]
 800b8a6:	bd38      	pop	{r3, r4, r5, pc}
 800b8a8:	200006d4 	.word	0x200006d4

0800b8ac <_close_r>:
 800b8ac:	b538      	push	{r3, r4, r5, lr}
 800b8ae:	4d06      	ldr	r5, [pc, #24]	; (800b8c8 <_close_r+0x1c>)
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	4604      	mov	r4, r0
 800b8b4:	4608      	mov	r0, r1
 800b8b6:	602b      	str	r3, [r5, #0]
 800b8b8:	f7f7 f90f 	bl	8002ada <_close>
 800b8bc:	1c43      	adds	r3, r0, #1
 800b8be:	d102      	bne.n	800b8c6 <_close_r+0x1a>
 800b8c0:	682b      	ldr	r3, [r5, #0]
 800b8c2:	b103      	cbz	r3, 800b8c6 <_close_r+0x1a>
 800b8c4:	6023      	str	r3, [r4, #0]
 800b8c6:	bd38      	pop	{r3, r4, r5, pc}
 800b8c8:	200006d4 	.word	0x200006d4

0800b8cc <_fstat_r>:
 800b8cc:	b538      	push	{r3, r4, r5, lr}
 800b8ce:	4d07      	ldr	r5, [pc, #28]	; (800b8ec <_fstat_r+0x20>)
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	4604      	mov	r4, r0
 800b8d4:	4608      	mov	r0, r1
 800b8d6:	4611      	mov	r1, r2
 800b8d8:	602b      	str	r3, [r5, #0]
 800b8da:	f7f7 f90a 	bl	8002af2 <_fstat>
 800b8de:	1c43      	adds	r3, r0, #1
 800b8e0:	d102      	bne.n	800b8e8 <_fstat_r+0x1c>
 800b8e2:	682b      	ldr	r3, [r5, #0]
 800b8e4:	b103      	cbz	r3, 800b8e8 <_fstat_r+0x1c>
 800b8e6:	6023      	str	r3, [r4, #0]
 800b8e8:	bd38      	pop	{r3, r4, r5, pc}
 800b8ea:	bf00      	nop
 800b8ec:	200006d4 	.word	0x200006d4

0800b8f0 <_lseek_r>:
 800b8f0:	b538      	push	{r3, r4, r5, lr}
 800b8f2:	4d07      	ldr	r5, [pc, #28]	; (800b910 <_lseek_r+0x20>)
 800b8f4:	4604      	mov	r4, r0
 800b8f6:	4608      	mov	r0, r1
 800b8f8:	4611      	mov	r1, r2
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	602a      	str	r2, [r5, #0]
 800b8fe:	461a      	mov	r2, r3
 800b900:	f7f7 f907 	bl	8002b12 <_lseek>
 800b904:	1c43      	adds	r3, r0, #1
 800b906:	d102      	bne.n	800b90e <_lseek_r+0x1e>
 800b908:	682b      	ldr	r3, [r5, #0]
 800b90a:	b103      	cbz	r3, 800b90e <_lseek_r+0x1e>
 800b90c:	6023      	str	r3, [r4, #0]
 800b90e:	bd38      	pop	{r3, r4, r5, pc}
 800b910:	200006d4 	.word	0x200006d4

0800b914 <__malloc_lock>:
 800b914:	4801      	ldr	r0, [pc, #4]	; (800b91c <__malloc_lock+0x8>)
 800b916:	f7ff be53 	b.w	800b5c0 <__retarget_lock_acquire_recursive>
 800b91a:	bf00      	nop
 800b91c:	200006c8 	.word	0x200006c8

0800b920 <__malloc_unlock>:
 800b920:	4801      	ldr	r0, [pc, #4]	; (800b928 <__malloc_unlock+0x8>)
 800b922:	f7ff be4e 	b.w	800b5c2 <__retarget_lock_release_recursive>
 800b926:	bf00      	nop
 800b928:	200006c8 	.word	0x200006c8

0800b92c <_read_r>:
 800b92c:	b538      	push	{r3, r4, r5, lr}
 800b92e:	4d07      	ldr	r5, [pc, #28]	; (800b94c <_read_r+0x20>)
 800b930:	4604      	mov	r4, r0
 800b932:	4608      	mov	r0, r1
 800b934:	4611      	mov	r1, r2
 800b936:	2200      	movs	r2, #0
 800b938:	602a      	str	r2, [r5, #0]
 800b93a:	461a      	mov	r2, r3
 800b93c:	f7f7 f8b0 	bl	8002aa0 <_read>
 800b940:	1c43      	adds	r3, r0, #1
 800b942:	d102      	bne.n	800b94a <_read_r+0x1e>
 800b944:	682b      	ldr	r3, [r5, #0]
 800b946:	b103      	cbz	r3, 800b94a <_read_r+0x1e>
 800b948:	6023      	str	r3, [r4, #0]
 800b94a:	bd38      	pop	{r3, r4, r5, pc}
 800b94c:	200006d4 	.word	0x200006d4

0800b950 <_init>:
 800b950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b952:	bf00      	nop
 800b954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b956:	bc08      	pop	{r3}
 800b958:	469e      	mov	lr, r3
 800b95a:	4770      	bx	lr

0800b95c <_fini>:
 800b95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b95e:	bf00      	nop
 800b960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b962:	bc08      	pop	{r3}
 800b964:	469e      	mov	lr, r3
 800b966:	4770      	bx	lr
