Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_master_0.ip --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_master_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_master_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/annagu/SM72/qii24.1b115_fgi/emif/bts_lpddr4/ip/q_sys/q_sys_master_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: q_sys_master_0: "Transforming system: q_sys_master_0"
Info: q_sys_master_0: "Naming system components in system: q_sys_master_0"
Info: q_sys_master_0: "Processing generation queue"
Info: q_sys_master_0: "Generating: q_sys_master_0"
Info: q_sys_master_0: "Generating: q_sys_master_0_altera_jtag_avalon_master_191_3zppvky"
Info: q_sys_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: q_sys_master_0: "Generating: q_sys_master_0_timing_adapter_1940_5ju4ddy"
Info: q_sys_master_0: "Generating: q_sys_master_0_altera_avalon_sc_fifo_1932_5j7ufsq"
Info: q_sys_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: q_sys_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: q_sys_master_0: "Generating: altera_avalon_packets_to_master"
Info: q_sys_master_0: "Generating: q_sys_master_0_channel_adapter_1921_5wnzrci"
Info: q_sys_master_0: "Generating: q_sys_master_0_channel_adapter_1921_fkajlia"
Info: q_sys_master_0: "Generating: altera_reset_controller"
Info: q_sys_master_0: Done "q_sys_master_0" with 11 modules, 24 files
Info: Finished: Create HDL design files for synthesis
