[![Build Status](https://travis-ci.org/taichi-ishitani/rgen.svg?branch=master)](https://travis-ci.org/taichi-ishitani/rgen)
[![Code Climate](https://codeclimate.com/github/taichi-ishitani/rgen/badges/gpa.svg)](https://codeclimate.com/github/taichi-ishitani/rgen)
[![Test Coverage](https://codeclimate.com/github/taichi-ishitani/rgen/badges/coverage.svg)](https://codeclimate.com/github/taichi-ishitani/rgen/coverage)
[![Gitter](https://badges.gitter.im/taichi-ishitani/rgen.svg)](https://gitter.im/taichi-ishitani/rgen?utm_source=badge&utm_medium=badge&utm_campaign=pr-badge)

# RgGen

RgGen is a code generation tool for SoC designers. You can automatically generate soruce code for control registers in a SoC design, e.g. RTL, UVM RAL model, from its register map document. You can also customize RgGen, so you can build your specific generation tool.

## Installation

TODO: Write installation command here

## Usage

TODO: Write usage instructions here

## Development

After checking out the repo, run `bin/setup` to install dependencies. Then, run `rake spec` to run the tests.

To install this gem onto your local machine, run `bundle exec rake install`. To release a new version, update the version number in `version.rb`, and then run `bundle exec rake release`, which will create a git tag for the version, push git commits and tags, and push the `.gem` file to [rubygems.org](https://rubygems.org).

## Contributing

Bug reports and pull requests are welcome on GitHub at https://github.com/taichi-ishitani/rgen. This project is intended to be a safe, welcoming space for collaboration, and contributors are expected to adhere to the [Contributor Covenant](http://contributor-covenant.org) code of conduct.


## License

Copyright &copy; 2015 [Taichi Ishitani](mailto:taichi730@jf6.so-net.ne.jp).
RGen is available as open source under the terms of the [MIT License](LICENSE.txt).
