// Seed: 2695115809
module module_0 (
    output wor id_0,
    output tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    output supply1 id_6,
    input wand id_7
);
  wand id_9;
  wire id_10;
  supply1 id_11 = id_9;
  wire id_12;
  assign id_9 = 1'h0;
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input tri1 id_5
    , id_39,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    input wor id_11,
    input tri id_12,
    output uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input tri0 id_16,
    input wire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input wand id_20,
    input supply1 id_21,
    input tri1 id_22,
    input wor id_23,
    output supply1 id_24,
    output supply0 id_25,
    input tri0 id_26,
    output supply1 id_27,
    output tri0 id_28,
    input tri id_29,
    input tri1 id_30,
    input tri0 id_31,
    input uwire id_32,
    output tri1 id_33,
    input tri0 id_34,
    input wire id_35,
    input wire id_36
    , id_40,
    output wand id_37
);
  if (1 + id_17) begin
    assign id_3 = 1;
  end else begin
    wire id_41;
  end
  module_0(
      id_40, id_33, id_13, id_35, id_39, id_10, id_1, id_21
  );
  assign id_24 = id_40;
  assign id_0  = 1;
  wire id_42;
endmodule
