// Seed: 3837049018
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4,
    input wand id_5
);
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      if (1) begin : LABEL_0
        id_4 = 1;
      end
    end else disable id_7;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1
    , id_15,
    inout wor id_2,
    output wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    output supply0 id_8,
    inout supply0 id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wire id_12,
    output uwire id_13
);
  wire id_16;
  wire id_17;
  logic [7:0] id_18;
  assign id_13 = id_18[1];
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6,
      id_2,
      id_2,
      id_12
  );
  assign modCall_1.type_1 = 0;
endmodule
