/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [28:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  reg [5:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  reg [7:0] celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z[12] | celloutsig_0_4z[6]);
  assign celloutsig_0_3z = ~in_data[6];
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[142]) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((in_data[148] | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_1_2z = in_data[143] | celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_13z[6] | celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_11z | celloutsig_1_17z[8];
  assign celloutsig_0_29z = celloutsig_0_8z[1] | celloutsig_0_0z[12];
  assign celloutsig_1_7z = ~(celloutsig_1_0z ^ celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_0z ^ celloutsig_1_8z);
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_3z } / { 1'h1, in_data[104:99], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_16z } >= { celloutsig_0_26z, celloutsig_0_4z[8:4], celloutsig_0_4z[8:5] };
  assign celloutsig_1_0z = in_data[164:136] >= in_data[182:154];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } >= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_12z = { in_data[161:155], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } >= { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_9z[0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z } >= { celloutsig_1_5z[1], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z[8:4], celloutsig_0_4z[8:5] } > { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z[8:4], celloutsig_0_4z[8:5] };
  assign celloutsig_1_11z = in_data[101:97] != { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_8z } != { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_1z = in_data[44:41] != celloutsig_0_0z[3:0];
  assign celloutsig_0_18z = { celloutsig_0_13z[3:2], in_data[6] } != { celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_12z[6:2], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_1z } != celloutsig_0_0z[10:0];
  assign celloutsig_0_41z = ~ { celloutsig_0_28z[1], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_34z };
  assign celloutsig_0_12z = ~ celloutsig_0_9z;
  assign celloutsig_0_26z = ~ { celloutsig_0_13z[5:3], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_16z, in_data[6] };
  assign celloutsig_0_40z = | { celloutsig_0_4z[6:5], celloutsig_0_11z };
  assign celloutsig_0_5z = | celloutsig_0_0z[26:13];
  assign celloutsig_1_4z = ~^ { in_data[189:184], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } << in_data[124:122];
  assign celloutsig_1_17z = { celloutsig_1_14z[6:3], celloutsig_1_14z[3], celloutsig_1_14z[3], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z } >> { celloutsig_1_13z[7:2], celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_28z = in_data[51:48] >>> { celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_16z = celloutsig_0_12z[4:0] ~^ { celloutsig_0_2z[3:0], celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 29'h00000000;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[45:17];
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_8z = in_data[66:59];
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_9z = in_data[83:75];
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_13z = celloutsig_0_9z[6:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_13z[2], celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_2z = in_data[9:5];
  assign { celloutsig_0_4z[4], celloutsig_0_4z[8:5] } = ~ celloutsig_0_2z;
  assign { celloutsig_1_14z[6:5], celloutsig_1_14z[3], celloutsig_1_14z[0], celloutsig_1_14z[4] } = ~ { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z[3:0] = celloutsig_0_4z[8:5];
  assign celloutsig_1_14z[2:1] = { celloutsig_1_14z[3], celloutsig_1_14z[3] };
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
