INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A5T1/A5T1.srcs/sources_1/new/shift_register_74194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_74194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A5T1/A5T1.srcs/sources_1/new/sp_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A5T1/A5T1.srcs/sim_1/new/sp_converter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_converter_tb
