# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# Date created = 22:27:50  February 21, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		max10_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C6GES
set_global_assignment -name TOP_LEVEL_ENTITY SpdifTop
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:27:50  FEBRUARY 21, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan

set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 1A
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 1B
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 2
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 3
set_global_assignment -name IOBANK_VCCIO 2.5V -section_id 4
set_global_assignment -name IOBANK_VCCIO 1.5V -section_id 5
set_global_assignment -name IOBANK_VCCIO 1.5V -section_id 6
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 7
set_global_assignment -name IOBANK_VCCIO 3.3V -section_id 8

set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name EXTERNAL_FLASH_FALLBACK_ADDRESS 00000000
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name INTERNAL_FLASH_UPDATE_MODE "SINGLE IMAGE WITH ERAM"
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ENABLE_SIGNALTAP ON

set_location_assignment PIN_M9 -to osc_clk_in
set_location_assignment PIN_L22 -to button

set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to osc_clk_in

#set_location_assignment PIN_C8 -to pmod_a_2
#set_location_assignment PIN_A6 -to pmod_a_3
#set_location_assignment PIN_B7 -to pmod_a_4
#set_location_assignment PIN_D8 -to pmod_a_7
#set_location_assignment PIN_A4 -to pmod_a_8
#set_location_assignment PIN_E9 -to pmod_a_10

#set_location_assignment PIN_B5 -to pmod_b_3
#set_location_assignment PIN_C4 -to pmod_b_4
#set_location_assignment PIN_A3 -to pmod_b_8
#set_location_assignment PIN_B4 -to pmod_b_9
#set_location_assignment PIN_B3 -to pmod_b_10

set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tck
set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tdi
set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tdo
set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tms
set_instance_assignment -name IO_STANDARD "1.5 V" -to button

set_location_assignment PIN_F5 -to j20_pin1
set_location_assignment PIN_E4 -to j20_pin2
set_location_assignment PIN_F4 -to j20_pin3
set_location_assignment PIN_J3 -to j20_pin4
set_location_assignment PIN_J8 -to j20_pin5
set_location_assignment PIN_G4 -to j20_pin6
set_location_assignment PIN_J9 -to j20_pin7
set_location_assignment PIN_F3 -to j20_pin8
set_location_assignment PIN_H4 -to j20_pin12
set_location_assignment PIN_G3 -to j20_pin14

set_location_assignment PIN_T20 -to led0
set_location_assignment PIN_U22 -to led1
set_location_assignment PIN_U21 -to led2
set_location_assignment PIN_AA21 -to led3
set_location_assignment PIN_AA22 -to led4

set_instance_assignment -name IO_STANDARD "1.5 V" -to led0
set_instance_assignment -name IO_STANDARD "1.5 V" -to led1
set_instance_assignment -name IO_STANDARD "1.5 V" -to led2
set_instance_assignment -name IO_STANDARD "1.5 V" -to led3
set_instance_assignment -name IO_STANDARD "1.5 V" -to led4

set_location_assignment PIN_Y19 -to uart_rxd
set_location_assignment PIN_W18 -to uart_txd

set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF

set_global_assignment -name VERILOG_FILE ../spinal/SpdifTop.v
set_global_assignment -name QIP_FILE ../altera_models/pll/pll.qip
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SIGNALTAP_FILE stp1.stp

set_location_assignment PIN_D5 -to spdif_out
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spdif_out
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top