Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 12 21:06:26 2016
| Host         : AwesomeSauce running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_control_sets_placed.rpt
| Design       : project
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           15 |
| Yes          | No                    | No                     |              99 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------------+---------------------------------------+------------------+----------------+
|       Clock Signal       |                 Enable Signal                 |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------------+---------------------------------------+------------------+----------------+
|  vga_example_inst/pclk   | kcpsm6_inst/flag_enable                       | kcpsm6_inst/internal_reset            |                1 |              2 |
|  vga_example_inst/pclk   |                                               | kcpsm6_inst/active_interrupt          |                2 |              4 |
|  vga_example_inst/pclk   |                                               | vga_example_inst/b[3]_i_1_n_0         |                1 |              4 |
|  vga_example_inst/pclk   | kcpsm6_inst/beam_reg[3][0]                    |                                       |                2 |              4 |
|  vga_example_inst/pclk   | kcpsm6_inst/qssd_reg[16][2]                   |                                       |                1 |              4 |
|  vga_example_inst/pclk   |                                               | kcpsm6_inst/internal_reset            |                3 |              6 |
|  vga_example_inst/clk_ss |                                               |                                       |                1 |              8 |
|  vga_example_inst/pclk   |                                               | software_inst/instruction[7]          |                3 |              8 |
|  vga_example_inst/pclk   |                                               | vga_example_inst/r[3]_i_1_n_0         |                2 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/E[0]                              |                                       |                2 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/endx_reg[7][0]                    |                                       |                3 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/endy_reg[7][0]                    |                                       |                2 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/leds_reg[15][0]                   |                                       |                3 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/leds_reg[15][1]                   |                                       |                3 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/qssd_reg[16][0]                   |                                       |                2 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/qssd_reg[16][1]                   |                                       |                3 |              8 |
|  vga_example_inst/pclk   | kcpsm6_inst/stay_reg[7][0]                    |                                       |                2 |              8 |
|  vga_example_inst/pclk   | vga_example_inst/my_linedraw/x[7]_i_1_n_0     |                                       |                3 |              8 |
|  vga_example_inst/pclk   | vga_example_inst/my_linedraw/y[7]_i_1_n_0     |                                       |                3 |              8 |
|  vga_example_inst/pclk   | vga_example_inst/my_timing/vcount[10]_i_1_n_0 |                                       |                6 |             11 |
|  vga_example_inst/pclk   | kcpsm6_inst/t_state_0                         | kcpsm6_inst/internal_reset            |                3 |             12 |
|  vga_example_inst/pclk   |                                               | quad_seven_seg_inst/count[14]_i_1_n_0 |                4 |             14 |
|  vga_example_inst/pclk   | kcpsm6_inst/register_enable                   |                                       |                2 |             16 |
|  vga_example_inst/pclk   | kcpsm6_inst/t_state_0                         |                                       |                2 |             16 |
|  vga_example_inst/pclk   | kcpsm6_inst/spm_enable                        |                                       |                8 |             32 |
|  vga_example_inst/pclk   |                                               |                                       |               39 |            122 |
+--------------------------+-----------------------------------------------+---------------------------------------+------------------+----------------+


