From efbfd87ece6661da6fcbdefbae2132d9d9caeba2 Mon Sep 17 00:00:00 2001
From: Vorapol Rinsatitnon <vorapol.r@pm.me>
Date: Fri, 28 Mar 2025 17:25:43 +0700
Subject: [PATCH] Workaround for dml2

---
 drivers/gpu/drm/amd/display/dc/dml2/dml2_dc_resource_mgmt.c   | 3 ---
 drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c | 1 -
 2 files changed, 4 deletions(-)

diff --git a/drivers/gpu/drm/amd/display/dc/dml2/dml2_dc_resource_mgmt.c b/drivers/gpu/drm/amd/display/dc/dml2/dml2_dc_resource_mgmt.c
index 1ed21c1b8..68ffbdb6a 100644
--- a/drivers/gpu/drm/amd/display/dc/dml2/dml2_dc_resource_mgmt.c
+++ b/drivers/gpu/drm/amd/display/dc/dml2/dml2_dc_resource_mgmt.c
@@ -681,7 +681,6 @@ static struct pipe_ctx *assign_pipes_to_plane(struct dml2_context *ctx, struct d
 	pipes_needed = mpc_factor * odm_factor;
 
 	master_pipe = find_master_pipe_of_plane(ctx, state, plane_id);
-	ASSERT(master_pipe);
 
 	pipes_assigned = find_pipes_assigned_to_plane(ctx, state, plane_id, pipes);
 
@@ -1164,8 +1163,6 @@ bool dml2_map_dc_pipes(struct dml2_context *ctx, struct dc_state *state, const s
 					scratch.mpc_info.mpc_factor = 1;
 				}
 
-				ASSERT(scratch.odm_info.odm_factor * scratch.mpc_info.mpc_factor > 0);
-
 				// Clear the pool assignment scratch (which is per plane)
 				memset(&scratch.pipe_pool, 0, sizeof(struct dc_plane_pipe_pool));
 
diff --git a/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c b/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c
index b8a34abaf..3609bab58 100644
--- a/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c
+++ b/drivers/gpu/drm/amd/display/dc/dml2/dml2_translation_helper.c
@@ -989,7 +989,6 @@ static void get_scaler_data_for_plane(const struct dc_plane_state *in, struct dc
 		}
 	}
 
-	ASSERT(i < MAX_PIPES);
 	memcpy(out, &temp_pipe->plane_res.scl_data, sizeof(*out));
 }
 
-- 
2.49.0

