// This code snippet is a function that implements a pipeline register in VERILOG

module pipeline_reg(input clk, // input clock signal
                    input [7:0] in, // input data
                    output [7:0] out // output data
                    );
 
reg [7:0] out_reg; // register to store output data
reg [7:0] in_reg; // register to store input data

// logic for storing input data into register at rising edge of clock
always @(posedge clk) begin
    in_reg <= in;
end

// logic for shifting data through the pipeline at each clock cycle
always @(posedge clk) begin
    out_reg <= in_reg;
    in_reg <= out_temp;
end

assign out = out_reg; // assign output data from register

endmodule