Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 14:45:51 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file zynq_design_wrapper_methodology_drc_routed.rpt -pb zynq_design_wrapper_methodology_drc_routed.pb -rpx zynq_design_wrapper_methodology_drc_routed.rpx
| Design       : zynq_design_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+---------+----------+------------------------------+--------+
| Rule    | Severity | Description                  | Checks |
+---------+----------+------------------------------+--------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1      |
+---------+----------+------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell zynq_design_i/registerIP_0/U0/registers[1][31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) zynq_design_i/registerIP_0/U0/registers_reg[9][25]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][26]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][27]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][28]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][29]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][2]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][30]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][31]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][3]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][4]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][5]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][6]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][7]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][8]/CLR,
zynq_design_i/registerIP_0/U0/registers_reg[9][9]/CLR
 (the first 15 of 992 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


