Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE conference on Design automation, p.40-45, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.123222]
Randal E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, Aug. 1986[doi>10.1109/TC.1986.1676819]
J. R. Burch , E. M. Clarke , K. L. McMillan , David L. Dill, Sequential circuit verification using symbolic model checking, Proceedings of the 27th ACM/IEEE conference on Design automation, p.46-51, June 24-27, 1990, Orlando, Florida, United States[doi>10.1145/123186.123223]
Kwang-Ting Cheng , Vishwani D. Agrawal, Unified Methods for VLSI Simulation and Test Generation, Kluwer Academic Publishers, Norwell, MA, 1989
CHENG, W.T. 1988. The BACK algorithm for sequential test generation. In Proceedings of the International Conference on Computer Design (ICCD-88) (Rye Brook, NY, Oct.), 66-69.
Hyunwoo Cho , Gary D. Hachtel , Fabio Somenzi, Fast Sequential ATPG Based on Implicit State Enumeration, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.67-74, October 26-30, 1991
CHO, H., et al. 1990. ATPG aspects of FSM verification. In Proceedings of the International Conference on CAD (Santa Clara, CA, Nov.), 134-137.
COUDERT, O., AND MADRE, J.-C. 1990. A unified framework for the formal verification of sequential circuits. In Proceedings of the International Conference on CAD (Nov.), 126-129.
COUDERT, O., BERTHET, C., AND MADRE, J.C. 1989. Verification of sequential machines using boolean functional vectors. In Proceedings of the IFIP International Workshop on Applied Formal Methods for Current VLSI Design (Leuven, Belgium, Nov.), 111-128.
Srinivas Devadas , Kurt Keutzer , A. S. Krishnakumar, Design Verfication and Reachability Analysis Using Algebraic Manipulation, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.250-258, October 14-16, 1991
GHOSH, A., DEVADAS, S., AND NEWTON, A. R. 1991. Test generation and verification for highly sequential circuits. IEEE Trans. Comput. Aided Des. 10, 5 (May), 652-667.
IEEE. 1987. IEEE Standard VHDL Language Reference Manual, IEEE Standard, 1076- 1987.
Jov, J-Y., ROTHWEILER, S., ERNST, R., SUTARWALA, S., AND PRABHU, A. 1989. BESTMAP: Behavioral Synthesis from C. In International Workshop on Logic Synthesis (Research Triangle Park, NC, May).
KELSEY, T. P. AND SALUJA, K. K. 1989. Fast test generation for sequential circuits. In Proceedings of the International Conference on Computer-Aided Design (Santa Clara, CA, Nov.), 354-357.
David Lee , Mihalis Yannakakis, Online minimization of transition systems (extended abstract), Proceedings of the twenty-fourth annual ACM symposium on Theory of computing, p.264-274, May 04-06, 1992, Victoria, British Columbia, Canada[doi>10.1145/129712.129738]
MA, H-K. T., DEVADAS, S., NEWTON, A. R., AND SANGIOVANNI-VINCENTELLI, A. 1988. Test generation for sequential circuits. IEEE Trans. Comput. Aided Des. (Oct.), 1081-1093.
Edward F. Moore, Sequential Machines: Selected Papers, Addison-Wesley Longman Ltd., Essex, UK, 1964
Thomas Niermann , Janak H. Patel, HITEC: a test generation package for sequential circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
POMERANZ, I. AND REDDY, S.M. 1991. Test generation for synchronous sequential circuits using multiple observation times. In Fault-Tolerant Computing Symposium (Montreal, June).
TOUATI, H. J., SARVOJ, H., LIN, B., BRAYTON, R. K., AND SANGIOVANNI-VINCENTILLI, A. 1990. Implicit state enumeration of finite state machines using BDDs. In Proceedings of the International Conference on CAD (Nov.), 130-133.
