ERROR: [XSIM 43-3978] First word "<?xml" is not one of keywords vhdl or verilog or sv.
ERROR: [XSIM 43-3217] Monocycle_CPU.xpr (line 1): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
