$date
  Tue Sep 16 19:20:23 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_tb $end
$var reg 16 ! entrada1[15:0] $end
$var reg 16 " entrada2[15:0] $end
$var reg 1 # soma $end
$var reg 1 $ sub $end
$var reg 1 % mul $end
$var reg 1 & sel_and $end
$var reg 16 ' saida[15:0] $end
$var reg 1 ( flag1 $end
$var reg 1 ) flag2 $end
$var reg 1 * flag3 $end
$scope module uut $end
$var reg 16 + entrada1[15:0] $end
$var reg 16 , entrada2[15:0] $end
$var reg 1 - soma $end
$var reg 1 . sub $end
$var reg 1 / mul $end
$var reg 1 0 sel_and $end
$var reg 16 1 saida[15:0] $end
$var reg 1 2 flag1 $end
$var reg 1 3 flag2 $end
$var reg 1 4 flag3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000011 !
b0000000000000010 "
1#
0$
0%
0&
b0000000000000101 '
U(
U)
U*
b0000000000000011 +
b0000000000000010 ,
1-
0.
0/
00
b0000000000000101 1
U2
U3
U4
#100000000
0#
1$
b0000000000000001 '
0-
1.
b0000000000000001 1
#300000000
0$
b0000000000000000 '
0.
b0000000000000000 1
#400000000
1%
b0000000000000110 '
1/
b0000000000000110 1
#500000000
b0000000011111111 !
b0000111100001111 "
0%
1&
b0000000000001111 '
b0000000011111111 +
b0000111100001111 ,
0/
10
b0000000000001111 1
#600000000
0&
b0000000000000000 '
00
b0000000000000000 1
