;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, @-20
	SUB 100, 9
	DJN 210, 36
	SLT @8, 2
	SPL 0, -290
	MOV -1, <-20
	SUB <121, 103
	SUB 100, 9
	SPL 980, 113
	ADD 280, 730
	ADD 280, 730
	SUB @121, 106
	DJN -8, @-20
	SUB -207, <-120
	MOV -1, <-20
	SUB @127, @106
	DJN -1, @-30
	ADD #270, <1
	SUB #270, <1
	SUB 12, @10
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	CMP 400, 839
	CMP @121, 106
	MOV @-127, 0
	ADD 210, 60
	SUB 210, 60
	SUB @128, -173
	SUB @128, -173
	CMP 400, 839
	SUB 12, @10
	DJN -1, @-30
	JMZ 210, 60
	ADD 210, 60
	MOV 20, @12
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	ADD 0, @22
	SUB @0, @2
	MOV -7, <-20
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
