#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 14 10:08:42 2019
# Process ID: 5112
# Current directory: D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9176 D:\xilinx_data\xilinx\AX7020_2017\course_s2_sdk\16_ov5640_single\ov5640_single.xpr
# Log file: D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/vivado.log
# Journal file: D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.xpr
INFO: [Project 1-313] Project file moved from 'D:/update7020/15_ov5640_single' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_alinx_ov5640_0_0
system_axi_mem_intercon_0
system_axi_vdma_0_0
system_v_tc_0_0
system_axi_vdma_1_0
system_auto_pc_0
system_processing_system7_0_axi_periph_0
system_v_axi4s_vid_out_0_0
system_rst_processing_system7_0_100M_0
system_rst_processing_system7_0_150M_0
system_xlconstant_1_0
system_axis_subset_converter_0_1
system_xbar_1
system_xbar_0
system_axi_gpio_0_0
system_auto_pc_1

INFO: [Project 1-230] Project 'ov5640_single.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 814.762 ; gain = 215.539
update_compile_order -fileset sources_1
open_bd_design {D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd}
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd>
launch_sdk -workspace D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 08:14:23 2019...
