// Seed: 1195598868
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign id_5 = ~id_6;
  assign id_6 = 1;
  assign id_2 = 1;
  assign module_1.id_9 = 0;
  wire id_7;
endmodule
module module_1;
  uwire id_1;
  wire  id_2;
  generate
    wire id_3, id_4, id_5, id_6;
    tri0 id_7;
  endgenerate
  assign id_1 = 1'h0 == 1;
  assign id_4 = 1;
  wire id_8;
  wor  id_9;
  assign id_9 = 1;
  wire id_10;
  assign id_6 = 1;
  assign id_1 = 1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9
  );
  assign id_7 = id_5;
  supply1 id_11, id_12, id_13 = 1'h0;
  id_14(
      1, id_1
  );
  wire id_15, id_16, id_17, id_18;
  wire id_19;
endmodule
