{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465331158217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465331158217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:25:57 2016 " "Processing started: Tue Jun 07 17:25:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465331158217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465331158217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Delay_audio -c Delay_audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465331158217 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1465331158715 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "board_EP4CE6.v(43) " "Verilog HDL Module Instantiation warning at board_EP4CE6.v(43): ignored dangling comma in List of Port Connections" {  } { { "board_EP4CE6.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/board_EP4CE6.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1465331158795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "freq_1M Freq_1M board_EP4CE6.v(363) " "Verilog HDL Declaration information at board_EP4CE6.v(363): object \"freq_1M\" differs only in case from object \"Freq_1M\" in the same scope" {  } { { "board_EP4CE6.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/board_EP4CE6.v" 363 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1465331158796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_ep4ce6.v 1 1 " "Found 1 design units, including 1 entities, in source file board_ep4ce6.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_EP4CE6 " "Found entity 1: board_EP4CE6" {  } { { "board_EP4CE6.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/board_EP4CE6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331158799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331158799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTE_LCD-FUNCIONAMENTO " "Found design unit 1: TESTE_LCD-FUNCIONAMENTO" {  } { { "TESTE_LCD.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/TESTE_LCD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159403 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTE_LCD " "Found entity 1: TESTE_LCD" {  } { { "TESTE_LCD.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/TESTE_LCD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_DELAY-FUNCIONAMENTO " "Found design unit 1: RESET_DELAY-FUNCIONAMENTO" {  } { { "RESET_DELAY.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/RESET_DELAY.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159405 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "RESET_DELAY.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/RESET_DELAY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CONTROLADOR-FUNCIONAMENTO " "Found design unit 1: LCD_CONTROLADOR-FUNCIONAMENTO" {  } { { "LCD_CONTROLADOR.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/LCD_CONTROLADOR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159408 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTROLADOR " "Found entity 1: LCD_CONTROLADOR" {  } { { "LCD_CONTROLADOR.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/LCD_CONTROLADOR.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_Controller-FUNCIONAMENTO " "Found design unit 1: I2C_Controller-FUNCIONAMENTO" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159410 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY7SEG-FUNCIONAMENTO " "Found design unit 1: DISPLAY7SEG-FUNCIONAMENTO" {  } { { "DISPLAY7SEG.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/DISPLAY7SEG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159413 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY7SEG " "Found entity 1: DISPLAY7SEG" {  } { { "DISPLAY7SEG.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/DISPLAY7SEG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delaycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayCounter-delayCounterInside " "Found design unit 1: delayCounter-delayCounterInside" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159416 ""} { "Info" "ISGN_ENTITY_NAME" "1 delayCounter " "Found entity 1: delayCounter" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controla_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controla_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controla_delay-behavior " "Found design unit 1: Controla_delay-behavior" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controla_delay " "Found entity 1: Controla_delay" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_codec_controller-funcionamento " "Found design unit 1: audio_codec_controller-funcionamento" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159421 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay_audio-FUNCIONAMENTO " "Found design unit 1: Delay_audio-FUNCIONAMENTO" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay_audio " "Found entity 1: Delay_audio" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_test-SYN " "Found design unit 1: fifo_test-SYN" {  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159427 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_test " "Found entity 1: FIFO_test" {  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159430 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465331159433 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Delay_audio " "Elaborating entity \"Delay_audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1465331159547 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SMA_CLKOUT Delay_audio.vhd(19) " "VHDL Signal Declaration warning at Delay_audio.vhd(19): used implicit default value for signal \"SMA_CLKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159551 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Delay_audio.vhd(21) " "VHDL Signal Declaration warning at Delay_audio.vhd(21): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159551 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Delay_audio.vhd(22) " "VHDL Signal Declaration warning at Delay_audio.vhd(22): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159551 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO Delay_audio.vhd(28) " "VHDL Signal Declaration warning at Delay_audio.vhd(28): used implicit default value for signal \"GPIO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159551 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS Delay_audio.vhd(50) " "VHDL Signal Declaration warning at Delay_audio.vhd(50): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD Delay_audio.vhd(53) " "VHDL Signal Declaration warning at Delay_audio.vhd(53): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK Delay_audio.vhd(60) " "VHDL Signal Declaration warning at Delay_audio.vhd(60): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B Delay_audio.vhd(65) " "VHDL Signal Declaration warning at Delay_audio.vhd(65): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N Delay_audio.vhd(66) " "VHDL Signal Declaration warning at Delay_audio.vhd(66): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK Delay_audio.vhd(67) " "VHDL Signal Declaration warning at Delay_audio.vhd(67): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G Delay_audio.vhd(68) " "VHDL Signal Declaration warning at Delay_audio.vhd(68): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS Delay_audio.vhd(69) " "VHDL Signal Declaration warning at Delay_audio.vhd(69): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R Delay_audio.vhd(70) " "VHDL Signal Declaration warning at Delay_audio.vhd(70): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N Delay_audio.vhd(71) " "VHDL Signal Declaration warning at Delay_audio.vhd(71): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS Delay_audio.vhd(72) " "VHDL Signal Declaration warning at Delay_audio.vhd(72): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEP_I2C_SCLK Delay_audio.vhd(83) " "VHDL Signal Declaration warning at Delay_audio.vhd(83): used implicit default value for signal \"EEP_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_GTX_CLK Delay_audio.vhd(91) " "VHDL Signal Declaration warning at Delay_audio.vhd(91): used implicit default value for signal \"ENET0_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_MDC Delay_audio.vhd(94) " "VHDL Signal Declaration warning at Delay_audio.vhd(94): used implicit default value for signal \"ENET0_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_RST_N Delay_audio.vhd(96) " "VHDL Signal Declaration warning at Delay_audio.vhd(96): used implicit default value for signal \"ENET0_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159552 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_DATA Delay_audio.vhd(104) " "VHDL Signal Declaration warning at Delay_audio.vhd(104): used implicit default value for signal \"ENET0_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_EN Delay_audio.vhd(105) " "VHDL Signal Declaration warning at Delay_audio.vhd(105): used implicit default value for signal \"ENET0_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_ER Delay_audio.vhd(106) " "VHDL Signal Declaration warning at Delay_audio.vhd(106): used implicit default value for signal \"ENET0_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_GTX_CLK Delay_audio.vhd(110) " "VHDL Signal Declaration warning at Delay_audio.vhd(110): used implicit default value for signal \"ENET1_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_MDC Delay_audio.vhd(113) " "VHDL Signal Declaration warning at Delay_audio.vhd(113): used implicit default value for signal \"ENET1_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_RST_N Delay_audio.vhd(115) " "VHDL Signal Declaration warning at Delay_audio.vhd(115): used implicit default value for signal \"ENET1_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_DATA Delay_audio.vhd(123) " "VHDL Signal Declaration warning at Delay_audio.vhd(123): used implicit default value for signal \"ENET1_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_EN Delay_audio.vhd(124) " "VHDL Signal Declaration warning at Delay_audio.vhd(124): used implicit default value for signal \"ENET1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_ER Delay_audio.vhd(125) " "VHDL Signal Declaration warning at Delay_audio.vhd(125): used implicit default value for signal \"ENET1_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N Delay_audio.vhd(131) " "VHDL Signal Declaration warning at Delay_audio.vhd(131): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_ADDR Delay_audio.vhd(135) " "VHDL Signal Declaration warning at Delay_audio.vhd(135): used implicit default value for signal \"OTG_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159553 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_CS_N Delay_audio.vhd(136) " "VHDL Signal Declaration warning at Delay_audio.vhd(136): used implicit default value for signal \"OTG_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_DACK_N Delay_audio.vhd(137) " "VHDL Signal Declaration warning at Delay_audio.vhd(137): used implicit default value for signal \"OTG_DACK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RD_N Delay_audio.vhd(143) " "VHDL Signal Declaration warning at Delay_audio.vhd(143): used implicit default value for signal \"OTG_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RST_N Delay_audio.vhd(144) " "VHDL Signal Declaration warning at Delay_audio.vhd(144): used implicit default value for signal \"OTG_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_WE_N Delay_audio.vhd(145) " "VHDL Signal Declaration warning at Delay_audio.vhd(145): used implicit default value for signal \"OTG_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR Delay_audio.vhd(151) " "VHDL Signal Declaration warning at Delay_audio.vhd(151): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA Delay_audio.vhd(152) " "VHDL Signal Declaration warning at Delay_audio.vhd(152): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N Delay_audio.vhd(153) " "VHDL Signal Declaration warning at Delay_audio.vhd(153): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE Delay_audio.vhd(154) " "VHDL Signal Declaration warning at Delay_audio.vhd(154): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK Delay_audio.vhd(155) " "VHDL Signal Declaration warning at Delay_audio.vhd(155): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N Delay_audio.vhd(156) " "VHDL Signal Declaration warning at Delay_audio.vhd(156): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 156 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM Delay_audio.vhd(158) " "VHDL Signal Declaration warning at Delay_audio.vhd(158): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N Delay_audio.vhd(159) " "VHDL Signal Declaration warning at Delay_audio.vhd(159): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N Delay_audio.vhd(160) " "VHDL Signal Declaration warning at Delay_audio.vhd(160): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR Delay_audio.vhd(163) " "VHDL Signal Declaration warning at Delay_audio.vhd(163): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159554 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N Delay_audio.vhd(164) " "VHDL Signal Declaration warning at Delay_audio.vhd(164): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N Delay_audio.vhd(166) " "VHDL Signal Declaration warning at Delay_audio.vhd(166): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N Delay_audio.vhd(167) " "VHDL Signal Declaration warning at Delay_audio.vhd(167): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N Delay_audio.vhd(168) " "VHDL Signal Declaration warning at Delay_audio.vhd(168): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 168 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N Delay_audio.vhd(169) " "VHDL Signal Declaration warning at Delay_audio.vhd(169): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR Delay_audio.vhd(172) " "VHDL Signal Declaration warning at Delay_audio.vhd(172): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N Delay_audio.vhd(173) " "VHDL Signal Declaration warning at Delay_audio.vhd(173): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N Delay_audio.vhd(175) " "VHDL Signal Declaration warning at Delay_audio.vhd(175): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N Delay_audio.vhd(176) " "VHDL Signal Declaration warning at Delay_audio.vhd(176): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N Delay_audio.vhd(178) " "VHDL Signal Declaration warning at Delay_audio.vhd(178): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N Delay_audio.vhd(179) " "VHDL Signal Declaration warning at Delay_audio.vhd(179): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465331159555 "|Delay_audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY7SEG DISPLAY7SEG:INST_DISP0 " "Elaborating entity \"DISPLAY7SEG\" for hierarchy \"DISPLAY7SEG:INST_DISP0\"" {  } { { "Delay_audio.vhd" "INST_DISP0" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTE_LCD TESTE_LCD:INST_TESTE_LCD " "Elaborating entity \"TESTE_LCD\" for hierarchy \"TESTE_LCD:INST_TESTE_LCD\"" {  } { { "Delay_audio.vhd" "INST_TESTE_LCD" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CONTROLADOR TESTE_LCD:INST_TESTE_LCD\|LCD_CONTROLADOR:LCDINST " "Elaborating entity \"LCD_CONTROLADOR\" for hierarchy \"TESTE_LCD:INST_TESTE_LCD\|LCD_CONTROLADOR:LCDINST\"" {  } { { "TESTE_LCD.vhd" "LCDINST" { Text "D:/Henrique/VHDL_Projects/Delay_audio/TESTE_LCD.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:INST_DELAY_RESET " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:INST_DELAY_RESET\"" {  } { { "Delay_audio.vhd" "INST_DELAY_RESET" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 PLL1:PLL1_inst " "Elaborating entity \"PLL1\" for hierarchy \"PLL1:PLL1_inst\"" {  } { { "Delay_audio.vhd" "PLL1_inst" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL1:PLL1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL1:PLL1_inst\|altpll:altpll_component\"" {  } { { "PLL1.vhd" "altpll_component" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL1:PLL1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL1:PLL1_inst\|altpll:altpll_component\"" {  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1465331159633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL1:PLL1_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL1:PLL1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159635 ""}  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1465331159635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1_altpll " "Found entity 1: PLL1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1_altpll PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated " "Elaborating entity \"PLL1_altpll\" for hierarchy \"PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL2:PLL2_inst " "Elaborating entity \"PLL2\" for hierarchy \"PLL2:PLL2_inst\"" {  } { { "Delay_audio.vhd" "PLL2_inst" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL2:PLL2_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL2:PLL2_inst\|altpll:altpll_component\"" {  } { { "PLL2.vhd" "altpll_component" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL2:PLL2_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL2:PLL2_inst\|altpll:altpll_component\"" {  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1465331159747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL2:PLL2_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL2:PLL2_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2500 " "Parameter \"clk0_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159748 ""}  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1465331159748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller audio_codec_controller:AUDIO_CODEC_INST " "Elaborating entity \"audio_codec_controller\" for hierarchy \"audio_codec_controller:AUDIO_CODEC_INST\"" {  } { { "Delay_audio.vhd" "AUDIO_CODEC_INST" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\"" {  } { { "audio_codec_controller.vhd" "i2cController" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DELAY I2C_Controller.vhd(36) " "Verilog HDL or VHDL warning at I2C_Controller.vhd(36): object \"DELAY\" assigned a value but never read" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1465331159835 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SD_COUNTER_REG I2C_Controller.vhd(53) " "VHDL Process Statement warning at I2C_Controller.vhd(53): signal \"SD_COUNTER_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465331159835 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SCLK I2C_Controller.vhd(56) " "VHDL Process Statement warning at I2C_Controller.vhd(56): signal \"SCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465331159835 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDO_REG I2C_Controller.vhd(59) " "VHDL Process Statement warning at I2C_Controller.vhd(59): signal \"SDO_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465331159835 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I2C_DATA I2C_Controller.vhd(92) " "VHDL Process Statement warning at I2C_Controller.vhd(92): signal \"I2C_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465331159835 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCounter audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay " "Elaborating entity \"delayCounter\" for hierarchy \"audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\"" {  } { { "audio_codec_controller.vhd" "adcDacControllerStartDelay" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controla_delay Controla_delay:Delay_aud " "Elaborating entity \"Controla_delay\" for hierarchy \"Controla_delay:Delay_aud\"" {  } { { "Delay_audio.vhd" "Delay_aud" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Range_v Controla_delay.vhd(88) " "VHDL Process Statement warning at Controla_delay.vhd(88): signal \"Range_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465331159843 "|Delay_audio|Controla_delay:Delay_aud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_test Controla_delay:Delay_aud\|FIFO_test:MemFIFO " "Elaborating entity \"FIFO_test\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\"" {  } { { "Controla_delay.vhd" "MemFIFO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\"" {  } { { "FIFO_test.vhd" "scfifo_component" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\"" {  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1465331159928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component " "Instantiated megafunction \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 131072 " "Parameter \"lpm_numwords\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 17 " "Parameter \"lpm_widthu\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465331159928 ""}  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1465331159928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ut31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ut31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ut31 " "Found entity 1: scfifo_ut31" {  } { { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331159995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331159995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ut31 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated " "Elaborating entity \"scfifo_ut31\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331159995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5441 " "Found entity 1: a_dpfifo_5441" {  } { { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5441 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo " "Elaborating entity \"a_dpfifo_5441\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\"" {  } { { "db/scfifo_ut31.tdf" "dpfifo" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1ef " "Found entity 1: a_fefifo_1ef" {  } { { "db/a_fefifo_1ef.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_fefifo_1ef.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1ef Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state " "Elaborating entity \"a_fefifo_1ef\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state\"" {  } { { "db/a_dpfifo_5441.tdf" "fifo_state" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vp7 " "Found entity 1: cntr_vp7" {  } { { "db/cntr_vp7.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/cntr_vp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vp7 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state\|cntr_vp7:count_usedw " "Elaborating entity \"cntr_vp7\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state\|cntr_vp7:count_usedw\"" {  } { { "db/a_fefifo_1ef.tdf" "count_usedw" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_fefifo_1ef.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4a11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4a11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4a11 " "Found entity 1: dpram_4a11" {  } { { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4a11 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram " "Elaborating entity \"dpram_4a11\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\"" {  } { { "db/a_dpfifo_5441.tdf" "FIFOram" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07k1 " "Found entity 1: altsyncram_07k1" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_07k1 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1 " "Elaborating entity \"altsyncram_07k1\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\"" {  } { { "db/dpram_4a11.tdf" "altsyncram1" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2a7 " "Found entity 1: decode_2a7" {  } { { "db/decode_2a7.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/decode_2a7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2a7 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|decode_2a7:decode3 " "Elaborating entity \"decode_2a7\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|decode_2a7:decode3\"" {  } { { "db/altsyncram_07k1.tdf" "decode3" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_268.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_268.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_268 " "Found entity 1: mux_268" {  } { { "db/mux_268.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/mux_268.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_268 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|mux_268:mux4 " "Elaborating entity \"mux_268\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|mux_268:mux4\"" {  } { { "db/altsyncram_07k1.tdf" "mux4" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jpb " "Found entity 1: cntr_jpb" {  } { { "db/cntr_jpb.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/cntr_jpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465331160678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465331160678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jpb Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|cntr_jpb:rd_ptr_count " "Elaborating entity \"cntr_jpb\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|cntr_jpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5441.tdf" "rd_ptr_count" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465331160678 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a13 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 437 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a39 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 1217 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a65 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a65\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 1997 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a91 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a91\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 2777 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a117 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a117\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 3557 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a143 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a143\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 4337 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a169 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a169\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 5117 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a195 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a195\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 5897 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a221 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a221\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 6677 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a247 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a247\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 7457 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a273 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a273\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 8237 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a299 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a299\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 9017 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a325 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a325\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 9797 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a351 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a351\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 10577 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a377 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a377\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 11357 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a403 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a403\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 12137 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465331161050 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a403"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1465331161050 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1465331161050 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 0 " "Ignored assignment(s) for \"GPIO\[0\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164062 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 1 " "Ignored assignment(s) for \"GPIO\[1\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164062 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 2 " "Ignored assignment(s) for \"GPIO\[2\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164062 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 3 " "Ignored assignment(s) for \"GPIO\[3\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164062 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 4 " "Ignored assignment(s) for \"GPIO\[4\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164062 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 5 " "Ignored assignment(s) for \"GPIO\[5\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164062 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 6 " "Ignored assignment(s) for \"GPIO\[6\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164062 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 7 " "Ignored assignment(s) for \"GPIO\[7\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164063 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 8 " "Ignored assignment(s) for \"GPIO\[8\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164063 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 9 " "Ignored assignment(s) for \"GPIO\[9\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164063 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 10 " "Ignored assignment(s) for \"GPIO\[10\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164063 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 11 " "Ignored assignment(s) for \"GPIO\[11\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164063 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 12 " "Ignored assignment(s) for \"GPIO\[12\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 13 " "Ignored assignment(s) for \"GPIO\[13\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 14 " "Ignored assignment(s) for \"GPIO\[14\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 15 " "Ignored assignment(s) for \"GPIO\[15\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 16 " "Ignored assignment(s) for \"GPIO\[16\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 17 " "Ignored assignment(s) for \"GPIO\[17\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 18 " "Ignored assignment(s) for \"GPIO\[18\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 19 " "Ignored assignment(s) for \"GPIO\[19\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164065 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 20 " "Ignored assignment(s) for \"GPIO\[20\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 21 " "Ignored assignment(s) for \"GPIO\[21\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 22 " "Ignored assignment(s) for \"GPIO\[22\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 23 " "Ignored assignment(s) for \"GPIO\[23\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 24 " "Ignored assignment(s) for \"GPIO\[24\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 25 " "Ignored assignment(s) for \"GPIO\[25\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 26 " "Ignored assignment(s) for \"GPIO\[26\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 27 " "Ignored assignment(s) for \"GPIO\[27\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164066 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 28 " "Ignored assignment(s) for \"GPIO\[28\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164067 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 29 " "Ignored assignment(s) for \"GPIO\[29\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164067 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 30 " "Ignored assignment(s) for \"GPIO\[30\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164067 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 31 " "Ignored assignment(s) for \"GPIO\[31\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164067 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 32 " "Ignored assignment(s) for \"GPIO\[32\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164067 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 33 " "Ignored assignment(s) for \"GPIO\[33\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164068 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 34 " "Ignored assignment(s) for \"GPIO\[34\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164068 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 35 " "Ignored assignment(s) for \"GPIO\[35\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465331164068 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1465331164160 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_SDAT " "Inserted always-enabled tri-state buffer between \"I2C_SDAT\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465331164282 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1465331164282 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 58 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 61 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Bidir \"ENET0_MDIO\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 140 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 142 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465331164283 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1465331164283 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "I2C_SDAT " "Fan-out of permanently enabled tri-state buffer feeding bidir \"I2C_SDAT\" is moved to its source" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1465331164310 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1465331164310 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 31 -1 0 } } { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 35 -1 0 } } { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1465331164329 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1465331164329 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465331164330 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1465331164330 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""} { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SDAT~synth " "Node \"I2C_SDAT~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331165020 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1465331165020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO GND " "Pin \"GPIO\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|GPIO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465331165025 "|Delay_audio|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1465331165025 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[31\] Low " "Register audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[31\] will power up to Low" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1465331165054 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[0\] Low " "Register audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[0\] will power up to Low" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1465331165054 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1465331165054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1465331165459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1465331168622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.map.smsg " "Generated suppressed messages file D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1465331169018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1465331169967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1465331169967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "52 " "Design contains 52 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465331170353 "|Delay_audio|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1465331170353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1809 " "Implemented 1809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1465331170356 ""} { "Info" "ICUT_CUT_TM_OPINS" "231 " "Implemented 231 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1465331170356 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "105 " "Implemented 105 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1465331170356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "999 " "Implemented 999 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1465331170356 ""} { "Info" "ICUT_CUT_TM_RAMS" "400 " "Implemented 400 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1465331170356 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1465331170356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1465331170356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 497 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 497 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465331170429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:26:10 2016 " "Processing ended: Tue Jun 07 17:26:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465331170429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465331170429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465331170429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465331170429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465331171726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465331171727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:26:11 2016 " "Processing started: Tue Jun 07 17:26:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465331171727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465331171727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465331171727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1465331171899 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Delay_audio EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Delay_audio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1465331172012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465331172137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465331172138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465331172138 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll1_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1465331172313 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll1_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1465331172313 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2500 0 0 " "Implementing clock multiplication of 1, clock division of 2500, and phase shift of 0 degrees (0 ps) for PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1465331172314 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1465331172314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1465331172488 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1465331172513 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465331173283 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1465331173283 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15627 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465331173291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15629 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465331173291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15631 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465331173291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15633 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465331173291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15635 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465331173291 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1465331173291 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1465331173300 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1465331173348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 408 " "No exact pin location assignment(s) for 2 pins of 408 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO " "Pin GPIO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 396 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465331177680 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_WE_N " "Pin OTG_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_WE_N } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 145 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 462 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465331177680 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1465331177680 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "Successfully merged PLL PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1770 6720 7625 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "" 0 -1 1465331177857 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1465331179603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Delay_audio.sdc " "Synopsys Design Constraints File file not found: 'Delay_audio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1465331179608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1465331179608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1465331179619 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|combout " "Node \"Delay_aud\|LessThan0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331179641 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|datac " "Node \"Delay_aud\|LessThan0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331179641 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~4\|datad " "Node \"Delay_aud\|LessThan0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331179641 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~4\|combout " "Node \"Delay_aud\|LessThan0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331179641 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|datad " "Node \"Delay_aud\|LessThan0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331179641 ""}  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1465331179641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1465331179768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1465331179769 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1465331179772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465331180014 ""}  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 14 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15616 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465331180014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465331180014 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1770 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465331180014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465331180014 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1770 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465331180014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:INST_DELAY_RESET\|oRESET  " "Automatically promoted node RESET_DELAY:INST_DELAY_RESET\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|currentState.resetState " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|currentState.resetState" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 78 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1767 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1 " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 141 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2172 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controla_delay:Delay_aud\|write_fifo " "Destination node Controla_delay:Delay_aud\|write_fifo" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 98 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controla_delay:Delay_aud|write_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1558 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controla_delay:Delay_aud\|read_fifo " "Destination node Controla_delay:Delay_aud\|read_fifo" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 98 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controla_delay:Delay_aud|read_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1550 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2030 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2034 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2038 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2042 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2046 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2050 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180014 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1465331180014 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1465331180014 ""}  } { { "RESET_DELAY.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/RESET_DELAY.vhd" 10 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_DELAY:INST_DELAY_RESET|oRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1833 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465331180014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "Automatically promoted node audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465331180017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1 " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 141 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2172 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465331180017 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1465331180017 ""}  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 78 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1744 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465331180017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1465331182490 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1465331182499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1465331182499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1465331182511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1465331182529 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1465331182546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1465331182792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1465331182802 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1465331182802 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1465331183071 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1465331183071 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1465331183071 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 56 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 63 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 63 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 73 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 73 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 34 37 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 72 0 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 72 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 70 1 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 70 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465331183073 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1465331183073 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1465331183073 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 clk\[1\] AUD_XCK~output " "PLL \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 386 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 80 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1465331183492 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 clk\[1\] AUD_BCLK~output " "PLL \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 386 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1465331183492 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Ignored I/O standard assignment to node \"GPIO\[33\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Ignored I/O standard assignment to node \"GPIO\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465331183662 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1465331183662 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465331183669 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1465331183669 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465331183675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1465331194916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465331196008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1465331196053 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1465331222379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465331222379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1465331224687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1465331239712 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1465331239712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465331249446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1465331249451 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1465331249451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1465331249855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1465331251990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1465331252087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1465331254111 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1465331260415 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "131 Cyclone IV E " "131 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 15 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 392 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 16 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 393 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 18 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 51 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 403 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 52 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 404 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 63 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 412 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 93 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 107 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 438 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 112 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 441 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 128 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 453 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_HS } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 130 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 454 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_VS } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 132 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 456 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DREQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 265 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DREQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 266 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_INT[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 267 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_INT[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 268 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 148 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 463 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 177 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 478 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 55 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 406 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 56 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 57 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 58 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 61 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 411 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 84 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 140 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 458 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 142 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 459 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 380 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 381 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 382 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 384 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 14 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 391 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 75 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 418 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465331260511 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1465331260511 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "105 " "Following 105 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 55 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 406 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 56 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 57 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 58 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 61 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 411 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 84 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET0_MDIO } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 95 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 428 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET1_MDIO } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 114 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 443 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 140 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 458 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 142 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 459 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 380 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 381 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 382 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 384 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently enabled " "Pin I2C_SDAT has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465331260530 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1465331260530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 221 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465331263012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:27:43 2016 " "Processing ended: Tue Jun 07 17:27:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465331263012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465331263012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465331263012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465331263012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465331264577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465331264578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:27:44 2016 " "Processing started: Tue Jun 07 17:27:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465331264578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465331264578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465331264578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465331265102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465331265103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:27:44 2016 " "Processing started: Tue Jun 07 17:27:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465331265103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465331265103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Delay_audio -c Delay_audio " "Command: quartus_sta Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465331265104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1465331265258 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1465331265674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465331265674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465331265796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465331265796 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1465331267052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Delay_audio.sdc " "Synopsys Design Constraints File file not found: 'Delay_audio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1465331267329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1465331267329 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1465331267343 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1465331267343 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1465331267343 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1465331267343 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1465331267344 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " "create_clock -period 1.000 -name audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1465331267354 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET_DELAY:INST_DELAY_RESET\|oRESET RESET_DELAY:INST_DELAY_RESET\|oRESET " "create_clock -period 1.000 -name RESET_DELAY:INST_DELAY_RESET\|oRESET RESET_DELAY:INST_DELAY_RESET\|oRESET" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1465331267354 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1465331267354 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|combout " "Node \"Delay_aud\|LessThan0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331267365 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~4\|datab " "Node \"Delay_aud\|LessThan0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331267365 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~4\|combout " "Node \"Delay_aud\|LessThan0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331267365 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|dataa " "Node \"Delay_aud\|LessThan0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331267365 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|datab " "Node \"Delay_aud\|LessThan0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465331267365 ""}  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1465331267365 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1465331267937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1465331267940 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1465331267971 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1465331268006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1465331268255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.199 " "Worst-case setup slack is -6.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.199       -92.752 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.199       -92.752 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.251      -982.520 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.251      -982.520 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254       -13.029 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "   -1.254       -13.029 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430        -0.686 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -0.430        -0.686 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 CLOCK_50  " "    0.323         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331268275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.086 " "Worst-case hold slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.086 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.086        -0.086 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.351         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "    0.395         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK_50  " "    0.402         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "    0.404         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331268424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.354 " "Worst-case recovery slack is -4.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.354      -246.281 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.354      -246.281 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.857       -83.280 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.857       -83.280 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682       -42.608 CLOCK_50  " "   -0.682       -42.608 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665        -2.660 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -0.665        -2.660 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331268459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.573 " "Worst-case removal slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "    0.573         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587         0.000 CLOCK_50  " "    0.587         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.827         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.827         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.289         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.289         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331268466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -1.285        -5.140 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "    0.434         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.675         0.000 CLOCK_50  " "    9.675         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.376         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.376         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.695         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.695         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331268470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331268470 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1465331269078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1465331269136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1465331271830 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1465331272268 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1465331272470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1465331272513 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1465331272739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.493 " "Worst-case setup slack is -5.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.493       -79.708 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.493       -79.708 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519      -718.232 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.519      -718.232 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035       -10.397 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "   -1.035       -10.397 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283        -0.413 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -0.283        -0.413 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 CLOCK_50  " "    0.387         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331272749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.180 " "Worst-case hold slack is -0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180        -0.180 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.180        -0.180 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "    0.335         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.338         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 CLOCK_50  " "    0.354         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "    0.355         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331272820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.825 " "Worst-case recovery slack is -3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.825      -188.479 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.825      -188.479 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.282       -70.296 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.282       -70.296 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511        -2.041 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -0.511        -2.041 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505       -31.365 CLOCK_50  " "   -0.505       -31.365 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331272833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.531 " "Worst-case removal slack is 0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 CLOCK_50  " "    0.531         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "    0.545         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.458         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.458         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.843         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.843         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331272846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -1.285        -5.140 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "    0.474         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688         0.000 CLOCK_50  " "    9.688         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.365         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.365         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.686         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.686         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331272859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331272859 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1465331273797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465331275265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:27:55 2016 " "Processing ended: Tue Jun 07 17:27:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465331275265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465331275265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465331275265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465331275265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1465331275707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1465331275794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.812 " "Worst-case setup slack is -2.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331275890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331275890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812       -41.084 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.812       -41.084 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331275890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919       -10.739 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.919       -10.739 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331275890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128        -0.444 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "   -0.128        -0.444 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331275890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "    0.286         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331275890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469         0.000 CLOCK_50  " "    1.469         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331275890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331275890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.006         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.144         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "    0.151         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 CLOCK_50  " "    0.181         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "    0.182         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331276152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.516 " "Worst-case recovery slack is -2.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516       -45.269 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.516       -45.269 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.017       -44.085 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.017       -44.085 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250       -15.469 CLOCK_50  " "   -0.250       -15.469 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -0.780 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -0.195        -0.780 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331276177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.269 " "Worst-case removal slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "    0.269         0.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306         0.000 CLOCK_50  " "    0.306         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.564         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.778         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.778         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331276200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "   -1.000        -4.000 audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET  " "    0.356         0.000 RESET_DELAY:INST_DELAY_RESET\|oRESET " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264         0.000 CLOCK_50  " "    9.264         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.413         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.413         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.781         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.781         0.000 PLL2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1465331276227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1465331276227 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1465331279538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1465331279539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465331280120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:28:00 2016 " "Processing ended: Tue Jun 07 17:28:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465331280120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465331280120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465331280120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465331280120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465331281926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465331281926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:28:01 2016 " "Processing started: Tue Jun 07 17:28:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465331281926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465331281926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465331281926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_85c_slow.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_85c_slow.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331284206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_0c_slow.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_0c_slow.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331284794 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_min_1200mv_0c_fast.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_min_1200mv_0c_fast.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331285361 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio.vho D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio.vho in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331285957 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_85c_vhd_slow.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331286606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_7_1200mv_0c_vhd_slow.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331287263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_min_1200mv_0c_vhd_fast.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331287910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Delay_audio_vhd.sdo D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/ simulation " "Generated file Delay_audio_vhd.sdo in folder \"D:/Henrique/VHDL_Projects/Delay_audio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1465331288551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465331288718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:28:08 2016 " "Processing ended: Tue Jun 07 17:28:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465331288718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465331288718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465331288718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465331288718 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1465331289518 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 730 s " "Quartus II Full Compilation was successful. 0 errors, 730 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465331289519 ""}
