Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/alu_master_tb_isim_beh.exe" -prj "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/alu_master_tb_beh.prj" "work.alu_master_tb" "work.glbl" 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/BinarytoBCD.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/BCDtoBinary.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/alu.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/alu_master.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/alu_master_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BCDtoBinary
Compiling module alu
Compiling module BinarytoBCD
Compiling module alu_master
Compiling module alu_master_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab8/alu_master_tb_isim_beh.exe
Fuse Memory Usage: 27380 KB
Fuse CPU Usage: 421 ms
