_svd: ../svd/stm32f410.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C2
  # Make DMA1 the base type
  DMA1: DMA2

_modify:
  I2C4:
    # Rename I2C4 to FMPI2C1 to disambiguate from non-FMP I2C
    name: FMPI2C1

ADC_Common:
  CSR:
    _delete:
      - "*2"
      - "*3"
  CCR:
    _delete:
      - DMA
      - DDS
      - DELAY
  _include:
    - fields/adc/adc_v2_common_single.yaml

ADC1:
  _include:
    - patches/adc/smpx_18.yaml

"ADC?":
  _include:
    - fields/adc/adc_v2.yaml
    - fields/adc/adc_v2/adc_v2_extsel_a.yaml
    - collect/adc/jofr_jdr.yaml

CRC:
  # The SVD calls the RESET field "CR", fix per RM0401
  CR:
    _modify:
      CR:
        name: RESET

DAC:
  CR:
    _delete:
      - DMAUDRIE2
      - DMAEN2
      - MAMP2
      - WAVE2
      - TSEL2
      - TEN2
      - BOFF2
      - EN2

EXTI:
  _include:
    - patches/exti/add_fpu_interrupt.yaml
    - fields/exti/common.yaml
    - collect/exti/farray.yaml
  _add:
    _interrupts:
      EXTI19:
        description: "EXTI Line 19 interrupt"
        value: 62
      EXTI20:
        description: "EXTI Line 20 interrupt"
        value: 76

FLASH:
  ACR:
    _modify:
      LATENCY:
        bitWidth: 4

FMPI2C?:
  _include:
    - fields/i2c/i2c_v2_base.yaml

I2C?:
  _include:
    - patches/16bit.yaml
    - patches/i2c/v1_fltr.yaml
    - fields/i2c/i2c_v1.yaml
    - fields/i2c/i2c_v1_fltr.yaml
  OAR1:
    _merge:
      ADD: "ADD[07],ADD10"

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg.yaml

PWR:
  CR:
    _add:
      FISSR:
        description: Flash Interface Stop while System Run
        bitOffset: 21
        bitWidth: 1
      FMSSR:
        description: Flash Memory Sleep System Run
        bitOffset: 20
        bitWidth: 1
      MRLVDS:
        description: Main regulator Low Voltage in Deep Sleep
        bitOffset: 11
        bitWidth: 1
      LPLVDS:
        description: Low-power regulator Low Voltage in Deep Sleep
        bitOffset: 10
        bitWidth: 1

# Add missing reset/enable bits for SPI 5 (SPI5EN is present)
RCC:
  PLLCFGR:
    _merge:
      - "PLLR*"
    _modify:
      "PLLR*":
        description: "PLL division factor for I2S and System clocks"
  APB1RSTR:
    _modify:
      UART2RST:
        name: USART2RST
  APB2RSTR:
    _add:
      SPI5RST:
        description: "SPI5 reset"
        bitOffset: 20
        bitWidth: 1
  APB2LPENR:
    _add:
      SPI5LPEN:
        description: "SPI5 clock enable during Sleep mode"
        bitOffset: 20
        bitWidth: 1
  DCKCFGR2:
    _modify:
      I2C4SEL:
        name: FMPI2C1SEL
        description: "FMPI2C1 kernel clock source selection"

RNG:
  _include: fields/rng/rng_f4_ced.yaml
  CR:
    _add:
      CED:
        description: Clock error detection
        bitOffset: 5
        bitWidth: 1

SPI?:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0401
      TIFRFE:
        name: FRE
  _add:
    _interrupts:
      SPI5:
        description: "SPI 5 global interrupt"
        value: 85

SYSCFG:
  _include:
    - patches/syscfg/f4_common.yaml
    - fields/syscfg/f4/syscfg_f410.yaml
  _add:
    CFGR2:
      description: ADC Common status register
      addressOffset: 0x1C
      access: read-write
      resetValue: 0x00000000
      fields:
        PVDL:
          description: PVD lock
          bitOffset: 2
          bitWidth: 1
        CLL:
          description: core lockup lock
          bitOffset: 0
          bitWidth: 1
  CFGR:
    _modify:
      FMPI2C1_SDA:
        name: FMPI2C4_SDA
      FMPI2C1_SCL:
        name: FMPI2C4_SCL

TIM5:
  _add:
    _interrupts:
      TIM5:
        description: "TIM5 global interrupt"
        value: 50

"TIM*":
  _include:
    - patches/tim/icpsc.yaml
    - fields/tim/tim_no_opm.yaml
    - fields/tim/tim_opm.yaml

"TIM[2345]":
  _include:
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_16bit.yaml

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml
    - fields/tim/generic.yaml
    - fields/tim/tim_mms_ts_sms.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

"TIM[67]":
  _include: fields/tim/tim6.yaml

"TIM[18]":
  _include: fields/tim/tim_advanced.yaml

"TIM[1-589],TIM??":
  _include: fields/tim/v1/ccm.yaml

"TIM[1-589],TIM1[0-79],TIM2?":
  _include: collect/tim/ccr.yaml

"TIM[18],TIM20":
  _include: collect/tim/ccr_advanced.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml
  _add:
    _interrupts:
      WWDG:
        description: "Window watchdog interrupt"
        value: 0

# NOTE: Core peripherals (NVIC, MPU, FPU, SCB, etc.) were deleted

_include:
  - fields/dac/dac_wavegen.yaml
  - fields/dac/dac_f410.yaml
  - fields/dac/dac_dmaudr.yaml
  - patches/rcc/f4_fmpi2c.yaml
  - patches/rcc/f41x_bdcr_lsemod.yaml
  - patches/rcc/rcc_merge_sw_sws.yaml
  - patches/rcc/rcc_merge_rtcsel.yaml
  - fields/rcc/rcc_v2.yaml
  - fields/rcc/rcc_v2_bdcr_lsemod.yaml
  - fields/rcc/rcc_v2_pllcfgr_pllr.yaml
  - fields/rcc/rcc_v2_cfgr_mcoen.yaml
  - fields/rcc/rcc_v2_dckcfgr_timpre.yaml
  - fields/rcc/rcc_v2_dckcfgr_i2ssrc.yaml
  - fields/rcc/rcc_v2_dckcfgr2_lptimsel.yaml
  - fields/rcc/rcc_v2_dckcfgr2_i2csel.yaml
  - fields/gpio/v2/common.yaml
  - collect/gpio/v2.yaml
  - fields/crc/crc_basic.yaml
  - fields/crc/crc_idr_8bit.yaml
  - patches/adc/adc_common_group_name.yaml
  - patches/dma/dma_v2.yaml
  - fields/dma/dma_v2.yaml
  - collect/dma/st.yaml
  - fields/spi/spi_v1.yaml
  - patches/tim/group.yaml
  - patches/usart/v1.yaml
  - fields/usart/uart_common.yaml
  - fields/usart/uart_sample.yaml
  - fields/usart/uart_usart.yaml
  - fields/flash/flash_v1.yaml
  - fields/flash/flash_latency16.yaml
  - patches/rtc/alarm.yaml
  - patches/rtc/rtc_cr.yaml
  - fields/rtc/rtc_common.yaml
  - collect/rtc/alarm.yaml
  - collect/rtc/bkpr.yaml
  - patches/dbgmcu/dbgmcu.yaml
  - patches/pwr/f4.yaml
  - fields/pwr/pwr_f410_f412_f413_f423.yaml
