$date
	Sun Jan  1 19:09:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_word_splitter_tb $end
$var wire 8 ! out_lo [7:0] $end
$var wire 8 " out_hi [7:0] $end
$var reg 16 # in [15:0] $end
$scope module dut $end
$var wire 16 $ in [15:0] $end
$var wire 8 % out_lo [7:0] $end
$var wire 8 & out_hi [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b110101 &
b100100 %
b11010100100100 $
b11010100100100 #
b110101 "
b100100 !
$end
#1000
b1011110 "
b1011110 &
b10000001 !
b10000001 %
b101111010000001 #
b101111010000001 $
b1 '
#2000
b11010110 "
b11010110 &
b1001 !
b1001 %
b1101011000001001 #
b1101011000001001 $
b10 '
#3000
b1010110 "
b1010110 &
b1100011 !
b1100011 %
b101011001100011 #
b101011001100011 $
b11 '
#4000
b1111011 "
b1111011 &
b1101 !
b1101 %
b111101100001101 #
b111101100001101 $
b100 '
#5000
b10011001 "
b10011001 &
b10001101 !
b10001101 %
b1001100110001101 #
b1001100110001101 $
b101 '
#6000
b10000100 "
b10000100 &
b1100101 !
b1100101 %
b1000010001100101 #
b1000010001100101 $
b110 '
#7000
b1010010 "
b1010010 &
b10010 !
b10010 %
b101001000010010 #
b101001000010010 $
b111 '
#8000
b1000 '
